// SPDX-License-Identifier: GPL-2.0
//
// mt6681.c  --  mt6681 ALSA SoC audio codec driver
//
// Copyright (c) 2023 MediaTek Inc.
// Author: Ting-Fang Hou <Ting-Fang.Hou@mediatek.com>

#include <linux/i2c.h>
#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/delay.h>
#include <linux/debugfs.h>
#include <linux/kthread.h>
#include <linux/sched.h>
#include <linux/iio/consumer.h>
#include <linux/nvmem-consumer.h>
#include <linux/mfd/mt6397/core.h>
#include <linux/mfd/mt6681.h>
#include <linux/regulator/consumer.h>
#include <sound/tlv.h>
#include <sound/soc.h>
#include <sound/soc.h>
#include <sound/core.h>

#include "mt6681.h"
#include "mt6681-private.h"
#if IS_ENABLED(CONFIG_SND_SOC_MT6681_ACCDET)
#include "mt6681-accdet.h"
#endif

#if IS_ENABLED(CONFIG_MT6685_AUDCLK)
#include <linux/mfd/mt6685-audclk.h>
#endif

#define MTKAIFV4_SUPPORT
//#define VIVO_CUS
#define MAX_DEBUG_WRITE_INPUT 256
#define CODEC_SYS_DEBUG_SIZE (1024 * 192) // 32K
/* #define MT6681_TOP_DEBUG */
/* #define MT6681_OTHER_DEBUG */
/* #define MT6681_GSRC_DEBUG */
/* #define MT6681_IIR_DEBUG */
/* #define MT6681_ULCF_DEBUG */
#define MT6681_NLE_DEBUG
/* #define MT6681_XTALK_DEBUG */
/* #define MT6681_SCF_DEBUG */
#define MT6681_VOW_DEBUG
/* #define MT6681_ACCDET_DEBUG */
#define MT6681_GAIN_DEBUG
/* #define NLE_IMP */
#define SKIP_SB
#define ALIGN_SWING


static ssize_t mt6681_codec_sysfs_read(struct file *filep, struct kobject *kobj,
				       struct bin_attribute *attr, char *buf,
				       loff_t offset, size_t size);
static ssize_t mt6681_codec_sysfs_write(struct file *filp, struct kobject *kobj,
					struct bin_attribute *bin_attr,
					char *buf, loff_t off, size_t count);

static void keylock_set(struct mt6681_priv *priv);
static void keylock_reset(struct mt6681_priv *priv);
static void mt6681_clh_lut_init(struct mt6681_priv *priv);
static void mt6681_adc_init(struct mt6681_priv *priv);

static int mt6681_key_get(struct snd_kcontrol *kcontrol,
			  struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *component =
		snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(component);
	unsigned int value;

	ucontrol->value.integer.value[0] =
		regmap_read(priv->regmap, MT6681_TOP_DIG_WPK, &value);
	dev_dbg(priv->dev, "%s(), value = %ld\n", __func__,
		ucontrol->value.integer.value[0]);
	return 0;
}

static int mt6681_key_set(struct snd_kcontrol *kcontrol,
			  struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), value = %ld\n", __func__,
		 ucontrol->value.integer.value[0]);
	if (ucontrol->value.integer.value[0])
		keylock_set(priv);
	else
		keylock_reset(priv);
	return 0;
}
#if IS_ENABLED(CONFIG_MT6681_EFUSE)
static int mt6681_hw_version_get(struct snd_kcontrol *kcontrol,
				 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(component);

	ucontrol->value.integer.value[0] = priv->hw_ver;
	dev_dbg(priv->dev, "%s(), value = %ld\n",
		__func__, ucontrol->value.integer.value[0]);
	return 0;
}
static int mt6681_fab_code_get(struct snd_kcontrol *kcontrol,
			       struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(component);
	unsigned long efuse_val = 0;

	nvmem_device_read(priv->hp_efuse, 0xE, 1, &efuse_val);
	ucontrol->value.integer.value[0] = (efuse_val >> 5) & 0x7;
	dev_dbg(priv->dev, "%s(), value = %ld\n",
		__func__, ucontrol->value.integer.value[0]);
	return 0;
}
#endif

unsigned int mt6681_etdm_rate_transform(unsigned int rate)
{
	switch (rate) {
	case 8000:
		return MT6681_AFE_ETDM_8000HZ;
	case 11025:
		return MT6681_AFE_ETDM_11025HZ;
	case 16000:
		return MT6681_AFE_ETDM_16000HZ;
	case 22050:
		return MT6681_AFE_ETDM_22050HZ;
	case 32000:
		return MT6681_AFE_ETDM_32000HZ;
	case 44100:
		return MT6681_AFE_ETDM_44100HZ;
	case 48000:
		return MT6681_AFE_ETDM_48000HZ;
	case 88200:
		return MT6681_AFE_ETDM_88200HZ;
	case 96000:
		return MT6681_AFE_ETDM_96000HZ;
	case 176400:
		return MT6681_AFE_ETDM_176400HZ;
	case 192000:
		return MT6681_AFE_ETDM_192000HZ;
	case 384000:
		return MT6681_AFE_ETDM_384000HZ;
	default:
		return MT6681_AFE_ETDM_48000HZ;
	}
}

unsigned int mt6681_rate_transform(unsigned int rate)
{
	switch (rate) {
	case 8000:
		return MT6681_ADDA_8000HZ;
	case 11025:
		return MT6681_ADDA_11000HZ;
	case 16000:
		return MT6681_ADDA_16000HZ;
	case 22050:
		return MT6681_ADDA_22000HZ;
	case 32000:
		return MT6681_ADDA_32000HZ;
	case 44100:
		return MT6681_ADDA_44000HZ;
	case 48000:
		return MT6681_ADDA_48000HZ;
	case 96000:
		return MT6681_ADDA_96000HZ;
	case 192000:
		return MT6681_ADDA_192000HZ;
	default:
		return MT6681_ADDA_48000HZ;
	}
}

unsigned int mt6681_dlsrc_rate_transform(unsigned int rate)
{
	switch (rate) {
	case 8000:
		return MT6681_DLSRC_8000HZ;
	case 16000:
		return MT6681_DLSRC_16000HZ;
	case 32000:
		return MT6681_DLSRC_32000HZ;
	case 48000:
		return MT6681_DLSRC_48000HZ;
	case 96000:
		return MT6681_DLSRC_96000HZ;
	case 192000:
		return MT6681_DLSRC_192000HZ;
	default:
		return MT6681_DLSRC_48000HZ;
	}
}

unsigned int mt6681_voice_rate_transform(unsigned int rate)
{
	switch (rate) {
	case 8000:
		return MT6681_VOICE_8000HZ;
	case 16000:
		return MT6681_VOICE_16000HZ;
	case 32000:
		return MT6681_VOICE_32000HZ;
	case 48000:
		return MT6681_VOICE_48000HZ;
	case 96000:
		return MT6681_VOICE_96000HZ;
	case 192000:
		return MT6681_VOICE_192000HZ;
	default:
		return MT6681_VOICE_48000HZ;
	}
}
#if IS_ENABLED(CONFIG_MT6681_EFUSE)
static void mt6681_get_hw_ver(struct mt6681_priv *priv)
{
	unsigned int id = 0;
	unsigned int ver = 0;
	unsigned int ret = 0;
	unsigned long efuse_val = 0;
	unsigned long ecid = 0, ecid2 = 0;

	regmap_read(priv->regmap, MT6681_HWCID_H, &id);
	regmap_read(priv->regmap, MT6681_HWCID_L, &ver);
	priv->hw_ver = id;

	/* [1277:1214] CHIP_ID[63:0] : ECID lot & wafer & XY*/
	ret = nvmem_device_read(priv->hp_efuse, 0x97, 1, &efuse_val);
	ecid = (efuse_val >> 6) & 0x3;
	ret = nvmem_device_read(priv->hp_efuse, 0x98, 3, &efuse_val);
	ecid = efuse_val << 2 | ecid;
	ret = nvmem_device_read(priv->hp_efuse, 0x9b, 1, &efuse_val);
	ecid = (efuse_val & 0x3f) << 26 | ecid;
	ret = nvmem_device_read(priv->hp_efuse, 0x9b, 1, &efuse_val);
	ecid2 = (efuse_val >> 6) & 0x3;
	ret = nvmem_device_read(priv->hp_efuse, 0x9c, 3, &efuse_val);
	ecid2 = efuse_val << 2 | ecid2;
	ret = nvmem_device_read(priv->hp_efuse, 0x9f, 1, &efuse_val);
	ecid2 = (efuse_val & 0x3f) << 26 | ecid2;
	priv->hw_ver = id;
	priv->hw_ecid = ecid << 31 | ecid2;

	pr_info("MT6681_ID : %s() mt6681 hw_id =%d, hw_ver= %d, ecid = %lx%lx  (%llx)\n",
		__func__, priv->hw_ver, ver, ecid, ecid2, priv->hw_ecid);
}

#ifdef NLE_IMP
int cal_pow(int exp)
{
	int i = 0;
	int abs_exp = 0;
	int result = 0;

	abs_exp = (exp < 0) ? -exp : exp;

	for (i = 0; i < abs_exp; i++) {
		if (exp > 0)
			result = 1.0018 * result;
		else
			result = (0.9982) * result;
	}
	return result;
}

static const int ref_value[MT6681_NLE_GAIN_STAGE] = {0,  0,   16,  32,
						     64, 128, 192, 256};

static void calculate_gain_stage(struct mt6681_priv *priv)
{
	/* int S_value = 0; */
	int R_value = 0;
	int G_value = 0;
	int g0 = 0;
	int L_value = 0;
	unsigned int R_load = 16;
	int step = 0;
	int i = 0;
	unsigned int temp = 0;

	for (i = 0; i < MT6681_NLE_GAIN_STAGE * 2; i++) {
		step = i % 8;
		L_value = (i < 8) ? priv->nle_trim.L_LN[step]
				  : priv->nle_trim.R_LN[step];

		if (step == 0) {
			g0 = cal_pow(L_value);
			G_value = g0;
		} else if (step == 1) {
			R_value = (unsigned int)L_value >> 5;
			G_value = DIV_ROUND_CLOSEST(g0 * (R_load + R_value),
						    R_load);
		} else {
			/* G2~G7 */
			temp = (unsigned int)L_value >> 7;
			R_value = ref_value[step] * (temp + 1);
			G_value = DIV_ROUND_CLOSEST(g0 * (R_load + R_value),
						    R_load);
		}
		if (i < 8)
			priv->nle_trim.L_GS[step] = G_value * 65536;
		else
			priv->nle_trim.R_GS[step] = G_value * 65536;

		pr_info("%s() G0 =%d => 0x%x\n", __func__, G_value,
			(unsigned int)G_value);
	}
}

static void mt6681_get_ln_gain(struct mt6681_priv *priv)
{
	int i = 0, ret = 0;
	int value = 0, sign = 0;
	unsigned int addr = 0;
	unsigned short efuse_val = 0;

	/* HPL_LNx: [508:515]...[564:571]
	 * HPR_LNx: [572:579]...[628:635]
	 * 508 / 8 = 63.x
	 * efuse read L : ( 576 - 504(0x1f8) /8 ) +1 = 10
	 * efuse read R : (640 - 568 /8 ) +1 = 10
	 */
	for (i = 0; i < MT6681_NLE_GAIN_STAGE * 2; i++) {
		addr = 0x1f8 + (unsigned int)i;
		pr_info("%s() efuse addr [%d] = 0x%x\n", __func__, i, addr);
		ret = nvmem_device_read(priv->hp_efuse, addr, 0x2, &efuse_val);
		sign = (efuse_val >> 11) & 0x1;
		value = (efuse_val >> 4) & 0x7f;
		value = sign ? -value : value;
		if (i < MT6681_NLE_GAIN_STAGE) {
			priv->nle_trim.L_LN[i] = value;
			pr_info("%s() nle_trim.L_LN[%d]= %d\n", __func__, i,
				priv->nle_trim.L_LN[i]);
		} else {
			priv->nle_trim.R_LN[i - MT6681_NLE_GAIN_STAGE] = value;
			pr_info("%s() nle_trim.R_LN[%d]= %d\n", __func__,
				i - MT6681_NLE_GAIN_STAGE,
				priv->nle_trim.R_LN[i - MT6681_NLE_GAIN_STAGE]);
		}
	}
	calculate_gain_stage(priv);
}
#endif
#endif

/* static function declaration */
static void mt6681_set_gpio_smt(struct mt6681_priv *priv)
{
/* set gpio SMT mode */
#if defined(MTKAIFV4_SUPPORT)
	regmap_update_bits(priv->regmap, MT6681_SMT_CON0, 0xf0, 0xf0);
	/* [1:1]	RG_SMT_TDMIN_BCK */
	regmap_update_bits(priv->regmap, MT6681_SMT_CON1, 0x1, 0x1);
#else
	regmap_update_bits(priv->regmap, MT6681_SMT_CON1, 0x7, 0x7);
#endif
}

static void mt6681_set_gpio_driving(struct mt6681_priv *priv)
{
/* 8:4mA(default), a:8mA, c:12mA, e:16mA */
#if defined(MTKAIFV4_SUPPORT)
	regmap_write(priv->regmap, MT6681_DRV_CON1, 0x88);
	regmap_write(priv->regmap, MT6681_DRV_CON2, 0x89);
#else
	regmap_update_bits(priv->regmap, MT6681_DRV_CON3, 0xff, 0x88);
	regmap_update_bits(priv->regmap, MT6681_DRV_CON4, 0xf, 0x8);
#endif
}

int mt6681_set_mtkaif_protocol(struct snd_soc_component *cmpnt,
			       int mtkaif_protocol)
{
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	priv->mtkaif_protocol = mtkaif_protocol;
	return 0;
}
EXPORT_SYMBOL_GPL(mt6681_set_mtkaif_protocol);

static void mt6681_set_playback_gpio(struct mt6681_priv *priv)
{
	regmap_write(priv->regmap, MT6681_GPIO_PULLEN0_SET, 0x30);
#if defined(MTKAIFV4_SUPPORT)

	/* set gpio mosi mode, clk / data mosi */
	/*
	 * [3:0] 1: AUD_DAT_MOSI0 (I) 2: TDMIN_DATA0 (I)
	 * [6:4] 1: AUD_DAT_MOSI1 (I) 2: TDMIN_DATA1 (I)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE2_SET, 0x11);
	/*
	 * [3:0] 1: AUD_DAT_MISO0 (O)2: TDMOUT_DATA0 (O)
	 * [6:4] 1: AUD_CLK_MOSI (I) 2: TDMOUT_BCK (I)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_SET, 0x10);
#else
	/* set gpio mosi mode, clk / data mosi */
	regmap_write(priv->regmap, MT6681_GPIO_MODE2_CLR, 0xff);
	regmap_write(priv->regmap, MT6681_GPIO_MODE2_SET, 0x22);
	/*
	 * [3:0] 1: TDMOUT_LRCK (I) 2: AUD_CLK_MISO (O)
	 * [6:4] 1: TDMIN_BCK (I)	 2: AUD_DAT_MISO1 (O)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_CLR, 0xf0);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_SET, 0x10);

	/*
	 * [3:0] 1: TDMIN_LRCK (I)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE5_CLR, 0xf);
	regmap_write(priv->regmap, MT6681_GPIO_MODE5_SET, 0x1);
#endif
}

static void mt6681_reset_playback_gpio(struct mt6681_priv *priv)
{
	regmap_write(priv->regmap, MT6681_GPIO_PULLEN0_CLR, 0x30);
	/* set pad_aud_*_mosi to GPIO mode and dir input
	 * reason:
	 * pad_aud_dat_mosi*, because the pin is used as boot strap
	 * don't clean clk/sync, for mtkaif protocol 2
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE2_CLR, 0xff);
	/*
	 * [4]: PAD_AUD_DAT_MOSI1 [5]: PAD_AUD_DAT_MOSI0 [6]: PAD_AUD_DAT_MISO0
	 * [7]: PAD_AUD_CLK_MOSI
	 */
}

static void mt6681_set_capture_gpio(struct mt6681_priv *priv)
{
/* set gpio miso mode */
#if defined(MTKAIFV4_SUPPORT)
	if (priv->audio_r_miso1_enable == 1) {
		/*
		 * GPIO MODE4
		 * [6:4] 0: GPIO9 (IO) 1: TDMIN_BCK (I) 2: AUD_DAT_MISO1 (O)
		 */
		regmap_write(priv->regmap, MT6681_GPIO_MODE4_SET, 0x20);
	} else {
		/*
		 * [3:0] 1: AUD_DAT_MISO0 (O)	2: TDMOUT_DATA0 (O)
		 * [6:4] 1: AUD_CLK_MOSI (I) 2: TDMOUT_BCK (I)
		 */
		regmap_write(priv->regmap, MT6681_GPIO_MODE3_SET, 0x11);
		regmap_write(priv->regmap, MT6681_GPIO_MODE5_SET, 0x10);
	}
#else
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_SET, 0x22);
	/*
	 * [3:0] 1: TDMOUT_LRCK (I) 2: AUD_CLK_MISO (O)
	 * [6:4] 1: TDMIN_BCK (I) 2: AUD_DAT_MISO1 (O)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_CLR, 0xf);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_SET, 0x1);
#endif
}

static void mt6681_reset_capture_gpio(struct mt6681_priv *priv)
{
/* set pad_aud_*_miso to GPIO mode and dir input
 * reason:
 * pad_aud_clk_miso, because when playback only the miso_clk
 * will also have 26m, so will have power leak
 * pad_aud_dat_miso*, because the pin is used as boot strap
 */

#if defined(MTKAIFV4_SUPPORT)
	if (priv->audio_r_miso1_enable == 1) {
		/*
		 * GPIO MODE4
		 * [6:4] 0: GPIO9 (IO) 1: TDMIN_BCK (I) 2: AUD_DAT_MISO1 (O)
		 */
		regmap_write(priv->regmap, MT6681_GPIO_MODE4_CLR, 0x70);
	} else {
		regmap_write(priv->regmap, MT6681_GPIO_MODE3_CLR, 0xf);
		regmap_write(priv->regmap, MT6681_GPIO_MODE5_CLR, 0xf);
	}
#else
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_CLR, 0xff);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_CLR, 0xf0);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_SET, 0x20);
#endif
}

static void mt6681_set_capture56_gpio(struct mt6681_priv *priv)
{
/* set gpio miso mode */
#if defined(MTKAIFV4_SUPPORT)
	/*
	 * [3:0] 1: AUD_DAT_MISO0 (O)	2: TDMOUT_DATA0 (O)
	 * [6:4] 1: AUD_CLK_MOSI (I) 2: TDMOUT_BCK (I)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_SET, 0x11);
	regmap_write(priv->regmap, MT6681_GPIO_MODE5_SET, 0x10);
#else
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_SET, 0x22);
	/*
	 * [3:0] 1: TDMOUT_LRCK (I) 2: AUD_CLK_MISO (O)
	 * [6:4] 1: TDMIN_BCK (I) 2: AUD_DAT_MISO1 (O)
	 */
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_CLR, 0xf);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_SET, 0x1);
#endif
}

static void mt6681_reset_capture56_gpio(struct mt6681_priv *priv)
{
/* set pad_aud_*_miso to GPIO mode and dir input
 * reason:
 * pad_aud_clk_miso, because when playback only the miso_clk
 * will also have 26m, so will have power leak
 * pad_aud_dat_miso*, because the pin is used as boot strap
 */
#if defined(MTKAIFV4_SUPPORT)
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_CLR, 0xf);
	regmap_write(priv->regmap, MT6681_GPIO_MODE5_CLR, 0xf);
#else
	regmap_write(priv->regmap, MT6681_GPIO_MODE3_CLR, 0xff);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_CLR, 0xf0);
	regmap_write(priv->regmap, MT6681_GPIO_MODE4_SET, 0x20);
#endif
}

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
static void mt6681_set_vow_gpio(struct mt6681_priv *priv)
{
	unsigned int value = 0;
	/* vow gpio set (interrupt) */
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE3_SET, 0x3, 0x3);

	regmap_read(priv->regmap, MT6681_GPIO_MODE3, &value);
	dev_info(priv->dev, "%s(), MT6681_GPIO_MODE3=0x%x\n",
		 __func__, value);
}

static void mt6681_reset_vow_gpio(struct mt6681_priv *priv)
{
	unsigned int value = 0;
	/* set pad_aud_*_miso to GPIO mode and dir input
	 * reason:
	 * pad_aud_dat_miso*, because the pin is used as boot strap
	 */
	/* vow gpio clear (data) */
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE3_CLR, 0x3, 0X3);

	regmap_read(priv->regmap, MT6681_GPIO_MODE3, &value);
	dev_info(priv->dev, "%s(), MT6681_GPIO_MODE3=0x%x\n",
		 __func__, value);
}
#endif

/* use only when not govern by DAPM */
static void mt6681_set_dcxo(struct mt6681_priv *priv, bool enable)
{
#if IS_ENABLED(CONFIG_MT6685_AUDCLK)
	dev_dbg(priv->dev, "%s() enable = %d\n", __func__, enable);
	mt6685_set_dcxo(enable);
#endif
}

/* use only when doing mtkaif calibraiton at the boot time */
static void mt6681_set_clksq(struct mt6681_priv *priv, bool enable)
{
	/* Enable/disable CLKSQ 26MHz */
	regmap_write(priv->regmap, MT6681_CLKSQ_PMU_CON0, (enable ? 0xA : 0x0));
}
#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
/* use only when doing mtkaif calibraiton at the boot time */
#ifndef SKIP_SB
static void mt6681_set_pmu(struct mt6681_priv *priv, bool enable)
{
	if (enable) {
		/* VPLL18 LDO */
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_PLL208M_EN_VA18_MASK_SFT,
				   0x1 << RG_VPLL18_LDO_PLL208M_EN_VA18_SFT);

		/* PLL208M */
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON5, 0x2);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON4, 0x17);
	} else {
		/* PLL208M */
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON4, 0x16);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON5, 0x1);

		/* VPLL18 LDO */
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_PLL208M_EN_VA18_MASK_SFT,
				   0x0 << RG_VPLL18_LDO_PLL208M_EN_VA18_SFT);
	}
}
#endif
#endif
/* use only when doing mtkaif calibraiton at the boot time */
static void mt6681_set_aud_global_bias(struct mt6681_priv *priv, bool enable)
{
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON57,
			   RG_AUDGLB_PWRDN_VA32_MASK_SFT,
			   (enable ? 0 : 1) << RG_AUDGLB_PWRDN_VA32_SFT);
}

/* use only when doing mtkaif calibraiton at the boot time */
static void mt6681_set_topck(struct mt6681_priv *priv, bool enable)
{
	regmap_write(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0,
		     (enable ? 0x0 : 0x26));
}
#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
static void mt6681_set_hwgain(struct mt6681_priv *priv)
{
	/*
	 * Step 30:
	 * Gain2 samples per step ( >=4)
	 * default value = 8'd200
	 * 8'h04 for FT test
	 */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON0_1, 0x4);
	/* Step 31: Gain2 Lch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CUR_3, 0x0);
	/* Step 32: Gain2 Lch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CUR_2, 0x8);
	/* Step 33: Gain2 Lch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CUR_1, 0x0);
	/* Step 34: Gain2 Lch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CUR_0, 0x0);
	/*
	 * Step 35:
	 * Gain2 Lch target gain setting for 0dB
	 * Efuse trim code for HPL ampl trim (LP/ULP mode)
	 */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON1_3, 0x0);
	/* Step 36: Gain2 Lch target gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON1_2, 0x8);
	/* Step 37: Gain2 Lch target gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON1_1, 0x0);
	/* Step 38: Gain2 Lch target gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON1_0, 0x0);
	/*
	 * Step 39:
	 * Gain7 samples per step ( >=4)
	 * default value = 8'd200
	 * 8'h04 for FT test
	 */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON0_1, 0x4);
	/* Step 40: Gain7 Rch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CUR_3, 0x0);
	/* Step 41: Gain7 Rch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CUR_2, 0x8);
	/* Step 42: Gain7 Rch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CUR_1, 0x0);
	/* Step 43: Gain7 Rch current gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CUR_0, 0x0);
	/*
	 * Step 44:
	 * Gain7 Rch target gain setting for 0dB
	 * Efuse trim code for HPR ampl trim (LP/ULP mode)
	 */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON1_3, 0x0);
	/* Step 45: Gain7 Rch target gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON1_2, 0x8);
	/* Step 46: Gain7 Rch target gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON1_1, 0x0);
	/* Step 47: Gain7 Rch target gain setting for 0dB */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON1_0, 0x0);
	/* Step 48: Gain2 48k */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON0_0, 0xa0);
	/* Step 49: Gain7 48k */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON0_0, 0xa0);
}
#endif

static void mt6681_set_sdm_fifo(struct mt6681_priv *priv, bool enable, bool force)
{
	if (enable) {
		if (priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK) {
			/* todo :HPSPK Setting */
			dev_dbg(priv->dev, "%s(), HP_MUX_HPSPK\n", __func__);
		}
		if (priv->hp_hifi_mode && force == true) {
			/*
			 * Step 14:
			 * DEM 544scm path setting
			 * [0] 0: HIFI DAC using Scrambler
			 * 1: HIFI DAC using Rotate PWM
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AFUNC_AUD_CON0_L,
				ENABLE_PWM_MASK_SFT, 0x0 << ENABLE_PWM_SFT);
			/*
			 * Step 15:
			 * DEM 544scm path setting
			 * [6:4] 544scm fifo wptr
			 * [3] 0: Disable scrambler PA
			 * 1: Enable scrambler PA
			 * [0] clk on
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON19_H,
					   CCI_AUDIO_FIFO_WPTR_544_MASK_SFT,
					   0x5 << CCI_AUDIO_FIFO_WPTR_544_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON19_H,
					   CCI_SCRAMBLER_CG_EN_544_MASK_SFT,
					   0x0 << CCI_SCRAMBLER_CG_EN_544_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFUNC_AUD_CON19_H,
				CCI_SPLT_SCRMB_CLK_ON_544_MASK_SFT,
				0x1 << CCI_SPLT_SCRMB_CLK_ON_544_SFT);
			/*
			 * Step 16:
			 * DEM 544scm path setting
			 * [7] scram on
			 * [5] zero padding disable
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON19_L,
					   CCI_SPLT_SCRMB_ON_544_MASK_SFT,
					   0x1 << CCI_SPLT_SCRMB_ON_544_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON19_L,
					   CCI_ZERO_PAD_DISABLE_544_MASK_SFT,
					   0x1 << CCI_ZERO_PAD_DISABLE_544_SFT);
			/*
			 * Step 17:
			 * DEM 544scm path setting
			 * [6:4] scrambler large/small/tiny enable
			 * [0] 0: no round
			 * 1: round
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON20_H,
					   SCRAMBLER_EN_HIFI_544_MASK_SFT,
					   0x7 << SCRAMBLER_EN_HIFI_544_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON20_H,
					   R_SPLITTER_TRUNC_RND_544_MASK_SFT,
					   0x0 << R_SPLITTER_TRUNC_RND_544_SFT);
			/*
			 * Step 18:
			 * DEM 544scm path setting
			 * [6] 0: aud_dac_ana reset by global rstb
			 * 1: aud_dac_ana reset by global rstb and
			 * cci_acd_func_rstb
			 * [3] 0: Disable
			 * 1: Enable
			 * [1] 0: Power down for 544 scrambler ana 6.5M
			 * 1: Power on
			 * [0] 0: Reset
			 * 1: Released
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AFUNC_AUD_CON20_L,
				CCI_AUD_DAC_ANA_RSTB_SEL_544_MASK_SFT,
				0x1 << CCI_AUD_DAC_ANA_RSTB_SEL_544_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFUNC_AUD_CON20_L,
				CCI_AUDIO_FIFO_ENABLE_544_MASK_SFT,
				0x1 << CCI_AUDIO_FIFO_ENABLE_544_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON20_L,
					   CCI_AFIFO_CLK_PWDB_544_MASK_SFT,
					   0x1 << CCI_AFIFO_CLK_PWDB_544_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON20_L,
					   CCI_ACD_FUNC_RSTB_544_MASK_SFT,
					   0x1 << CCI_ACD_FUNC_RSTB_544_SFT);
		} else {
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON2_L,
				     0x6);
			/* scrambler clock on enable */
			// regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON0_H,
			// 0xcb);
			/* scrambler clock on enable */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON0_L,
				     0xa0);
			/* scrambler enable */
			// regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON2_H,
			// 0x70);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON2_L,
				     0xb);

			/* 2ND DL sdm audio fifo clock power on */
			// TFregmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L,0x40);

			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L,
				     0x42);
			/* 2ND DL scrambler clock on enable */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_H,
				     0xd1);

			/* 2ND DL scrambler clock on enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON9_L,
					   CCI_SPLT_SCRMB_ON_2ND_MASK_SFT,
					   0x1 << CCI_SPLT_SCRMB_ON_2ND_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON9_L,
					   CCI_ZERO_PAD_DISABLE_2ND_MASK_SFT,
					   0x1 << CCI_ZERO_PAD_DISABLE_2ND_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFUNC_AUD_CON9_L,
					   CCI_SCRAMBLER_EN_2ND_MASK_SFT,
					   0x1 << CCI_SCRAMBLER_EN_2ND_SFT);
			/* 2ND DL sdm power on2ND DL sdm power on */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_H,
				     0x00);

			// TF regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x43);

			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L,
				     0x4b);
			/* restore hifi setting */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON19_H,
				     0xd0);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON19_L,
				     0x20);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON20_H,
				     0x0);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON20_L,
				     0x40);
		}
	} else {
		if (priv->hp_hifi_mode && force == true) {
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON19_H, 0xd0);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON19_L, 0x20);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON20_H, 0x0);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON20_L, 0x40);
		} else {
			/* scrambler disable */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON0_L, 0x20);
			/* scrambler clock on disable */
			// regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON0_H, 0xca);
			/* sdm audio fifo clock power off */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON2_L, 0x9);
			/* 2ND DL scrambler disable */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_L, 0x20);
			/* 2ND DL scrambler clock on disable */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_H, 0xd8);
			/* 2ND DL sdm power off */
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x40);
			regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_H, 0x00);
		}
	}
}

/* Digital Part */
static void mt6681_set_dl_src(struct mt6681_priv *priv, bool enable, bool force)
{
	unsigned int rate;

	dev_info(priv->dev, "%s() enable = %d (%d)\n", __func__, enable, false);
	if (priv->dl_rate[0] != 0)
		rate = mt6681_dlsrc_rate_transform(priv->dl_rate[0]);
	else
		rate = MT6681_DLSRC_48000HZ;

	if (enable) {
		if (priv->hp_hifi_mode && force == true) {
			/* Step1: Choose DL FS and DL enable and DL gain enable */
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_H,
					   AFE_DL_INPUT_MODE_CTL_MASK_SFT,
					   rate << AFE_DL_INPUT_MODE_CTL_SFT);
			/* nedd check D&A */
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_H,
				AFE_DL_CH1_SATURATION_EN_CTL_MASK_SFT
					| AFE_DL_CH2_SATURATION_EN_CTL_MASK_SFT,
				0x0 << AFE_DL_CH2_SATURATION_EN_CTL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_L,
				AFE_DL_MUTE_CH1_OFF_CTL_PRE_MASK_SFT
					| AFE_DL_MUTE_CH2_OFF_CTL_PRE_MASK_SFT,
				0x3 << AFE_DL_MUTE_CH2_OFF_CTL_PRE_SFT);
			/* nedd check D&A */
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_VOICE_MODE_CTL_PRE_MASK_SFT,
					   0x0 << AFE_DL_VOICE_MODE_CTL_PRE_SFT);
#ifdef ALIGN_SWING
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_GAIN_ON_CTL_PRE_MASK_SFT,
					   0x1 << AFE_DL_GAIN_ON_CTL_PRE_SFT);
			/* Step2: DL digital gain control, 0xb50e, (-3dB),
			 * 20*log(46350/2^16)
			 */
			regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1_H, 0xb5);
			regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1_M, 0x0e);
#endif
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
					   0x1 << AFE_DL_SRC_ON_TMP_CTL_PRE_SFT);
		} else {
#ifdef ALIGN_SWING
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_GAIN_ON_CTL_PRE_MASK_SFT,
					   0x0 << AFE_DL_GAIN_ON_CTL_PRE_SFT);
#endif
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
					   0x0 << AFE_DL_SRC_ON_TMP_CTL_PRE_SFT);
		}
		/* MTKAIFV4 */
		if (priv->dl_rate[0] != 0)
			rate = mt6681_rate_transform(priv->dl_rate[0]);
		else
			rate = MT6681_ADDA_48000HZ;

		/* config mtkaif_rx1 (pmic), 2ch, */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
				   MT6681_MTKAIFV4_RXIF_AFE_ON_MASK_SFT,
				   0x1 << MT6681_MTKAIFV4_RXIF_AFE_ON_SFT);
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
			MT6681_MTKAIFV4_RXIF_FOUR_CHANNEL_MASK_SFT,
			0x0 << MT6681_MTKAIFV4_RXIF_FOUR_CHANNEL_SFT);
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
				   MT6681_MTKAIFV4_LOOPBACK1_MASK_SFT,
				   0x0 << MT6681_MTKAIFV4_LOOPBACK1_SFT);
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
				   MT6681_MTKAIFV4_RXIF_INPUT_MODE_MASK_SFT,
				   rate << MT6681_MTKAIFV4_RXIF_INPUT_MODE_SFT);
	} else {
		if (priv->hp_hifi_mode && force == true) {
#ifdef ALIGN_SWING
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_GAIN_ON_CTL_PRE_MASK_SFT,
					   0x0 << AFE_DL_GAIN_ON_CTL_PRE_SFT);
#endif
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
					   MT6681_MTKAIFV4_RXIF_AFE_ON_MASK_SFT,
					   0x0 << MT6681_MTKAIFV4_RXIF_AFE_ON_SFT);
			regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0,
					   AFE_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
					   0x0 << AFE_DL_SRC_ON_TMP_CTL_PRE_SFT);
		}
	}
}
static void mt6681_set_2nd_dl_src(struct mt6681_priv *priv, bool enable, bool force)
{
	unsigned int rate;

	dev_info(priv->dev, "%s() enable = %d (%d)\n", __func__, enable, force);

	if (priv->dl_rate[0] != 0)
		rate = mt6681_dlsrc_rate_transform(priv->dl_rate[0]);
	else
		rate = MT6681_DLSRC_48000HZ;

	/* 2ND DL */
	if (enable) {
		if (priv->hp_hifi_mode == 0 || force == true) {
			/* Step1: Choose DL FS and DL enable and DL gain enable
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H,
				AFE_2ND_DL_INPUT_MODE_CTL_MASK_SFT,
				rate << AFE_2ND_DL_INPUT_MODE_CTL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H,
				AFE_2ND_DL_CH1_SATURATION_EN_CTL_MASK_SFT
					| AFE_2ND_DL_CH2_SATURATION_EN_CTL_MASK_SFT,
				0x3 << AFE_2ND_DL_CH2_SATURATION_EN_CTL_SFT);

			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_L,
				AFE_2ND_DL_MUTE_CH1_OFF_CTL_PRE_MASK_SFT
					| AFE_2ND_DL_MUTE_CH2_OFF_CTL_PRE_MASK_SFT,
				0x3 << AFE_2ND_DL_MUTE_CH2_OFF_CTL_PRE_SFT);

			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
				AFE_2ND_DL_VOICE_MODE_CTL_PRE_MASK_SFT,
				0x0 << AFE_2ND_DL_VOICE_MODE_CTL_PRE_SFT);
#ifdef ALIGN_SWING
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
				AFE_2ND_DL_GAIN_ON_CTL_PRE_MASK_SFT,
				0x1 << AFE_2ND_DL_GAIN_ON_CTL_PRE_SFT);
			/* Step2: DL digital gain control, 0xb50e, (-3dB),
			 * 20*log(46350/2^16)
			 */
			regmap_write(priv->regmap,
				     MT6681_AFE_ADDA_2ND_DL_SRC_CON1_H, 0xb5);
			regmap_write(priv->regmap,
				     MT6681_AFE_ADDA_2ND_DL_SRC_CON1_M, 0x0e);
#endif

			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
				AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
				0x1 << AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_SFT);

			/* MTKAIFV4 */
			if (priv->dl_rate[0] != 0)
				rate = mt6681_rate_transform(priv->dl_rate[0]);
			else
				rate = MT6681_ADDA_48000HZ;
			/* config mtkaif_rx2 (pmic), 2ch, */
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
				MT6681_ADDA6_MTKAIFV4_RXIF_AFE_ON_MASK_SFT,
				0x1 << MT6681_ADDA6_MTKAIFV4_RXIF_AFE_ON_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
				MT6681_ADDA6_MTKAIFV4_RXIF_FOUR_CHANNEL_MASK_SFT,
				0x0 << MT6681_ADDA6_MTKAIFV4_RXIF_FOUR_CHANNEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
					   MT6681_ADDA6_MTKAIFV4_LOOPBACK1_MASK_SFT,
					   0x0 << MT6681_ADDA6_MTKAIFV4_LOOPBACK1_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
				MT6681_ADDA6_MTKAIFV4_RXIF_INPUT_MODE_MASK_SFT,
				rate << MT6681_ADDA6_MTKAIFV4_RXIF_INPUT_MODE_SFT);
		}
	} else {
		if (priv->hp_hifi_mode == 0 || force == true) {
#ifdef ALIGN_SWING
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
					   AFE_2ND_DL_GAIN_ON_CTL_PRE_MASK_SFT,
					   0x0 << AFE_2ND_DL_GAIN_ON_CTL_PRE_SFT);
#endif
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
				MT6681_ADDA6_MTKAIFV4_RXIF_AFE_ON_MASK_SFT,
				0x0 << MT6681_ADDA6_MTKAIFV4_RXIF_AFE_ON_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
					   AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
					   0x0 << AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_SFT);
		}
	}
}
static void mt6681_set_ulcf(struct mt6681_priv *priv, bool enable)
{
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_3,
			   ADDA_ULCF_CFG_EN_CTL_MASK_SFT,
			   enable << ADDA_ULCF_CFG_EN_CTL_SFT);
	if (enable) {
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_2,
			     0x9b);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_1,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_0,
			     0x96);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_3,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_2,
			     0x7a);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_0,
			     0x20);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_2,
			     0x6b);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_1,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_0,
			     0xf0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_3,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_2,
			     0xbc);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_0,
			     0xf);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_2,
			     0xb);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_1,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_0,
			     0xe4);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_2,
			     0x43);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_0,
			     0x38);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_3,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_2,
			     0x54);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_1,
			     0xff);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_0,
			     0x99);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_3,
			     0x1);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_2,
			     0x33);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_0,
			     0xac);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_3,
			     0xfe);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_2,
			     0x1d);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_1,
			     0xfe);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_0,
			     0xf2);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_3,
			     0x2);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_2,
			     0xc6);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_1,
			     0x1);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_0,
			     0x95);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_3,
			     0xfc);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_2,
			     0xa);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_1,
			     0xfd);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_0,
			     0xb2);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_3,
			     0x5);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_2,
			     0x9e);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_1,
			     0x3);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_0,
			     0x4b);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_3,
			     0xf7);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_2,
			     0xda);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_1,
			     0xfb);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_0,
			     0x4c);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_3,
			     0xc);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_2,
			     0xaf);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_1,
			     0x6);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_0,
			     0xd8);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_3,
			     0xe8);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_2,
			     0x65);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_1,
			     0xf5);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_0,
			     0x99);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_3,
			     0x49);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_2,
			     0x90);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_1,
			     0x10);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_0,
			     0x50);
	} else {
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_0,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_3,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_2,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_1,
			     0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_0,
			     0x0);
	}
}

static void mt6681_set_ul_src(struct mt6681_priv *priv, bool enable)
{
	unsigned int rate;

	if (priv->ul_rate[0] != 0)
		rate = mt6681_voice_rate_transform(priv->ul_rate[0]);
	else
		rate = MT6681_VOICE_48000HZ;
	/* Bypass HW gain for UL */
	regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG1, 0x11);

	if (enable) {
		/* Step3: UL mode setting: AMIC/DMIC mode, voice_mode,
		 * loopback_mode
		 */
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
			MT6681_ADDA_UL_MODE_3P25M_CH2_CTL_MASK_SFT
				| MT6681_ADDA_UL_MODE_3P25M_CH1_CTL_MASK_SFT,
			0x0 << MT6681_ADDA_UL_MODE_3P25M_CH1_CTL_SFT);
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
			MT6681_ADDA_UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT,
			rate << MT6681_ADDA_UL_VOICE_MODE_CH1_CH2_CTL_SFT);

		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1,
				   ADDA_DMIC_LOW_POWER_MODE_CTL_MASK_SFT,
				   0x0 << ADDA_DMIC_LOW_POWER_MODE_CTL_SFT);
		/* iir on */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1,
				   ADDA_UL_IIRMODE_CTL_MASK_SFT,
				   0x0 << ADDA_UL_IIRMODE_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1,
				   ADDA_UL_IIR_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA_UL_IIR_ON_TMP_CTL_SFT);
		/* bypass hwgain3 */
		regmap_update_bits(priv->regmap, MT6681_AFE_TOP_DEBUG1,
				   BYPASS_HWGAIN3_MASK_SFT,
				   0x1 << BYPASS_HWGAIN3_SFT);

		/* [0] ul_src_on = 1 */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0,
				   ADDA_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA_UL_SRC_ON_TMP_CTL_SFT);
	} else {
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0,
				   ADDA_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA_UL_SRC_ON_TMP_CTL_SFT);
	}
}

static void mt6681_set_ul34_src(struct mt6681_priv *priv, bool enable)
{
	unsigned int rate;

	if (priv->ul_rate[0] != 0)
		rate = mt6681_voice_rate_transform(priv->ul_rate[0]);
	else
		rate = MT6681_VOICE_48000HZ;
	/* Bypass HW gain for UL */
	regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG1, 0x11);

	/* ADDA6 */
	if (enable) {
		/* Step3: UL mode setting: AMIC/DMIC mode, voice_mode,
		 * loopback_mode
		 */
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
			ADDA6_UL_MODE_3P25M_CH2_CTL_MASK_SFT
				| ADDA6_UL_MODE_3P25M_CH1_CTL_MASK_SFT,
			0x0 << ADDA6_UL_MODE_3P25M_CH1_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
				   ADDA6_UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT,
				   rate << ADDA6_UL_VOICE_MODE_CH1_CH2_CTL_SFT);

		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1,
				   ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK_SFT,
				   0x0 << ADDA6_DMIC_LOW_POWER_MODE_CTL_SFT);
		/* iir on */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1,
				   ADDA6_UL_IIRMODE_CTL_MASK_SFT,
				   0x0 << ADDA6_UL_IIRMODE_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1,
				   ADDA6_UL_IIR_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA6_UL_IIR_ON_TMP_CTL_SFT);
		/* bypass hwgain4 */
		regmap_update_bits(priv->regmap, MT6681_AFE_TOP_DEBUG1,
				   BYPASS_HWGAIN4_MASK_SFT,
				   0x1 << BYPASS_HWGAIN4_SFT);

		/* [0] ul_src_on = 1 */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0,
				   ADDA6_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA6_UL_SRC_ON_TMP_CTL_SFT);

	} else {
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0,
				   ADDA6_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA6_UL_SRC_ON_TMP_CTL_SFT);
	}
}

static void mt6681_set_ul56_src(struct mt6681_priv *priv, bool enable)
{
	unsigned int rate;

	if (priv->ul_rate[0] != 0)
		rate = mt6681_voice_rate_transform(priv->ul_rate[0]);
	else
		rate = MT6681_VOICE_48000HZ;
	/* Bypass HW gain for UL */
	regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG2, 0x1);

	/* ADDA6 */
	if (enable) {
		/* Step3: UL mode setting: AMIC/DMIC mode, voice_mode,
		 * loopback_mode
		 */
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_2,
			ADDA7_UL_MODE_3P25M_CH2_CTL_MASK_SFT
				| ADDA7_UL_MODE_3P25M_CH1_CTL_MASK_SFT,
			0x0 << ADDA7_UL_MODE_3P25M_CH1_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_2,
				   ADDA7_UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT,
				   rate << ADDA7_UL_VOICE_MODE_CH1_CH2_CTL_SFT);

		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_1,
				   ADDA7_DMIC_LOW_POWER_MODE_CTL_MASK_SFT,
				   0x0 << ADDA7_DMIC_LOW_POWER_MODE_CTL_SFT);
		/* iir on */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_1,
				   ADDA7_UL_IIRMODE_CTL_MASK_SFT,
				   0x0 << ADDA7_UL_IIRMODE_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_1,
				   ADDA7_UL_IIR_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA7_UL_IIR_ON_TMP_CTL_SFT);
		/* bypass hwgain5 */
		regmap_update_bits(priv->regmap, MT6681_AFE_TOP_DEBUG2,
				   BYPASS_HWGAIN5_MASK_SFT,
				   0x1 << BYPASS_HWGAIN5_SFT);

		/* [0] ul_src_on = 1 */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_0,
				   ADDA7_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA7_UL_SRC_ON_TMP_CTL_SFT);

	} else {
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_0,
				   ADDA7_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA7_UL_SRC_ON_TMP_CTL_SFT);
	}
}

/* Analog Part */
#ifndef SKIP_SB
static void mt6681_set_decoder_clk(struct mt6681_priv *priv, bool enable,
				   bool hifi)
{
	int mode = (hifi) ? 3 : 2;

	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON61,
		     (enable ? mode : 0));
}
static void ldo_select_to_min(struct mt6681_priv *priv, bool enable, bool dual)
{
	unsigned int channel = 0x1;

	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);

	if (dual)
		channel = 0x3;

	if (enable) {
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON36, 0x0);
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON39, 0x3f);
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON37, 0x3f);
	} else {
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON37, 0x0);
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON35, 0x0);
	}
}
#endif
#ifndef SKIP_SB
static void nvreg_select_to_min(struct mt6681_priv *priv, bool enable,
				bool dual)
{
	unsigned int channel = 0x1;

	if (dual)
		channel = 0x3;

	if (enable) {
		/* NVREG_DACSW vout selection */
		/* NVREG_HCBUF/NVREG_LCBUF vout selection */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON33, 0x0);
		/* Enable for NVREG */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON41, 0x3f);
	}
}
#endif

static void mt6681_mtkaif_tx_enable(struct mt6681_priv *priv, bool is_ch56)
{
	unsigned int rate;
	unsigned int value;

	if (priv->ul_rate[0] != 0)
		rate = mt6681_rate_transform(priv->ul_rate[0]);
	else
		rate = MT6681_ADDA_48000HZ;

	switch (priv->mtkaif_protocol) {
	case MT6681_MTKAIF_PROTOCOL_2_CLK_P2:
		/* enable aud_pad TX fifos */
		regmap_write(priv->regmap, MT6681_AFE_AUD_PAD_TOP, 0x39);
		if ((priv->audio_r_miso1_enable == 1) && !is_ch56) {
		/* config mtkaif_tx1 (pmic), 2ch */
			value = 0x1 << MT6681_MTKAIFV4_TXIF_AFE_ON_SFT |
					0x0 << MT6681_MTKAIFV4_TXIF_FOUR_CHANNEL_SFT |
					rate << MT6681_MTKAIFV4_TXIF_INPUT_MODE_SFT;
			regmap_write(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0, value);
			/* config mtkaif_tx2 (pmic), 4ch */
			value = 0x1 << MT6681_MTKAIFV4_TXIF_AFE_ON_SFT |
					0x1 << MT6681_MTKAIFV4_TXIF_FOUR_CHANNEL_SFT |
					rate << MT6681_MTKAIFV4_TXIF_INPUT_MODE_SFT;
			regmap_write(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0, value);
		} else {
			// regmap_update_bits(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG,
			//	MT6681_MTKAIFV4_TXIF_SEL_MASK_SFT,
			//	0x1 << MT6681_MTKAIFV4_TXIF_SEL_SFT);
			/* config mtkaif_tx1 (pmic), 4ch */
			value = 0x1 << MT6681_MTKAIFV4_TXIF_AFE_ON_SFT
				| 0x1 << MT6681_MTKAIFV4_TXIF_FOUR_CHANNEL_SFT
				| rate << MT6681_MTKAIFV4_TXIF_INPUT_MODE_SFT;
			regmap_write(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0,
				     value);

			/* config mtkaif_tx1 (pmic), 4ch */
			regmap_write(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0,
				     value);
		}
		/* Set to VD105 = 1.5V */
		regmap_update_bits(priv->regmap, MT6681_STRUP_ELR_1, 0x1f << 3,
				   (priv->vd105 - 0xc) << 3);


		/* lpbk2 */
		/* regmap_update_bits(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG,
		 * MT6681_MTKAIFV4_LOOPBACK2_MASK_SFT,
		 * 0x1 << MT6681_MTKAIFV4_LOOPBACK2_SFT);
		 */
		break;
	default:
		/* MTKAIF TX format setting */
		// regmap_update_bits(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG,
		//	MT6681_MTKAIFV4_TXIF_SEL_MASK_SFT,
		//	0x0 << MT6681_MTKAIFV4_TXIF_SEL_SFT);
		/* enable aud_pad TX fifos */
		regmap_write(priv->regmap, MT6681_AFE_AUD_PAD_TOP, 0x31);
		break;
	}
}

static void mt6681_mtkaif_tx_disable(struct mt6681_priv *priv, bool is_ch56)
{
	/* disable aud_pad TX fifos */
	regmap_write(priv->regmap, MT6681_AFE_AUD_PAD_TOP, 0x30);
	if ((priv->audio_r_miso1_enable == 1) && !is_ch56) {
		regmap_write(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0, 0x0);
	} else {
		regmap_write(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0, 0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0, 0x0);
	}
}

void mt6681_mtkaif_calibration_enable(struct snd_soc_component *cmpnt)
{
#if !defined(CONFIG_FPGA_EARLY_PORTING)
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	keylock_reset(priv);

	if (priv->miso_only)
		regmap_write(priv->regmap, MT6681_GPIO_DINV0, 0x10);

	mt6681_set_playback_gpio(priv);
	//mt6681_set_capture_gpio(priv);
	mt6681_set_capture56_gpio(priv);
	mt6681_mtkaif_tx_enable(priv, true);

	mt6681_set_dcxo(priv, true);
	mt6681_set_aud_global_bias(priv, true);
	mt6681_set_clksq(priv, true);
	mt6681_set_topck(priv, true);
	if (!priv->miso_only) {
		/* set dat_miso_loopback on */
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG,
				   RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT,
				   0x1 << RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG_H,
				   RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT,
				   0x1 << RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG1,
				   RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT,
				   0x1 << RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT);
	}
#endif
}
EXPORT_SYMBOL_GPL(mt6681_mtkaif_calibration_enable);

void mt6681_mtkaif_calibration_disable(struct snd_soc_component *cmpnt)
{
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (!priv->miso_only) {
		/* set dat_miso_loopback off */
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG,
				   RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT,
				   0x0 << RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG_H,
				   RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT,
				   0x0 << RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG1,
				   RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT,
				   0x0 << RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT);
	}

	mt6681_set_topck(priv, false);
	mt6681_set_clksq(priv, false);
	mt6681_set_aud_global_bias(priv, false);
	mt6681_set_dcxo(priv, false);

	mt6681_mtkaif_tx_disable(priv, true);
	mt6681_reset_playback_gpio(priv);
	//mt6681_reset_capture_gpio(priv);
	mt6681_reset_capture56_gpio(priv);
	if (priv->miso_only)
		regmap_write(priv->regmap, MT6681_GPIO_DINV0, 0x0);

	keylock_set(priv);
}
EXPORT_SYMBOL_GPL(mt6681_mtkaif_calibration_disable);

void mt6681_mtkaif_loopback(struct snd_soc_component *cmpnt, bool enable)
{
#if !defined(CONFIG_FPGA_EARLY_PORTING)
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (enable) {
		/* set dat_miso_loopback on */
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG,
				   RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT,
				   0x1 << RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG_H,
				   RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT,
				   0x1 << RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG1,
				   RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT,
				   0x1 << RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT);
	} else {
		/* set dat_miso_loopback off */
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG,
				   RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT,
				   0x0 << RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG_H,
				   RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT,
				   0x0 << RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG1,
				   RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT,
				   0x0 << RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT);
	}
#endif
}
EXPORT_SYMBOL_GPL(mt6681_mtkaif_loopback);

void mt6681_set_mtkaif_calibration_phase(struct snd_soc_component *cmpnt,
					 int phase_1, int phase_2, int phase_3)
{
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG,
			   RG_AUD_PAD_TOP_PHASE_MODE_MASK_SFT,
			   phase_1 << RG_AUD_PAD_TOP_PHASE_MODE_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG_H,
			   RG_AUD_PAD_TOP_PHASE_MODE2_MASK_SFT,
			   phase_2 << RG_AUD_PAD_TOP_PHASE_MODE2_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDIO_DIG_CFG1,
			   RG_AUD_PAD_TOP_PHASE_MODE3_MASK_SFT,
			   phase_3 << RG_AUD_PAD_TOP_PHASE_MODE3_SFT);
}
EXPORT_SYMBOL_GPL(mt6681_set_mtkaif_calibration_phase);

static const char *const dl_pga_gain[] = {
	"8Db",  "7Db",  "6Db",  "5Db",  "4Db",   "3Db",  "2Db",
	"1Db",  "0Db",  "-1Db", "-2Db", "-3Db",  "-4Db", "-5Db",
	"-6Db", "-7Db", "-8Db", "-9Db", "-10Db", "-40Db"};

static const char *const hp_dl_pga_gain[] = {"9Db", "6Db", "3Db", "0Db"};
#ifndef SKIP_SB
static void mtk_nle_toggle(struct mt6681_priv *priv)
{
	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);
	/* Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
}
#endif
#ifndef SKIP_SB
static void hp_main_output_ramp(struct mt6681_priv *priv, bool up)
{
	int i = 0, stage = 0;
	int target = 7;

	/* Enable/Reduce HPL/R main output stage step by step */
	for (i = 0; i <= target; i++) {
		stage = up ? i : target - i;
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   stage << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   stage << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		mtk_nle_toggle(priv);
		if ((!priv->dc_trim.calibrated) || (priv->hp_hifi_mode == 2))
			usleep_range(600, 650);
		else
			usleep_range(100, 120);
	}
}
#endif
#ifndef SKIP_SB
static void hp_ln_gain_ramp(struct mt6681_priv *priv, bool up)
{
	int i = 0, stage = 0;
	int target = 7;

	/*Set HP LN gain step by step */
	for (i = 2; i <= target; i++) {
		stage = up ? i : target + 1 - i;
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_H,
				   RG_DA_ANA_HP_LNGAIN_ATT_RCH_MASK_SFT,
				   stage << RG_DA_ANA_HP_LNGAIN_ATT_RCH_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_L,
				   RG_DA_ANA_HP_LNGAIN_ATT_LCH_MASK_SFT,
				   stage << RG_DA_ANA_HP_LNGAIN_ATT_LCH_SFT);
		if (priv->hp_hifi_mode == 2)
			usleep_range(600, 620);
		else
			usleep_range(100, 120);
	}
}
#endif
static void hp_aux_feedback_loop_gain_ramp(struct mt6681_priv *priv, bool up)
{
	unsigned int i = 0, stage = 0;
	unsigned int  target = 0xf;
	unsigned int  value = 0;

	/* Enable/Reduce HP aux feedback loop gain step by step */
	for (i = 0x1; i <= target; i++) {
		stage = up ? i : target - i;
		value = stage << RG_AUDHPLAUXGAIN_VAUDP18_SFT
			| stage << RG_AUDHPRAUXGAIN_VAUDP18_SFT;
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON30, value);
		if (!priv->dc_trim.calibrated)
			usleep_range(600, 650);
		else
			usleep_range(100, 120);
	}
}

#ifndef SKIP_SB
static void hp_in_pair_current(struct mt6681_priv *priv, bool increase)
{
	int i = 0, stage = 0;
	int target = 0x3;

	/* Reduce HP aux feedback loop gain step by step */
	for (i = 0; i <= target; i++) {
		stage = increase ? i : target - i;
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON14,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   stage << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
		if ((!priv->dc_trim.calibrated) || (priv->hp_hifi_mode == 2))
			usleep_range(600, 650);
		else
			usleep_range(100, 120);
	}
}
#endif

static void hp_pull_down(struct mt6681_priv *priv, bool increase)
{
	unsigned int i = 0, stage = 0;
	unsigned int reg = 0;
	unsigned int value = 0;

	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON33, &reg);

	for (i = 0x1; i <= 0x7; i++) {
		stage = increase ? i : -i;
		value = reg + stage;
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON33, value);

		if ((!priv->dc_trim.calibrated) || (priv->hp_hifi_mode == 2))
			usleep_range(600, 650);
		else
			usleep_range(100, 120);
	}
}
#ifdef NLE_IMP
static int hp_gain_ctl_select(struct mt6681_priv *priv,
			      unsigned int hp_gain_ctl)
{
	if (hp_gain_ctl >= HP_GAIN_CTL_NUM) {
		dev_info(priv->dev, "%s(), hp_gain_ctl %d invalid\n", __func__,
			 hp_gain_ctl);
		return -EINVAL;
	}

	priv->hp_gain_ctl = hp_gain_ctl;
	regmap_update_bits(priv->regmap, MT6681_AFE_DL_NLE_CFG_L,
			   NLE_LCH_HPGAIN_SEL_MASK_SFT,
			   hp_gain_ctl << NLE_LCH_HPGAIN_SEL_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_DL_NLE_CF_H,
			   NLE_RCH_HPGAIN_SEL_MASK_SFT,
			   hp_gain_ctl << NLE_RCH_HPGAIN_SEL_SFT);

	return 0;
}
#endif
#ifndef SKIP_SB
static bool is_valid_hp_pga_idx(int reg_idx)
{
	return (reg_idx >= HP_GAIN_9DB && reg_idx <= HP_GAIN_0DB)
	       || reg_idx == HP_GAIN_0DB;
}
#endif
#ifndef SKIP_SB
static void headset_volume_ramp(struct mt6681_priv *priv, int from, int to)
{
	int offset = 0, count = 1, reg_idx;
	unsigned int value = 0;

	if (from < 0) {
		regmap_read(priv->regmap, MT6681_ZCD_CON2, &value);
		from = (int)value;
	}

	if (!is_valid_hp_pga_idx(from) || !is_valid_hp_pga_idx(to)) {
		dev_info(priv->dev,
			 "%s(), volume index is not valid, from %d, to %d\n",
			 __func__, from, to);
		return;
	}

	dev_dbg(priv->dev, "%s(), from %d, to %d\n", __func__, from, to);

	if (to > from)
		offset = to - from;
	else
		offset = from - to;

	while (offset > 0) {
		if (to > from)
			reg_idx = from + count;
		else
			reg_idx = from - count;

		if (is_valid_hp_pga_idx(reg_idx)) {
			regmap_update_bits(priv->regmap, MT6681_ZCD_CON2,
					   RG_AUDHPLGAIN_MASK_SFT,
					   reg_idx << RG_AUDHPLGAIN_SFT);
			regmap_update_bits(priv->regmap, MT6681_ZCD_CON2_H,
					   RG_AUDHPRGAIN_MASK_SFT,
					   reg_idx << RG_AUDHPRGAIN_SFT);
			usleep_range(100, 120);
		}
		offset--;
		count++;
	}
}
#endif

static int dmic_used_get(struct snd_kcontrol *kcontrol,
			 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] =
		priv->mux_select[MUX_MIC_TYPE_0] == MIC_TYPE_MUX_DMIC ||
		priv->mux_select[MUX_MIC_TYPE_1] == MIC_TYPE_MUX_DMIC ||
		priv->mux_select[MUX_MIC_TYPE_2] == MIC_TYPE_MUX_DMIC;

	return 0;
}

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
static int vow_pbuf_ch_get(struct snd_kcontrol *kcontrol,
			   struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int pbuf_active = priv->vow_pbuf_active_bit;

	dev_info(priv->dev, "%s(), pbuf_active 0x%x\n",
		 __func__,
		 pbuf_active);
	ucontrol->value.integer.value[0] = pbuf_active;

	return 0;
}

static int vow_codec_type_get(struct snd_kcontrol *kcontrol,
			      struct snd_ctl_elem_value *ucontrol)
{
	unsigned int codec_type = VOW_STANDALONE_CODEC;

	ucontrol->value.integer.value[0] = codec_type;

	return 0;
}

static int vow_cic_type_get(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int vow_cic_type = priv->vow_cic_type;

	dev_info(priv->dev, "%s(), vow_cic_type=0x%x\n",
		 __func__, vow_cic_type);
	ucontrol->value.integer.value[0] = vow_cic_type;

	return 0;
}
#endif

static int mt6681_snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
				    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *component = snd_kcontrol_chip(kcontrol);
	struct soc_mixer_control *mc =
		(struct soc_mixer_control *)kcontrol->private_value;
	unsigned int reg = mc->reg;
	unsigned int reg2 = mc->rreg;
	unsigned int shift = mc->shift;
	unsigned int rshift = mc->rshift;
	int max = mc->max;
	int min = mc->min;
	unsigned int sign_bit = mc->sign_bit;
	unsigned int mask = (1 << fls(max)) - 1;
	unsigned int invert = mc->invert;
	int err;
	bool type_2r = false;
	unsigned int val2 = 0;
	unsigned int val, val_mask;

	if (sign_bit)
		mask = BIT(sign_bit + 1) - 1;

	val = ucontrol->value.integer.value[0];
	val = (val + min) & mask;
	if (invert)
		val = max - val;
	val_mask = mask << shift;
	val = val << shift;
	if (snd_soc_volsw_is_stereo(mc)) {
		val2 = ucontrol->value.integer.value[1];
		val2 = (val2 + min) & mask;
		if (invert)
			val2 = max - val2;
		if (reg == reg2) {
			val_mask |= mask << rshift;
			val |= val2 << rshift;
		} else {
			val2 = val2 << shift;
			type_2r = true;
		}
	}

	err = snd_soc_component_update_bits(component, reg, val_mask, val);
	if (err < 0)
		return err;

	if (type_2r)
		err = snd_soc_component_update_bits(component, reg2, val_mask,
						    val2);

	return err;
}

static int mt6681_get_cara(unsigned int ana_gain, struct mt6681_priv *priv)
{
	unsigned int pga_cara = 0;

	switch (ana_gain) {
	case 0x4:
		pga_cara = 0x2;
		break;
	case 0x8:
		pga_cara = 0x4;
		break;
	case 0xc:
		pga_cara = 0x8;
		break;
	case 0x10:
		pga_cara = 0x10;
		break;
	case 0x14:
		pga_cara = 0x20;
		break;
	default:
		pga_cara = 0;
		break;
	}

	return pga_cara;
}
#ifdef VIVO_CUS
static unsigned int calculate_pga_setting(struct mt6681_priv *priv, unsigned int index)
{
	/* 0x0: Non-Hifi index=0x6/Hifi index=0x2 */
	unsigned int base_index = 0x6;
	unsigned int post_index = 0x0;
	unsigned int neg_index = 0x0;
	unsigned int ret_val = 0x0;

	if(priv->hp_hifi_mode != 0)
		index += 0x4;
	if (index >= base_index) {
		/* positive gain */
		post_index = index - base_index;
	} else {
		/* negative gain */
		neg_index = base_index - index;
	}
	ret_val = (neg_index << RG_AUDPREAMPLNEGGAIN_1P5_SFT) + post_index;

	return ret_val;
}
#else

static unsigned int get_hifi_index(unsigned int non_hifi_index, struct mt6681_priv *priv)
{
	int hifi_index = 0;

	if (non_hifi_index <= 0x14) {
		hifi_index = non_hifi_index + 4;
	} else if (non_hifi_index >= 0x20 && non_hifi_index <= 0x80 && !(non_hifi_index % 0x20)) {
		hifi_index = 4 - (non_hifi_index / 0x20);
	} else if (non_hifi_index >= 0xa0 && non_hifi_index <= 0xc0 && !(non_hifi_index % 0x20)) {
		hifi_index = 0x20 + (non_hifi_index - 0xa0);
	} else {
		hifi_index = 4;
		dev_info(priv->dev,
			"%s(), invalid non_hifi_index = 0x%x, use default val = 4\n",
			__func__, hifi_index);
	}
	return hifi_index;
}

#endif
static int mt6681_put_volsw(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *component =
		snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(component);
	struct i2c_adapter *adap = priv->i2c_client->adapter;
	struct soc_mixer_control *mc =
		(struct soc_mixer_control *)kcontrol->private_value;
	unsigned int reg = 0;
	int index = ucontrol->value.integer.value[0];
	int indexR = ucontrol->value.integer.value[1];
	int ret;
	unsigned int pga_cara = 0;

	dev_info(priv->dev,
		"%s(), id index %d name %s, reg(0x%x) = 0x%x, set index = %x indeR = %x\n",
		__func__, kcontrol->id.index, kcontrol->id.name, mc->reg, reg, index, indexR);

	scp_wake_request(adap);

	switch (mc->reg) {
	case MT6681_ZCD_CON2:
	case MT6681_ZCD_CON2_H:
		if (priv->hp_hifi_mode) {
			ucontrol->value.integer.value[0] = 2;
			ucontrol->value.integer.value[1] = 2;
		} else {
			ucontrol->value.integer.value[0] = 1;
			ucontrol->value.integer.value[1] = 1;
		}
		break;
	case MT6681_AUDENC_2_2_PMU_CON0:
	case MT6681_AUDENC_2_2_PMU_CON1:
	case MT6681_AUDENC_2_2_PMU_CON2:
	case MT6681_AUDENC_2_2_PMU_CON3:
#ifdef VIVO_CUS
		ucontrol->value.integer.value[0] = calculate_pga_setting(priv, index);
#else
		if (priv->mic_hifi_mode)
			ucontrol->value.integer.value[0] = get_hifi_index(index, priv);
		else
			ucontrol->value.integer.value[0] = index;
#endif
		break;
	case MT6681_AUDENC_2_2_PMU_CON4:
	case MT6681_AUDENC_2_2_PMU_CON5:
#ifdef VIVO_CUS
		ucontrol->value.integer.value[0] = calculate_pga_setting(priv, index);
#else
		if (priv->mic_hifi_mode)
			ucontrol->value.integer.value[0] = get_hifi_index(index, priv);
		else
			ucontrol->value.integer.value[0] = index;
#endif
		if (priv->vow_enable)
			ucontrol->value.integer.value[0] = 12; // VOW: 18dB
		break;
	}

	ret = mt6681_snd_soc_put_volsw(kcontrol, ucontrol);
	if (ret < 0)
		return ret;

	switch (mc->reg) {
	case MT6681_ZCD_CON2:
	case MT6681_ZCD_CON2_H:
		regmap_read(priv->regmap, MT6681_ZCD_CON2, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL] =
			(reg >> RG_AUDHPLGAIN_SFT) & RG_AUDHPLGAIN_MASK;
		regmap_read(priv->regmap, MT6681_ZCD_CON2_H, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTR] =
			(reg >> RG_AUDHPRGAIN_SFT) & RG_AUDHPRGAIN_MASK;
		break;
	case MT6681_ZCD_CON1:
	case MT6681_ZCD_CON1_H:
		regmap_read(priv->regmap, MT6681_ZCD_CON1, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_LINEOUTL] =
			(reg >> RG_AUDLOLGAIN_SFT) & RG_AUDLOLGAIN_MASK;
		regmap_read(priv->regmap, MT6681_ZCD_CON1_H, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_LINEOUTR] =
			(reg >> RG_AUDLORGAIN_SFT) & RG_AUDLORGAIN_MASK;
		break;
	case MT6681_ZCD_CON3:
		regmap_read(priv->regmap, MT6681_ZCD_CON3, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_HSOUTL] =
			(reg >> RG_AUDHSGAIN_SFT) & RG_AUDHSGAIN_MASK;
		break;
	case MT6681_AUDENC_2_2_PMU_CON0:
		regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON0, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP1] =
			(reg >> RG_AUDPREAMPLGAIN_1P5_SFT) & RG_AUDPREAMPLGAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP1], priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON7, pga_cara);
		break;
	case MT6681_AUDENC_2_2_PMU_CON1:
		regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON1, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP2] =
			(reg >> RG_AUDPREAMPRGAIN_1P5_SFT) & RG_AUDPREAMPRGAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP2], priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON8, pga_cara);
		break;
	case MT6681_AUDENC_2_2_PMU_CON2:
		regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON2, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP3] =
			(reg >> RG_AUDPREAMP3GAIN_1P5_SFT) & RG_AUDPREAMP3GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP3], priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON9, pga_cara);
		break;
	case MT6681_AUDENC_2_2_PMU_CON3:
		regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON3, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP4] =
			(reg >> RG_AUDPREAMP4GAIN_1P5_SFT) & RG_AUDPREAMP4GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP4], priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON10, pga_cara);
		break;
	case MT6681_AUDENC_2_2_PMU_CON4:
		regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON4, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP5] =
			(reg >> RG_AUDPREAMP5GAIN_1P5_SFT) & RG_AUDPREAMP5GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP5], priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON11, pga_cara);
		break;
	case MT6681_AUDENC_2_2_PMU_CON5:
		regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON5, &reg);
		priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP6] =
			(reg >> RG_AUDPREAMP6GAIN_1P5_SFT) & RG_AUDPREAMP6GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP6], priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON12, pga_cara);
		break;
	case MT6681_AUDENC_PMU_CON10:
		regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON10, &reg);
		priv->ana_gain[AUDIO_ANALOG_NEG_VOLUME_MICAMP1] =
			(reg >> RG_AUDPREAMPLNEGGAIN_SFT)
			& RG_AUDPREAMPLNEGGAIN_MASK;
		priv->ana_gain[AUDIO_ANALOG_NEG_VOLUME_MICAMP2] =
			(reg >> RG_AUDPREAMPRNEGGAIN_SFT)
			& RG_AUDPREAMPRNEGGAIN_MASK;
		priv->ana_gain[AUDIO_ANALOG_NEG_VOLUME_MICAMP3] =
			(reg >> RG_AUDPREAMP3NEGGAIN_SFT)
			& RG_AUDPREAMP3NEGGAIN_MASK;
		priv->ana_gain[AUDIO_ANALOG_NEG_VOLUME_MICAMP4] =
			(reg >> RG_AUDPREAMP4NEGGAIN_SFT)
			& RG_AUDPREAMP4NEGGAIN_MASK;
		break;
	case MT6681_AUDENC_2_PMU_CON8:
		regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON8, &reg);
		priv->ana_gain[AUDIO_ANALOG_NEG_VOLUME_MICAMP5] =
			(reg >> RG_AUDPREAMP5NEGGAIN_SFT)
			& RG_AUDPREAMP5NEGGAIN_MASK;
		priv->ana_gain[AUDIO_ANALOG_NEG_VOLUME_MICAMP6] =
			(reg >> RG_AUDPREAMP6NEGGAIN_SFT)
			& RG_AUDPREAMP6NEGGAIN_MASK;
		break;
	}

	scp_wake_release(adap);

	dev_dbg(priv->dev, "%s(), [1.5dB] name %s, reg(0x%x) = 0x%x, set index = %x, indeR = %x\n",
		__func__, kcontrol->id.name, mc->reg, reg, index, indexR);

	return ret;
}

static const DECLARE_TLV_DB_SCALE(hp_playback_tlv, 0, 300, 0);
static const DECLARE_TLV_DB_SCALE(playback_tlv, -1000, 100, 0);
#ifdef VIVO_CUS
static const DECLARE_TLV_DB_SCALE(capture_tlv, -900, 150, 0);
#else
static const DECLARE_TLV_DB_SCALE(capture_tlv, 0, 360, 0);
#endif
static const DECLARE_TLV_DB_SCALE(capture_neg_tlv, -900, 300, 0);

#define MT_SOC_ENUM_EXT_ID(xname, xenum, xhandler_get, xhandler_put, id)       \
	{                                                                      \
		.iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,            \
		.device = id, .info = snd_soc_info_enum_double,                \
		.get = xhandler_get, .put = xhandler_put,                      \
		.private_value = (unsigned long)&xenum                         \
	}

static const struct snd_kcontrol_new mt6681_snd_controls[] = {
	/* dl pga gain */
	SOC_DOUBLE_R_EXT_TLV("Headset Volume", MT6681_ZCD_CON2,
			     MT6681_ZCD_CON2_H, 0, 0x3, 0, snd_soc_get_volsw,
			     mt6681_put_volsw, hp_playback_tlv),
	SOC_DOUBLE_R_EXT_TLV("Lineout Volume", MT6681_ZCD_CON1,
			     MT6681_ZCD_CON1_H, 0, 0x12, 0, snd_soc_get_volsw,
			     mt6681_put_volsw, playback_tlv),
	SOC_SINGLE_EXT_TLV("Handset Volume", MT6681_ZCD_CON3, 0, 0x12, 0,
			   snd_soc_get_volsw, mt6681_put_volsw, playback_tlv),

	/* ul pga gain */
#ifdef VIVO_CUS
	SOC_SINGLE_EXT_TLV("PGA1 Volume", MT6681_AUDENC_2_2_PMU_CON0,
			   RG_AUDPREAMPLGAIN_1P5_SFT, 0xff, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA2 Volume", MT6681_AUDENC_2_2_PMU_CON1,
			   RG_AUDPREAMPRGAIN_1P5_SFT, 0xff, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA3 Volume", MT6681_AUDENC_2_2_PMU_CON2,
			   RG_AUDPREAMP3GAIN_1P5_SFT, 0xff, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA4 Volume", MT6681_AUDENC_2_2_PMU_CON3,
			   RG_AUDPREAMP4GAIN_1P5_SFT, 0xff, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA5 Volume", MT6681_AUDENC_2_2_PMU_CON4,
			   RG_AUDPREAMP5GAIN_1P5_SFT, 0xff, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA6 Volume", MT6681_AUDENC_2_2_PMU_CON5,
			   RG_AUDPREAMP6GAIN_1P5_SFT, 0xff, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
#else
	SOC_SINGLE_EXT_TLV("PGA1 Volume", MT6681_AUDENC_2_2_PMU_CON0,
			   RG_AUDPREAMPLGAIN_1P5_SFT, 0xc0, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA2 Volume", MT6681_AUDENC_2_2_PMU_CON1,
			   RG_AUDPREAMPRGAIN_1P5_SFT, 0xc0, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA3 Volume", MT6681_AUDENC_2_2_PMU_CON2,
			   RG_AUDPREAMP3GAIN_1P5_SFT, 0xc0, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA4 Volume", MT6681_AUDENC_2_2_PMU_CON3,
			   RG_AUDPREAMP4GAIN_1P5_SFT, 0xc0, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA5 Volume", MT6681_AUDENC_2_2_PMU_CON4,
			   RG_AUDPREAMP5GAIN_1P5_SFT, 0xc0, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
	SOC_SINGLE_EXT_TLV("PGA6 Volume", MT6681_AUDENC_2_2_PMU_CON5,
			   RG_AUDPREAMP6GAIN_1P5_SFT, 0xc0, 0, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_tlv),
#endif
	/* ul pga neg gain */
	SOC_SINGLE_EXT_TLV("NEG_PGA1 Volume", MT6681_AUDENC_PMU_CON10,
			   RG_AUDPREAMPLNEGGAIN_SFT, 0x3, 1, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_neg_tlv),
	SOC_SINGLE_EXT_TLV("NEG_PGA2 Volume", MT6681_AUDENC_PMU_CON10,
			   RG_AUDPREAMPRNEGGAIN_SFT, 0x3, 1, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_neg_tlv),
	SOC_SINGLE_EXT_TLV("NEG_PGA3 Volume", MT6681_AUDENC_PMU_CON10,
			   RG_AUDPREAMP3NEGGAIN_SFT, 0x3, 1, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_neg_tlv),
	SOC_SINGLE_EXT_TLV("NEG_PGA4 Volume", MT6681_AUDENC_PMU_CON10,
			   RG_AUDPREAMP4NEGGAIN_SFT, 0x3, 1, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_neg_tlv),
	SOC_SINGLE_EXT_TLV("NEG_PGA5 Volume", MT6681_AUDENC_2_PMU_CON8,
			   RG_AUDPREAMP5NEGGAIN_SFT, 0x3, 1, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_neg_tlv),
	SOC_SINGLE_EXT_TLV("NEG_PGA6 Volume", MT6681_AUDENC_2_PMU_CON8,
			   RG_AUDPREAMP6NEGGAIN_SFT, 0x3, 1, snd_soc_get_volsw,
			   mt6681_put_volsw, capture_neg_tlv),

	/* debug */
	SOC_SINGLE_EXT("Codec keylock", SND_SOC_NOPM, 0, 0x1, 0, mt6681_key_get,
		       mt6681_key_set),
#if IS_ENABLED(CONFIG_MT6681_EFUSE)
	SOC_SINGLE_EXT("Codec Chip ID", SND_SOC_NOPM, 0, 0xff, 0,
		       mt6681_hw_version_get, NULL),
	SOC_SINGLE_EXT("Codec Fab code", SND_SOC_NOPM, 0, 0xff, 0,
		       mt6681_fab_code_get, NULL),
#endif
};

/* LOL MUX */
static const char *const lo_in_mux_map[] = {"Open", "Playback_L_DAC",
					    "Playback", "Test Mode"};

static int lo_in_mux_map_value[] = {
	0x0, 0x1, 0x2, 0x3,
};

static SOC_VALUE_ENUM_SINGLE_DECL(lo_in_mux_map_enum, SND_SOC_NOPM, 0,
				  LO_MUX_MASK, lo_in_mux_map,
				  lo_in_mux_map_value);

static const struct snd_kcontrol_new lo_in_mux_control =
	SOC_DAPM_ENUM("LO Select", lo_in_mux_map_enum);

/*HP MUX */
static const char *const hp_in_mux_map[] = {
	"Open",      "LoudSPK Playback", "Audio Playback",
	"Test Mode", "HP Impedance",
};

static int hp_in_mux_map_value[] = {
	HP_MUX_OPEN,      HP_MUX_HPSPK,	HP_MUX_HP,
	HP_MUX_TEST_MODE, HP_MUX_HP_IMPEDANCE,
};

static SOC_VALUE_ENUM_SINGLE_DECL(hpl_in_mux_map_enum, SND_SOC_NOPM, 0,
				  HP_MUX_MASK, hp_in_mux_map,
				  hp_in_mux_map_value);

static const struct snd_kcontrol_new hpl_in_mux_control =
	SOC_DAPM_ENUM("HPL Select", hpl_in_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(hpr_in_mux_map_enum, SND_SOC_NOPM, 0,
				  HP_MUX_MASK, hp_in_mux_map,
				  hp_in_mux_map_value);

static const struct snd_kcontrol_new hpr_in_mux_control =
	SOC_DAPM_ENUM("HPR Select", hpr_in_mux_map_enum);

/* RCV MUX */
static const char *const rcv_in_mux_map[] = {"Open", "Mute", "Voice Playback",
					     "Test Mode"};

static int rcv_in_mux_map_value[] = {
	RCV_MUX_OPEN, RCV_MUX_MUTE, RCV_MUX_VOICE_PLAYBACK, RCV_MUX_TEST_MODE,
};

static SOC_VALUE_ENUM_SINGLE_DECL(rcv_in_mux_map_enum, SND_SOC_NOPM, 0,
				  RCV_MUX_MASK, rcv_in_mux_map,
				  rcv_in_mux_map_value);

static const struct snd_kcontrol_new rcv_in_mux_control =
	SOC_DAPM_ENUM("RCV Select", rcv_in_mux_map_enum);

/* DAC In MUX */
static const char *const dac_in_mux_map[] = {"Normal Path", "Sgen"};

static int dac_in_mux_map_value[] = {
	0x0, 0x1,
};

static SOC_VALUE_ENUM_SINGLE_DECL(dac_in_mux_map_enum, MT6681_AFE_TOP_CON0,
				  DL_SINE_ON_SFT, DL_SINE_ON_MASK,
				  dac_in_mux_map, dac_in_mux_map_value);

static const struct snd_kcontrol_new dac_in_mux_control =
	SOC_DAPM_ENUM("DAC Select", dac_in_mux_map_enum);

/* AIF Out MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(aif_out_mux_map_enum, SND_SOC_NOPM, 0, 0,
				  dac_in_mux_map, dac_in_mux_map_value);

static const struct snd_kcontrol_new aif_out_mux_control =
	SOC_DAPM_ENUM("AIF Out Select", aif_out_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(aif2_out_mux_map_enum, SND_SOC_NOPM, 0, 0,
				  dac_in_mux_map, dac_in_mux_map_value);

static const struct snd_kcontrol_new aif2_out_mux_control =
	SOC_DAPM_ENUM("AIF Out Select", aif2_out_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(aif3_out_mux_map_enum, SND_SOC_NOPM, 0, 0,
				  dac_in_mux_map, dac_in_mux_map_value);

static const struct snd_kcontrol_new aif3_out_mux_control =
	SOC_DAPM_ENUM("AIF Out Select", aif3_out_mux_map_enum);

/* UL SRC MUX */
static const char *const ul_src_mux_map[] = {
	"AMIC", "DMIC",
};

static int ul_src_mux_map_value[] = {
	UL_SRC_MUX_AMIC, UL_SRC_MUX_DMIC,
};

static SOC_VALUE_ENUM_SINGLE_DECL(ul_src_mux_map_enum,
				  MT6681_AFE_ADDA_UL_SRC_CON0_0,
				  ADDA_UL_SDM_3_LEVEL_CTL_SFT,
				  ADDA_UL_SDM_3_LEVEL_CTL_MASK, ul_src_mux_map,
				  ul_src_mux_map_value);


static const struct snd_kcontrol_new ul_src_mux_control =
	SOC_DAPM_ENUM("UL_SRC_MUX Select", ul_src_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(ul2_src_mux_map_enum,
				  MT6681_AFE_ADDA6_UL_SRC_CON0_0,
				  ADDA6_UL_SDM_3_LEVEL_CTL_SFT,
				  ADDA6_UL_SDM_3_LEVEL_CTL_MASK, ul_src_mux_map,
				  ul_src_mux_map_value);

static const struct snd_kcontrol_new ul2_src_mux_control =
	SOC_DAPM_ENUM("UL_SRC_MUX Select", ul2_src_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(ul3_src_mux_map_enum,
				  MT6681_AFE_ADDA7_UL_SRC_CON0_0,
				  ADDA7_UL_SDM_3_LEVEL_CTL_SFT,
				  ADDA7_UL_SDM_3_LEVEL_CTL_MASK, ul_src_mux_map,
				  ul_src_mux_map_value);

static const struct snd_kcontrol_new ul3_src_mux_control =
	SOC_DAPM_ENUM("UL_SRC_MUX Select", ul3_src_mux_map_enum);

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
/* VOW UL SRC MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(vow_ul_src_mux_map_enum,
				  MT6681_AFE_VOW_TOP_CON0, VOW_SDM_3_LEVEL_SFT,
				  VOW_SDM_3_LEVEL_MASK, ul_src_mux_map,
				  ul_src_mux_map_value);

static const struct snd_kcontrol_new vow_ul_src_mux_control =
	SOC_DAPM_ENUM("VOW_UL_SRC_MUX Select", vow_ul_src_mux_map_enum);
#endif
/* MISO MUX */
static const char *const miso_mux_map[] = {
	"UL1_CH1", "UL1_CH2", "UL2_CH1", "UL2_CH2", "UL3_CH1", "UL3_CH2",
};

static int miso_mux_map_value[] = {
	MISO_MUX_UL1_CH1, MISO_MUX_UL1_CH2, MISO_MUX_UL2_CH1,
	MISO_MUX_UL2_CH2, MISO_MUX_UL3_CH1, MISO_MUX_UL3_CH2,
};

static SOC_VALUE_ENUM_SINGLE_DECL(miso0_mux_map_enum, MT6681_AFE_MTKAIF_MUX_CFG,
				  RG_ADDA_CH1_SEL_SFT, RG_ADDA_CH1_SEL_MASK,
				  miso_mux_map, miso_mux_map_value);

static const struct snd_kcontrol_new miso0_mux_control =
	SOC_DAPM_ENUM("MISO_MUX Select", miso0_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(miso1_mux_map_enum, MT6681_AFE_MTKAIF_MUX_CFG,
				  RG_ADDA_CH2_SEL_SFT, RG_ADDA_CH2_SEL_MASK,
				  miso_mux_map, miso_mux_map_value);

static const struct snd_kcontrol_new miso1_mux_control =
	SOC_DAPM_ENUM("MISO_MUX Select", miso1_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(miso2_mux_map_enum,
				  MT6681_AFE_MTKAIF_MUX_CFG_M,
				  RG_ADDA6_CH1_SEL_SFT, RG_ADDA6_CH1_SEL_MASK,
				  miso_mux_map, miso_mux_map_value);

static const struct snd_kcontrol_new miso2_mux_control =
	SOC_DAPM_ENUM("MISO_MUX Select", miso2_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(miso3_mux_map_enum,
				  MT6681_AFE_MTKAIF_MUX_CFG_M,
				  RG_ADDA6_CH2_SEL_SFT, RG_ADDA6_CH2_SEL_MASK,
				  miso_mux_map, miso_mux_map_value);

static const struct snd_kcontrol_new miso3_mux_control =
	SOC_DAPM_ENUM("MIS0_MUX Select", miso3_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(miso4_mux_map_enum,
				  MT6681_AFE_MTKAIF_MUX_CFG_H,
				  RG_ADDA7_CH1_SEL_SFT, RG_ADDA7_CH1_SEL_MASK,
				  miso_mux_map, miso_mux_map_value);

static const struct snd_kcontrol_new miso4_mux_control =
	SOC_DAPM_ENUM("MIS0_MUX Select", miso4_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(miso5_mux_map_enum,
				  MT6681_AFE_MTKAIF_MUX_CFG_H,
				  RG_ADDA7_CH2_SEL_SFT, RG_ADDA7_CH2_SEL_MASK,
				  miso_mux_map, miso_mux_map_value);

static const struct snd_kcontrol_new miso5_mux_control =
	SOC_DAPM_ENUM("MIS0_MUX Select", miso5_mux_map_enum);

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
/* VOW PBUF MUX */
static const char * const vow_pbuf_mux_map[] = {
	"PBUF_CH0",
	"PBUF_CH1",
	"PBUF_CH2",
	"PBUF_CH3"
};

static int vow_pbuf_mux_map_value[] = {
	VOW_PBUF_MUX_CH_0,
	VOW_PBUF_MUX_CH_1,
	VOW_PBUF_MUX_CH_2,
	VOW_PBUF_MUX_CH_3
};

/* VOW PBUF MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(vow_pbuf0_mux_map_enum,
				  MT6681_AUDIO_VAD_PBUF_CON1,
				  RG_VAD_CH0_DATA_SEL_SFT,
				  RG_VAD_CH0_DATA_SEL_MASK,
				  vow_pbuf_mux_map,
				  vow_pbuf_mux_map_value);

static const struct snd_kcontrol_new vow_pbuf0_mux_control =
	SOC_DAPM_ENUM("VOW_PBUF_MUX Select", vow_pbuf0_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_pbuf1_mux_map_enum,
				  MT6681_AUDIO_VAD_PBUF_CON1,
				  RG_VAD_CH1_DATA_SEL_SFT,
				  RG_VAD_CH1_DATA_SEL_MASK,
				  vow_pbuf_mux_map,
				  vow_pbuf_mux_map_value);

static const struct snd_kcontrol_new vow_pbuf1_mux_control =
	SOC_DAPM_ENUM("VOW_PBUF_MUX Select", vow_pbuf1_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_pbuf2_mux_map_enum,
				  MT6681_AUDIO_VAD_PBUF_CON1,
				  RG_VAD_CH2_DATA_SEL_SFT,
				  RG_VAD_CH2_DATA_SEL_MASK,
				  vow_pbuf_mux_map,
				  vow_pbuf_mux_map_value);

static const struct snd_kcontrol_new vow_pbuf2_mux_control =
	SOC_DAPM_ENUM("VOW_PBUF_MUX Select", vow_pbuf2_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_pbuf3_mux_map_enum,
				  MT6681_AUDIO_VAD_PBUF_CON1,
				  RG_VAD_CH3_DATA_SEL_SFT,
				  RG_VAD_CH3_DATA_SEL_MASK,
				  vow_pbuf_mux_map,
				  vow_pbuf_mux_map_value);

static const struct snd_kcontrol_new vow_pbuf3_mux_control =
	SOC_DAPM_ENUM("VOW_PBUF_MUX Select", vow_pbuf3_mux_map_enum);

/* VOW AMIC MUX */
static const char *const vow_amic_mux_map[] = {"ADC_DATA_0", "ADC_DATA_1",
					       "ADC_DATA_2", "ADC_DATA_3",
					       "ADC_DATA_4", "ADC_DATA_5"};

static int vow_amic_mux_map_value[] = {
	VOW_AMIC_MUX_ADC_DATA_0, VOW_AMIC_MUX_ADC_DATA_1,
	VOW_AMIC_MUX_ADC_DATA_2, VOW_AMIC_MUX_ADC_DATA_3,
	VOW_AMIC_MUX_ADC_DATA_4, VOW_AMIC_MUX_ADC_DATA_5};

/* VOW AMIC MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(vow_amic0_mux_map_enum,
				  MT6681_AFE_VOW_TOP_CON13,
				  RG_VOW_AMIC_ADC1_SOURCE_SEL_SFT,
				  RG_VOW_AMIC_ADC1_SOURCE_SEL_MASK,
				  vow_amic_mux_map, vow_amic_mux_map_value);

static const struct snd_kcontrol_new vow_amic0_mux_control =
	SOC_DAPM_ENUM("VOW_AMIC_MUX Select", vow_amic0_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_amic1_mux_map_enum,
				  MT6681_AFE_VOW_TOP_CON13,
				  RG_VOW_AMIC_ADC2_SOURCE_SEL_SFT,
				  RG_VOW_AMIC_ADC2_SOURCE_SEL_MASK,
				  vow_amic_mux_map, vow_amic_mux_map_value);

static const struct snd_kcontrol_new vow_amic1_mux_control =
	SOC_DAPM_ENUM("VOW_AMIC_MUX Select", vow_amic1_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_amic2_mux_map_enum,
				  MT6681_AFE_VOW_TOP_CON14,
				  RG_VOW_AMIC_ADC3_SOURCE_SEL_SFT,
				  RG_VOW_AMIC_ADC3_SOURCE_SEL_MASK,
				  vow_amic_mux_map, vow_amic_mux_map_value);

static const struct snd_kcontrol_new vow_amic2_mux_control =
	SOC_DAPM_ENUM("VOW_AMIC_MUX Select", vow_amic2_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_amic3_mux_map_enum,
				  MT6681_AFE_VOW_TOP_CON14,
				  RG_VOW_AMIC_ADC4_SOURCE_SEL_SFT,
				  RG_VOW_AMIC_ADC4_SOURCE_SEL_MASK,
				  vow_amic_mux_map, vow_amic_mux_map_value);

static const struct snd_kcontrol_new vow_amic3_mux_control =
	SOC_DAPM_ENUM("VOW_AMIC_MUX Select", vow_amic3_mux_map_enum);

/* VOW DMIC MUX */
static const char *const vow_dmic_mux_map[] = {"DMIC_SRC_0", "DMIC_SRC_1",
					       "DMIC_SRC_2", "DMIC_SRC_3",
					       "DMIC_SRC_4", "DMIC_SRC_5"};

static int vow_dmic_mux_map_value[] = {
	VOW_DMIC_MUX_ADC_DATA_0, VOW_DMIC_MUX_ADC_DATA_1,
	VOW_DMIC_MUX_ADC_DATA_2, VOW_DMIC_MUX_ADC_DATA_3,
	VOW_DMIC_MUX_ADC_DATA_4, VOW_DMIC_MUX_ADC_DATA_5};

/* VOW DMIC MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(vow_dmic0_mux_map_enum,
				  MT6681_AO_VOW_DMIC_ARRAY_CFG_H,
				  RG_VOW_DMIC_ADC0_SOURCE_SEL_SFT,
				  RG_VOW_DMIC_ADC0_SOURCE_SEL_MASK,
				  vow_dmic_mux_map, vow_dmic_mux_map_value);

static const struct snd_kcontrol_new vow_dmic0_mux_control =
	SOC_DAPM_ENUM("VOW_DMIC_MUX Select", vow_dmic0_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_dmic1_mux_map_enum,
				  MT6681_AO_VOW_DMIC_ARRAY_CFG_H,
				  RG_VOW_DMIC_ADC1_SOURCE_SEL_SFT,
				  RG_VOW_DMIC_ADC1_SOURCE_SEL_MASK,
				  vow_dmic_mux_map, vow_dmic_mux_map_value);

static const struct snd_kcontrol_new vow_dmic1_mux_control =
	SOC_DAPM_ENUM("VOW_DMIC_MUX Select", vow_dmic1_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_dmic2_mux_map_enum,
				  MT6681_AO_VOW_DMIC_ARRAY_CFG_L,
				  RG_VOW_DMIC_ADC2_SOURCE_SEL_SFT,
				  RG_VOW_DMIC_ADC2_SOURCE_SEL_MASK,
				  vow_dmic_mux_map, vow_dmic_mux_map_value);

static const struct snd_kcontrol_new vow_dmic2_mux_control =
	SOC_DAPM_ENUM("VOW_DMIC_MUX Select", vow_dmic2_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_dmic3_mux_map_enum,
				  MT6681_AO_VOW_DMIC_ARRAY_CFG_L,
				  RG_VOW_DMIC_ADC3_SOURCE_SEL_SFT,
				  RG_VOW_DMIC_ADC3_SOURCE_SEL_MASK,
				  vow_dmic_mux_map, vow_dmic_mux_map_value);

static const struct snd_kcontrol_new vow_dmic3_mux_control =
	SOC_DAPM_ENUM("VOW_DMIC_MUX Select", vow_dmic3_mux_map_enum);

/* VOW ADC MUX */
static const char *const vow_adc_mux_map[] = {"VOW_ONLY", "VOW_SHARE"};

static int vow_adc_mux_map_value[] = {
	0x0, 0x1
};

static SOC_VALUE_ENUM_SINGLE_DECL(vow_adc_l_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_adc_mux_map, vow_adc_mux_map_value);

static const struct snd_kcontrol_new vow_adc_l_mux_control =
	SOC_DAPM_ENUM("VOW_ADC_MUX Select", vow_adc_l_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_adc_r_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_adc_mux_map, vow_adc_mux_map_value);

static const struct snd_kcontrol_new vow_adc_r_mux_control =
	SOC_DAPM_ENUM("VOW_ADC_MUX Select", vow_adc_r_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_adc_3_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_adc_mux_map, vow_adc_mux_map_value);

static const struct snd_kcontrol_new vow_adc_3_mux_control =
	SOC_DAPM_ENUM("VOW_ADC_MUX Select", vow_adc_3_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_adc_4_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_adc_mux_map, vow_adc_mux_map_value);

static const struct snd_kcontrol_new vow_adc_4_mux_control =
	SOC_DAPM_ENUM("VOW_ADC_MUX Select", vow_adc_4_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_adc_5_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_adc_mux_map, vow_adc_mux_map_value);

static const struct snd_kcontrol_new vow_adc_5_mux_control =
	SOC_DAPM_ENUM("VOW_ADC_MUX Select", vow_adc_5_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(vow_adc_6_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_adc_mux_map, vow_adc_mux_map_value);

static const struct snd_kcontrol_new vow_adc_6_mux_control =
	SOC_DAPM_ENUM("VOW_ADC_MUX Select", vow_adc_6_mux_map_enum);

/* VOW CIC MUX */
static const char *const vow_cic_mux_map[] = {
	"LOW_Q", "HIGH_Q"
};

static int vow_cic_mux_map_value[] = {
	0x0, 0x1
};

static SOC_VALUE_ENUM_SINGLE_DECL(vow_cic_mux_map_enum,
				  SND_SOC_NOPM, 0, 0,
				  vow_cic_mux_map, vow_cic_mux_map_value);

static const struct snd_kcontrol_new vow_cic_mux_control =
	SOC_DAPM_ENUM("VOW_CIC_MUX Select", vow_cic_mux_map_enum);

#endif
/* DMIC MUX */
static const char *const dmic_mux_map[] = {
	"DMIC_DATA0", "DMIC_DATA1", "DMIC_DATA2", "DMIC_DATA3",
};

static int dmic_mux_map_value[] = {
	DMIC_MUX_DMIC_DATA0, DMIC_MUX_DMIC_DATA1, DMIC_MUX_DMIC_DATA2,
	DMIC_MUX_DMIC_DATA3,
};

static SOC_VALUE_ENUM_SINGLE_DECL(dmic0_mux_map_enum,
				  MT6681_AO_AFE_DMIC_ARRAY_CFG_H,
				  RG_DMIC_ADC0_SOURCE_SEL_SFT,
				  RG_DMIC_ADC0_SOURCE_SEL_MASK, dmic_mux_map,
				  dmic_mux_map_value);

static const struct snd_kcontrol_new dmic0_mux_control =
	SOC_DAPM_ENUM("DMIC_MUX Select", dmic0_mux_map_enum);

/* ul2 ch1 use RG_DMIC_ADC2_SOURCE_SEL */
static SOC_VALUE_ENUM_SINGLE_DECL(dmic1_mux_map_enum,
				  MT6681_AO_AFE_DMIC_ARRAY_CFG_H,
				  RG_DMIC_ADC1_SOURCE_SEL_SFT,
				  RG_DMIC_ADC1_SOURCE_SEL_MASK, dmic_mux_map,
				  dmic_mux_map_value);

static const struct snd_kcontrol_new dmic1_mux_control =
	SOC_DAPM_ENUM("DMIC_MUX Select", dmic1_mux_map_enum);

/* ul1 ch2 use RG_DMIC_ADC3_SOURCE_SEL */
static SOC_VALUE_ENUM_SINGLE_DECL(dmic2_mux_map_enum,
				  MT6681_AO_AFE_DMIC_ARRAY_CFG_M,
				  RG_DMIC_ADC2_SOURCE_SEL_SFT,
				  RG_DMIC_ADC2_SOURCE_SEL_MASK, dmic_mux_map,
				  dmic_mux_map_value);

static const struct snd_kcontrol_new dmic2_mux_control =
	SOC_DAPM_ENUM("DMIC_MUX Select", dmic2_mux_map_enum);

static SOC_VALUE_ENUM_SINGLE_DECL(dmic3_mux_map_enum,
				  MT6681_AO_AFE_DMIC_ARRAY_CFG_M,
				  RG_DMIC_ADC3_SOURCE_SEL_SFT,
				  RG_DMIC_ADC3_SOURCE_SEL_MASK, dmic_mux_map,
				  dmic_mux_map_value);

static const struct snd_kcontrol_new dmic3_mux_control =
	SOC_DAPM_ENUM("DMIC_MUX Select", dmic3_mux_map_enum);

/* ADC L MUX */
static const char *const adc_left_mux_map[] = {"Idle", "AIN0",
					       "Left Preamplifier", "Idle_1"};

static int adc_mux_map_value[] = {
	ADC_MUX_IDLE, ADC_MUX_AIN0, ADC_MUX_PREAMPLIFIER, ADC_MUX_IDLE1,
};

static SOC_VALUE_ENUM_SINGLE_DECL(adc_left_mux_map_enum, MT6681_AUDENC_PMU_CON1,
				  RG_AUDADCLINPUTSEL_SFT,
				  RG_AUDADCLINPUTSEL_MASK, adc_left_mux_map,
				  adc_mux_map_value);

static const struct snd_kcontrol_new adc_left_mux_control =
	SOC_DAPM_ENUM("ADC L Select", adc_left_mux_map_enum);

/* ADC R MUX */
static const char *const adc_right_mux_map[] = {"Idle", "AIN0",
						"Right Preamplifier", "Idle_1"};

static SOC_VALUE_ENUM_SINGLE_DECL(adc_right_mux_map_enum,
				  MT6681_AUDENC_PMU_CON3,
				  RG_AUDADCRINPUTSEL_SFT,
				  RG_AUDADCRINPUTSEL_MASK, adc_right_mux_map,
				  adc_mux_map_value);

static const struct snd_kcontrol_new adc_right_mux_control =
	SOC_DAPM_ENUM("ADC R Select", adc_right_mux_map_enum);

/* ADC 3 MUX */
static const char *const adc_mux_map[] = {"Idle", "AIN0", "Preamplifier",
					  "Idle_1"};

static SOC_VALUE_ENUM_SINGLE_DECL(adc_3_mux_map_enum, MT6681_AUDENC_PMU_CON5,
				  RG_AUDADC3INPUTSEL_SFT,
				  RG_AUDADC3INPUTSEL_MASK, adc_mux_map,
				  adc_mux_map_value);

static const struct snd_kcontrol_new adc_3_mux_control =
	SOC_DAPM_ENUM("ADC 3 Select", adc_3_mux_map_enum);

/* ADC 4 MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(adc_4_mux_map_enum, MT6681_AUDENC_PMU_CON7,
				  RG_AUDADC4INPUTSEL_SFT,
				  RG_AUDADC4INPUTSEL_MASK, adc_mux_map,
				  adc_mux_map_value);

static const struct snd_kcontrol_new adc_4_mux_control =
	SOC_DAPM_ENUM("ADC 4 Select", adc_4_mux_map_enum);

/* ADC 5 MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(adc_5_mux_map_enum, MT6681_AUDENC_2_PMU_CON3,
				  RG_AUDADC5INPUTSEL_SFT,
				  RG_AUDADC5INPUTSEL_MASK, adc_mux_map,
				  adc_mux_map_value);

static const struct snd_kcontrol_new adc_5_mux_control =
	SOC_DAPM_ENUM("ADC 5 Select", adc_5_mux_map_enum);


/* ADC 6 MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(adc_6_mux_map_enum, MT6681_AUDENC_2_PMU_CON5,
				  RG_AUDADC6INPUTSEL_SFT,
				  RG_AUDADC6INPUTSEL_MASK, adc_mux_map,
				  adc_mux_map_value);

static const struct snd_kcontrol_new adc_6_mux_control =
	SOC_DAPM_ENUM("ADC 6 Select", adc_6_mux_map_enum);

/* PGA L MUX */
static const char *const pga_mux_map[] = {
	"AIN0", "AIN1", "AIN2", "None",
};

static int pga_mux_map_value[] = {PGA_MUX_AIN0, PGA_MUX_AIN1, PGA_MUX_AIN2,
				  PGA_MUX_NONE};

static SOC_VALUE_ENUM_SINGLE_DECL(pga_left_mux_map_enum, MT6681_AUDENC_PMU_CON0,
				  RG_AUDPREAMPLINPUTSEL_SFT,
				  RG_AUDPREAMPLINPUTSEL_MASK, pga_mux_map,
				  pga_mux_map_value);

static const struct snd_kcontrol_new pga_left_mux_control =
	SOC_DAPM_ENUM("PGA L Select", pga_left_mux_map_enum);

/* PGA R MUX */
static SOC_VALUE_ENUM_SINGLE_DECL(pga_right_mux_map_enum,
				  MT6681_AUDENC_PMU_CON2,
				  RG_AUDPREAMPRINPUTSEL_SFT,
				  RG_AUDPREAMPRINPUTSEL_MASK, pga_mux_map,
				  pga_mux_map_value);

static const struct snd_kcontrol_new pga_right_mux_control =
	SOC_DAPM_ENUM("PGA R Select", pga_right_mux_map_enum);

/* PGA 3 MUX */
static const char *const pga_3_mux_map[] = {"AIN0", "AIN2", "AIN3", "AIN5"};

static int pga_3_mux_map_value[] = {PGA_3_MUX_AIN0, PGA_3_MUX_AIN2,
				    PGA_3_MUX_AIN3, PGA_3_MUX_AIN5};

static SOC_VALUE_ENUM_SINGLE_DECL(pga_3_mux_map_enum, MT6681_AUDENC_PMU_CON4,
				  RG_AUDPREAMP3INPUTSEL_SFT,
				  RG_AUDPREAMP3INPUTSEL_MASK, pga_3_mux_map,
				  pga_3_mux_map_value);

static const struct snd_kcontrol_new pga_3_mux_control =
	SOC_DAPM_ENUM("PGA 3 Select", pga_3_mux_map_enum);


/* PGA 4 MUX */
static const char *const pga_4_mux_map[] = {"AIN2", "AIN3", "AIN4", "AIN6"};

static int pga_4_mux_map_value[] = {PGA_4_MUX_AIN2, PGA_4_MUX_AIN3,
				    PGA_4_MUX_AIN4, PGA_4_MUX_AIN6};

static SOC_VALUE_ENUM_SINGLE_DECL(pga_4_mux_map_enum, MT6681_AUDENC_PMU_CON6,
				  RG_AUDPREAMP4INPUTSEL_SFT,
				  RG_AUDPREAMP4INPUTSEL_MASK, pga_4_mux_map,
				  pga_4_mux_map_value);

static const struct snd_kcontrol_new pga_4_mux_control =
	SOC_DAPM_ENUM("PGA 4 Select", pga_4_mux_map_enum);

/* PGA 5 MUX */
static const char *const pga_5_mux_map[] = {"AIN0", "AIN2", "AIN5", "AIN6"};

static int pga_5_mux_map_value[] = {PGA_5_MUX_AIN0, PGA_5_MUX_AIN2,
				    PGA_5_MUX_AIN5, PGA_5_MUX_AIN6};

static SOC_VALUE_ENUM_SINGLE_DECL(pga_5_mux_map_enum, MT6681_AUDENC_2_PMU_CON2,
				  RG_AUDPREAMP5INPUTSEL_SFT,
				  RG_AUDPREAMP5INPUTSEL_MASK, pga_5_mux_map,
				  pga_5_mux_map_value);

static const struct snd_kcontrol_new pga_5_mux_control =
	SOC_DAPM_ENUM("PGA 5 Select", pga_5_mux_map_enum);

/* PGA 6 MUX */
static const char *const pga_6_mux_map[] = {"AIN1", "AIN2", "AIN5", "AIN6"};

static int pga_6_mux_map_value[] = {PGA_6_MUX_AIN1, PGA_6_MUX_AIN2,
				    PGA_6_MUX_AIN5, PGA_6_MUX_AIN6};

static SOC_VALUE_ENUM_SINGLE_DECL(pga_6_mux_map_enum, MT6681_AUDENC_2_PMU_CON4,
				  RG_AUDPREAMP6INPUTSEL_SFT,
				  RG_AUDPREAMP6INPUTSEL_MASK, pga_6_mux_map,
				  pga_6_mux_map_value);

static const struct snd_kcontrol_new pga_6_mux_control =
	SOC_DAPM_ENUM("PGA 6 Select", pga_6_mux_map_enum);

static int mt_sgen_event(struct snd_soc_dapm_widget *w,
			 struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON0,
				   SINEGEN_DAC_EN_MASK_SFT,
				   0x0 << SINEGEN_DAC_EN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON1,
				   SINEGEN_SINE_MODE_CH2_MASK_SFT,
				   0xa << SINEGEN_SINE_MODE_CH2_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON1,
				   SINEGEN_SINE_MODE_CH1_MASK_SFT,
				   0xa << SINEGEN_SINE_MODE_CH1_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON2,
				   SINEGEN_INNER_LOOP_BACK_MODE_MASK_SFT,
				   0x13 << SINEGEN_INNER_LOOP_BACK_MODE_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON3,
				   SINEGEN_AMP_DIV_CH1_MASK_SFT,
				   0x7 << SINEGEN_AMP_DIV_CH1_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON3,
				   SINEGEN_FREQ_DIV_CH1_MASK_SFT,
				   0x1 << SINEGEN_FREQ_DIV_CH1_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON4,
				   SINEGEN_AMP_DIV_CH2_MASK_SFT,
				   0x5 << SINEGEN_AMP_DIV_CH2_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_SINEGEN_CON4,
				   SINEGEN_FREQ_DIV_CH2_MASK_SFT,
				   0x2 << SINEGEN_FREQ_DIV_CH2_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		break;
	default:
		break;
	}

	return 0;
}
#ifndef SKIP_SB
static void mt_sgen_enable(struct mt6681_priv *priv)
{

	dev_info(priv->dev, "%s() successfully starts\n", __func__);
	if (true)
		return;
	regmap_write(priv->regmap, MT6681_AFE_SINEGEN_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_AFE_SINEGEN_CON1, 0xAA);
	regmap_write(priv->regmap, MT6681_AFE_SINEGEN_CON2, 0x21);
	regmap_write(priv->regmap, MT6681_AFE_SINEGEN_CON3, 0xE2);
	regmap_write(priv->regmap, MT6681_AFE_SINEGEN_CON4, 0xE2);
	regmap_write(priv->regmap, MT6681_AFE_SINEGEN_CON0, 0x04);
}
#endif

static void mtk_hp_enable(struct mt6681_priv *priv)
{
	dev_info(priv->dev, "%s() successfully starts\n", __func__);

	regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG0, 0x11);
	if (priv->hp_hifi_mode == 0) {
		regmap_update_bits(priv->regmap, MT6681_AFE_TOP_DEBUG0,
				   DL34_DEBUG_SOURCE_SEL_MASK_SFT,
				   0x1 << DL34_DEBUG_SOURCE_SEL_SFT);
	}
	if (priv->hwgain_enable && (priv->hp_hifi_mode != 0)) {
		regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG0, 0x0);
	}
	if (priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK) {
		/* Disable handset short-circuit protection */
		// todo
		/* Set LO DR bias current optimization, 010: 6uA */
		/* Set LO STB enhance circuits */
		/* Enable LO driver bias circuits */
		/* Enable LO driver core circuits */
		/* Set LO gain to 0DB */
	}
	if (priv->hp_hifi_mode) {
		/* Step 108: Enable HP mute */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3);
		usleep_range(100, 120);
		/* Step 110: Pull-down HPL/R to AVSS30_AUD */
		hp_pull_down(priv, true);
		/*
		 * Step 124:
		 * HPL Rfb opamp input short enable
		 * HPR Rfb opamp input short enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
				   0x1 << RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
				   0x1 << RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
		/*
		 * Step 125:
		 * HPL FB Enable
		 * HPR FB Enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPLFB_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPLFB_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPRFB_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPRFB_EN_VAUDP18_SFT);
		/* Step 126: HP NREG segmentation */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_HP_NREG_STAGE_VAUDP18_MASK_SFT,
				   0x0 << RG_HP_NREG_STAGE_VAUDP18_SFT);
		/*
		 * Step 127:
		 * HPL_Trim_mode(1'b0: old version)
		 * HPR_Trim_mode(1'b0: old version)
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPL_TRIM_MODE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPL_TRIM_MODE_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPR_TRIM_MODE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPR_TRIM_MODE_VAUDP18_SFT);
		/* Step 128: Set HPL trim code */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
				   RG_AUDHPLFINETRIM_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPLFINETRIM_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
				   RG_AUDHPLTRIM_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPLTRIM_VAUDP18_SFT);
		/* Step 129: Set HPR trim code */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
				   RG_AUDHPRFINETRIM_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPRFINETRIM_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
				   RG_AUDHPRTRIM_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPRTRIM_VAUDP18_SFT);
		/* Step 130: Enable HPTRIM */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPTRIM_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPTRIM_EN_VAUDP18_SFT);
		/* Step 131: Disable headphone short-ckt protection. */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPRSCDISABLE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRSCDISABLE_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPLSCDISABLE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLSCDISABLE_VAUDP18_SFT);
		/* Step 132: Enable IBIST */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
		/*
		 * Step 133:
		 * [2:0] Headphone Left/Right DR bias current setting
		 * 000: 2uA (ULP)
		 * 001: 3uA
		 * 010: 4uA (LP)
		 * 011: 5uA
		 * 100: 6uA (HiFi)
		 * 101: 7uA
		 * 110: 8uA
		 * 111: 9uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON53,
				   RG_AUDBIASADJ_0_HP_VAUDP18_MASK_SFT,
				   0x4 << RG_AUDBIASADJ_0_HP_VAUDP18_SFT);
		/*
		 * Step 134:
		 * Set HP & ZCD bias current optimization
		 * [7:6] 01: ZCD: 4uA, [5:4]: LO; [3:2]: HS; [1:0]: HP
		 * LO/HS/HP: 00:2uA, 01:3uA, 10: 4uA, 11:5uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON55,
				   RG_AUDBIASADJ_1_VAUDP18_MASK_SFT,
				   0x57 << RG_AUDBIASADJ_1_VAUDP18_SFT);
		/* Step 135: digital gain output debug mode */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_H,
				   RG_DG_OUTPUT_DEBUG_MODE_LCH_MASK_SFT,
				   0x0 << RG_DG_OUTPUT_DEBUG_MODE_LCH_SFT);
		/* Step 136: digital gain output debug mode */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_H,
				   RG_DG_OUTPUT_DEBUG_MODE_RCH_MASK_SFT,
				   0x1 << RG_DG_OUTPUT_DEBUG_MODE_RCH_SFT);
		/* Step 137: Set NLE DA signal to debug mode (controlled by RG setting) */
		regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_H, 0x80);
		/* Step 138: Set NLE DA signal to debug mode (controlled by RG setting) */
		regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_L, 0x80);
		/* Step 139: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 140: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/*
		 * Step 141:
		 * Set HPP/N STB enhance circuits
		 * enable lpstbenh when turn on sequence
		 */
		/* Step 142: Set HPP/N STB enhance circuits */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x77);
		/* Step 143: Enable HPN 4Kohm ON */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_HPN4KTONSIDE_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPN4KTONSIDE_EN_VAUDP18_SFT);
		/*
		 * Step 144:
		 * HP Feedback Cap select 2'b00: 15pF
		 * for >=96KHz sampling rate: 2'b01: 10.5pF
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPHFCOMPBUFGAINSEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPHFCOMPBUFGAINSEL_VAUDP18_SFT);
		/* Step 145: Enable HP De-CMgain circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDHPDECMGAIN_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPDECMGAIN_EN_VAUDP18_SFT);
		/* Step 146: Disable 2nd order damp circuit when turn on sequence */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_DAMP2ND_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_DAMP2ND_EN_VAUDP18_SFT);
		/* Step 147: Enable HD removed SW when turn on sequence */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
				   RG_HPLHDRM_PFL_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPLHDRM_PFL_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
				   RG_HPRHDRM_PFL_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPRHDRM_PFL_EN_VAUDP18_SFT);
		/* Step 148: HP NREG segmentation */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_HP_NREG_STAGE_VAUDP18_MASK_SFT,
				   0x7 << RG_HP_NREG_STAGE_VAUDP18_SFT);
		/* Step 149: Enable HP NREG preset */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_NREGPRESET_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_NREGPRESET_EN_VAUDP18_SFT);
		/* Step 150: Enable Neg R when turn on sequence */
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_AUDHPLNEGR_EN_VAUDP18_MASK_SFT,
				   0x1 << DA_AUDHPLNEGR_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_AUDHPRNEGR_EN_VAUDP18_MASK_SFT,
				   0x1 << DA_AUDHPRNEGR_EN_VAUDP18_SFT);
		/* Step 151: Enable HPR main output stage to min */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x0 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 152: Enable HPL main output stage to min */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x0 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 153: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 154: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/*
		 * Step 155:
		 * Damping adjustment select. (Hi-Fi: 14kohm; LP: 3.5kohm)
		 * (000) 20kohm, (001) 40kohm, (010) 60kohm, (011) 100kohm
		 * (100) 14kohm, (101) 7kohm, (110) 3.5kohm
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_AUDHPDAMP_ADJ_VAUDP18_MASK_SFT,
				   0x4 << RG_AUDHPDAMP_ADJ_VAUDP18_SFT);
		/* Step 156: Enable HP damping ckt.  */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_AUDHPDAMP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPDAMP_EN_VAUDP18_SFT);
		/* Step 157: Enable HFOP circuits for Hi-Fi mode */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDHPHFOP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPHFOP_EN_VAUDP18_SFT);
		/*
		 * Step 158:
		 * Set input diff pair bias to min (HiFi: 5uA x 8 = 40uA)
		 * 00: 8x ibias; 01: 16x ibias; 10: 24x ibias; 11: 32x ibias
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
		/* Step 159: Enable Aux-output */
		/* Step 160: Enable Aux-loop feedback SW */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3c);
		/* Step 161: Enable Aux-loop CMFB */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xf);
		/* Step 162: Enable HP driver bias circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPLPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLPWRUP_IBIAS_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPRPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRPWRUP_IBIAS_VAUDP18_SFT);
		/* Step 163: Enable HP driver core circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPLPWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLPWRUP_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPRPWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRPWRUP_VAUDP18_SFT);
		/* Step 164: Short HP output to AUX output */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xfc);
		usleep_range(100, 120);
		/* Step 166: Set input diff pair bias step by step */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
		usleep_range(100, 120);
		/* Step 168: Set input diff pair bias step by step */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   0x2 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
		usleep_range(100, 120);
		/* Step 170: Set input diff pair bias select (Hi-Fi: 5uA x 32 = 160uA) */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   0x3 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
		usleep_range(100, 120);
		/* Step 172: Enable HP main CMFB loop */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HPCMFB_EN_RCH_MASK_SFT,
				   0x1 << RG_DA_HPCMFB_EN_RCH_SFT);
		/* Step 173: Enable HP main CMFB loop */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HPCMFB_EN_LCH_MASK_SFT,
				   0x1 << RG_DA_HPCMFB_EN_LCH_SFT);
		/* Step 174: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 175: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 176: Disable Aux-loop CMFB */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3);
		usleep_range(600, 620);
		/* Step 178: Enable HP main output stage */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xff);
		usleep_range(600, 620);
		/* Step 180: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x1 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 181: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x1 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 182: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 183: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 185: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x2 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 186: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x2 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 187: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 188: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 190: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x3 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 191: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x3 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 192: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 193: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 195: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x4 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 196: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x4 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 197: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 198: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 200: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x5 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 201: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x5 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 202: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 203: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 205: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x6 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 206: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x6 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 207: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 208: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 210: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M,
				   RG_DA_HP_OUTSTG_RCH_MASK_SFT,
				   0x7 << RG_DA_HP_OUTSTG_RCH_SFT);
		/* Step 211: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG,
				   RG_DA_HP_OUTSTG_LCH_MASK_SFT,
				   0x7 << RG_DA_HP_OUTSTG_LCH_SFT);
		/* Step 212: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 213: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 215: Reduce HP aux feedback loop gain step by step */
		hp_aux_feedback_loop_gain_ramp(priv, true);

		/* Step 245: Disable Aux-loop feedback SW */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xcf);
		/* Step 246: Set HPL gain to min 0dB (11: 0dB, 10: 3dB, 01: 6dB, 00: 9dB) */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
				   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
				   0x3 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
		/* Step 247: Set HPR gain to min 0dB (11: 0dB, 10: 3dB, 01: 6dB, 00: 9dB) */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
				   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
				   0x3 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
		/* Step 248: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 249: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 250: Disable HP mute */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x0);
		usleep_range(600, 620);
		/*
		 * Step 252:
		 * Increase HPL gain to normal gain step by step, 5'h2 :+3dB
		 * (32ohm, HPgain=6dB, 16ohm HPgain=3dB)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
				   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
				   0x1 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
		/*
		 * Step 253:
		 * Increase HPR gain to normal gain step by step, 5'h2 :+3dB
		 * (32ohm, HPgain=6dB, 16ohm HPgain=3dB)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
				   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
				   0x1 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
		/* Step 254: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 255: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(100, 120);
		/* Step 257: open HP output to AUX output */
		/* Step 258: Disable Aux-output */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3);
		/* Step 259: Set HPP/N STB enhance circuits */
		/* Step 260: Set HPP/N STB enhance circuits */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x33);
		usleep_range(600, 620);
		/* Step 262: Pull-down HPL/R to AVSS30_AUD */
		hp_pull_down(priv, false);
		/* Step 276: Enable 2nd order damp circuit for Hi-Fi mode */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_DAMP2ND_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_DAMP2ND_EN_VAUDP18_SFT);
		/* Step 277: CMFB resistor with modulation Rwell level */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xc0);
		/* Step 278: Feedback resistor with modulation Rwell level */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_AUDHPLHPFB_RNWSEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLHPFB_RNWSEL_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_AUDHPRHPFB_RNWSEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRHPFB_RNWSEL_VAUDP18_SFT);
		/* Step 279: Disable HP feedback SW source-tie */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_AUDHPHIFISWST_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPHIFISWST_EN_VAUDP18_SFT);
		/* Step 280: Disable HD removed SW source-tie for Hi-Fi mode */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
				   RG_HPLHDRMSW_ST_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_HPLHDRMSW_ST_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
				   RG_HPRHDRMSW_ST_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_HPRHDRMSW_ST_EN_VAUDP18_SFT);
		/* Step 281: Enable CMFB SW source-tie */
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_HPLCMFBSWST_EN_VAUDP18_MASK_SFT,
				   0x1 << DA_HPLCMFBSWST_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_HPRCMFBSWST_EN_VAUDP18_MASK_SFT,
				   0x1 << DA_HPRCMFBSWST_EN_VAUDP18_SFT);
		/* Step 282: Disable HP input MUX SW source-tie */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_HPMUXST_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_HPMUXST_EN_VAUDP18_SFT);
		/* Step 283: HP damp adjustmention control and 2nd order damp control automatically select by NLE */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_HP_PDAMP_SELBYNLE_VAUDP18_MASK_SFT,
				   0x1 << RG_HP_PDAMP_SELBYNLE_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_HP_DAMP2ND_SELBYNLE_VAUDP18_MASK_SFT,
				   0x1 << RG_HP_DAMP2ND_SELBYNLE_VAUDP18_SFT);
		/* Step 284: Enable HPRL LN path feedback Rwell modulation */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xf0);
		/*
		 * Step 285:
		 * [0]: Enable NVREG LC IBIAS2
		 *      (Set after HPBUF enabled -> Avoid unstable NVREG-LC at no load)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x7);
		/* Step 286: Enable HP DAC Current Trim Function */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON12,
				   RG_AUDDACHPL_TRIM_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACHPL_TRIM_EN_VAUDP18_SFT);
		/* Step 287: Enable HP DAC Current Trim Function */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON12,
				   RG_AUDDACHPR_TRIM_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACHPR_TRIM_EN_VAUDP18_SFT);
		/* Step 288: Disable Hold Switch Function */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDACHP_HOLD_SW_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACHP_HOLD_SW_EN_VAUDP18_SFT);
		/*
		 * Step 289:
		 * AUDDACHPL Force SW EN
		 * AUDDACHPR Force SW EN
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDACHPL_FORCE_SW_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACHPL_FORCE_SW_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDACHPR_FORCE_SW_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACHPR_FORCE_SW_EN_VAUDP18_SFT);
		/*
		 * Step 290:
		 * HPL Rfb opamp input short disable
		 * HPR Rfb opamp input short disable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
				   0x0 << RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
				   0x0 << RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
		/*
		 * Step 291:
		 * L-ch DAC P/N-rail VCG reference select
		 * 0: 250mV 1: 275mV 2: 300mV 3: 325mV
		 * 4: 350mV 5: 375mV 6: 400mV 7: 425mV
		 * 8: 450mV 9: 475mV 10: 500mV 11: 525mV
		 * 12: 550mV 13: 575mV 14: 600mV 15: 625mV
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON3, 0x44);
		/*
		 * Step 292:
		 * R-ch DAC P/N-rail VCG reference select
		 * 0: 250mV 1: 275mV 2: 300mV 3: 325mV
		 * 4: 350mV 5: 375mV 6: 400mV 7: 425mV
		 * 8: 450mV 9: 475mV 10: 500mV 11: 525mV
		 * 12: 550mV 13: 575mV 14: 600mV 15: 625mV
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON4, 0xa4);
		/*
		 * Step 293:
		 * R-ch share L-ch's VCG buffer output select
		 * 0: Do Not share
		 * 1: Share the VCG output
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
				   RG_AUDDAC_VCG_BUF_SHARE_SEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDAC_VCG_BUF_SHARE_SEL_VAUDP18_SFT);
		/* Step 294: Audio cascade voltage L/R-ch buffer enable */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
				   RG_AUDDAC_L_VCG_BUF_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_L_VCG_BUF_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
				   RG_AUDDAC_R_VCG_BUF_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_R_VCG_BUF_EN_VAUDP18_SFT);
		/*
		 * Step 295:
		 * Audio L/R-ch DAC latch current fixed enable & select
		 * **update at 3/28
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDAC_L_FIX_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_L_FIX_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDAC_R_FIX_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_R_FIX_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDAC_L_FIX_SEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_L_FIX_SEL_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON1,
				   RG_AUDDAC_R_FIX_SEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_R_FIX_SEL_VAUDP18_SFT);
		/*
		 * Step 296:
		 * AUDDACHP LN Enable Mode
		 *        0: HW mode
		 *        1: SW mode
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON5,
				   RG_AUDDAC_LN_SW_MODE_SEL_VA32_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_LN_SW_MODE_SEL_VA32_VAUDP18_SFT);
		/*
		 * Step 297:
		 * AUDDAC opamp stability enhancement enable
		 * 0: Disable
		 * 1: Enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON5,
				   RG_AUDDAC_OPAMP_STBENH_EN_VA32_MASK_SFT,
				   0x1 << RG_AUDDAC_OPAMP_STBENH_EN_VA32_SFT);

		/*
		 * Step 298:
		 * IDAC noise filter swtich's bulk connent to
		 * 0: VDD
		 * 1: opamp driven
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACL_FILTER_BULK_SEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACL_FILTER_BULK_SEL_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACR_FILTER_BULK_SEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACR_FILTER_BULK_SEL_VAUDP18_SFT);
		/*
		 * Step 299:
		 * IDAC Roff control FB select
		 * 0: Maximum Roff
		 * 1: Controlled by replica loop
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON9,
				   RG_AUDDACL_FILTER_ROFFCTRL_FB_SEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACL_FILTER_ROFFCTRL_FB_SEL_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON9,
				   RG_AUDDACR_FILTER_ROFFCTRL_FB_SEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACR_FILTER_ROFFCTRL_FB_SEL_VAUDP18_SFT);
		/*
		 * Step 300:
		 * IDACL Roff control circuit offset select (P-rail)
		 * 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		 * 4: 100mV 5: 125mV 6: 150mV 7:175mV
		 * 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		 * 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		 */
		/*
		 * Step 301:
		 * IDACL Roff control circuit offset select (N-rail)
		 * 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		 * 4: 100mV 5: 125mV 6: 150mV 7:175mV
		 * 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		 * 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON10, 0x55);
		/*
		 * Step 302:
		 * IDACR Roff control circuit offset select (P-rail)
		 * 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		 * 4: 100mV 5: 125mV 6: 150mV 7:175mV
		 * 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		 * 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		 */
		/*
		 * Step 303:
		 * IDACR Roff control circuit offset select (N-rail)
		 * 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		 * 4: 100mV 5: 125mV 6: 150mV 7:175mV
		 * 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		 * 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON11, 0x55);
		/*
		 * Step 304:
		 * IDAC Roff control FB select
		 * 0: Maximum Roff
		 * 1: Controlled by replica loop
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON9,
				   RG_AUDDACL_FILTER_ROFFCTRL_P_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACL_FILTER_ROFFCTRL_P_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON9,
				   RG_AUDDACR_FILTER_ROFFCTRL_P_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACR_FILTER_ROFFCTRL_P_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON9,
				   RG_AUDDACL_FILTER_ROFFCTRL_N_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACL_FILTER_ROFFCTRL_N_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON9,
				   RG_AUDDACR_FILTER_ROFFCTRL_N_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACR_FILTER_ROFFCTRL_N_EN_VAUDP18_SFT);
		/*
		 * Step 305:
		 * IDACL noise filter bypass switch controlled by
		 * 0: One-Shot Circuit (DA-)
		 * 1: RG_AUDDAC_FILTER_BYPASS_EN_VAUDP18 (SW-)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON8, 0x3);

		/* Step 305: Enable Audio HiFi DAC  */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x33);
		/* Step 307: AVDD30_DAC power switch select to AVDD30_AUD */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON5,
				   RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
		usleep_range(100, 120);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACL_FILTER_BYPASS_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACL_FILTER_BYPASS_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACR_FILTER_BYPASS_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACR_FILTER_BYPASS_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACL_FILTER_OP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACL_FILTER_OP_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACR_FILTER_OP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDACR_FILTER_OP_EN_VAUDP18_SFT);

		usleep_range(1000, 1020);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACL_FILTER_BYPASS_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACL_FILTER_BYPASS_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				   RG_AUDDACR_FILTER_BYPASS_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACR_FILTER_BYPASS_EN_VAUDP18_SFT);
		/*
		 * Step 312:
		 * Enable DAC Noise Filter Toggle Clock
		 * IDACL noise filter bypass switch controlled by
		 * 0: One-Shot Circuit (DA-)
		 * 1: RG_AUDDAC_FILTER_BYPASS_EN_VAUDP18 (SW-)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON8, 0x4);
		/*
		 * Step 313:
		 * Switch HPL MUX to audio DAC
		 * 000: Open/Open
		 * 001: LOLP/LOLN
		 * 010: IDACLP/IDACLN
		 * 011: HSP/HSN (test mode)
		 * 100: Open/Open
		 * 101: IDAC_HSP/IDAC_HSN
		 * 110: IDAC_LOP/IDAC_LON
		 * 111: HSP/HSN (test input with external R)
		 */
		/*
		 * Step 314:
		 * Switch HPR MUX to audio DAC
		 * 000: Open/Open
		 * 001: LOLP/LOLN
		 * 010: IDACRP/IDACRN
		 * 011: HSP/HSN (test mode)
		 * 100: Open/Open
		 * 101: IDAC_HSP/IDAC_HSN
		 * 110: IDAC_LOP/IDAC_LON
		 * 111: HSP/HSN (test input with external R)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON26, 0x22);
	} else {
		regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_H, 0x0);
		regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_L, 0x0);
		regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M, 0x0);
		regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG, 0x0);

		/* Step 110: Enable HP mute */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3);
		usleep_range(100, 120);
		/* Step 112: Pull-down HPL/R to AVSS30_AUD */
		hp_pull_down(priv, true);
		/*
		 * Step 126:
		 * HPL Rfb opamp input short enable
		 * HPR Rfb opamp input short enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
				   0x1 << RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
				   0x1 << RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
		/*
		 * Step 127:
		 * HPL FB Enable
		 * HPR FB Enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPLFB_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPLFB_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_HPRFB_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPRFB_EN_VAUDP18_SFT);

		/* Step 128: HP NREG segmentation */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_HP_NREG_STAGE_VAUDP18_MASK_SFT,
				   0x0 << RG_HP_NREG_STAGE_VAUDP18_SFT);
		/*
		 * Step 129:
		 * HPL_LP_EN
		 * HPR_LP_EN
		 * Enable LP_GAIN_MSB for depop-on/off
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPL_LP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPL_LP_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPR_LP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPR_LP_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
		/*
		 * Step 130:
		 * LPZEROGEN: Nulling Resistor
		 * 0: 1kohm
		 * 1: 7.5kohm (1k + 6.5k)
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_HP_LPZEROGEN_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HP_LPZEROGEN_EN_VAUDP18_SFT);
		/*
		 * Step 131:
		 * HPL_Trim_mode(1'b0: old version)
		 * HPR_Trim_mode(1'b0: old version)
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPL_TRIM_MODE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPL_TRIM_MODE_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPR_TRIM_MODE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPR_TRIM_MODE_VAUDP18_SFT);
		/* Step 134: Enable HPTRIM */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPTRIM_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPTRIM_EN_VAUDP18_SFT);
		/* Step 135: Disable headphone short-ckt protection. */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPRSCDISABLE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRSCDISABLE_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPLSCDISABLE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLSCDISABLE_VAUDP18_SFT);
		/* Step 136: Enable IBIST */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
		/*
		 * Step 137:
		 * [2:0] Headphone Left/Right DR bias current setting
		 * 000: 2uA (ULP)
		 * 001: 3uA
		 * 010: 4uA (LP)
		 * 011: 5uA
		 * 100: 6uA (HiFi)
		 * 101: 7uA
		 * 110: 8uA
		 * 111: 9uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON53,
				   RG_AUDBIASADJ_0_HP_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDBIASADJ_0_HP_VAUDP18_SFT);
		/*
		 * Step 138:
		 * Set HP & ZCD bias current optimization
		 * [7:6] 01: ZCD: 4uA, [5:4]: LO; [3:2]: HS; [1:0]: HP
		 * LO/HS/HP: 00:2uA, 01:3uA, 10: 4uA, 11:5uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON55,
				   RG_AUDBIASADJ_1_VAUDP18_MASK_SFT,
				   0x54 << RG_AUDBIASADJ_1_VAUDP18_SFT);
		/* Step 139: digital gain output debug mode */
		regmap_update_bits(
			priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_H,
			RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_MASK_SFT,
			0x1 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_SFT);
		/* Step 140: digital gain output debug mode */
		regmap_update_bits(
			priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_H,
			RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_MASK_SFT,
			0x1 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_SFT);
		/* Step 141: Set NLE DA signal to debug mode (controlled by RG
		 * setting)
		 */
		regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_H, 0x80);
		/* Step 142: Set NLE DA signal to debug mode (controlled by RG
		 * setting)
		 */
		regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_L, 0x80);
		/*
		 * Step 143:
		 * Set HPP/N STB enhance circuits
		 * enable lpstbenh when turn on sequence
		 */
		/* Step 144: Set HPP/N STB enhance circuits */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x77);
		/*
		 * Step 145:
		 * HP Feedback Cap select 2'b00: 15pF
		 * for >=96KHz sampling rate: 2'b01: 10.5pF
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPHFCOMPBUFGAINSEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPHFCOMPBUFGAINSEL_VAUDP18_SFT);
		/* Step 146: Enable HP De-CMgain circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDHPDECMGAIN_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPDECMGAIN_EN_VAUDP18_SFT);
		/* Step 147: Disable 2nd order damp circuit when turn on
		 * sequence
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_DAMP2ND_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_DAMP2ND_EN_VAUDP18_SFT);
		/*
		 * Step 148:
		 * Disable HD removed SW when turn on sequence
		 * LPpath mode would not enable after HP on
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
				   RG_HPLHDRM_PFL_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_HPLHDRM_PFL_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
				   RG_HPRHDRM_PFL_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_HPRHDRM_PFL_EN_VAUDP18_SFT);
		/*
		 * Step 149:
		 * Disable Neg R when turn on sequence
		 * LP/LPpath mode would not enable after HP on
		 */
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_AUDHPLNEGR_EN_VAUDP18_MASK_SFT,
				   0x0 << DA_AUDHPLNEGR_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_AUDHPRNEGR_EN_VAUDP18_MASK_SFT,
				   0x0 << DA_AUDHPRNEGR_EN_VAUDP18_SFT);
		/* Step 150: Enable HPR main output stage to min */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x0 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 151: Enable HPL main output stage to min */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x0 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 152: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 153: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/*
		 * Step 154:
		 * [0]: Enable active-zero compensation circuit in HPBUF
		 * [3:2]: Select active zero's Cz
		 * (00) 1pF, (01) 2pF, (10) 2pF, (11) 3pF
		 * [5:4]: Select active zero's RL
		 * (00) 50lohm, (01) 100kohm, (10) 150kohm, (11)
		 * 200kohm
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON40, 0x2d);
		/*
		 * Step 155:
		 * Damping adjustment select. (Hi-Fi: 14kohm; LP: 3.5kohm)
		 * (000) 20kohm, (001) 40kohm, (010) 60kohm, (011) 100kohm
		 * (100) 14kohm, (101) 7kohm, (110) 3.5kohm
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_AUDHPDAMP_ADJ_VAUDP18_MASK_SFT,
				   0x6 << RG_AUDHPDAMP_ADJ_VAUDP18_SFT);
		/* Step 156: Enable HP damping ckt.  */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_AUDHPDAMP_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPDAMP_EN_VAUDP18_SFT);
		/*
		 * Step 157:
		 * Enable HFOP circuits for Hi-Fi mode
		 * LPpath mode would not enable after HP on
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDHPHFOP_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPHFOP_EN_VAUDP18_SFT);
		/* Step 158: Disable Halve CMFB's Tail Current */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON40,
				   RG_HPCMFB_BIASHALF_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_HPCMFB_BIASHALF_EN_VAUDP18_SFT);
		/*
		 * Step 159:
		 * Set input diff pair bias to min (ULP: 2uA x 16 = 32uA)
		 * 00: 8x ibias; 01: 16x ibias; 10: 24x ibias; 11: 32x ibias
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
		usleep_range(100, 120);
		/* Step 168: Set input diff pair bias step by step */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
				   0x2 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);

		/* Step 160: Enable Aux-output */
		/* Step 161: Enable Aux-loop feedback SW */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3c);
		/* Step 162: Enable Aux-loop CMFB */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xf);
		/* Step 163: Enable HP driver bias circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPLPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLPWRUP_IBIAS_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPRPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRPWRUP_IBIAS_VAUDP18_SFT);
		/* Step 164: Enable HP driver core circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPLPWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLPWRUP_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
				   RG_AUDHPRPWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRPWRUP_VAUDP18_SFT);
		/* Step 165: Short HP output to AUX output */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xfc);
		/* Step 166: Enable HP main CMFB loop */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HPCMFB_EN_RCH_MASK_SFT,
				   0x1 << RG_HSLO_DA_HPCMFB_EN_RCH_SFT);
		/* Step 167: Enable HP main CMFB loop */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HPCMFB_EN_LCH_MASK_SFT,
				   0x1 << RG_HSLO_DA_HPCMFB_EN_LCH_SFT);
		/* Step 168: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 169: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 170: Disable Aux-loop CMFB */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3);
		/* Step 171: Enable HP main output stage */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xff);
		usleep_range(600, 620);
		/* Step 173: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x1 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 174: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x1 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 175: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 176: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 178: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x2 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 179: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x2 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 180: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 181: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 183: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x3 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 184: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x3 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 185: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 186: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 188: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x4 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 189: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x4 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 190: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 191: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 193: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x5 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 194: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x5 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 195: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 196: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 198: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x6 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 199: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x6 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 200: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 201: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 203: Enable HPR main output stage step by step */
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
				   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
				   0x7 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
		/* Step 204: Enable HPL main output stage step by step */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
				   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
				   0x7 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
		/* Step 205: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 206: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(600, 620);
		/* Step 208: Reduce HP aux feedback loop gain step by step */
		hp_aux_feedback_loop_gain_ramp(priv, true);
		/* Step 238: Disable Aux-loop feedback SW */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xcf);
		/* Step 239: Set HPL gain to min 0dB (11: 0dB, 10: 3dB, 01: 6dB,
		 * 00:
		 * 9dB)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
				   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
				   0x3 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
		/* Step 240: Set HPR gain to min 0dB (11: 0dB, 10: 3dB, 01: 6dB,
		 * 00:
		 * 9dB)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
				   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
				   0x3 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
		/* Step 241: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 242: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 243: Disable HP mute */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x0);
		usleep_range(600, 620);
		/*
		 * Step 245:
		 * Increase HPL gain to normal gain step by step, 5'h1 :+6dB
		 * (LP/ULP)
		 * (32ohm, HPgain=6dB, 16ohm HPgain=3dB)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
				   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
				   0x0 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
		/*
		 * Step 246:
		 * Increase HPR gain to normal gain step by step, 5'h1 :+6dB
		 * (LP/ULP)
		 * (32ohm, HPgain=6dB, 16ohm HPgain=3dB)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
				   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
				   0x0 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
		/* Step 247: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 248: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		usleep_range(100, 120);
		/* Step 250: open HP output to AUX output */;
		/* Step 251: Disable Aux-output */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3);
		/* Step 252: Set HPP/N STB enhance circuits */
		/* Step 253: Set HPP/N STB enhance circuits */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x33);
		usleep_range(600, 620);
		/* Step 255: Pull-down HPL/R to AVSS30_AUD */
		hp_pull_down(priv, false);
		usleep_range(600, 620);
		/* Step 269: CMFB resistor with modulation Rwell level */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xc0);

		/* Step 270: Feedback resistor with modulation Rwell level */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_AUDHPLHPFB_RNWSEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPLHPFB_RNWSEL_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
				   RG_AUDHPRHPFB_RNWSEL_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPRHPFB_RNWSEL_VAUDP18_SFT);
		/* Step 271: Enable HP feedback SW source-tie */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_AUDHPHIFISWST_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPHIFISWST_EN_VAUDP18_SFT);
		/* Step 272: Enable CMFB SW source-tie */
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_HPLCMFBSWST_EN_VAUDP18_MASK_SFT,
				   0x1 << DA_HPLCMFBSWST_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
				   DA_HPRCMFBSWST_EN_VAUDP18_MASK_SFT,
				   0x1 << DA_HPRCMFBSWST_EN_VAUDP18_SFT);
		/* Step 273: Enable HP input MUX SW source-tie */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
				   RG_HPMUXST_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_HPMUXST_EN_VAUDP18_SFT);
		/* Step 274: HP damp adjustmention control and 2nd order damp
		 * control
		 * automatically select by NLE
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_HP_PDAMP_SELBYNLE_VAUDP18_MASK_SFT,
				   0x1 << RG_HP_PDAMP_SELBYNLE_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
				   RG_HP_DAMP2ND_SELBYNLE_VAUDP18_MASK_SFT,
				   0x1 << RG_HP_DAMP2ND_SELBYNLE_VAUDP18_SFT);
		/* Step 275: Enable HPRL LN path feedback Rwell modulation */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xf0);
		/*
		 * Step 276:
		 * [0]: Enable NVREG LC IBIAS2
		 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at
		 * no
		 * load)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x7);
		/*
		 * Step 277:
		 * Disable HS/LO DAC Current Trim Function
		 * HS DAC Current Trim enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON12,
				   RG_AUDDACHS_TRIM_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACHS_TRIM_EN_VAUDP18_SFT);
		/*
		 * Step 278:
		 * Disable HS/LO DAC Current Trim Function
		 * LO DAC Current Trim enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON12,
				   RG_AUDDACLO_TRIM_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDACLO_TRIM_EN_VAUDP18_SFT);
		/*
		 * Step 290:
		 * L-ch DAC P/N-rail VCG reference select
		 * 0: 250mV 1: 275mV 2: 300mV 3: 325mV
		 * 4: 350mV 5: 375mV 6: 400mV 7: 425mV
		 * 8: 450mV 9: 475mV 10: 500mV 11: 525mV
		 * 12: 550mV 13: 575mV 14: 600mV 15: 625mV
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON3, 0x44);
		/*
		 * Step 291:
		 * R-ch DAC P/N-rail VCG reference select
		 * 0: 250mV 1: 275mV 2: 300mV 3: 325mV
		 * 4: 350mV 5: 375mV 6: 400mV 7: 425mV
		 * 8: 450mV 9: 475mV 10: 500mV 11: 525mV
		 * 12: 550mV 13: 575mV 14: 600mV 15: 625mV
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON4, 0xa4);

		/* Step 279: Enable Audio HS&LO DAC  */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0xcc);
		usleep_range(100, 120);
		/* Step 281: AVDD30_DAC power switch select to AVDD30_AUD */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			0x1 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
		/* Step 282: Disable LP_GAIN_MSB after HP fully turn on */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
				   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	       /*
		* Step 299:
		* IDACL Roff control circuit offset select (P-rail)
		* 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		* 4: 100mV 5: 125mV 6: 150mV 7:175mV
		* 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		* 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		*/
	       /*
		* Step 300:
		* IDACL Roff control circuit offset select (N-rail)
		* 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		* 4: 100mV 5: 125mV 6: 150mV 7:175mV
		* 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		* 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		*/
	       regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON10, 0x55);
	       /*
		* Step 301:
		* IDACR Roff control circuit offset select (P-rail)
		* 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		* 4: 100mV 5: 125mV 6: 150mV 7:175mV
		* 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		* 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		*/
	       /*
		* Step 302:
		* IDACR Roff control circuit offset select (N-rail)
		* 0: 0mV 1: 25mV 2: 50mV 3: 75mV
		* 4: 100mV 5: 125mV 6: 150mV 7:175mV
		* 8: 200mV 9: 225mV 10: 250mV 11: 275mV
		* 12: 300mV 13: 325mV 14: 350mV 15: 375mV
		*/
	       regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON11, 0x55);

	       usleep_range(100, 120);

	       /* Step 309: Low Noise Filter Enabled Bypass Mode */
	       regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				  RG_AUDDACL_FILTER_BYPASS_EN_VAUDP18_MASK_SFT,
				  0x1 << RG_AUDDACL_FILTER_BYPASS_EN_VAUDP18_SFT);
	       regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				  RG_AUDDACR_FILTER_BYPASS_EN_VAUDP18_MASK_SFT,
				  0x1 << RG_AUDDACR_FILTER_BYPASS_EN_VAUDP18_SFT);

	       regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				  RG_AUDDACL_FILTER_OP_EN_VAUDP18_MASK_SFT,
				  0x0 << RG_AUDDACL_FILTER_OP_EN_VAUDP18_SFT);
	       regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
				  RG_AUDDACR_FILTER_OP_EN_VAUDP18_MASK_SFT,
				  0x0 << RG_AUDDACR_FILTER_OP_EN_VAUDP18_SFT);
	       usleep_range(100, 120);

	       /*
		* Step 312:
		* Enable DAC Noise Filter Toggle Clock
		* IDACL noise filter bypass switch controlled by
		* 0: One-Shot Circuit (DA-)
		* 1: RG_AUDDAC_FILTER_BYPASS_EN_VAUDP18 (SW-)
		*/
	       //regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON8, 0x3);

		/*
		 * Step 283:
		 * Switch HPL MUX to audio HS DAC
		 * 000: Open/Open
		 * 001: LOLP/LOLN
		 * 010: IDACLP/IDACLN
		 * 011: HSP/HSN (test mode)
		 * 100: Open/Open
		 * 101: IDAC_HSP/IDAC_HSN
		 * 110: IDAC_LOP/IDAC_LON
		 * 111: HSP/HSN (test input with external R)
		 */
		/*
		 * Step 284:
		 * Switch HPR MUX to audio LO DAC
		 * 000: Open/Open
		 * 001: LOLP/LOLN
		 * 010: IDACRP/IDACRN
		 * 011: HSP/HSN (test mode)
		 * 100: Open/Open
		 * 101: IDAC_HSP/IDAC_HSN
		 * 110: IDAC_LOP/IDAC_LON
		 * 111: LOP/LON (test input with external R)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON26, 0x65);
	}
}

static void mtk_hp_disable(struct mt6681_priv *priv)
{
	/* Step 3: Gain2 Lch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN2_CON1_3,
			   GAIN2_TARGET_H_MASK_SFT, 0x00 << GAIN2_TARGET_H_SFT);
	/* Step 4: Gain2 Lch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN2_CON1_2,
			   GAIN2_TARGET_M_MASK_SFT, 0x08 << GAIN2_TARGET_M_SFT);
	/* Step 5: Gain2 Lch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN2_CON1_1,
			   GAIN2_TARGET_M2_MASK_SFT,
			   0x00 << GAIN2_TARGET_M2_SFT);
	/* Step 6: Gain2 Lch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN2_CON1_0,
			   GAIN2_TARGET_L_MASK_SFT, 0x00 << GAIN2_TARGET_L_SFT);
	/* Step 7: Gain7 Rch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN7_CON1_3,
			   GAIN7_TARGET_H_MASK_SFT, 0x00 << GAIN7_TARGET_H_SFT);
	/* Step 8: Gain7 Rch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN7_CON1_2,
			   GAIN7_TARGET_M_MASK_SFT, 0x08 << GAIN7_TARGET_M_SFT);
	/* Step 9: Gain7 Rch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN7_CON1_1,
			   GAIN7_TARGET_M2_MASK_SFT,
			   0x00 << GAIN7_TARGET_M2_SFT);
	/* Step 10: Gain7 Rch target gain setting for 0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_GAIN7_CON1_0,
			   GAIN7_TARGET_L_MASK_SFT, 0x00 << GAIN7_TARGET_L_SFT);
	usleep_range(100, 120);
	/*
	 * Step 12:
	 * Switch HPL MUX to Open
	 * 000: Open/Open
	 * 001: LOLP/LOLN
	 * 010: IDACLP/IDACLN
	 * 011: HSP/HSN (test mode)
	 * 100: Open/Open
	 * 101: IDAC_HSP/IDAC_HSN
	 * 110: IDAC_LOP/IDAC_LON
	 * 111: HSP/HSN (test input with external R)
	 */
	/*
	 * Step 13:
	 * Switch HPR MUX to Open
	 * 000: Open/Open
	 * 001: LOLP/LOLN
	 * 010: IDACRP/IDACRN
	 * 011: HSP/HSN (test mode)
	 * 100: Open/Open
	 * 101: IDAC_HSP/IDAC_HSN
	 * 110: IDAC_LOP/IDAC_LON
	 * 111: HSP/HSN (test input with external R)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON26, 0x0);
	usleep_range(100, 120);
	/* Step 15: Enable LP_GAIN_MSB for HP depop on/off */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	/* Step 16: AVDD30_DAC power switch select to LDO16 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON5,
			   RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
	/* Step 17: Disable Audio NMDAC  */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x0);
	/*
	 * Step 18:
	 * [0]: Disable NVREG LC IBIAS2
	 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at no load)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x6);
	/* Step 19: CMFB resistor with modulation Rwell level */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x30);
	/* Step 20: Feedback resistor with modulation Rwell level */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_AUDHPLHPFB_RNWSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLHPFB_RNWSEL_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_AUDHPRHPFB_RNWSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRHPFB_RNWSEL_VAUDP18_SFT);
	/* Step 21: Disable HP feedback SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HP_LPZEROGEN_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HP_LPZEROGEN_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_AUDHPHIFISWST_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPHIFISWST_EN_VAUDP18_SFT);

	/* Step 22: Disable CMFB SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_HPLCMFBSWST_EN_VAUDP18_MASK_SFT,
			   0x0 << DA_HPLCMFBSWST_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_HPRCMFBSWST_EN_VAUDP18_MASK_SFT,
			   0x0 << DA_HPRCMFBSWST_EN_VAUDP18_SFT);
	/* Step 23: Disable HP input MUX SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HPMUXST_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HPMUXST_EN_VAUDP18_SFT);
	/* Step 24: Disable 2nd order damp circuit for Hi-Fi mode */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_DAMP2ND_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_DAMP2ND_EN_VAUDP18_SFT);
	usleep_range(100, 120);
	/* Step 26: Pull-down HPL/R to AVSS30_AUD */
	hp_pull_down(priv, true);
	/* Step 39: Set HPP/N STB enhance circuits */
	/* Step 40: Set HPP/N STB enhance circuits */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x77);
	/* Step 41: Enable Aux-output */
	/* Step 42: Short HP output to AUX output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xcf);
	/* Step 43: Increase HPL gain to normal gain step by step, 5'h3 :+0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
			   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
			   0x3 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
	/* Step 44: Increase HPR gain to normal gain step by step, 5'h3 :+0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
			   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
			   0x3 << RG_DA_NLE_ZCD_HPRGAIN_SFT);

	/* Step 45: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 46: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 47: HP mute */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x33);
	/* Step 48: Enable Aux-loop feedback SW */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xff);
	usleep_range(100, 120);
	/* Step 50: Reduce HP aux feedback loop gain step by step */
	hp_aux_feedback_loop_gain_ramp(priv, false);
	/* Step 80: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x6 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 81: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x6 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 82: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 83: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 85: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x5 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 86: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x5 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 87: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 88: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 90: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x4 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 91: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x4 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 92: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 93: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 95: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x3 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 96: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x3 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 97: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 98: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 100: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x2 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 101: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x2 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 102: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 103: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 105: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 106: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 107: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 108: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 110: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 111: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 112: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 113: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 115: Disable HP main output stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xfc);
	/* Step 116: Disable Aux-loop CMFB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3f);
	/* Step 117: Disable HP main CMFB loop */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HPCMFB_EN_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HPCMFB_EN_RCH_SFT);
	/* Step 118: Disable HP main CMFB loop */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HPCMFB_EN_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HPCMFB_EN_LCH_SFT);
	/* Step 119: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 120: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 121: Short HP output to AUX output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3c);
	/* Step 122: Disable HP driver core circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLPWRUP_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLPWRUP_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRPWRUP_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRPWRUP_VAUDP18_SFT);
	/* Step 123: Disable HP driver bias circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLPWRUP_IBIAS_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLPWRUP_IBIAS_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRPWRUP_IBIAS_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRPWRUP_IBIAS_VAUDP18_SFT);
	/* Step 124: Disable Aux-output */
	/* Step 125: Disable Aux-loop feedback SW */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x0);
	/* Step 126: Disable Aux-loop CMFB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x33);
	/* Step 127: Disable HP damping ckt.  */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_AUDHPDAMP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPDAMP_EN_VAUDP18_SFT);
	/*
	 * Step 128:
	 * LPZEROGEN: Nulling Resistor
	 * 0: 1kohm
	 * 1: 7.5kohm (1k + 6.5k)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HP_LPZEROGEN_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_HP_LPZEROGEN_EN_VAUDP18_SFT);
	/*
	 * Step 129:
	 * [0]: Disable active-zero compensation circuit in HPBUF
	 * [3:2]: Select active zero's Cz
	 * (00) 1pF, (01) 2pF, (10) 2pF, (11) 3pF
	 * [5:4]: Select active zero's RL
	 * (00) 50lohm, (01) 100kohm, (10) 150kohm, (11) 200kohm
	 */
	/* Step 130: Halve CMFB's Tail Current */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON40, 0x0);
	/* Step 131: Enable HPR main output stage to min */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 132: Enable HPL main output stage to min */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 133: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 134: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 135: Disable HP De-CMgain circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDHPDECMGAIN_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPDECMGAIN_EN_VAUDP18_SFT);
	/*
	 * Step 136:
	 * Set HPP/N STB enhance circuits
	 * enable lpstbenh when turn on sequence
	 */
	/* Step 137: Set HPP/N STB enhance circuits */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x33);
	/*
	 * Step 138:
	 * HPL_LP_EN
	 * HPR_LP_EN
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPL_LP_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPR_LP_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	/* Step 139: Set NLE DA signal to debug mode (controlled by RG setting)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_H, 0x0);
	/* Step 140: Set NLE DA signal to debug mode (controlled by RG setting)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_L, 0x0);
	/* Step 141: digital gain output debug mode */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_H,
			   RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_MASK_SFT,
			   0x0 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_SFT);
	/* Step 142: digital gain output debug mode */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_H,
			   RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_MASK_SFT,
			   0x0 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_SFT);
	/* Step 143: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 144: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 145: Disable IBIST */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
			   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
	usleep_range(100, 120);
	/* Step 147: Pull-down HPL/R to AVSS30_AUD */
	hp_pull_down(priv, false);

	/* Disable low-noise mode of DAC */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON1, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON2, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON5, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON7, 0x3);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON8, 0x3);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON9, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON12, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON31, 0x30);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON32, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON36, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON37, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON38, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON39, 0xc);

	regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_H, 0x0);
	regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_L, 0x0);
	regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M, 0x0);
	regmap_write(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG, 0x0);
}

static int mtk_hp_impedance_enable(struct mt6681_priv *priv)
{
	dev_info(priv->dev, "%s() successfully starts\n", __func__);

	regmap_write(priv->regmap, MT6681_TOP_DIG_WPK, 0x81);
	regmap_write(priv->regmap, MT6681_TOP_DIG_WPK_H, 0x66);
	regmap_write(priv->regmap, MT6681_TOP_TMA_KEY, 0x7E);
	regmap_write(priv->regmap, MT6681_TOP_TMA_KEY_H, 0x99);
	regmap_write(priv->regmap, MT6681_LDO_VAUD18_CON0, 0x01);
	regmap_write(priv->regmap, MT6681_CLKSQ_PMU_CON0, 0x0A);
	regmap_write(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_AUD_TOP_SRAM_CON, 0x01);
	usleep_range(250, 270);
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON0, 0x00);
	usleep_range(250, 270);
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON2, 0x00);
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON3, 0x01);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON0_L, 0x00);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON19_H, 0xD1);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON19_L, 0xA0);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON20_H, 0x70);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON20_L, 0x4B);
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_H, 0x80);
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_H, 0x8F);
	regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x01);
	regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x81);
	regmap_write(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_H, 0x04);
	regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x81);
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H, 0x86);
	regmap_write(priv->regmap, MT6681_CLH_COM_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON2, 0x00);
	regmap_write(priv->regmap, MT6681_CLH_LUT_SEL, 0x00);
	regmap_write(priv->regmap, MT6681_CLH_COM_CON1, 0x01);
	regmap_write(priv->regmap, MT6681_CLH_V18N_CON0, 0x18);
	regmap_write(priv->regmap, MT6681_CLH_V18N_CON1, 0x01);
	regmap_write(priv->regmap, MT6681_CLH_TONREF_CON0, 0x07);
	regmap_write(priv->regmap, MT6681_CLH_TONREF_CON1, 0x16);
	regmap_write(priv->regmap, MT6681_CLH_TONEND_CON0, 0x02);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON0, 0xFC);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON1, 0x07);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON7, 0x50);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON8, 0x00);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON9, 0x0F);
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON10, 0x0C);
	regmap_write(priv->regmap, MT6681_CLH_COM_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_CLH_COM_CON0, 0x40);
	regmap_write(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0, 0x3E);
	regmap_write(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0, 0x3D);
	regmap_write(priv->regmap, MT6681_AFE_TOP_CON0, 0x01);
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0, 0x01);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON39, 0x04);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON57, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0xC0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON61, 0x0F);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON59, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON59, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x03);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x0F);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x3F);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x07);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0xFF);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON56, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON57, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON65, 0x10);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON65, 0x30);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON65, 0xF0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x06);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON64, 0x3F);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON85, 0x0C);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON75, 0x2F);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0xF8);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0x07);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON83, 0x07);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON84, 0x03);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON89, 0x0C);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0x0F);
	regmap_write(priv->regmap, MT6681_CLH_COM_CON0, 0x41);
	usleep_range(200, 220);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON33, 0x80);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON69, 0x02);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON2, 0x08);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON25, 0x30);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON33, 0x80);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON31, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON39, 0x04);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON12, 0x01);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON1, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON1, 0x01);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON31, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON3, 0x44);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON2, 0x08);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON2, 0x09);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON1, 0x31);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON5, 0x02);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON5, 0x03);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON7, 0x10);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON9, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON10, 0x05);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON10, 0x55);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON9, 0x03);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON8, 0x00);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON8, 0x03);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x11);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON5, 0x83);
	usleep_range(100, 120);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON7, 0x17);
	usleep_range(100, 120);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON7, 0x16);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON52, 0xA1);

	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x0);

	return 0;
}


static int mtk_hp_impedance_disable(struct mt6681_priv *priv)
{
#ifndef SKIP_SB
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON47, 0x0);

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_2_PMU_CON0,
			   RG_AUDDACHPL_TRIM_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDDACHPL_TRIM_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_2_PMU_CON2,
			   RG_AUDDACHPR_TRIM_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDDACHPR_TRIM_EN_VAUDP18_SFT);
	/* Disable HPDET circuit, select OPEN as HPDET input */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON29,
			   RG_AUDHPSPKDET_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPSPKDET_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON29,
			   RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON29,
			   RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP18_SFT);
	/* Disable low-noise mode of DAC */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON1, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON2, 0x0);
	/* Disable Audio L channel DAC */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x0);
	/* Disable NCP */
	regmap_write(priv->regmap, MT6681_AFE_NCP_CFG0, 0x0);
	/* Disable AUD_CLK */
	mt6681_set_decoder_clk(priv, false, true);

	/* Enable HPR/L STB enhance circuits for off state */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON7,
			   RG_HPROUTPUTSTBENH_VAUDP18_MASK_SFT,
			   0x3 << RG_HPROUTPUTSTBENH_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON6,
			   RG_HPLOUTPUTSTBENH_VAUDP18_MASK_SFT,
			   0x3 << RG_HPLOUTPUTSTBENH_VAUDP18_SFT);
#endif

#if IS_ENABLED(CONFIG_SND_SOC_MT6681_ACCDET)
	/* from accdet request */
	mt6681_accdet_modify_vref_volt();
#endif

	return 0;
}

static int mt_hp_event(struct snd_soc_dapm_widget *w,
		       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);
	int device = DEVICE_HP;

	dev_info(priv->dev,
		 "%s(), event 0x%x, dev_counter[DEV_HP] %d, mux %u\n", __func__,
		 event, priv->dev_counter[device], mux);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		priv->dev_counter[device]++;
		if (priv->dev_counter[device] > 1)
			break; /* already enabled, do nothing */
		else if (priv->dev_counter[device] <= 0)
			dev_info(priv->dev,
				 "%s(), dev_counter[DEV_HP] %d <= 0\n",
				 __func__, priv->dev_counter[device]);

		priv->mux_select[MUX_HP_L] = mux;

		if (mux == HP_MUX_HP || mux == HP_MUX_HPSPK)
			mtk_hp_enable(priv);
		else if (mux == HP_MUX_HP_IMPEDANCE)
			mtk_hp_impedance_enable(priv);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		priv->dev_counter[device]--;
		if (priv->dev_counter[device] > 0)
			break; /* still being used, don't close */
		else if (priv->dev_counter[device] < 0) {
			dev_info(priv->dev,
				 "%s(), dev_counter[DEV_HP] %d < 0\n", __func__,
				 priv->dev_counter[device]);
			priv->dev_counter[device] = 0;
			break;
		}

		if (priv->mux_select[MUX_HP_L] == HP_MUX_HP
		    || priv->mux_select[MUX_HP_L] == HP_MUX_HPSPK) {
			mtk_hp_disable(priv);
		} else if (priv->mux_select[MUX_HP_L] == HP_MUX_HP_IMPEDANCE) {
			mtk_hp_disable(priv);
			mtk_hp_impedance_disable(priv);
		}
		priv->mux_select[MUX_HP_L] = mux;
		break;
	default:
		break;
	}

	return 0;
}

static int mt_rcv_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event 0x%x, mux %u\n", __func__, event,
		 dapm_kcontrol_get_value(w->kcontrols[0]));

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->hp_hifi_mode) {
			mt6681_set_sdm_fifo(priv, true, false);
			mt6681_set_dl_src(priv, true, false);
			mt6681_set_2nd_dl_src(priv, true, true);
			/*
			 * Step :
			 * Disable Ch1/2 NLE
			 * bit3: use ZCD mode
			 * bit2: use LO mode
			 * bit1: use HS mode
			 * bit0: use HP mode
			 */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   RG_ZCD_LO_HS_HP_SEL_MASK_SFT,
					   0x0 << RG_ZCD_LO_HS_HP_SEL_SFT);
			/* Step : Toggle class-H dynamic RGs */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
					   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
			/* Step : Select preview data source based from
			 * 0: HPpath or
			 * 1: HSLO path
			 */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_LOAD_MASK_SFT,
					   0x1 << RG_CLH_DYN_LOAD_SFT);
			/* Step : Set Lch Again MIN (for HS ZCD min=0, max=18)
			 */
			regmap_update_bits(
					   priv->regmap,
					   MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0,
					   RG_HSLO_NLE_AG_MAX_LCH_MASK_SFT,
					   0x7 << RG_HSLO_NLE_AG_MAX_LCH_SFT);
			regmap_update_bits(
					   priv->regmap,
					   MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0,
					   RG_HSLO_NLE_AG_MAX_RCH_MASK_SFT,
					   0x7 << RG_HSLO_NLE_AG_MAX_RCH_SFT);
			/*
			 * Step :
			 * [7] Set IL-charging path to single path in bypass
			 * mode or
			 * class-AB state
			 * [6:0] Set PVDDref = 1.85V in bypass mode or class-AB
			 * state
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON0, 0xf8);
			/*
			 * Step :
			 * Turn on class-H HSLO-path FIFO
			 * If HP, turn on HP-path FIFO -> Set BYPASS to 0 and ON
			 * to 1
			 * If HSLO, turn off HP-path FIFO -> Set BYPASS to 1 and
			 * ON to 0
			 */
			regmap_write(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0,0xa);
			regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0x3d);
			/*
			 * Step :
			 * DACSW NVREG enable 2 feedforward paths in parallel
			 * 0: Only 1 FF path (ULP)
			 * 1: Enable 2 FF paths in parallel
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
					   RG_NVREG_DACSW_FF_PLUS_VAUDP18_MASK_SFT,
					   0x0 << RG_NVREG_DACSW_FF_PLUS_VAUDP18_SFT);
		}
		/* 3:hwgain1/2 swap & bypass HWgain1/2 */
		regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG0, 0x31);
		regmap_write(priv->regmap, MT6681_AFE_STF_CON1, 0x30);
		/* HS */
		/* Step 93: Enable IBIST */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
		/*
		 * Step 94:
		 * Set HS DR bias current optimization
		 * 100: 6uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON53,
				   RG_AUDBIASADJ_0_HS_VAUDP18_MASK_SFT,
				   0x4 << RG_AUDBIASADJ_0_HS_VAUDP18_SFT);
		/*
		 * Step 95:
		 * Set HS bias current optimization
		 * [7:6] 01: ZCD: 4uA, [5:4]: LO; [3:2]: HS; [1:0]: HP
		 * LO/HS/HP: 00:2uA, 01:3uA, 10: 4uA, 11:5uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON55,
				   RG_AUDBIASADJ_1_VAUDP18_MASK_SFT,
				   0x3 << RG_AUDBIASADJ_1_VAUDP18_SFT);
		/* Step 96: Disable handset short-ckt protection. */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON43,
				   RG_AUDHSSCDISABLE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHSSCDISABLE_VAUDP18_SFT);
		/* Step 97: Set HS STB enhance circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON46,
				   RG_HSOUTPUTSTBENH_VAUDP18_MASK_SFT,
				   0x1 << RG_HSOUTPUTSTBENH_VAUDP18_SFT);
		/* Step 98: Set HS output stage (3'b111 = 8x) */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON46,
				   RG_HSOUTSTGCTRL_VAUDP18_MASK_SFT,
				   0x7 << RG_HSOUTSTGCTRL_VAUDP18_SFT);
		/*
		 * Step 99:
		 * Set HS gain
		 * 00000: +8dB
		 * 00001: +7dB
		 * 10010:-10dB
		 * 11111: -40dB (mute)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HSGAIN,
				   RG_DA_NLE_ZCD_HSGAIN_MASK_SFT,
				   0x1 << RG_DA_NLE_ZCD_HSGAIN_SFT);
		/* Step 100: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 101: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 102: Enable HS driver bias circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON43,
				   RG_AUDHSPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHSPWRUP_IBIAS_VAUDP18_SFT);
		/* Step 103: Enable HS driver core circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON43,
				   RG_AUDHSPWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHSPWRUP_VAUDP18_SFT);
		/*
		 * Step 104:
		 * [0]: Enable NVREG LC IBIAS2
		 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at
		 * no load)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x7);
		/* Step 105: Enable Audio HS DAC  */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x44);
		usleep_range(100, 120);
		/* Step 107: AVDD30_DAC power switch select to AVDD30_AUD */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			0x1 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
		/* Step 108: Enable low-noise mode of DAC (Normal DAC) */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_MASK_SFT,
			0x1 << RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_SFT);
		/* Step 109: turn on NLE (HS NLE ZCD) */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_CFG,
				   RG_HSLO_NLE_AFE_NLE_ON_MASK_SFT,
				   0x1 << RG_HSLO_NLE_AFE_NLE_ON_SFT);
		/* Step 110: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 111: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 112: Switch HS MUX to audio DAC (HSDAC ,CH3) */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON45,
				   RG_AUDHSMUXINPUTSEL_VAUDP18_MASK_SFT,
				   0x2 << RG_AUDHSMUXINPUTSEL_VAUDP18_SFT);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		// TODO: update disable flow
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON45,
				   RG_AUDHSMUXINPUTSEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHSMUXINPUTSEL_VAUDP18_SFT);
		/* Step 4: turn off HS NLE (HS NLE ZCD) */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_CFG,
				   RG_HSLO_NLE_AFE_NLE_ON_MASK_SFT,
				   0x0 << RG_HSLO_NLE_AFE_NLE_ON_SFT);
		/* Step 5: Disable low-noise mode of DAC (Normal DAC) */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_MASK_SFT,
			0x0 << RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_SFT);
		/* Step 6: AVDD30_DAC power switch select to LDO16 */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			0x0 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
		/* Step 7: Disable Audio NMDAC  */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x0);
		/*
		 * Step 8:
		 * [0]: Disable NVREG LC IBIAS2
		 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at
		 * no load)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x6);
		/* Step 9: Disable HS driver circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON43,
				   RG_AUDHSPWRUP_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHSPWRUP_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON43,
				   RG_AUDHSPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHSPWRUP_IBIAS_VAUDP18_SFT);
		/* Step 10: Set HS STB enhance circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON46,
				   RG_HSOUTPUTSTBENH_VAUDP18_MASK_SFT,
				   0x0 << RG_HSOUTPUTSTBENH_VAUDP18_SFT);
		/* Step 11: Disable IBIST */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
		if (priv->hp_hifi_mode) {
			mt6681_set_dl_src(priv, false, false);
			mt6681_set_2nd_dl_src(priv, false, true);
			mt6681_set_sdm_fifo(priv, false, false);
			regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0, 0x0);
			regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0, 0x0);
			regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0xa);
		}
		break;
	default:
		break;
	}

	return 0;
}

static int mt_lo_event(struct snd_soc_dapm_widget *w,
		       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_info(priv->dev, "%s(), event 0x%x, mux %u\n", __func__, event, mux);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* 3:hwgain1/2 swap & bypass HWgain1/2 */
		regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG0, 0x11);
		regmap_write(priv->regmap, MT6681_AFE_STF_CON1, 0x30);
		/* Step 93: Enable IBIST */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
		/*
		 * Step 94:
		 * Set LO bias current optimization (5uA)
		 * [7:6] 01: ZCD: 4uA, [5:4]: LO; [3:2]: HS; [1:0]: HP
		 * LO/HS/HP: 00:2uA, 01:3uA, 10: 4uA, 11:5uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON55,
				   RG_AUDBIASADJ_1_VAUDP18_MASK_SFT,
				   0x3 << RG_AUDBIASADJ_1_VAUDP18_SFT);
		/*
		 * Step 95:
		 * Set LO DR bias current optimization
		 * 100: 6uA
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDBIASADJ_0_LO_VAUDP18_MASK_SFT,
				   0x4 << RG_AUDBIASADJ_0_LO_VAUDP18_SFT);
		/* Step 96: Disable lineout short-ckt protection. */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON47,
				   RG_AUDLOSCDISABLE_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDLOSCDISABLE_VAUDP18_SFT);
		/* Step 97: Set LO STB enhance circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON50,
				   RG_LOOUTPUTSTBENH_VAUDP18_MASK_SFT,
				   0x1 << RG_LOOUTPUTSTBENH_VAUDP18_SFT);
		/*
		 * Step 98:
		 * Set LO gain
		 * 00000: +8dB
		 * 00001: +7dB
		 * 10010:-10dB
		 * 11111: -40dB (mute)
		 */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_LOGAIN,
				   RG_DA_NLE_ZCD_LOGAIN_MASK_SFT,
				   0x1 << RG_DA_NLE_ZCD_LOGAIN_SFT);
		/* Step 99: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 100: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 101: Enable LO driver bias circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON47,
				   RG_AUDLOPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDLOPWRUP_IBIAS_VAUDP18_SFT);
		/* Step 102: Enable LO driver core circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON47,
				   RG_AUDLOPWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDLOPWRUP_VAUDP18_SFT);
		/*
		 * Step 103:
		 * [0]: Enable NVREG LC IBIAS2
		 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at
		 * no load)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x7);
		/* Step 104: Enable Audio HS&LO DAC  */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x88);
		usleep_range(100, 120);
		/* Step 106: AVDD30_DAC power switch select to AVDD30_AUD */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			0x1 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
		/* Step 107: Enable low-noise mode of DAC (Normal DAC) */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_MASK_SFT,
			0x1 << RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_SFT);
		/* Step 108: turn on NLE (HS NLE ZCD) */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_CFG,
				   RG_HSLO_NLE_AFE_NLE_ON_MASK_SFT,
				   0x1 << RG_HSLO_NLE_AFE_NLE_ON_SFT);
		/* Step 109: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 110: Toggle bit for update NLE RG */
		regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
				   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
				   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		/* Step 111: Switch LOL MUX to audio DAC (LODAC) */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON49,
				   RG_AUDLOMUXINPUTSEL_VAUDP18_MASK_SFT,
				   0x2 << RG_AUDLOMUXINPUTSEL_VAUDP18_SFT);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		/* Step 3: Switch LO MUX to Open */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON49,
				   RG_AUDLOMUXINPUTSEL_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDLOMUXINPUTSEL_VAUDP18_SFT);
		/* Step 4: turn off HS NLE (HS NLE ZCD) */
		regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_CFG,
				   RG_HSLO_NLE_AFE_NLE_ON_MASK_SFT,
				   0x0 << RG_HSLO_NLE_AFE_NLE_ON_SFT);
		/* Step 5: Disable low-noise mode of DAC (Normal DAC) */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_MASK_SFT,
			0x0 << RG_AUDDAC_NMDAC_LOW_NOISE_EN_VA32_VAUDP18_SFT);
		/* Step 6: AVDD30_DAC power switch select to LDO16 */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON5,
			RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			0x0 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
		/* Step 7: Disable Audio NMDAC  */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x0);
		/*
		 * Step 8:
		 * [0]: Disable NVREG LC IBIAS2
		 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at
		 * no load)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x6);
		/* Step 9: Disable LO driver circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON47,
				   RG_AUDLOPWRUP_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDLOPWRUP_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON47,
				   RG_AUDLOPWRUP_IBIAS_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDLOPWRUP_IBIAS_VAUDP18_SFT);
		/* Step 10: Set LO STB enhance circuits */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON50,
				   RG_LOOUTPUTSTBENH_VAUDP18_MASK_SFT,
				   0x0 << RG_LOOUTPUTSTBENH_VAUDP18_SFT);
		/* Step 11: Disable IBIST */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
				   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_adc_lr_clk_gen_event(struct snd_soc_dapm_widget *w,
				struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			/* ADC CLK from CLKGEN (3.25MHz) */
			dev_info(priv->dev, "%s(), vow mode\n", __func__);
			/* ADC L */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON12,
					   RG_AUDPREAMPLMODE_MASK_SFT,
					   0x3 << RG_AUDPREAMPLMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON14,
					   RG_AUDADCL_VOW_MASK_SFT,
					   0x1 << RG_AUDADCL_VOW_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON18,
					   RG_AUDADCLCLKGENMODE_MASK_SFT,
					   0x0 << RG_AUDADCLCLKGENMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON18,
					   RG_AUDADCLCLKSOURCE_MASK_SFT,
					   0x3 << RG_AUDADCLCLKSOURCE_SFT);
			/* ADC R */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON12,
					   RG_AUDPREAMPRMODE_MASK_SFT,
					   0x3 << RG_AUDPREAMPRMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON14,
					   RG_AUDADCR_VOW_MASK_SFT,
					   0x1 << RG_AUDADCR_VOW_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON19,
					   RG_AUDADCRCLKGENMODE_MASK_SFT,
					   0x0 << RG_AUDADCRCLKGENMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON19,
					   RG_AUDADCRCLKSOURCE_MASK_SFT,
					   0x3 << RG_AUDADCRCLKSOURCE_SFT);
		} else {
			/* ADC L */
			if (priv->mic_hifi_mode) {
				/* ADC CLK from CLKGEN (6.5MHz) */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON12,
					RG_AUDPREAMPLMODE_MASK_SFT,
					0x0 << RG_AUDPREAMPLMODE_SFT);
			} else {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON12,
					RG_AUDPREAMPLMODE_MASK_SFT,
					0x2 << RG_AUDPREAMPLMODE_SFT);
			}
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON18,
				RG_AUDADCLCLKGENMODE_MASK_SFT
					| RG_AUDADCLCLKSOURCE_MASK_SFT,
				0x5 << RG_AUDADCLCLKSOURCE_SFT);
			/* ADC R */
			if (priv->mic_hifi_mode) {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON12,
					RG_AUDPREAMPRMODE_MASK_SFT,
					0x0 << RG_AUDPREAMPRMODE_SFT);
			} else {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON12,
					RG_AUDPREAMPRMODE_MASK_SFT,
					0x2 << RG_AUDPREAMPRMODE_SFT);
			}
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON19,
				RG_AUDADCRCLKGENMODE_MASK_SFT
					| RG_AUDADCRCLKSOURCE_MASK_SFT,
				0x5 << RG_AUDADCRCLKSOURCE_SFT);
			/* CLKMODE */
			/* ADCLR */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON81,
					   RG_ADCL_CLKMODE_MASK_SFT
						   | RG_ADCR_CLKMODE_MASK_SFT,
					   0x3 << RG_ADCL_CLKMODE_SFT);
		}
		break;
	case SND_SOC_DAPM_PRE_PMD:
		/* CLKMODE */
		/* ADCLR */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON81,
				   RG_ADCL_CLKMODE_MASK_SFT
					   | RG_ADCR_CLKMODE_MASK_SFT,
				   0x0 << RG_ADCL_CLKMODE_SFT);
		/* ADC L */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON18,
				   RG_AUDADCLCLKGENMODE_MASK_SFT
					   | RG_AUDADCLCLKSOURCE_MASK_SFT,
				   0x0 << RG_AUDADCLCLKSOURCE_SFT);
		/* ADC R */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON19,
				   RG_AUDADCRCLKGENMODE_MASK_SFT
					   | RG_AUDADCRCLKSOURCE_MASK_SFT,
				   0x0 << RG_AUDADCRCLKSOURCE_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON12, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON14, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_adc_34_clk_gen_event(struct snd_soc_dapm_widget *w,
				struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			/* ADC CLK from CLKGEN (3.25MHz) */
			dev_info(priv->dev, "%s(), vow mode\n", __func__);
			/* ADC 3 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON13,
					   RG_AUDPREAMP3MODE_MASK_SFT,
					   0x3 << RG_AUDPREAMP3MODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON15,
					   RG_AUDADC3_VOW_MASK_SFT,
					   0x1 << RG_AUDADC3_VOW_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON20,
					   RG_AUDADC3CLKGENMODE_MASK_SFT,
					   0x0 << RG_AUDADC3CLKGENMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON20,
					   RG_AUDADC3CLKSOURCE_MASK_SFT,
					   0x3 << RG_AUDADC3CLKSOURCE_SFT);
			/* ADC 4 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON13,
					   RG_AUDPREAMP4MODE_MASK_SFT,
					   0x3 << RG_AUDPREAMP4MODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON15,
					   RG_AUDADC4_VOW_MASK_SFT,
					   0x1 << RG_AUDADC4_VOW_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON21,
					   RG_AUDADC4CLKGENMODE_MASK_SFT,
					   0x0 << RG_AUDADC4CLKGENMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON21,
					   RG_AUDADC4CLKSOURCE_MASK_SFT,
					   0x3 << RG_AUDADC4CLKSOURCE_SFT);
		} else {
			/* ADC3 */
			if (priv->mic_hifi_mode) {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON13,
					RG_AUDPREAMP3MODE_MASK_SFT,
					0x0 << RG_AUDPREAMP3MODE_SFT);
			} else {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON13,
					RG_AUDPREAMP3MODE_MASK_SFT,
					0x2 << RG_AUDPREAMP3MODE_SFT);
			}
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON20,
				RG_AUDADC3CLKGENMODE_MASK_SFT
					| RG_AUDADC3CLKSOURCE_MASK_SFT,
				0x5 << RG_AUDADC3CLKSOURCE_SFT);
			/* ADC4 */
			if (priv->mic_hifi_mode) {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON13,
					RG_AUDPREAMP4MODE_MASK_SFT,
					0x0 << RG_AUDPREAMP4MODE_SFT);
			} else {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON13,
					RG_AUDPREAMP4MODE_MASK_SFT,
					0x2 << RG_AUDPREAMP4MODE_SFT);
			}
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON21,
				RG_AUDADC4CLKGENMODE_MASK_SFT
					| RG_AUDADC4CLKSOURCE_MASK_SFT,
				0x5 << RG_AUDADC4CLKSOURCE_SFT);
			/* CLKMODE */
			/* ADC34 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON81,
					   RG_ADC3_CLKMODE_MASK_SFT
						   | RG_ADC4_CLKMODE_MASK_SFT,
					   0x3 << RG_ADC3_CLKMODE_SFT);
		}
		break;
	case SND_SOC_DAPM_PRE_PMD:
		/* CLKMODE */
		/* ADC34 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON81,
				   RG_ADC3_CLKMODE_MASK_SFT
					   | RG_ADC4_CLKMODE_MASK_SFT,
				   0x0 << RG_ADC3_CLKMODE_SFT);
		/* ADC3 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON20,
				   RG_AUDADC3CLKGENMODE_MASK_SFT
					   | RG_AUDADC3CLKSOURCE_MASK_SFT,
				   0x0 << RG_AUDADC3CLKSOURCE_SFT);
		/* ADC4 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON21,
				   RG_AUDADC4CLKGENMODE_MASK_SFT
					   | RG_AUDADC4CLKSOURCE_MASK_SFT,
				   0x0 << RG_AUDADC4CLKSOURCE_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON13, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON15, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_adc_56_clk_gen_event(struct snd_soc_dapm_widget *w,
				   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			/* ADC CLK from CLKGEN (3.25MHz) */
			dev_info(priv->dev, "%s(), vow mode\n", __func__);

			/* ADC5 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON9,
					   RG_AUDPREAMP5MODE_MASK_SFT,
					   0x3 << RG_AUDPREAMP5MODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON10,
					   RG_AUDADC5_VOW_MASK_SFT,
					   0x1 << RG_AUDADC5_VOW_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON11,
					   RG_AUDADC5CLKGENMODE_MASK_SFT,
					   0x0 << RG_AUDADC5CLKGENMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON11,
					   RG_AUDADC5CLKSOURCE_MASK_SFT,
					   0x3 << RG_AUDADC5CLKSOURCE_SFT);
			/* ADC6 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON9,
					   RG_AUDPREAMP6MODE_MASK_SFT,
					   0x3 << RG_AUDPREAMP6MODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON10,
					   RG_AUDADC6_VOW_MASK_SFT,
					   0x1 << RG_AUDADC6_VOW_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON12,
					   RG_AUDADC6CLKGENMODE_MASK_SFT,
					   0x0 << RG_AUDADC6CLKGENMODE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON12,
					   RG_AUDADC6CLKSOURCE_MASK_SFT,
					   0x3 << RG_AUDADC6CLKSOURCE_SFT);
		} else {
			/* ADC5 */
			if (priv->mic_hifi_mode) {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON9,
					RG_AUDPREAMP5MODE_MASK_SFT,
					0x0 << RG_AUDPREAMP5MODE_SFT);
			} else {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON9,
					RG_AUDPREAMP5MODE_MASK_SFT,
					0x2 << RG_AUDPREAMP5MODE_SFT);
			}
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON11,
				RG_AUDADC5CLKGENMODE_MASK_SFT
					| RG_AUDADC5CLKSOURCE_MASK_SFT,
				0x5 << RG_AUDADC5CLKSOURCE_SFT);
			/* ADC6 */
			if (priv->mic_hifi_mode) {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON9,
					RG_AUDPREAMP6MODE_MASK_SFT,
					0x0 << RG_AUDPREAMP6MODE_SFT);
			} else {
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON9,
					RG_AUDPREAMP6MODE_MASK_SFT,
					0x2 << RG_AUDPREAMP6MODE_SFT);
			}
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON12,
				RG_AUDADC6CLKGENMODE_MASK_SFT
					| RG_AUDADC6CLKSOURCE_MASK_SFT,
				0x5 << RG_AUDADC6CLKSOURCE_SFT);
			/* CLKMODE */
			/* ADC56 */
			regmap_write(priv->regmap, MT6681_AUDENC_2_PMU_CON32,
				     0x3);
		}
		break;
	case SND_SOC_DAPM_PRE_PMD:
		/* CLKMODE */
		/* ADC56 */
		regmap_write(priv->regmap, MT6681_AUDENC_2_PMU_CON32, 0x0);
		/* ADC5 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON11,
				   RG_AUDADC5CLKGENMODE_MASK_SFT
					   | RG_AUDADC5CLKSOURCE_MASK_SFT,
				   0x0 << RG_AUDADC5CLKSOURCE_SFT);
		/* ADC6 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON12,
				   RG_AUDADC6CLKGENMODE_MASK_SFT
					   | RG_AUDADC6CLKSOURCE_MASK_SFT,
				   0x0 << RG_AUDADC6CLKSOURCE_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_2_PMU_CON9, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_PMU_CON10, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_dcc_clk_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* DCC 50k CLK (from 26M) */
		/* MT6681_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
		regmap_write(priv->regmap, MT6681_AFE_DCCLK1_CFG1, 0x20);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
				   DCCLK1_DIV_L_MASK_SFT,
				   0x3 << DCCLK1_DIV_L_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
				   DCCLK1_PDN_MASK_SFT, 0x0 << DCCLK1_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
				   DCCLK1_GEN_ON_MASK_SFT,
				   0x1 << DCCLK1_GEN_ON_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
					   DCCLK1_REF_CK_SEL_MASK_SFT,
					   0x1 << DCCLK1_REF_CK_SEL_SFT);
		} else {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
					   DCCLK1_REF_CK_SEL_MASK_SFT,
					   0x0 << DCCLK1_REF_CK_SEL_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG2,
				   DCCLK1_RESYNC_BYPASS_MASK_SFT,
				   0x1 << DCCLK1_RESYNC_BYPASS_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
				   DCCLK1_PDN_MASK_SFT, 0x1 << DCCLK1_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK1_CFG0,
				   DCCLK1_GEN_ON_MASK_SFT,
				   0x0 << DCCLK1_GEN_ON_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_r_dcc_clk_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* DCC 50k CLK (from 26M) */
		/* MT6681_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
		regmap_write(priv->regmap, MT6681_AFE_DCCLK2_CFG1, 0x20);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
				   DCCLK2_DIV_L_MASK_SFT,
				   0x3 << DCCLK2_DIV_L_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
				   DCCLK2_PDN_MASK_SFT, 0x0 << DCCLK2_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
				   DCCLK2_GEN_ON_MASK_SFT,
				   0x1 << DCCLK2_GEN_ON_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
					   DCCLK2_REF_CK_SEL_MASK_SFT,
					   0x1 << DCCLK2_REF_CK_SEL_SFT);
		} else {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
					   DCCLK2_REF_CK_SEL_MASK_SFT,
					   0x0 << DCCLK2_REF_CK_SEL_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG2,
				   DCCLK2_RESYNC_BYPASS_MASK_SFT,
				   0x1 << DCCLK2_RESYNC_BYPASS_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
				   DCCLK2_PDN_MASK_SFT, 0x1 << DCCLK2_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK2_CFG0,
				   DCCLK2_GEN_ON_MASK_SFT,
				   0x0 << DCCLK2_GEN_ON_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_3_dcc_clk_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* DCC 50k CLK (from 26M) */
		/* MT6681_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
		regmap_write(priv->regmap, MT6681_AFE_DCCLK3_CFG1, 0x20);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
				   DCCLK3_DIV_L_MASK_SFT,
				   0x3 << DCCLK3_DIV_L_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
				   DCCLK3_PDN_MASK_SFT, 0x0 << DCCLK3_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
				   DCCLK3_GEN_ON_MASK_SFT,
				   0x1 << DCCLK3_GEN_ON_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
					   DCCLK3_REF_CK_SEL_MASK_SFT,
					   0x1 << DCCLK3_REF_CK_SEL_SFT);
		} else {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
					   DCCLK3_REF_CK_SEL_MASK_SFT,
					   0x0 << DCCLK3_REF_CK_SEL_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG2,
				   DCCLK3_RESYNC_BYPASS_MASK_SFT,
				   0x1 << DCCLK3_RESYNC_BYPASS_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
				   DCCLK3_PDN_MASK_SFT, 0x1 << DCCLK3_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK3_CFG0,
				   DCCLK3_GEN_ON_MASK_SFT,
				   0x0 << DCCLK3_GEN_ON_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_4_dcc_clk_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* DCC 50k CLK (from 26M) */
		/* MT6681_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
		regmap_write(priv->regmap, MT6681_AFE_DCCLK4_CFG1, 0x20);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
				   DCCLK4_DIV_L_MASK_SFT,
				   0x3 << DCCLK4_DIV_L_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
				   DCCLK4_PDN_MASK_SFT, 0x0 << DCCLK4_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
				   DCCLK4_GEN_ON_MASK_SFT,
				   0x1 << DCCLK4_GEN_ON_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
					   DCCLK4_REF_CK_SEL_MASK_SFT,
					   0x1 << DCCLK4_REF_CK_SEL_SFT);
		} else {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
					   DCCLK4_REF_CK_SEL_MASK_SFT,
					   0x0 << DCCLK4_REF_CK_SEL_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG2,
				   DCCLK4_RESYNC_BYPASS_MASK_SFT,
				   0x1 << DCCLK4_RESYNC_BYPASS_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
				   DCCLK4_PDN_MASK_SFT, 0x1 << DCCLK4_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK4_CFG0,
				   DCCLK4_GEN_ON_MASK_SFT,
				   0x0 << DCCLK4_GEN_ON_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_5_dcc_clk_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* DCC 50k CLK (from 26M) */
		/* MT6681_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
		regmap_write(priv->regmap, MT6681_AFE_DCCLK5_CFG1, 0x20);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
				   DCCLK5_DIV_L_MASK_SFT,
				   0x3 << DCCLK5_DIV_L_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
				   DCCLK5_PDN_MASK_SFT, 0x0 << DCCLK5_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
				   DCCLK5_GEN_ON_MASK_SFT,
				   0x1 << DCCLK5_GEN_ON_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
					   DCCLK5_REF_CK_SEL_MASK_SFT,
					   0x1 << DCCLK5_REF_CK_SEL_SFT);
		} else {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
					   DCCLK5_REF_CK_SEL_MASK_SFT,
					   0x0 << DCCLK5_REF_CK_SEL_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG2,
				   DCCLK5_RESYNC_BYPASS_MASK_SFT,
				   0x1 << DCCLK5_RESYNC_BYPASS_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
				   DCCLK5_PDN_MASK_SFT, 0x1 << DCCLK5_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK5_CFG0,
				   DCCLK5_GEN_ON_MASK_SFT,
				   0x0 << DCCLK5_GEN_ON_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_6_dcc_clk_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event 0x%x, vow_setup %d\n", __func__, event,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* DCC 50k CLK (from 26M) */
		/* MT6681_AFE_DCCLK_CFG0, bit 3 for dm ck swap */
		regmap_write(priv->regmap, MT6681_AFE_DCCLK6_CFG1, 0x20);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
				   DCCLK6_DIV_L_MASK_SFT,
				   0x3 << DCCLK6_DIV_L_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
				   DCCLK6_PDN_MASK_SFT, 0x0 << DCCLK6_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
				   DCCLK6_GEN_ON_MASK_SFT,
				   0x1 << DCCLK6_GEN_ON_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
					   DCCLK6_REF_CK_SEL_MASK_SFT,
					   0x1 << DCCLK6_REF_CK_SEL_SFT);
		} else {
			regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
					   DCCLK6_REF_CK_SEL_MASK_SFT,
					   0x0 << DCCLK6_REF_CK_SEL_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG2,
				   DCCLK6_RESYNC_BYPASS_MASK_SFT,
				   0x1 << DCCLK6_RESYNC_BYPASS_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
				   DCCLK6_PDN_MASK_SFT, 0x1 << DCCLK6_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_DCCLK6_CFG0,
				   DCCLK6_GEN_ON_MASK_SFT,
				   0x0 << DCCLK6_GEN_ON_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_mic_bias_0_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_0];

	dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_setup: %d\n",
		 __func__, event, mic_type, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		switch (mic_type) {
		case MIC_TYPE_MUX_DCC_ECM_DIFF:
			regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON60,
				     0x77);
			break;
		case MIC_TYPE_MUX_DCC_ECM_SINGLE:
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON60,
					   RG_AUDMICBIAS0DCSW0P1EN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0DCSW0P1EN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON60,
					   RG_AUDMICBIAS0DCSW2P1EN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0DCSW2P1EN_SFT);
			break;
		default:
			break;
		}

		/* MISBIAS0 = 1P9V */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
				   RG_AUDMICBIAS0VREF_MASK_SFT,
				   MIC_BIAS_1P9 << RG_AUDMICBIAS0VREF_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
		} else {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
				   RG_AUDMICBIAS0ULTRALOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS0ULTRALOWPEN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON68,
				   RG_AUDACCDETMICBIAS0PULLLOW_MASK_SFT,
				   0x1 << RG_AUDACCDETMICBIAS0PULLLOW_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON53, 0x10);
		if (priv->mic_hifi_mode)
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Disable MICBIAS0, MISBIAS0 = 1P7V */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
				   RG_AUDMICBIAS0VREF_MASK_SFT,
				   MIC_BIAS_1P7 << RG_AUDMICBIAS0VREF_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
				   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_mic_bias_1_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_1];

	dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_setup: %d\n",
		 __func__, event, mic_type, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* MIC_TYPE_MUX_DCC_ECM_SINGLE */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON62,
				   RG_AUDMICBIAS1DCSW1PEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS1DCSW1PEN_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
		} else {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
				   RG_AUDMICBIAS1ULTRALOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS1ULTRALOWPEN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON68,
				   RG_AUDACCDETMICBIAS1PULLLOW_MASK_SFT,
				   0x1 << RG_AUDACCDETMICBIAS1PULLLOW_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON53, 0x10);
		if (priv->mic_hifi_mode)
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
				   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
				   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_mic_bias_2_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_2];

	dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_setup: %d\n",
		 __func__, event, mic_type, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		switch (mic_type) {
		case MIC_TYPE_MUX_DCC_ECM_DIFF:
			regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON64,
				     0x77);
			break;
		case MIC_TYPE_MUX_DCC_ECM_SINGLE:
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON64,
					   RG_AUDMICBIAS2DCSW0P1EN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2DCSW0P1EN_SFT);
			break;
		default:
			break;
		}

		/* MISBIAS2 = 1P9V */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
				   RG_AUDMICBIAS2VREF_MASK_SFT,
				   MIC_BIAS_1P9 << RG_AUDMICBIAS2VREF_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
		} else {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
				   RG_AUDMICBIAS2ULTRALOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS2ULTRALOWPEN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON68,
				   RG_AUDACCDETMICBIAS2PULLLOW_MASK_SFT,
				   0x1 << RG_AUDACCDETMICBIAS2PULLLOW_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON53, 0x10);
		if (priv->mic_hifi_mode)
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Disable MICBIAS2, MISBIAS0 = 1P7V */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
				   RG_AUDMICBIAS2VREF_MASK_SFT,
				   MIC_BIAS_1P7 << RG_AUDMICBIAS2VREF_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
				   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_mic_bias_3_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mic_type = priv->mux_select[MUX_MIC_TYPE_3];

	dev_info(priv->dev, "%s(), event 0x%x, mic_type %d, vow_setup: %d\n",
		 __func__, event, mic_type, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		switch (mic_type) {
		case MIC_TYPE_MUX_DCC_ECM_DIFF:
			regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON66,
				     0x77);
			break;
		case MIC_TYPE_MUX_DCC_ECM_SINGLE:
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON66,
					   RG_AUDMICBIAS3DCSW3P1EN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3DCSW3P1EN_SFT);
			break;
		default:
			break;
		}

		/* MISBIAS3 = 1P9V */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
				   RG_AUDMICBIAS3VREF_MASK_SFT,
				   MIC_BIAS_1P9 << RG_AUDMICBIAS3VREF_SFT);
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		} else {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
				   RG_AUDMICBIAS3ULTRALOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS3ULTRALOWPEN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON69,
				   RG_AUDACCDETMICBIAS3PULLLOW_MASK_SFT,
				   0x1 << RG_AUDACCDETMICBIAS3PULLLOW_SFT);
		regmap_write(priv->regmap, MT6681_AUDENC_PMU_CON53, 0x10);
		if (priv->mic_hifi_mode)
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Disable MICBIAS3 = 1P7V */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
				   RG_AUDMICBIAS3VREF_MASK_SFT,
				   MIC_BIAS_1P7 << RG_AUDMICBIAS3VREF_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
				   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
				   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		break;
	default:
		break;
	}

	return 0;
}

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
static int mt_vow_sram_event(struct snd_soc_dapm_widget *w,
			     struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_update_bits(priv->regmap, MT6681_AUD_TOP_SRAM_CON,
				   AUDIO_MEM_PDN_MASK_SFT,
				   0x0 << AUDIO_MEM_PDN_SFT);
		usleep_range(250, 270);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUD_TOP_SRAM_CON,
				   AUDIO_MEM_PDN_MASK_SFT,
				   0x1 << AUDIO_MEM_PDN_SFT);
		break;
	default:
		break;
	}

	return 0;
}
#endif

static int mt_sram_event(struct snd_soc_dapm_widget *w,
			 struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* audio clk source from internal dcxo */
		value = 0x0 << AUDIO_CO_MEM_PDN_SFT |
			0x0 << AUDIO_CO_MEM_PDN_SEL_SFT;
		regmap_update_bits(priv->regmap, MT6681_AUD_TOP_SRAM_CON,
				   AUDIO_CO_MEM_PDN_MASK_SFT |
				   AUDIO_CO_MEM_PDN_SEL_MASK_SFT,
				   value);
		usleep_range(250, 270);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		/* audio clk source from internal dcxo */
		value = 0x1 << AUDIO_CO_MEM_PDN_SFT |
			0x0 << AUDIO_CO_MEM_PDN_SEL_SFT;
		regmap_update_bits(priv->regmap, MT6681_AUD_TOP_SRAM_CON,
				   AUDIO_CO_MEM_PDN_MASK_SFT |
				   AUDIO_CO_MEM_PDN_SEL_MASK_SFT,
				   value);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_clksq_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* NLE enable */
		if (priv->hp_hifi_mode == 2) {
			regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x0);
			regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x80);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		if (priv->hp_hifi_mode == 2) {
			regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x81);
			regmap_write(priv->regmap, MT6681_AFE_NLE_CFG_H, 0x91);
		}
		break;
	default:
		break;
	}

	return 0;
}

static int mt_scp_req_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol,
			  int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct i2c_adapter *adap = priv->i2c_client->adapter;

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		scp_wake_request(adap);
		break;
	case SND_SOC_DAPM_POST_PMD:
		scp_wake_release(adap);
		break;
	default:
		break;
	}

	return 0;
}

static void vow_scp_req_ctrl(struct mt6681_priv *priv, bool enable)
{
	struct i2c_adapter *adap = priv->i2c_client->adapter;

	if (enable == true) {
		if (priv->vow_setup == 0) {
			dev_info(priv->dev, "%s(), scp request\n", __func__);
			scp_wake_request(adap);
		}
	} else {
		if (priv->vow_setup == 1) {
			dev_info(priv->dev, "%s(), scp release\n", __func__);
			scp_wake_release(adap);
		}
	}
}

static int mt_key_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(cmpnt->dev, "%s(), name %s, event 0x%x\n",
		 __func__, w->name, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		keylock_reset(priv);
		break;
	case SND_SOC_DAPM_POST_PMD:
		keylock_set(priv);
		break;
	default:
		break;
	}

	return 0;
}
static int mt_dcxo_event(struct snd_soc_dapm_widget *w,
			 struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* audio clk source from internal dcxo */
		mt6681_set_dcxo(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_dcxo(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_vaud18_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	int status = 0;
#endif

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* audio clk source from internal dcxo */
		regmap_update_bits(priv->regmap, MT6681_MTC_CTL0,
				   RG_CO_OP_EN_MASK_SFT,
				   0x1 << RG_CO_OP_EN_SFT);
		regmap_update_bits(priv->regmap, MT6681_DA_INTF_STTING3,
				   RG_HWMD_CO_CTL_MASK_SFT,
				   0x0 << RG_HWMD_CO_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON2,
				   RG_LDO_VAUD18_CK_SW_MODE_MASK_SFT,
				   0x0 << RG_LDO_VAUD18_CK_SW_MODE_SFT);
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_OP_EN0_SET,
				   RG_LDO_VAUD18_HW0_OP_EN_MASK_SFT,
				   0x1 << RG_LDO_VAUD18_HW0_OP_EN_SFT);
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_OP_CFG0_SET,
				   RG_LDO_VAUD18_HW0_OP_CFG_MASK_SFT,
				   0x1 << RG_LDO_VAUD18_HW0_OP_CFG_SFT);
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_OP_EN1_SET,
				   RG_LDO_VAUD18_HW14_OP_EN_MASK_SFT,
				   0x1 << RG_LDO_VAUD18_HW14_OP_EN_SFT);
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_OP_CFG1_SET,
				   RG_LDO_VAUD18_HW8_OP_CFG_MASK_SFT,
				   0x1 << RG_LDO_VAUD18_SW_OP_CFG_SFT);
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
		if (!IS_ERR(priv->reg_vaud18)) {
			status = regulator_enable(priv->reg_vaud18);
			if (status)
				dev_info(priv->dev, "%s() failed to enable vaud18(%d)\n",
					__func__, status);
		}
#else
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
				   RG_LDO_VAUD18_EN_0_MASK_SFT,
				   0x1 << RG_LDO_VAUD18_EN_0_SFT);
#endif
		break;
	case SND_SOC_DAPM_POST_PMD:
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
		if (!IS_ERR(priv->reg_vaud18)) {
			status = regulator_disable(priv->reg_vaud18);
			if (status)
				dev_info(priv->dev, "%s() failed to disable vaud18(%d)\n",
					__func__, status);
		}
#else
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
				   RG_LDO_VAUD18_EN_0_MASK_SFT,
				   0x0 << RG_LDO_VAUD18_EN_0_SFT);
#endif
		break;
	default:
		break;
	}
	return 0;
}

static int is_hdr_record(struct snd_soc_dapm_widget *source,
			 struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	return priv->hdr_record;
}

static int is_need_pll_208M(struct snd_soc_dapm_widget *source,
			    struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	bool ret = false;
	int i = 0;

	for (i = 0; i < MT6681_AIF_NUM; i++) {
		if (priv->dl_rate[i] > 48000 || priv->ul_rate[i] > 48000) {
			ret = true;
			break;
		}
	}
	return (ret) ? 1 : 0;
}

static int is_hp_lowpower(struct snd_soc_dapm_widget *source,
			  struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	return (priv->hp_hifi_mode == 0) ? 1 : 0;
}

static int is_hwgain_enable(struct snd_soc_dapm_widget *source,
			  struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	return (priv->hwgain_enable) ? 1 : 0;
}

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
static int mt_pll208m_vow_event(struct snd_soc_dapm_widget *w,
				struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_VOWPLL_EN_VA18_MASK_SFT,
				   0x1 << RG_VPLL18_LDO_VOWPLL_EN_VA18_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_VOWPLL_EN_VA18_MASK_SFT,
				   0x0 << RG_VPLL18_LDO_VOWPLL_EN_VA18_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_vowpll_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_write(priv->regmap, MT6681_VOWPLL_PMU_CON4, 0x1E);
		regmap_write(priv->regmap, MT6681_VOWPLL_PMU_CON5, 0x03);
		regmap_write(priv->regmap, MT6681_VOWPLL_PMU_CON1, 0x4A);
		regmap_write(priv->regmap, MT6681_VOWPLL_PMU_CON3, 0x60);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_vow_hdr_concurrent_event(struct snd_soc_dapm_widget *w,
				       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		priv->vow_hdr_concurrent = VOW_EN_HDR_CONCURRENT;
		break;
	case SND_SOC_DAPM_POST_PMD:
		priv->vow_hdr_concurrent = VOW_DIS_HDR_CONCURRENT;
		break;
	default:
		break;
	}
	return 0;
}

static int mt_vow_legacy_cic_cfg_event(struct snd_soc_dapm_widget *w,
				       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	bool vow_dmic = false;

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	if ((priv->mux_select[MUX_MIC_TYPE_0] == MIC_TYPE_MUX_DMIC) ||
	    (priv->mux_select[MUX_MIC_TYPE_1] == MIC_TYPE_MUX_DMIC) ||
	    (priv->mux_select[MUX_MIC_TYPE_2] == MIC_TYPE_MUX_DMIC))
		vow_dmic = true;

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		priv->vow_cic_type = VOW_LEGACY_CIC;
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_AMIC_CFG_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_AMIC_CFG_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2, 0x0);
		if (vow_dmic) {
			regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_1, 0x0);
			regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_1, 0x0);
		}
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0, 0x0);
		regmap_write(priv->regmap, MT6681_AFE_VOW_UL_PATH_SEL, 0x80);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		regmap_write(priv->regmap, MT6681_AFE_VOW_UL_PATH_SEL, 0x80);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0, 0x0);
		if (vow_dmic) {
			regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_1, 0x0);
			regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_1, 0x0);
		}
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_AMIC_CFG_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_AMIC_CFG_0, 0x0);
		priv->vow_cic_type = VOW_LEGACY_CIC;
		break;
	default:
		break;
	}
	return 0;
}

static int mt_vow_new_cic_cfg_event(struct snd_soc_dapm_widget *w,
				    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int pbuf_active = priv->vow_pbuf_active_bit;
	bool vow_dmic = false;

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	if ((priv->mux_select[MUX_MIC_TYPE_0] == MIC_TYPE_MUX_DMIC) ||
	    (priv->mux_select[MUX_MIC_TYPE_1] == MIC_TYPE_MUX_DMIC) ||
	    (priv->mux_select[MUX_MIC_TYPE_2] == MIC_TYPE_MUX_DMIC))
		vow_dmic = true;

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		priv->vow_cic_type = VOW_NEW_CIC;
		if (pbuf_active & 0x03) {
			if (priv->vow_hdr_concurrent == VOW_DIS_HDR_CONCURRENT)
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_AMIC_CFG_0, 0x2);
			else if (priv->vow_hdr_concurrent == VOW_EN_HDR_CONCURRENT)
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_AMIC_CFG_0, 0x0);
			else {
				dev_info(priv->dev, "%s(), error, vow_hdr_concurrent = 0x%x\n",
					 __func__, priv->vow_hdr_concurrent);
				return -EINVAL;
			}
			if (vow_dmic) {
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2,
					     0x19);
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_1,
					     0x08);
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0,
					     0x23);
			} else {
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2,
					     0x01);
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0,
					     0x01);
			}
		}
		if (pbuf_active & 0x0C) {
			if (priv->vow_hdr_concurrent == VOW_DIS_HDR_CONCURRENT)
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_AMIC_CFG_0, 0x2);
			else if (priv->vow_hdr_concurrent == VOW_EN_HDR_CONCURRENT)
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_AMIC_CFG_0, 0x0);
			else {
				dev_info(priv->dev, "%s(), error, vow_hdr_concurrent = 0x%x\n",
					 __func__, priv->vow_hdr_concurrent);
				return -EINVAL;
			}
			if (vow_dmic) {
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2,
					     0x19);
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_1,
					     0x08);
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0,
					     0x23);
			} else {
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2,
					     0x19);
				regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0,
					     0x01);
			}
		}
		regmap_write(priv->regmap, MT6681_AFE_VOW_UL_PATH_SEL, 0x01);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		regmap_write(priv->regmap, MT6681_AFE_VOW_UL_PATH_SEL, 0x80);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0, 0x0);
		if (vow_dmic) {
			regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_1, 0x0);
			regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_1, 0x0);
		}
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA_AMIC_CFG_0, 0x0);
		regmap_write(priv->regmap, MT6681_VOW_AFE_ADDA6_AMIC_CFG_0, 0x0);
		priv->vow_cic_type = VOW_LEGACY_CIC;
		break;
	default:
		break;
	}
	return 0;
}

static int mt_vow_digital_cfg_event(struct snd_soc_dapm_widget *w,
				    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int value = 0;
	unsigned int i = 0;
	unsigned int vow_ch = priv->vow_channel;
	unsigned int pbuf_ch = 0;
	unsigned int pbuf_active = 0;

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON1, &value);
	/* pbuf reg: [7:6]CH3_SEL,[5:4]CH2_SEL,[3:2]CH1_SEL,[1:0]CH0_SEL */
	/* change into 4bits, pbuf_active = [3]CH3, [2]CH2, [1]CH1, [0]CH0 */
	/* ex: pbuf reg = 0xE, means CH0_SEL=mic2, CH1_SEL=mic3 */
	/* => pbuf_active = 0xC, means CH2 & CH3 is active */
	for (i = 0; i < vow_ch; i++) {
		pbuf_ch = (value >> (2 * i)) & 0x3;
		pbuf_active |= (0x01 << pbuf_ch);
	}
	priv->vow_pbuf_active_bit = pbuf_active;

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		regmap_write(priv->regmap, MT6681_TOP_CKPDN_CON1_CLR,
			     0x1 << RG_AUD_13M_CK_PDN_SFT);
		regmap_write(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H_CLR,
			     0x1 << RG_VOW13M_CK_PDN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON0,
				   VOW_DMIC_CK_SEL_MASK_SFT,
				   0x0 << VOW_DMIC_CK_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON2,
				   SAMPLE_BASE_MODE_CH1_MASK_SFT,
				   0x1 << SAMPLE_BASE_MODE_CH1_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON3,
				   VOW_INTR_SOURCE_SEL_CH1_MASK_SFT,
				   0x1 << VOW_INTR_SOURCE_SEL_CH1_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON4,
				   SAMPLE_BASE_MODE_CH2_MASK_SFT,
				   0x1 << SAMPLE_BASE_MODE_CH2_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON5,
				   VOW_INTR_SOURCE_SEL_CH2_MASK_SFT,
				   0x1 << VOW_INTR_SOURCE_SEL_CH2_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON6,
				   SAMPLE_BASE_MODE_CH3_MASK_SFT,
				   0x1 << SAMPLE_BASE_MODE_CH3_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON7,
				   VOW_INTR_SOURCE_SEL_CH3_MASK_SFT,
				   0x1 << VOW_INTR_SOURCE_SEL_CH3_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON8,
				   SAMPLE_BASE_MODE_CH4_MASK_SFT,
				   0x1 << SAMPLE_BASE_MODE_CH4_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_VOW_TOP_CON9,
				   VOW_INTR_SOURCE_SEL_CH4_MASK_SFT,
				   0x1 << VOW_INTR_SOURCE_SEL_CH4_SFT);
		//ch 1 hw vad setting
		if (pbuf_active & 0x1) {
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG1,
				     priv->reg_afe_vow_vad_cfg0 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG0,
				     priv->reg_afe_vow_vad_cfg0 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG9,
				     priv->reg_afe_vow_vad_cfg1 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG8,
				     priv->reg_afe_vow_vad_cfg1 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG17,
				     priv->reg_afe_vow_vad_cfg2 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG16,
				     priv->reg_afe_vow_vad_cfg2 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG25,
				     priv->reg_afe_vow_vad_cfg3 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG24,
				     priv->reg_afe_vow_vad_cfg3 >> 8);

			regmap_update_bits(
				priv->regmap, MT6681_AFE_VOW_VAD_CFG48,
				K_GAMMA_CH1_MASK_SFT,
				priv->reg_afe_vow_vad_cfg4 << K_GAMMA_CH1_SFT);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG33,
				     priv->reg_afe_vow_vad_cfg5 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG32,
				     priv->reg_afe_vow_vad_cfg5 >> 8);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG50, 0x7f);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG51, 0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG52, 0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG53, 0x00);
		}
		//ch 2 hw vad setting
		if (pbuf_active & 0x2) {
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG3,
				     priv->reg_afe_vow_vad_cfg0 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG2,
				     priv->reg_afe_vow_vad_cfg0 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG11,
				     priv->reg_afe_vow_vad_cfg1 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG10,
				     priv->reg_afe_vow_vad_cfg1 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG19,
				     priv->reg_afe_vow_vad_cfg2 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG18,
				     priv->reg_afe_vow_vad_cfg2 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG27,
				     priv->reg_afe_vow_vad_cfg3 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG26,
				     priv->reg_afe_vow_vad_cfg3 >> 8);

			regmap_update_bits(
				priv->regmap, MT6681_AFE_VOW_VAD_CFG48,
				K_GAMMA_CH2_MASK_SFT,
				priv->reg_afe_vow_vad_cfg4 << K_GAMMA_CH2_SFT);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG35,
				     priv->reg_afe_vow_vad_cfg5 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG34,
				     priv->reg_afe_vow_vad_cfg5 >> 8);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG54,
				     0x7f);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG55,
				     0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG56,
				     0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG57,
				     0x00);
		}
		//ch 3 hw vad setting
		if (pbuf_active & 0x4) {
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG5,
				     priv->reg_afe_vow_vad_cfg0 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG4,
				     priv->reg_afe_vow_vad_cfg0 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG13,
				     priv->reg_afe_vow_vad_cfg1 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG12,
				     priv->reg_afe_vow_vad_cfg1 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG21,
				     priv->reg_afe_vow_vad_cfg2 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG20,
				     priv->reg_afe_vow_vad_cfg2 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG29,
				     priv->reg_afe_vow_vad_cfg3 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG28,
				     priv->reg_afe_vow_vad_cfg3 >> 8);

			regmap_update_bits(
				priv->regmap, MT6681_AFE_VOW_VAD_CFG49,
				K_GAMMA_CH3_MASK_SFT,
				priv->reg_afe_vow_vad_cfg4 << K_GAMMA_CH3_SFT);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG37,
				     priv->reg_afe_vow_vad_cfg5 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG36,
				     priv->reg_afe_vow_vad_cfg5 >> 8);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG58, 0x7f);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG59, 0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG60, 0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG61, 0x00);
		}
		//ch 4 hw vad setting
		if (pbuf_active & 0x8) {
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG7,
				     priv->reg_afe_vow_vad_cfg0 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG6,
				     priv->reg_afe_vow_vad_cfg0 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG15,
				     priv->reg_afe_vow_vad_cfg1 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG14,
				     priv->reg_afe_vow_vad_cfg1 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG23,
				     priv->reg_afe_vow_vad_cfg2 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG22,
				     priv->reg_afe_vow_vad_cfg2 >> 8);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG31,
				     priv->reg_afe_vow_vad_cfg3 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG30,
				     priv->reg_afe_vow_vad_cfg3 >> 8);

			regmap_update_bits(
				priv->regmap, MT6681_AFE_VOW_VAD_CFG49,
				K_GAMMA_CH4_MASK_SFT,
				priv->reg_afe_vow_vad_cfg4 << K_GAMMA_CH4_SFT);

			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG39,
				     priv->reg_afe_vow_vad_cfg5 & 0xff);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG38,
				     priv->reg_afe_vow_vad_cfg5 >> 8);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG62, 0x7f);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG63, 0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG64, 0x00);
			regmap_write(priv->regmap, MT6681_AFE_VOW_VAD_CFG65, 0x00);
		}
		break;
	case SND_SOC_DAPM_PRE_PMD:
		regmap_write(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H_SET,
			     0x1 << RG_VOW13M_CK_PDN_SFT);
		regmap_write(priv->regmap, MT6681_TOP_CKPDN_CON1_SET,
			     0x1 << RG_AUD_13M_CK_PDN_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_aif_vow_tx_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol,
			       int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int r_miso1_enable = priv->audio_r_miso1_enable;

	dev_info(priv->dev, "%s, set vow tx event = %d, audio_r_miso1_enable = %d\n",
		 __func__, event, r_miso1_enable);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->audio_r_miso1_enable)
			mt6681_set_vow_gpio(priv);
		/* release scp resource */
		vow_scp_req_ctrl(priv, false);  // need before vow_setup setting
		/* end of power up vow */
		priv->vow_setup = 0;
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* request scp resource */
		vow_scp_req_ctrl(priv, true);  // need before vow_setup setting
		/* start to power down vow */
		priv->vow_setup = 1;
		if (priv->audio_r_miso1_enable)
			mt6681_reset_vow_gpio(priv);
		break;
	default:
		break;
	}


	return 0;
}
#endif

static int mt_aud208_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H,
				   RG_AUD208M_CK_PDN_MASK_SFT,
				   0x0 << RG_AUD208M_CK_PDN_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H,
				   RG_AUD208M_CK_PDN_MASK_SFT,
				   0x1 << RG_AUD208M_CK_PDN_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_vpll18_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_VREF_EN_VA32_MASK_SFT,
				   0x1 << RG_VPLL18_LDO_VREF_EN_VA32_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_VREF_EN_VA32_MASK_SFT,
				   0x0 << RG_VPLL18_LDO_VREF_EN_VA32_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_pll208m_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* LDO */
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_PLL208M_EN_VA18_MASK_SFT,
				   0x1 << RG_VPLL18_LDO_PLL208M_EN_VA18_SFT);

		/* regmap_write(priv->regmap, MT6681_VPLL18_PMU_CON2, 0x1);*/
		/* PSC */
		regmap_update_bits(priv->regmap, MT6681_PLL208M_PMU_CON0,
				   RG_PLL208M_SDM_PCW_CHG_MASK_SFT,
				   0x1 << RG_PLL208M_SDM_PCW_CHG_SFT);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON1, 0x0);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON2, 0x0);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON3, 0x80);

		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON5, 0x2);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON4, 0x17);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* PLL208M */
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON4, 0x16);
		regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON5, 0x1);

		/* VPLL18 LDO */
		regmap_update_bits(priv->regmap, MT6681_VPLL18_PMU_CON0,
				   RG_VPLL18_LDO_PLL208M_EN_VA18_MASK_SFT,
				   0x0 << RG_VPLL18_LDO_PLL208M_EN_VA18_SFT);

		break;
	default:
		break;
	}

	return 0;
}

static int mt_audtop_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON1, 0xdf);
		regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON2, 0x00);
		regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON3, 0xc1);
		break;
	case SND_SOC_DAPM_PRE_PMD:
		regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON3, 0xc7);
		regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON2, 0xff);
		regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON1, 0xdf);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_sdm_fifo_event(struct snd_soc_dapm_widget *w,
			     struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_sdm_fifo(priv, true, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_sdm_fifo(priv, false, true);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_mtkaif_tx_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_mtkaif_tx_enable(priv, false);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_mtkaif_tx_disable(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_mtkaif_tx3_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_mtkaif_tx_enable(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_mtkaif_tx_disable(priv, true);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_adc_init_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_adc_init(priv);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_ul_src_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_ul_src(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_ul_src(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_ul34_src_event(struct snd_soc_dapm_widget *w,
			     struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_ul34_src(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_ul34_src(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_ul56_src_event(struct snd_soc_dapm_widget *w,
			     struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_ul56_src(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_ul56_src(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_ul_src_dmic_event(struct snd_soc_dapm_widget *w,
				struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rate;

	if (priv->ul_rate[0] != 0)
		rate = mt6681_voice_rate_transform(priv->ul_rate[0]);
	else
		rate = MT6681_VOICE_48000HZ;

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->dmic_one_wire_mode) {
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_3,
				ADDA_UL_DMIC_PHASE_SEL_CH1_MASK_SFT,
				0x0 << ADDA_UL_DMIC_PHASE_SEL_CH1_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_3,
				ADDA_UL_DMIC_PHASE_SEL_CH2_MASK_SFT,
				0x4 << ADDA_UL_DMIC_PHASE_SEL_CH2_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
				MT6681_ADDA_UL_TWO_WIRE_MODE_CTL_MASK_SFT,
				0x0 << MT6681_ADDA_UL_TWO_WIRE_MODE_CTL_SFT);
		} else {
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_3,
				ADDA_UL_DMIC_PHASE_SEL_CH1_MASK_SFT,
				0x0 << ADDA_UL_DMIC_PHASE_SEL_CH1_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_3,
				ADDA_UL_DMIC_PHASE_SEL_CH2_MASK_SFT,
				0x0 << ADDA_UL_DMIC_PHASE_SEL_CH2_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
				MT6681_ADDA_UL_TWO_WIRE_MODE_CTL_MASK_SFT,
				0x1 << MT6681_ADDA_UL_TWO_WIRE_MODE_CTL_SFT);
		}
		/* UL mode setting: AMIC/DMIC mode, voice_mode, loopback_mode*/
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
			MT6681_ADDA_UL_MODE_3P25M_CH1_CTL_MASK_SFT,
			0x1 << MT6681_ADDA_UL_MODE_3P25M_CH1_CTL_SFT);
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
			MT6681_ADDA_UL_MODE_3P25M_CH2_CTL_MASK_SFT,
			0x1 << MT6681_ADDA_UL_MODE_3P25M_CH2_CTL_SFT);
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2,
			MT6681_ADDA_UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT,
			rate << MT6681_ADDA_UL_VOICE_MODE_CH1_CH2_CTL_SFT);
		/* iir on */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1,
				   ADDA_UL_IIRMODE_CTL_MASK_SFT,
				   0x0 << ADDA_UL_IIRMODE_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1,
				   ADDA_UL_IIR_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA_UL_IIR_ON_TMP_CTL_SFT);
		/* MT6681_PMIC_ULSRC_DMIC_3P25M */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0,
				   ADDA_DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT,
				   0x0 << ADDA_DIGMIC_3P25M_1P625M_SEL_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0,
				   ADDA_DIGMIC_4P33M_SEL_MASK_SFT,
				   0x0 << ADDA_DIGMIC_4P33M_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1,
				   ADDA_DMIC_LOW_POWER_MODE_CTL_MASK_SFT,
				   0x0 << ADDA_DMIC_LOW_POWER_MODE_CTL_SFT);
		/* [0] ul_src_on = 1 */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0,
				   ADDA_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA_UL_SRC_ON_TMP_CTL_SFT);
		/* Dmic enable */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON55,
				   RG_AUDDIGMICBIAS_MASK_SFT,
				   0x2 << RG_AUDDIGMICBIAS_SFT);
		/* Dmic Driving */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON55,
				   RG_AUDDIGMIC_DRVA_EN_MASK_SFT,
				   0x1 << RG_AUDDIGMIC_DRVA_EN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON55,
				   RG_AUDDIGMIC_DRVB_EN_MASK_SFT,
				   0x1 << RG_AUDDIGMIC_DRVB_EN_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Dmic disable */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON55,
				   RG_AUDDIGMICBIAS_MASK_SFT,
				   0x0 << RG_AUDDIGMICBIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0,
				   ADDA_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA_UL_SRC_ON_TMP_CTL_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_ul_src_34_dmic_event(struct snd_soc_dapm_widget *w,
				   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rate;

	if (priv->ul_rate[0] != 0)
		rate = mt6681_voice_rate_transform(priv->ul_rate[0]);
	else
		rate = MT6681_VOICE_48000HZ;

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->dmic_one_wire_mode) {
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_3,
				ADDA6_UL_DMIC_PHASE_SEL_CH1_MASK_SFT,
				0x0 << ADDA6_UL_DMIC_PHASE_SEL_CH1_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_3,
				ADDA6_UL_DMIC_PHASE_SEL_CH2_MASK_SFT,
				0x4 << ADDA6_UL_DMIC_PHASE_SEL_CH2_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
				ADDA6_UL_TWO_WIRE_MODE_CTL_MASK_SFT,
				0x0 << ADDA6_UL_TWO_WIRE_MODE_CTL_SFT);
		} else {
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_3,
				ADDA6_UL_DMIC_PHASE_SEL_CH1_MASK_SFT,
				0x0 << ADDA6_UL_DMIC_PHASE_SEL_CH1_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_3,
				ADDA6_UL_DMIC_PHASE_SEL_CH2_MASK_SFT,
				0x0 << ADDA6_UL_DMIC_PHASE_SEL_CH2_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
				ADDA6_UL_TWO_WIRE_MODE_CTL_MASK_SFT,
				0x1 << ADDA6_UL_TWO_WIRE_MODE_CTL_SFT);
		}
		/* UL mode setting: AMIC/DMIC mode, voice_mode, loopback_mode*/
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
				   ADDA6_UL_MODE_3P25M_CH1_CTL_MASK_SFT,
				   0x1 << ADDA6_UL_MODE_3P25M_CH1_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
				   ADDA6_UL_MODE_3P25M_CH2_CTL_MASK_SFT,
				   0x1 << ADDA6_UL_MODE_3P25M_CH2_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2,
				   ADDA6_UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT,
				   rate << ADDA6_UL_VOICE_MODE_CH1_CH2_CTL_SFT);
		/* iir on */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1,
				   ADDA6_UL_IIRMODE_CTL_MASK_SFT,
				   0x0 << ADDA6_UL_IIRMODE_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1,
				   ADDA6_UL_IIR_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA6_UL_IIR_ON_TMP_CTL_SFT);
		/* MT6681_PMIC_ULSRC_DMIC_3P25M */
		regmap_update_bits(
			priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0,
			ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT,
			0x0 << ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0,
				   ADDA6_DIGMIC_4P33M_SEL_MASK_SFT,
				   0x0 << ADDA6_DIGMIC_4P33M_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1,
				   ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK_SFT,
				   0x0 << ADDA6_DMIC_LOW_POWER_MODE_CTL_SFT);
		/* [0] ul_src_on = 1 */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0,
				   ADDA6_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x1 << ADDA6_UL_SRC_ON_TMP_CTL_SFT);
		/* Dmic 1 enable */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON57,
				   RG_AUDDIGMICBIAS1_MASK_SFT,
				   0x2 << RG_AUDDIGMICBIAS1_SFT);
		/* Dmic Driving */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON57,
				   RG_AUDDIGMIC1_DRVA_EN_MASK_SFT,
				   0x1 << RG_AUDDIGMIC1_DRVA_EN_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON57,
				   RG_AUDDIGMIC1_DRVB_EN_MASK_SFT,
				   0x1 << RG_AUDDIGMIC1_DRVB_EN_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Dmic 1 disable */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON57,
				   RG_AUDDIGMICBIAS1_MASK_SFT,
				   0x0 << RG_AUDDIGMICBIAS1_SFT);
		/* [0] ul_src_on = 1 */
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0,
				   ADDA6_UL_SRC_ON_TMP_CTL_MASK_SFT,
				   0x0 << ADDA6_UL_SRC_ON_TMP_CTL_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int is_need_ulcf(struct snd_soc_dapm_widget *source,
			struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	return (priv->mic_ulcf_en) ? 1 : 0;
}

static int mt_ulcf_event(struct snd_soc_dapm_widget *w,
			 struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), event = 0x%x\n", __func__, event);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_ulcf(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_ulcf(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_adc_l_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rc_tune = 0;
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x, vow_setup %d\n",
		__func__, event, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUDLDAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUDLDAC_IDAC_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON14,
					   RG_AUDADCLMODE_MASK_SFT,
					   0x2 << RG_AUDADCLMODE_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT |
				0x1 << RG_AUDADCHIGHDRSW_SEL_SFT |
				0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT |
				RG_AUDADCHIGHDRSW_SEL_MASK_SFT |
				RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON24,
					   RG_AUDADCLWIDECM_MASK_SFT,
					   0x1 << RG_AUDADCLWIDECM_SFT);
			/* ADC L input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON45,
					   RG_AUDADCLRINOHM_MASK_SFT,
					   0x4 << RG_AUDADCLRINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON39,
					   RG_VCML_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCML_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADCLFLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADCLFLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADCLFLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADCLFLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON28,
					   RG_AUDRCTUNEL_MASK_SFT,
					   0x4 << RG_AUDRCTUNEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON28,
					   RG_AUDRCTUNELSEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNELSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON18,
					   RG_AUDADCLCLKSEL_MASK_SFT,
					   0x3 << RG_AUDADCLCLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDLADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUDLADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDLADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUDLADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON8,
					   RG_AUDLADC1STSTAGELPEN_1_MASK_SFT,
					   0x1 << RG_AUDLADC1STSTAGELPEN_1_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON52,
					   RG_AUDLADC1STSTAGELPEN_0_MASK_SFT,
					   0x1 << RG_AUDLADC1STSTAGELPEN_0_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON1,
					   RG_AUDADCLPWRUP_MASK_SFT,
					   0x1 << RG_AUDADCLPWRUP_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			usleep_range(500, 520);
			/* Read 5-bit audio L RC tune data */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON32,
				    &rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					"%s(), vow adc_l calibration fail, reset...\n",
					__func__);
				/* Disable audio L ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON1,
					   RG_AUDADCLPWRUP_MASK_SFT,
					   0x0 << RG_AUDADCLPWRUP_SFT);
				/* Enable audio L ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON1,
					   RG_AUDADCLPWRUP_MASK_SFT,
					   0x1 << RG_AUDADCLPWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON32,
					    &rc_tune);
			}
			dev_info(priv->dev, "%s(), vow adc_l rc_tune %d\n", __func__,
				 rc_tune);
			usleep_range(500, 520);
			/*
			 * Audio L preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_L_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_L_SFT);
			/* Audio L preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON0,
					   RG_AUDPREAMPLDCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMPLDCPRECHARGE_SFT);
			usleep_range(500, 520);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON18,
					   RG_AUDADCLCLKSOURCE_MASK_SFT,
					   0x2 << RG_AUDADCLCLKSOURCE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON1,
					   RG_AUDADCLPWRUP_MASK_SFT,
					   0x0 << RG_AUDADCLPWRUP_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON14,
					   RG_AUDADCLMODE_MASK_SFT,
					   0x3 << RG_AUDADCLMODE_SFT);
			/* ADC L input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON45,
					   RG_AUDADCLRINOHM_MASK_SFT,
					   0x8 << RG_AUDADCLRINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON39,
					   RG_VCML_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCML_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x1 << RG_AUDADCLFLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADCLFLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADCLFLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADCLFLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON28,
					   RG_AUDRCTUNELSEL_MASK_SFT,
					   0x1 << RG_AUDRCTUNELSEL_SFT);
			/* Write 5-bit audio L RC tune data */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON28,
					   RG_AUDRCTUNEL_MASK_SFT,
					   rc_tune << RG_AUDRCTUNEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON18,
					   RG_AUDADCLCLKSEL_MASK_SFT,
					   0x3 << RG_AUDADCLCLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDLADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUDLADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDLADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUDLADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON8,
					   RG_AUDLADC1STSTAGELPEN_1_MASK_SFT,
					   0x1 << RG_AUDLADC1STSTAGELPEN_1_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON52,
					   RG_AUDLADC1STSTAGELPEN_0_MASK_SFT,
					   0x1 << RG_AUDLADC1STSTAGELPEN_0_SFT);
		} else {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUDLDAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUDLDAC_IDAC_SEL_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_SEL_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT
					| RG_AUDADCHIGHDRSW_SEL_MASK_SFT
					| RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON24,
					   RG_AUDADCLWIDECM_MASK_SFT,
					   0x1 << RG_AUDADCLWIDECM_SFT);
			/* Input resistor selection */
			if (priv->mic_hifi_mode) {
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON45,
						   RG_AUDADCLRINOHM_MASK_SFT,
						   0x2 << RG_AUDADCLRINOHM_SFT);
				/* Low power DAC selection. */
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUDLDAC_IDAC_SEL_MASK_SFT,
					0x1 << RG_AUDLDAC_IDAC_SEL_SFT);
			} else {
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON45,
						   RG_AUDADCLRINOHM_MASK_SFT,
						   0x4 << RG_AUDADCLRINOHM_SFT);
			}
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON39,
					   RG_VCML_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCML_PGA_LPM_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON36,
					   RG_VCML_PGA_HIFI_SEL_MASK_SFT,
					   0x8 << RG_VCML_PGA_HIFI_SEL_SFT);
			/* Selection of vref cap in flash */
			if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x3 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
			else
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x1 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADCLFLASHVREFRES_LPM_SFT
				| 0x0 << RG_AUDADCLFLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADCLFLASHVREFRES_LPM_MASK_SFT
					| RG_AUDADCLFLASHVREFRES_LPM2_MASK_SFT,
				value);
			if (priv->mic_hifi_mode) {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON28,
						   RG_AUDRCTUNEL_MASK_SFT,
						   0x7 << RG_AUDRCTUNEL_SFT);
			} else {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON28,
						   RG_AUDRCTUNEL_MASK_SFT,
						   0x4 << RG_AUDRCTUNEL_SFT);
			}
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON28,
					   RG_AUDRCTUNELSEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNELSEL_SFT);
			/* ADC clock selection */
			if (priv->mic_hifi_mode)
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON18,
						   RG_AUDADCLCLKSEL_MASK_SFT,
						   0x1 << RG_AUDADCLCLKSEL_SFT);
			else
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON18,
						   RG_AUDADCLCLKSEL_MASK_SFT,
						   0x3 << RG_AUDADCLCLKSEL_SFT);

			/* Half frquency enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDLADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUDLADCHALFCLK_SFT);
			if (priv->mic_hifi_mode) {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON44,
					RG_AUDLADCDACMODE_SEL_MASK_SFT,
					0x0 << RG_AUDLADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON8,
					RG_AUDLADC1STSTAGELPEN_1_MASK_SFT,
					0x0 << RG_AUDLADC1STSTAGELPEN_1_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON52,
					RG_AUDLADC1STSTAGELPEN_0_MASK_SFT,
					0x0 << RG_AUDLADC1STSTAGELPEN_0_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON14,
						   RG_AUDADCLMODE_MASK_SFT,
						   0x0 << RG_AUDADCLMODE_SFT);
				/* DAC current calibration on. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON64,
					RG_AUDADCLNMDACCAL_EN_MASK_SFT,
					0x1 << RG_AUDADCLNMDACCAL_EN_SFT);
				/* DAC calibration code. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON61,
					RG_AUDADCLNMDAC_CAL_MASK_SFT,
					0x3 << RG_AUDADCLNMDAC_CAL_SFT);
			} else {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON44,
					RG_AUDLADCDACMODE_SEL_MASK_SFT,
					0x1 << RG_AUDLADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON8,
					RG_AUDLADC1STSTAGELPEN_1_MASK_SFT,
					0x1 << RG_AUDLADC1STSTAGELPEN_1_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON52,
					RG_AUDLADC1STSTAGELPEN_0_MASK_SFT,
					0x1 << RG_AUDLADC1STSTAGELPEN_0_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON14,
						   RG_AUDADCLMODE_MASK_SFT,
						   0x2 << RG_AUDADCLMODE_SFT);
			}
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON1,
				   RG_AUDADCLPWRUP_MASK_SFT,
				   0x1 << RG_AUDADCLPWRUP_SFT);

		if (priv->vow_setup == 0) {
			if (priv->mic_hifi_mode) {
				/* Pside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON17,
						   RG_AUDLDAC_EXTCAPP_SEL_MASK_SFT,
						   0x1 << RG_AUDLDAC_EXTCAPP_SEL_SFT);
				/* Nside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON14,
						   RG_AUDLDAC_EXTCAP_SEL_MASK_SFT,
						   0x1 << RG_AUDLDAC_EXTCAP_SEL_SFT);
				/* External cap presetion enable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON17,
					RG_ADCLDACEXTCAPPRESET_EN_MASK_SFT,
					0x1 << RG_ADCLDACEXTCAPPRESET_EN_SFT);
				/* External cap presetion disable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON17,
					RG_ADCLDACEXTCAPPRESET_EN_MASK_SFT,
					0x0 << RG_ADCLDACEXTCAPPRESET_EN_SFT);
			}

			usleep_range(500, 520);
			/* adc reset mechanism */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON32, &rc_tune);
			dev_dbg(priv->dev, "%s(), rc_tune_l = 0x%x\n", __func__,
				rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					"%s(), adc_l calibration fail, resetting...\n",
					__func__);
				/* Disable audio L ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON1,
						   RG_AUDADCLPWRUP_MASK_SFT,
						   0x0 << RG_AUDADCLPWRUP_SFT);
				/* Enable audio L ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON1,
						   RG_AUDADCLPWRUP_MASK_SFT,
						   0x1 << RG_AUDADCLPWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON32,
					    &rc_tune);
				dev_dbg(priv->dev, "%s(), after reset: rc_tune_l = 0x%x\n",
					__func__, rc_tune);
			}

			/*
			 * Audio L preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_L_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_L_SFT);
			/* Audio L preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON0,
					   RG_AUDPREAMPLDCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMPLDCPRECHARGE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON1,
				   RG_AUDADCLPWRUP_MASK_SFT,
				   0x0 << RG_AUDADCLPWRUP_SFT);
		if (priv->mic_hifi_mode) {
			/* Pside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON17,
					   RG_AUDLDAC_EXTCAPP_SEL_MASK_SFT,
					   0x0 << RG_AUDLDAC_EXTCAPP_SEL_SFT);
			/* Nside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON14,
					   RG_AUDLDAC_EXTCAP_SEL_MASK_SFT,
					   0x0 << RG_AUDLDAC_EXTCAP_SEL_SFT);
			/* DAC current calibration off. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON64,
				RG_AUDADCLNMDACCAL_EN_MASK_SFT,
				0x0 << RG_AUDADCLNMDACCAL_EN_SFT);
			/* DAC calibration code. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON61,
				RG_AUDADCLNMDAC_CAL_MASK_SFT,
				0x0 << RG_AUDADCLNMDAC_CAL_SFT);

		}
		if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_adc_r_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rc_tune = 0;
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x, vow_setup %d\n",
		__func__, event, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUDRDAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUDRDAC_IDAC_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON14,
					   RG_AUDADCRMODE_MASK_SFT,
					   0x2 << RG_AUDADCRMODE_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT |
				0x1 << RG_AUDADCHIGHDRSW_SEL_SFT |
				0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT |
				RG_AUDADCHIGHDRSW_SEL_MASK_SFT |
				RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUDADCRWIDECM_MASK_SFT,
					   0x1 << RG_AUDADCRWIDECM_SFT);
			/* ADC R input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON46,
					   RG_AUDADCRRINOHM_MASK_SFT,
					   0x4 << RG_AUDADCRRINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON39,
					   RG_VCMR_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCMR_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADCRFLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADCRFLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADCRFLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADCRFLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON29,
					   RG_AUDRCTUNER_MASK_SFT,
					   0x4 << RG_AUDRCTUNER_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON29,
					   RG_AUDRCTUNERSEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNERSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON19,
					   RG_AUDADCRCLKSEL_MASK_SFT,
					   0x3 << RG_AUDADCRCLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDRADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUDRADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDRADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUDRADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON16,
					   RG_AUDRADC1STSTAGELPEN_1_MASK_SFT,
					   0x1 << RG_AUDRADC1STSTAGELPEN_1_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON40,
					   RG_AUDRADC1STSTAGELPEN_0_MASK_SFT,
					   0x1 << RG_AUDRADC1STSTAGELPEN_0_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON3,
					   RG_AUDADCRPWRUP_MASK_SFT,
					   0x1 << RG_AUDADCRPWRUP_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			usleep_range(500, 520);
			/* Read 5-bit audio R RC tune data */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON33,
				    &rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), vow adc_r calibration fail, reset...\n",
					 __func__);
				/* Disable audio R ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON3,
					   RG_AUDADCRPWRUP_MASK_SFT,
					   0x0 << RG_AUDADCRPWRUP_SFT);
				/* Enable audio R ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON3,
					   RG_AUDADCRPWRUP_MASK_SFT,
					   0x1 << RG_AUDADCRPWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON33,
					    &rc_tune);
			}
			dev_info(priv->dev, "%s(), vow adc_r rc_tune %d\n", __func__,
				 rc_tune);
			usleep_range(500, 520);
			/*
			 * Audio L preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_R_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_R_SFT);
			/* Audio R preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON2,
					   RG_AUDPREAMPRDCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMPRDCPRECHARGE_SFT);
			usleep_range(500, 520);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON19,
					   RG_AUDADCRCLKSOURCE_MASK_SFT,
					   0x2 << RG_AUDADCRCLKSOURCE_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON3,
					   RG_AUDADCRPWRUP_MASK_SFT,
					   0x0 << RG_AUDADCRPWRUP_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON14,
					   RG_AUDADCRMODE_MASK_SFT,
					   0x3 << RG_AUDADCRMODE_SFT);
			/* ADC R input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON46,
					   RG_AUDADCRRINOHM_MASK_SFT,
					   0x8 << RG_AUDADCRRINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON39,
					   RG_VCMR_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCMR_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x1 << RG_AUDADCRFLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADCRFLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADCRFLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADCRFLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON29,
					   RG_AUDRCTUNERSEL_MASK_SFT,
					   0x1 << RG_AUDRCTUNERSEL_SFT);
			/* Write 5-bit audio R RC tune data */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON29,
					   RG_AUDRCTUNER_MASK_SFT,
					   rc_tune << RG_AUDRCTUNER_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON19,
					   RG_AUDADCRCLKSEL_MASK_SFT,
					   0x3 << RG_AUDADCRCLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDRADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUDRADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDRADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUDRADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON16,
					   RG_AUDRADC1STSTAGELPEN_1_MASK_SFT,
					   0x1 << RG_AUDRADC1STSTAGELPEN_1_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON40,
					   RG_AUDRADC1STSTAGELPEN_0_MASK_SFT,
					   0x1 << RG_AUDRADC1STSTAGELPEN_0_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON3,
					   RG_AUDADCRPWRUP_MASK_SFT,
					   0x1 << RG_AUDADCRPWRUP_SFT);
		} else {
			/* VICM loop control SW mode enable. */
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_SEL_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT
					| RG_AUDADCHIGHDRSW_SEL_MASK_SFT
					| RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);

			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUDADCRWIDECM_MASK_SFT,
					   0x1 << RG_AUDADCRWIDECM_SFT);
			/* Input resistor selection */
			if (priv->mic_hifi_mode) {
				regmap_write(priv->regmap,
					     MT6681_AUDENC_PMU_CON46, 0x2);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUDRDAC_IDAC_SEL_MASK_SFT,
					0x1 << RG_AUDRDAC_IDAC_SEL_SFT);
			} else {
				regmap_write(priv->regmap,
					     MT6681_AUDENC_PMU_CON46, 0x4);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUDRDAC_IDAC_SEL_MASK_SFT,
					0x0 << RG_AUDRDAC_IDAC_SEL_SFT);
			}

			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON39,
					   RG_VCMR_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCMR_PGA_LPM_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON36,
					   RG_VCMR_PGA_HIFI_SEL_MASK_SFT,
					   0x8 << RG_VCMR_PGA_HIFI_SEL_SFT);
			/* Selection of vref cap in flash */
			if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x3 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
			else
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x1 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADCRFLASHVREFRES_LPM_SFT
				| 0x0 << RG_AUDADCRFLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADCRFLASHVREFRES_LPM_MASK_SFT
					| RG_AUDADCRFLASHVREFRES_LPM2_MASK_SFT,
				value);
			if (priv->mic_hifi_mode) {
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON29,
						   RG_AUDRCTUNER_MASK_SFT,
						   0x7 << RG_AUDRCTUNER_SFT);
			} else {
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON29,
						   RG_AUDRCTUNER_MASK_SFT,
						   0x4 << RG_AUDRCTUNER_SFT);
			}
			/* ADC clock selection */
			if (priv->mic_hifi_mode)
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON19,
						   RG_AUDADCRCLKSEL_MASK_SFT,
						   0x1 << RG_AUDADCRCLKSEL_SFT);
			else
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON19,
						   RG_AUDADCRCLKSEL_MASK_SFT,
						   0x3 << RG_AUDADCRCLKSEL_SFT);
			/* Half frquency enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUDRADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUDRADCHALFCLK_SFT);

			if (priv->mic_hifi_mode) {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON44,
					RG_AUDRADCDACMODE_SEL_MASK_SFT,
					0x0 << RG_AUDRADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON16,
					RG_AUDRADC1STSTAGELPEN_1_MASK_SFT,
					0x0 << RG_AUDRADC1STSTAGELPEN_1_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON40,
					RG_AUDRADC1STSTAGELPEN_0_MASK_SFT,
					0x0 << RG_AUDRADC1STSTAGELPEN_0_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON14,
						   RG_AUDADCRMODE_MASK_SFT,
						   0x0 << RG_AUDADCRMODE_SFT);
				/* DAC current calibration on. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON64,
					RG_AUDADCRNMDACCAL_EN_MASK_SFT,
					0x1 << RG_AUDADCRNMDACCAL_EN_SFT);
				/* DAC calibration code. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON61,
					RG_AUDADCRNMDAC_CAL_MASK_SFT,
					0x3 << RG_AUDADCRNMDAC_CAL_SFT);
			} else {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON44,
					RG_AUDRADCDACMODE_SEL_MASK_SFT,
					0x1 << RG_AUDRADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON16,
					RG_AUDRADC1STSTAGELPEN_1_MASK_SFT,
					0x1 << RG_AUDRADC1STSTAGELPEN_1_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON40,
					RG_AUDRADC1STSTAGELPEN_0_MASK_SFT,
					0x1 << RG_AUDRADC1STSTAGELPEN_0_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON14,
						   RG_AUDADCRMODE_MASK_SFT,
						   0x2 << RG_AUDADCRMODE_SFT);
			}
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON3,
				   RG_AUDADCRPWRUP_MASK_SFT,
				   0x1 << RG_AUDADCRPWRUP_SFT);

		if (priv->vow_setup == 0) {
			if (priv->mic_hifi_mode) {
				/* Pside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON18,
						   RG_AUDRDAC_EXTCAPP_SEL_MASK_SFT,
						   0x1 << RG_AUDRDAC_EXTCAPP_SEL_SFT);
				/* Nside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON14,
						   RG_AUDRDAC_EXTCAP_SEL_MASK_SFT,
						   0x1 << RG_AUDRDAC_EXTCAP_SEL_SFT);
				/* External cap presetion enable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON18,
					RG_ADCRDACEXTCAPPRESET_EN_MASK_SFT,
					0x1 << RG_ADCRDACEXTCAPPRESET_EN_SFT);
				/* External cap presetion disable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON18,
					RG_ADCRDACEXTCAPPRESET_EN_MASK_SFT,
					0x0 << RG_ADCRDACEXTCAPPRESET_EN_SFT);
			}
			usleep_range(500, 520);
			/* adc reset mechanism */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON33, &rc_tune);
			dev_dbg(priv->dev, "%s(), rc_tune_r = 0x%x\n", __func__,
				rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), adc_r calibration fail, resetting...\n",
					 __func__);
				/* Disable audio R ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON3,
						   RG_AUDADCRPWRUP_MASK_SFT,
						   0x0 << RG_AUDADCRPWRUP_SFT);
				/* Enable audio R ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON3,
						   RG_AUDADCRPWRUP_MASK_SFT,
						   0x1 << RG_AUDADCRPWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON33,
					    &rc_tune);
				dev_dbg(priv->dev, "%s(), after reset: rc_tune_r = 0x%x\n",
					__func__, rc_tune);
			}

			/*
			 * Audio L preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_R_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_R_SFT);
			/* Audio R preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON2,
					   RG_AUDPREAMPRDCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMPRDCPRECHARGE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON3,
				   RG_AUDADCRPWRUP_MASK_SFT,
				   0x0 << RG_AUDADCRPWRUP_SFT);
		if (priv->mic_hifi_mode) {
			/* Pside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON18,
					   RG_AUDRDAC_EXTCAPP_SEL_MASK_SFT,
					   0x0 << RG_AUDRDAC_EXTCAPP_SEL_SFT);
			/* Nside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON14,
					   RG_AUDRDAC_EXTCAP_SEL_MASK_SFT,
					   0x0 << RG_AUDRDAC_EXTCAP_SEL_SFT);
			/* DAC current calibration off. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON64,
				RG_AUDADCRNMDACCAL_EN_MASK_SFT,
				0x0 << RG_AUDADCRNMDACCAL_EN_SFT);
			/* DAC calibration code. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON61,
				RG_AUDADCRNMDAC_CAL_MASK_SFT,
				0x0 << RG_AUDADCRNMDAC_CAL_SFT);

		}
		if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_adc_3_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rc_tune = 0;
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x, vow_setup %d\n",
		__func__, event, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUD3DAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUD3DAC_IDAC_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON15,
					   RG_AUDADC3MODE_MASK_SFT,
					   0x2 << RG_AUDADC3MODE_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT |
				0x1 << RG_AUDADCHIGHDRSW_SEL_SFT |
				0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT |
				RG_AUDADCHIGHDRSW_SEL_MASK_SFT |
				RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUDADC3WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC3WIDECM_SFT);
			/* ADC 3 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON47,
					   RG_AUDADC3RINOHM_MASK_SFT,
					   0x4 << RG_AUDADC3RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON40,
					   RG_VCM3_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM3_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC3FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC3FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADC3FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC3FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON30,
					   RG_AUDRCTUNE3_MASK_SFT,
					   0x4 << RG_AUDRCTUNE3_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON30,
					   RG_AUDRCTUNE3SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE3SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON20,
					   RG_AUDADC3CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC3CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUD3ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD3ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON45,
					   RG_AUD3ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD3ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON40,
					   RG_AUD3ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD3ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON5,
					   RG_AUDADC3PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC3PWRUP_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			usleep_range(500, 520);
			/* Read 5-bit audio 3 RC tune data */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON34,
				    &rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), vow adc_3 calibration fail, reset...\n",
					 __func__);
				/* Disable audio 3 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON5,
					   RG_AUDADC3PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC3PWRUP_SFT);
				/* Enable audio 3 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON5,
					   RG_AUDADC3PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC3PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON34,
					    &rc_tune);
			}
			dev_info(priv->dev, "%s(), vow adc_3 rc_tune %d\n", __func__,
				 rc_tune);
			usleep_range(500, 520);
			/*
			 * Audio 3 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_3_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_3_SFT);
			/* Audio 3 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON4,
					   RG_AUDPREAMP3DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP3DCPRECHARGE_SFT);
			usleep_range(500, 520);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON20,
					   RG_AUDADC3CLKSOURCE_MASK_SFT,
					   0x2 << RG_AUDADC3CLKSOURCE_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON5,
					   RG_AUDADC3PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC3PWRUP_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON15,
					   RG_AUDADC3MODE_MASK_SFT,
					   0x3 << RG_AUDADC3MODE_SFT);
			/* ADC 3 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON47,
					   RG_AUDADC3RINOHM_MASK_SFT,
					   0x8 << RG_AUDADC3RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON40,
					   RG_VCM3_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM3_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x1 << RG_AUDADC3FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC3FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADC3FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC3FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON30,
					   RG_AUDRCTUNE3SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE3SEL_SFT);
			/* Write 5-bit audio 3 RC tune data */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON30,
					   RG_AUDRCTUNE3_MASK_SFT,
					   rc_tune << RG_AUDRCTUNE3_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON20,
					   RG_AUDADC3CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC3CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUD3ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD3ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON45,
					   RG_AUD3ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD3ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON40,
					   RG_AUD3ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD3ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON5,
					   RG_AUDADC3PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC3PWRUP_SFT);
		} else {
			/* VICM loop control SW mode enable. */
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_SEL_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT
					| RG_AUDADCHIGHDRSW_SEL_MASK_SFT
					| RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUDADC3WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC3WIDECM_SFT);
			if (priv->mic_hifi_mode) {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_PMU_CON47, 0x2);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON16,
						   RG_AUD3DAC_IDAC_SEL_MASK_SFT,
						   0x1 << RG_AUD3DAC_IDAC_SEL_SFT);
			} else {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_PMU_CON47, 0x4);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON16,
						   RG_AUD3DAC_IDAC_SEL_MASK_SFT,
						   0x0 << RG_AUD3DAC_IDAC_SEL_SFT);
			}

			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON40,
					   RG_VCM3_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM3_PGA_LPM_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON37,
					   RG_VCM3_PGA_HIFI_SEL_MASK_SFT,
					   0x8 << RG_VCM3_PGA_HIFI_SEL_SFT);
			/* Selection of vref cap in flash */
			if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x3 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
			else
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x1 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC3FLASHVREFRES_LPM_SFT
				| 0x0 << RG_AUDADC3FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADC3FLASHVREFRES_LPM_MASK_SFT
					| RG_AUDADC3FLASHVREFRES_LPM2_MASK_SFT,
				value);
			if (priv->mic_hifi_mode) {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON30,
						   RG_AUDRCTUNE3_MASK_SFT,
						   0x7 << RG_AUDRCTUNE3_SFT);
			} else {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON30,
						   RG_AUDRCTUNE3_MASK_SFT,
						   0x4 << RG_AUDRCTUNE3_SFT);
			}
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON30,
					   RG_AUDRCTUNE3SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE3SEL_SFT);
			/* ADC clock selection */
			if (priv->mic_hifi_mode)
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON20,
						   RG_AUDADC3CLKSEL_MASK_SFT,
						   0x1 << RG_AUDADC3CLKSEL_SFT);
			else
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON20,
						   RG_AUDADC3CLKSEL_MASK_SFT,
						   0x3 << RG_AUDADC3CLKSEL_SFT);

			/* Half frquency enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUD3ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD3ADCHALFCLK_SFT);
			if (priv->mic_hifi_mode) {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON45,
					RG_AUD3ADCDACMODE_SEL_MASK_SFT,
					0x0 << RG_AUD3ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON40,
					RG_AUD3ADC1STSTAGELPEN_MASK_SFT,
					0x0 << RG_AUD3ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON15,
						   RG_AUDADC3MODE_MASK_SFT,
						   0x0 << RG_AUDADC3MODE_SFT);
				/* DAC current calibration on. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON65,
					RG_AUDADC3NMDACCAL_EN_MASK_SFT,
					0x1 << RG_AUDADC3NMDACCAL_EN_SFT);
				/* DAC calibration code. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON62,
					RG_AUDADC3NMDAC_CAL_MASK_SFT,
					0x3 << RG_AUDADC3NMDAC_CAL_SFT);
			} else {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON45,
					RG_AUD3ADCDACMODE_SEL_MASK_SFT,
					0x1 << RG_AUD3ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON40,
					RG_AUD3ADC1STSTAGELPEN_MASK_SFT,
					0x3 << RG_AUD3ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON15,
						   RG_AUDADC3MODE_MASK_SFT,
						   0x2 << RG_AUDADC3MODE_SFT);
			}
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON5,
				   RG_AUDADC3PWRUP_MASK_SFT,
				   0x1 << RG_AUDADC3PWRUP_SFT);

		if (priv->vow_setup == 0) {
			if (priv->mic_hifi_mode) {
				/* Pside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON19,
						   RG_AUD3DAC_EXTCAPP_SEL_MASK_SFT,
						   0x1 << RG_AUD3DAC_EXTCAPP_SEL_SFT);
				/* Nside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON14,
						   RG_AUD3DAC_EXTCAP_SEL_MASK_SFT,
						   0x1 << RG_AUD3DAC_EXTCAP_SEL_SFT);
				/* External cap presetion enable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON19,
					RG_ADC3DACEXTCAPPRESET_EN_MASK_SFT,
					0x1 << RG_ADC3DACEXTCAPPRESET_EN_SFT);
				/* External cap presetion disable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON19,
					RG_ADC3DACEXTCAPPRESET_EN_MASK_SFT,
					0x0 << RG_ADC3DACEXTCAPPRESET_EN_SFT);
			}
			usleep_range(500, 520);
			/* adc reset mechanism */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON34, &rc_tune);
			dev_dbg(priv->dev, "%s(), rc_tune_3 = 0x%x\n", __func__,
				rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), adc_3 calibration fail, resetting...\n",
					 __func__);
				/* Disable audio 3 ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON5,
						   RG_AUDADC3PWRUP_MASK_SFT,
						   0x0 << RG_AUDADC3PWRUP_SFT);
				/* Enable audio 3 ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON5,
						  RG_AUDADC3PWRUP_MASK_SFT,
						  0x1 << RG_AUDADC3PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON34,
					    &rc_tune);
				dev_dbg(priv->dev, "%s(), after reset: rc_tune_3 = 0x%x\n",
					__func__, rc_tune);
			}

			/*
			 * Audio 3 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_3_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_3_SFT);
			/* Audio 3 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON4,
					   RG_AUDPREAMP3DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP3DCPRECHARGE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON5,
				   RG_AUDADC3PWRUP_MASK_SFT,
				   0x0 << RG_AUDADC3PWRUP_SFT);
		if (priv->mic_hifi_mode) {
			/* Pside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON19,
					   RG_AUD3DAC_EXTCAPP_SEL_MASK_SFT,
					   0x0 << RG_AUD3DAC_EXTCAPP_SEL_SFT);
			/* Nside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON14,
					   RG_AUD3DAC_EXTCAP_SEL_MASK_SFT,
					   0x0 << RG_AUD3DAC_EXTCAP_SEL_SFT);
			/* DAC current calibration off. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON65,
				RG_AUDADC3NMDACCAL_EN_MASK_SFT,
				0x0 << RG_AUDADC3NMDACCAL_EN_SFT);
			/* DAC calibration code. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON62,
				RG_AUDADC3NMDAC_CAL_MASK_SFT,
				0x0 << RG_AUDADC3NMDAC_CAL_SFT);
		}
		if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_adc_4_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rc_tune = 0;
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x, vow_setup %d\n",
		__func__, event, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUD4DAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUD4DAC_IDAC_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON15,
					   RG_AUDADC4MODE_MASK_SFT,
					   0x2 << RG_AUDADC4MODE_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT |
				0x1 << RG_AUDADCHIGHDRSW_SEL_SFT |
				0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT |
				RG_AUDADCHIGHDRSW_SEL_MASK_SFT |
				RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUDADC4WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC4WIDECM_SFT);
			/* ADC 4 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON48,
					   RG_AUDADC4RINOHM_MASK_SFT,
					   0x4 << RG_AUDADC4RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON40,
					   RG_VCM4_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM4_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC4FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC4FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADC4FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC4FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON31,
					   RG_AUDRCTUNE4_MASK_SFT,
					   0x4 << RG_AUDRCTUNE4_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON31,
					   RG_AUDRCTUNE4SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE4SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON21,
					   RG_AUDADC4CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC4CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUD4ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD4ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON45,
					   RG_AUD4ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD4ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUD4ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD4ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON7,
					   RG_AUDADC4PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC4PWRUP_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			usleep_range(500, 520);
			/* Read 5-bit audio 4 RC tune data */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON35,
				    &rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), vow adc_4 calibration fail, reset...\n",
					 __func__);
				/* Disable audio 4 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON7,
					   RG_AUDADC4PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC4PWRUP_SFT);
				/* Enable audio 4 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_PMU_CON7,
					   RG_AUDADC4PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC4PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON35,
					    &rc_tune);
			}
			dev_info(priv->dev, "%s(), vow adc_4 rc_tune %d\n", __func__,
				 rc_tune);
			usleep_range(500, 520);
			/*
			 * Audio 4 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_4_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_4_SFT);
			/* Audio 4 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON6,
					   RG_AUDPREAMP4DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP4DCPRECHARGE_SFT);
			usleep_range(500, 520);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON21,
					   RG_AUDADC4CLKSOURCE_MASK_SFT,
					   0x2 << RG_AUDADC4CLKSOURCE_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON7,
					   RG_AUDADC4PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC4PWRUP_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON15,
					   RG_AUDADC4MODE_MASK_SFT,
					   0x3 << RG_AUDADC4MODE_SFT);
			/* ADC 4 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON48,
					   RG_AUDADC4RINOHM_MASK_SFT,
					   0x8 << RG_AUDADC4RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON40,
					   RG_VCM4_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM4_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x1 << RG_AUDADC4FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC4FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADC4FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC4FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON31,
					   RG_AUDRCTUNE4SEL_MASK_SFT,
					   0x1 << RG_AUDRCTUNE4SEL_SFT);
			/* Write 5-bit audio 4 RC tune data */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON31,
					   RG_AUDRCTUNE4_MASK_SFT,
					   rc_tune << RG_AUDRCTUNE4_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON21,
					   RG_AUDADC4CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC4CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUD4ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD4ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON45,
					   RG_AUD4ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD4ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUD4ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD4ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON7,
					   RG_AUDADC4PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC4PWRUP_SFT);
		} else {
			/* VICM loop control SW mode enable. */
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_SEL_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT
					| RG_AUDADCHIGHDRSW_SEL_MASK_SFT
					| RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON41,
					   RG_AUDADC4WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC4WIDECM_SFT);
			if (priv->mic_hifi_mode) {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_PMU_CON48, 0x2);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUD4DAC_IDAC_SEL_MASK_SFT,
					0x1 << RG_AUD4DAC_IDAC_SEL_SFT);
			} else {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_PMU_CON48, 0x4);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUD4DAC_IDAC_SEL_MASK_SFT,
					0x0 << RG_AUD4DAC_IDAC_SEL_SFT);
			}

			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON40,
					   RG_VCM4_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM4_PGA_LPM_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON37,
					   RG_VCM4_PGA_HIFI_SEL_MASK_SFT,
					   0x8 << RG_VCM4_PGA_HIFI_SEL_SFT);
			/* Selection of vref cap in flash */
			if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x3 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
			else
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON42,
					RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x1 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC4FLASHVREFRES_LPM_SFT
				| 0x0 << RG_AUDADC4FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON50,
				RG_AUDADC4FLASHVREFRES_LPM_MASK_SFT
					| RG_AUDADC4FLASHVREFRES_LPM2_MASK_SFT,
				value);
			if (priv->mic_hifi_mode) {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON31,
						   RG_AUDRCTUNE4_MASK_SFT,
						   0x7 << RG_AUDRCTUNE4_SFT);
			} else {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON31,
						   RG_AUDRCTUNE4_MASK_SFT,
						   0x4 << RG_AUDRCTUNE4_SFT);
			}
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON31,
					   RG_AUDRCTUNE4SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE4SEL_SFT);
			/* ADC clock selection */
			if (priv->mic_hifi_mode)
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON21,
						   RG_AUDADC4CLKSEL_MASK_SFT,
						   0x1 << RG_AUDADC4CLKSEL_SFT);
			else
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON21,
						   RG_AUDADC4CLKSEL_MASK_SFT,
						   0x3 << RG_AUDADC4CLKSEL_SFT);
			/* Half frquency enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON44,
					   RG_AUD4ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD4ADCHALFCLK_SFT);
			if (priv->mic_hifi_mode) {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON45,
					RG_AUD4ADCDACMODE_SEL_MASK_SFT,
					0x0 << RG_AUD4ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON41,
					RG_AUD4ADC1STSTAGELPEN_MASK_SFT,
					0x0 << RG_AUD4ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON15,
						   RG_AUDADC4MODE_MASK_SFT,
						   0x0 << RG_AUDADC4MODE_SFT);
				/* DAC current calibration on. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON65,
					RG_AUDADC4NMDACCAL_EN_MASK_SFT,
					0x1 << RG_AUDADC4NMDACCAL_EN_SFT);
				/* DAC calibration code. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON62,
					RG_AUDADC4NMDAC_CAL_MASK_SFT,
					0x3 << RG_AUDADC4NMDAC_CAL_SFT);
			} else {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON45,
					RG_AUD4ADCDACMODE_SEL_MASK_SFT,
					0x1 << RG_AUD4ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_PMU_CON41,
					RG_AUD4ADC1STSTAGELPEN_MASK_SFT,
					0x3 << RG_AUD4ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_PMU_CON15,
						   RG_AUDADC4MODE_MASK_SFT,
						   0x2 << RG_AUDADC4MODE_SFT);
			}
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON7,
				   RG_AUDADC4PWRUP_MASK_SFT,
				   0x1 << RG_AUDADC4PWRUP_SFT);

		if (priv->vow_setup == 0) {
			if (priv->mic_hifi_mode) {
				/* Pside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON20,
						   RG_AUD4DAC_EXTCAPP_SEL_MASK_SFT,
						   0x1 << RG_AUD4DAC_EXTCAPP_SEL_SFT);
				/* Nside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON14,
						   RG_AUD4DAC_EXTCAP_SEL_MASK_SFT,
						   0x1 << RG_AUD4DAC_EXTCAP_SEL_SFT);
				/* External cap presetion enable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON20,
					RG_ADC4DACEXTCAPPRESET_EN_MASK_SFT,
					0x1 << RG_ADC4DACEXTCAPPRESET_EN_SFT);
				/* External cap presetion disable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON20,
					RG_ADC4DACEXTCAPPRESET_EN_MASK_SFT,
					0x0 << RG_ADC4DACEXTCAPPRESET_EN_SFT);
			}
			usleep_range(500, 520);
			/* adc reset mechanism */
			regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON35, &rc_tune);
			dev_dbg(priv->dev, "%s(), rc_tune_4 = 0x%x\n", __func__,
				rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), adc_4 calibration fail, resetting...\n",
					 __func__);
				/* Disable audio 4 ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON7,
						   RG_AUDADC4PWRUP_MASK_SFT,
						   0x0 << RG_AUDADC4PWRUP_SFT);
				/* Enable audio 4 ADC */
				regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON7,
						   RG_AUDADC4PWRUP_MASK_SFT,
						   0x1 << RG_AUDADC4PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON35,
					    &rc_tune);
				dev_dbg(priv->dev, "%s(), after reset: rc_tune_4 = 0x%x\n",
					__func__, rc_tune);
			}

			/*
			 * Audio 4 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
					   RG_AUDSPAREVA18_4_MASK_SFT,
					   0x0 << RG_AUDSPAREVA18_4_SFT);
			/* Audio 4 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON6,
					   RG_AUDPREAMP4DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP4DCPRECHARGE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON7,
				   RG_AUDADC4PWRUP_MASK_SFT,
				   0x0 << RG_AUDADC4PWRUP_SFT);
		if (priv->mic_hifi_mode) {
			/* Pside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON20,
					   RG_AUD4DAC_EXTCAPP_SEL_MASK_SFT,
					   0x0 << RG_AUD4DAC_EXTCAPP_SEL_SFT);
			/* Nside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON14,
					   RG_AUD4DAC_EXTCAP_SEL_MASK_SFT,
					   0x0 << RG_AUD4DAC_EXTCAP_SEL_SFT);
			/* DAC current calibration off. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON65,
				RG_AUDADC4NMDACCAL_EN_MASK_SFT,
				0x0 << RG_AUDADC4NMDACCAL_EN_SFT);
			/* DAC calibration code. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON62,
				RG_AUDADC4NMDAC_CAL_MASK_SFT,
				0x0 << RG_AUDADC4NMDAC_CAL_SFT);

		}
		if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_adc_5_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rc_tune = 0;
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x, vow_setup %d\n",
		__func__, event, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUD5DAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUD5DAC_IDAC_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON10,
					   RG_AUDADC5MODE_MASK_SFT,
					   0x2 << RG_AUDADC5MODE_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT |
				0x1 << RG_AUDADCHIGHDRSW_SEL_SFT |
				0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT |
				RG_AUDADCHIGHDRSW_SEL_MASK_SFT |
				RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON19,
					   RG_AUDADC5WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC5WIDECM_SFT);
			/* ADC 5 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON24,
					   RG_AUDADC5RINOHM_MASK_SFT,
					   0x4 << RG_AUDADC5RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON41,
					   RG_VCM5_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM5_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC5FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC5FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON26,
				RG_AUDADC5FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC5FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON14,
					   RG_AUDRCTUNE5_MASK_SFT,
					   0x4 << RG_AUDRCTUNE5_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON14,
					   RG_AUDRCTUNE5SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE5SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON11,
					   RG_AUDADC5CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC5CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD5ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD5ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD5ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD5ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON20,
					   RG_AUD5ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD5ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON3,
					   RG_AUDADC5PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC5PWRUP_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			usleep_range(500, 520);
			/* Read 5-bit audio 5 RC tune data */
			regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON16,
				    &rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), vow adc_5 calibration fail, reset...\n",
					 __func__);
				/* Disable audio 5 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_2_PMU_CON3,
					   RG_AUDADC5PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC5PWRUP_SFT);
				/* Enable audio 5 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_2_PMU_CON3,
					   RG_AUDADC5PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC5PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON16,
					    &rc_tune);
			}
			dev_info(priv->dev, "%s(), vow adc_5 rc_tune %d\n", __func__,
				 rc_tune);
			usleep_range(500, 520);
			/*
			 * Audio 5 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON34,
					   RG_AUDENC_SPARECH5_MASK_SFT,
					   0x0 << RG_AUDENC_SPARECH5_SFT);
			/* Audio 5 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON2,
					   RG_AUDPREAMP5DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP5DCPRECHARGE_SFT);
			usleep_range(500, 520);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON11,
					   RG_AUDADC5CLKSOURCE_MASK_SFT,
					   0x2 << RG_AUDADC5CLKSOURCE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON3,
					   RG_AUDADC5PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC5PWRUP_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON10,
					   RG_AUDADC5MODE_MASK_SFT,
					   0x3 << RG_AUDADC5MODE_SFT);
			/* ADC 5 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON24,
					   RG_AUDADC5RINOHM_MASK_SFT,
					   0x8 << RG_AUDADC5RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON41,
					   RG_VCM5_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM5_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x1 << RG_AUDADC5FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC5FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON26,
				RG_AUDADC5FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC5FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON14,
					   RG_AUDRCTUNE5SEL_MASK_SFT,
					   0x1 << RG_AUDRCTUNE5SEL_SFT);
			/* Write 5-bit audio 5 RC tune data */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON14,
					   RG_AUDRCTUNE5_MASK_SFT,
					   rc_tune << RG_AUDRCTUNE5_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON11,
					   RG_AUDADC5CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC5CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD5ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD5ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD5ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD5ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON20,
					   RG_AUD5ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD5ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON3,
					   RG_AUDADC5PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC5PWRUP_SFT);
		} else {
			/* VICM loop control SW mode enable. */
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_SEL_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT
					| RG_AUDADCHIGHDRSW_SEL_MASK_SFT
					| RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON19,
					   RG_AUDADC5WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC5WIDECM_SFT);
			if (priv->mic_hifi_mode) {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_2_PMU_CON24, 0x2);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUD5DAC_IDAC_SEL_MASK_SFT,
					0x1 << RG_AUD5DAC_IDAC_SEL_SFT);
			} else {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_2_PMU_CON24, 0x4);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUD5DAC_IDAC_SEL_MASK_SFT,
					0x0 << RG_AUD5DAC_IDAC_SEL_SFT);
			}

			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON41,
					   RG_VCM5_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM5_PGA_LPM_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON38,
					   RG_VCM5_PGA_HIFI_SEL_MASK_SFT,
					   0x8 << RG_VCM5_PGA_HIFI_SEL_SFT);
			/* Selection of vref cap in flash */
			if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x3 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
			else
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC5FLASHVREFRES_LPM_SFT
				| 0x0 << RG_AUDADC5FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON26,
				RG_AUDADC5FLASHVREFRES_LPM_MASK_SFT
					| RG_AUDADC5FLASHVREFRES_LPM2_MASK_SFT,
				value);
			if (priv->mic_hifi_mode) {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON14,
						   RG_AUDRCTUNE5_MASK_SFT,
						   0x7 << RG_AUDRCTUNE5_SFT);
			} else {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON14,
						   RG_AUDRCTUNE5_MASK_SFT,
						   0x4 << RG_AUDRCTUNE5_SFT);
			}
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON14,
					   RG_AUDRCTUNE5SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE5SEL_SFT);
			/* ADC clock selection */
			if (priv->mic_hifi_mode)
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON11,
						   RG_AUDADC5CLKSEL_MASK_SFT,
						   0x1 << RG_AUDADC5CLKSEL_SFT);
			else
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON11,
						   RG_AUDADC5CLKSEL_MASK_SFT,
						   0x3 << RG_AUDADC5CLKSEL_SFT);
			/* Half frquency enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD5ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD5ADCHALFCLK_SFT);
			if (priv->mic_hifi_mode) {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON23,
					RG_AUD5ADCDACMODE_SEL_MASK_SFT,
					0x0 << RG_AUD5ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON20,
					RG_AUD5ADC1STSTAGELPEN_MASK_SFT,
					0x0 << RG_AUD5ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON10,
						   RG_AUDADC5MODE_MASK_SFT,
						   0x0 << RG_AUDADC5MODE_SFT);
				/* DAC current calibration on. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON65,
					RG_AUDADC5NMDACCAL_EN_MASK_SFT,
					0x1 << RG_AUDADC5NMDACCAL_EN_SFT);
				/* DAC calibration code. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON63,
					RG_AUDADC5NMDAC_CAL_MASK_SFT,
					0x3 << RG_AUDADC5NMDAC_CAL_SFT);
			} else {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON23,
					RG_AUD5ADCDACMODE_SEL_MASK_SFT,
					0x1 << RG_AUD5ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON20,
					RG_AUD5ADC1STSTAGELPEN_MASK_SFT,
					0x3 << RG_AUD5ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON10,
						   RG_AUDADC5MODE_MASK_SFT,
						   0x2 << RG_AUDADC5MODE_SFT);
			}
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON3,
				   RG_AUDADC5PWRUP_MASK_SFT,
				   0x1 << RG_AUDADC5PWRUP_SFT);

		if (priv->vow_setup == 0) {
			if (priv->mic_hifi_mode) {
				/* Pside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON21,
						   RG_AUD5DAC_EXTCAPP_SEL_MASK_SFT,
						   0x1 << RG_AUD5DAC_EXTCAPP_SEL_SFT);
				/* Nside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON14,
						   RG_AUD5DAC_EXTCAP_SEL_MASK_SFT,
						   0x1 << RG_AUD5DAC_EXTCAP_SEL_SFT);
				/* External cap presetion enable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
					RG_ADC5DACEXTCAPPRESET_EN_MASK_SFT,
					0x1 << RG_ADC5DACEXTCAPPRESET_EN_SFT);
				/* External cap presetion disable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
					RG_ADC5DACEXTCAPPRESET_EN_MASK_SFT,
					0x0 << RG_ADC5DACEXTCAPPRESET_EN_SFT);
			}
			usleep_range(500, 520);
			/* adc reset mechanism */
			regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON16, &rc_tune);
			dev_dbg(priv->dev, "%s(), rc_tune_5 = 0x%x\n", __func__,
				rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), adc_5 calibration fail, resetting...\n",
					 __func__);
				/* Disable audio 5 ADC */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON3,
						   RG_AUDADC5PWRUP_MASK_SFT,
						   0x0 << RG_AUDADC5PWRUP_SFT);
				/* Enable audio 5 ADC */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON3,
						   RG_AUDADC5PWRUP_MASK_SFT,
						   0x1 << RG_AUDADC5PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON16,
					    &rc_tune);
				dev_dbg(priv->dev, "%s(), after reset: rc_tune_5 = 0x%x\n",
					__func__, rc_tune);
			}

			/*
			 * Audio 5 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON34,
					   RG_AUDENC_SPARECH5_MASK_SFT,
					   0x0 << RG_AUDENC_SPARECH5_SFT);
			/* Audio 5 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON2,
					   RG_AUDPREAMP5DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP5DCPRECHARGE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON3,
				   RG_AUDADC5PWRUP_MASK_SFT,
				   0x0 << RG_AUDADC5PWRUP_SFT);
		if (priv->mic_hifi_mode) {
			/* Pside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON21,
					   RG_AUD5DAC_EXTCAPP_SEL_MASK_SFT,
					   0x0 << RG_AUD5DAC_EXTCAPP_SEL_SFT);
			/* Nside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON14,
					   RG_AUD5DAC_EXTCAP_SEL_MASK_SFT,
					   0x0 << RG_AUD5DAC_EXTCAP_SEL_SFT);
			/* DAC current calibration off. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON65,
				RG_AUDADC5NMDACCAL_EN_MASK_SFT,
				0x0 << RG_AUDADC5NMDACCAL_EN_SFT);
			/* DAC calibration code. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON63,
				RG_AUDADC5NMDAC_CAL_MASK_SFT,
				0x0 << RG_AUDADC5NMDAC_CAL_SFT);
		}
		if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_adc_6_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rc_tune = 0;
	unsigned int value = 0;

	dev_dbg(priv->dev, "%s(), event = 0x%x, vow_setup %d\n",
		__func__, event, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->vow_setup) {
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON16,
					   RG_AUD6DAC_IDAC_SEL_MASK_SFT,
					   0x0 << RG_AUD6DAC_IDAC_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON10,
					   RG_AUDADC6MODE_MASK_SFT,
					   0x2 << RG_AUDADC6MODE_SFT);
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT |
				0x1 << RG_AUDADCHIGHDRSW_SEL_SFT |
				0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT |
				RG_AUDADCHIGHDRSW_SEL_MASK_SFT |
				RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON19,
					   RG_AUDADC6WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC6WIDECM_SFT);
			/* ADC 6 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON25,
					   RG_AUDADC6RINOHM_MASK_SFT,
					   0x4 << RG_AUDADC6RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON41,
					   RG_VCM6_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM6_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC6FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC6FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON26,
				RG_AUDADC6FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC6FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON15,
					   RG_AUDRCTUNE6_MASK_SFT,
					   0x4 << RG_AUDRCTUNE6_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON15,
					   RG_AUDRCTUNE6SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE6SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON12,
					   RG_AUDADC6CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC6CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD6ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD6ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD6ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD6ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON20,
					   RG_AUD6ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD6ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON5,
					   RG_AUDADC6PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC6PWRUP_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (priv->vow_setup) {
			usleep_range(500, 520);
			/* Read 5-bit audio 6 RC tune data */
			regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON17,
				    &rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), vow adc_6 calibration fail, reset...\n",
					 __func__);
				/* Disable audio 6 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_2_PMU_CON5,
					   RG_AUDADC6PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC6PWRUP_SFT);
				/* Enable audio 6 ADC */
				regmap_update_bits(
					   priv->regmap, MT6681_AUDENC_2_PMU_CON5,
					   RG_AUDADC6PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC6PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON17,
					    &rc_tune);
			}
			dev_info(priv->dev, "%s(), vow adc_6 rc_tune %d\n", __func__,
				 rc_tune);
			usleep_range(500, 520);
			/*
			 * Audio 6 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON35,
					   RG_AUDENC_SPARECH6_MASK_SFT,
					   0x0 << RG_AUDENC_SPARECH6_SFT);
			/* Audio 6 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON4,
					   RG_AUDPREAMP6DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP6DCPRECHARGE_SFT);
			usleep_range(500, 520);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON12,
					   RG_AUDADC6CLKSOURCE_MASK_SFT,
					   0x2 << RG_AUDADC6CLKSOURCE_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON5,
					   RG_AUDADC6PWRUP_MASK_SFT,
					   0x0 << RG_AUDADC6PWRUP_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON10,
					   RG_AUDADC6MODE_MASK_SFT,
					   0x3 << RG_AUDADC6MODE_SFT);
			/* ADC 6 input resistor value selection
			 * (10000)   8kohm (01000)  16kohm (00100)  32kohm
			 * (00010)  64kohm (00001) 128kohm (00000) 256kohm
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON25,
					   RG_AUDADC6RINOHM_MASK_SFT,
					   0x8 << RG_AUDADC6RINOHM_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON41,
					   RG_VCM6_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM6_PGA_LPM_SEL_SFT);
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x1 << RG_AUDADC6FLASHVREFRES_LPM_SFT |
				0x0 << RG_AUDADC6FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON26,
				RG_AUDADC6FLASHVREFRES_LPM_MASK_SFT |
				RG_AUDADC6FLASHVREFRES_LPM2_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON15,
					   RG_AUDRCTUNE6SEL_MASK_SFT,
					   0x1 << RG_AUDRCTUNE6SEL_SFT);
			/* Write 5-bit audio 6 RC tune data */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON15,
					   RG_AUDRCTUNE6_MASK_SFT,
					   rc_tune << RG_AUDRCTUNE6_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON12,
					   RG_AUDADC6CLKSEL_MASK_SFT,
					   0x3 << RG_AUDADC6CLKSEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD6ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD6ADCHALFCLK_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD6ADCDACMODE_SEL_MASK_SFT,
					   0x1 << RG_AUD6ADCDACMODE_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON20,
					   RG_AUD6ADC1STSTAGELPEN_MASK_SFT,
					   0x3 << RG_AUD6ADC1STSTAGELPEN_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON5,
					   RG_AUDADC6PWRUP_MASK_SFT,
					   0x1 << RG_AUDADC6PWRUP_SFT);
		} else {
			/* VICM loop control SW mode enable. */
			value = 0x1 << RG_AUDADCHIGHDR_EN_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_SEL_SFT
				| 0x1 << RG_AUDADCHIGHDRSW_EN_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_PMU_CON49,
				RG_AUDADCHIGHDR_EN_MASK_SFT
					| RG_AUDADCHIGHDRSW_SEL_MASK_SFT
					| RG_AUDADCHIGHDRSW_EN_MASK_SFT,
				value);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON19,
					   RG_AUDADC6WIDECM_MASK_SFT,
					   0x1 << RG_AUDADC6WIDECM_SFT);
			if (priv->mic_hifi_mode) {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_2_PMU_CON25, 0x2);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUD6DAC_IDAC_SEL_MASK_SFT,
					0x1 << RG_AUD6DAC_IDAC_SEL_SFT);
			} else {
				/*
				 * Input resistor selection.
				 * Vcm voltage selection for PGA in low-power
				 * mode.
				 * Vcm voltage selection for PGA in HIFI mode.
				 */
				regmap_write(priv->regmap,
					     MT6681_AUDENC_2_PMU_CON25, 0x4);
				regmap_update_bits(
					priv->regmap,
					MT6681_AUDENC_2_2_PMU_CON16,
					RG_AUD6DAC_IDAC_SEL_MASK_SFT,
					0x0 << RG_AUD6DAC_IDAC_SEL_SFT);
			}

			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON41,
					   RG_VCM6_PGA_LPM_SEL_MASK_SFT,
					   0x9 << RG_VCM6_PGA_LPM_SEL_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON38,
					   RG_VCM6_PGA_HIFI_SEL_MASK_SFT,
					   0x8 << RG_VCM6_PGA_HIFI_SEL_SFT);
			/* Selection of vref cap in flash */
			if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x3 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
			else
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
			value = 0x0 << RG_AUDADC6FLASHVREFRES_LPM_SFT
				| 0x0 << RG_AUDADC6FLASHVREFRES_LPM2_SFT;
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON26,
				RG_AUDADC6FLASHVREFRES_LPM_MASK_SFT
					| RG_AUDADC6FLASHVREFRES_LPM2_MASK_SFT,
				value);
			if (priv->mic_hifi_mode) {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON15,
						   RG_AUDRCTUNE6_MASK_SFT,
						   0x7 << RG_AUDRCTUNE6_SFT);
			} else {
				/*
				 * RC tune write value.
				 * RC tune value by SW.
				 */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON15,
						   RG_AUDRCTUNE6_MASK_SFT,
						   0x4 << RG_AUDRCTUNE6_SFT);
			}
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON15,
					   RG_AUDRCTUNE6SEL_MASK_SFT,
					   0x0 << RG_AUDRCTUNE6SEL_SFT);
			/* ADC clock selection */
			if (priv->mic_hifi_mode)
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON12,
						   RG_AUDADC6CLKSEL_MASK_SFT,
						   0x1 << RG_AUDADC6CLKSEL_SFT);
			else
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON12,
						   RG_AUDADC6CLKSEL_MASK_SFT,
						   0x3 << RG_AUDADC6CLKSEL_SFT);
			/* Half frquency enable */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON23,
					   RG_AUD6ADCHALFCLK_MASK_SFT,
					   0x0 << RG_AUD6ADCHALFCLK_SFT);
			if (priv->mic_hifi_mode) {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON23,
					RG_AUD6ADCDACMODE_SEL_MASK_SFT,
					0x0 << RG_AUD6ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON20,
					RG_AUD6ADC1STSTAGELPEN_MASK_SFT,
					0x0 << RG_AUD6ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON10,
						   RG_AUDADC6MODE_MASK_SFT,
						   0x0 << RG_AUDADC6MODE_SFT);
				/* DAC current calibration on. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON65,
					RG_AUDADC6NMDACCAL_EN_MASK_SFT,
					0x1 << RG_AUDADC6NMDACCAL_EN_SFT);
				/* DAC calibration code. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON63,
					RG_AUDADC6NMDAC_CAL_MASK_SFT,
					0x3 << RG_AUDADC6NMDAC_CAL_SFT);
			} else {
				/* ADC mode selection */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON23,
					RG_AUD6ADCDACMODE_SEL_MASK_SFT,
					0x1 << RG_AUD6ADCDACMODE_SEL_SFT);
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_PMU_CON20,
					RG_AUD6ADC1STSTAGELPEN_MASK_SFT,
					0x3 << RG_AUD6ADC1STSTAGELPEN_SFT);
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON10,
						   RG_AUDADC6MODE_MASK_SFT,
						   0x2 << RG_AUDADC6MODE_SFT);
			}
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON5,
				   RG_AUDADC6PWRUP_MASK_SFT,
				   0x1 << RG_AUDADC6PWRUP_SFT);
		if (priv->vow_setup == 0) {
			if (priv->mic_hifi_mode) {
				/* Pside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON22,
						   RG_AUD6DAC_EXTCAPP_SEL_MASK_SFT,
						   0x1 << RG_AUD6DAC_EXTCAPP_SEL_SFT);
				/* Nside external cap on. */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_2_PMU_CON14,
						   RG_AUD6DAC_EXTCAP_SEL_MASK_SFT,
						   0x1 << RG_AUD6DAC_EXTCAP_SEL_SFT);
				/* External cap presetion enable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
					RG_ADC6DACEXTCAPPRESET_EN_MASK_SFT,
					0x1 << RG_ADC6DACEXTCAPPRESET_EN_SFT);
				/* External cap presetion disable. */
				regmap_update_bits(
					priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
					RG_ADC6DACEXTCAPPRESET_EN_MASK_SFT,
					0x0 << RG_ADC6DACEXTCAPPRESET_EN_SFT);
			}
			usleep_range(500, 520);
			/* adc reset mechanism */
			regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON17, &rc_tune);
			dev_dbg(priv->dev, "%s(), rc_tune_6 = 0x%x\n", __func__,
				rc_tune);
			if (rc_tune == 0x0 || rc_tune == 0x1f) {
				dev_info(priv->dev,
					 "%s(), adc_6 calibration fail, resetting...\n",
					 __func__);
				/* Disable audio 6 ADC */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON5,
						   RG_AUDADC6PWRUP_MASK_SFT,
						   0x0 << RG_AUDADC6PWRUP_SFT);
				/* Enable audio 6 ADC */
				regmap_update_bits(priv->regmap,
						   MT6681_AUDENC_2_PMU_CON5,
						   RG_AUDADC6PWRUP_MASK_SFT,
						   0x1 << RG_AUDADC6PWRUP_SFT);
				usleep_range(500, 520);
				regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON17,
					    &rc_tune);
				dev_dbg(priv->dev, "%s(), after reset: rc_tune_6 = 0x%x\n",
					__func__, rc_tune);
			}

			/*
			 * Audio 6 preamplifier PGA DL solve
			 * 0 disable
			 * 1 enable
			 */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON35,
					   RG_AUDENC_SPARECH6_MASK_SFT,
					   0x0 << RG_AUDENC_SPARECH6_SFT);
			/* Audio 6 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON4,
					   RG_AUDPREAMP6DCPRECHARGE_MASK_SFT,
					   0x0 << RG_AUDPREAMP6DCPRECHARGE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON5,
				   RG_AUDADC6PWRUP_MASK_SFT,
				   0x0 << RG_AUDADC6PWRUP_SFT);
		if (priv->mic_hifi_mode) {
			/* Pside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON22,
					   RG_AUD6DAC_EXTCAPP_SEL_MASK_SFT,
					   0x0 << RG_AUD6DAC_EXTCAPP_SEL_SFT);
			/* Nside external cap off. */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_2_PMU_CON14,
					   RG_AUD6DAC_EXTCAP_SEL_MASK_SFT,
					   0x0 << RG_AUD6DAC_EXTCAP_SEL_SFT);
			/* DAC current calibration off. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON65,
				RG_AUDADC6NMDACCAL_EN_MASK_SFT,
				0x0 << RG_AUDADC6NMDACCAL_EN_SFT);
			/* DAC calibration code. */
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON63,
				RG_AUDADC6NMDAC_CAL_MASK_SFT,
				0x0 << RG_AUDADC6NMDAC_CAL_SFT);
		}
		if ((priv->mic_hifi_mode == 0) && (priv->hw_ver == 3))
			regmap_update_bits(
				priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_pga_l_mux_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_dbg(priv->dev, "%s(), mux %d\n", __func__, mux);
	priv->mux_select[MUX_PGA_L] = mux >> RG_AUDPREAMPLINPUTSEL_SFT;
	return 0;
}

static int mt_pga_r_mux_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_dbg(priv->dev, "%s(), mux %d\n", __func__, mux);
	priv->mux_select[MUX_PGA_R] = mux >> RG_AUDPREAMPRINPUTSEL_SFT;
	return 0;
}

static int mt_pga_3_mux_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_dbg(priv->dev, "%s(), mux %d\n", __func__, mux);
	priv->mux_select[MUX_PGA_3] = mux >> RG_AUDPREAMP3INPUTSEL_SFT;
	return 0;
}

static int mt_pga_4_mux_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_dbg(priv->dev, "%s(), mux %d\n", __func__, mux);
	priv->mux_select[MUX_PGA_4] = mux >> RG_AUDPREAMP4INPUTSEL_SFT;
	return 0;
}

static int mt_pga_5_mux_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_dbg(priv->dev, "%s(), mux %d\n", __func__, mux);
	priv->mux_select[MUX_PGA_5] = mux >> RG_AUDPREAMP5INPUTSEL_SFT;
	return 0;
}

static int mt_pga_6_mux_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux = dapm_kcontrol_get_value(w->kcontrols[0]);

	dev_dbg(priv->dev, "%s(), mux %d\n", __func__, mux);
	priv->mux_select[MUX_PGA_6] = mux >> RG_AUDPREAMP6INPUTSEL_SFT;
	return 0;
}

static int mt_pga_l_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux_pga = priv->mux_select[MUX_PGA_L];
	unsigned int mic_type;
	int mic_gain_l;
	unsigned int pga_cara = 0;

	switch (mux_pga) {
	case PGA_MUX_AIN0:
		mic_type = priv->mux_select[MUX_MIC_TYPE_0];
		break;
	case PGA_MUX_AIN1:
		mic_type = priv->mux_select[MUX_MIC_TYPE_1];
		break;
	case PGA_MUX_AIN2:
		mic_type = priv->mux_select[MUX_MIC_TYPE_2];
		break;
	default:
		dev_info(priv->dev, "%s(), invalid pga mux %d\n", __func__,
			 mux_pga);
		return -EINVAL;
	}

	/* if vow is enabled, always set volume as 12 (18dB) */
	mic_gain_l = priv->vow_setup ? 12 :
		     priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP1];

	if (event == SND_SOC_DAPM_POST_PMU || event == SND_SOC_DAPM_POST_PMD)
		dev_info(priv->dev,
			 "%s(), event = 0x%x, mic_type %d, mic_gain_l %d, mux_pga %d, vow_setup %d\n",
			 __func__, event, mic_type, mic_gain_l, mux_pga, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if ((priv->mic_hifi_mode) && (priv->vow_setup == 0)) {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short inputs to
			 * VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0xc << RG_AUDSPAREPGA1_SFT);
		} else {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x0 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short
			 * inputs to VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0x0 << RG_AUDSPAREPGA1_SFT);
		}
		if (IS_DCC_BASE(mic_type)) {
			/* Audio L preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON0,
					   RG_AUDPREAMPLDCPRECHARGE_MASK_SFT,
					   0x1 << RG_AUDPREAMPLDCPRECHARGE_SFT);
		}
		/* if is vow rec concurrent, MIC BIAS0 need to change to normal mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		/*
		 * Audio L preamplifier PGA DL solve
		 * 0 disable
		 * 1 enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
				   RG_AUDSPAREVA18_L_MASK_SFT,
				   0x1 << RG_AUDSPAREVA18_L_SFT);
		/*
		 * Audio L preamplifier gain adjust (non-HIFI):
		 * 0dB: 00000, 1.5dB: 00001,... 18dB: 01100,... 24dB: 10000,...
		 * 30dB: 10100
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON0,
				   RG_AUDPREAMPLGAIN_1P5_MASK_SFT,
				   mic_gain_l << RG_AUDPREAMPLGAIN_1P5_SFT);
		mic_gain_l = mic_gain_l & RG_AUDPREAMPLGAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(mic_gain_l, priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON7, pga_cara);
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (!IS_DCC_BASE(mic_type)) {
			/* Audio L preamplifier ACC gain adjust */
			/* (000) 0dB, (001) 6dB, (010) 12dB (011) 18dB, (100)
			 * 24dB
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON38,
					   RG_AUDPREAMPLACCGAIN_MASK_SFT,
					   0x0 << RG_AUDPREAMPLACCGAIN_SFT);
		}
		usleep_range(1000, 1020);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* if is vow rec concurrent, MIC BIAS0 need to change to lowpower mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON0, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON7, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_pga_r_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux_pga = priv->mux_select[MUX_PGA_R];
	unsigned int mic_type;
	int mic_gain_r;
	unsigned int pga_cara = 0;

	switch (mux_pga) {
	case PGA_MUX_AIN0:
		mic_type = priv->mux_select[MUX_MIC_TYPE_0];
		break;
	case PGA_MUX_AIN1:
		mic_type = priv->mux_select[MUX_MIC_TYPE_1];
		break;
	case PGA_MUX_AIN2:
		mic_type = priv->mux_select[MUX_MIC_TYPE_2];
		break;
	default:
		dev_info(priv->dev, "%s(), invalid pga mux %d\n", __func__,
			 mux_pga);
		return -EINVAL;
	}

	/* if vow is enabled, always set volume as 12 (18dB) */
	mic_gain_r = priv->vow_setup ? 12 :
		     priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP2];
	dev_info(
		priv->dev,
		"%s(), event = 0x%x, mic_type %d, mic_gain_r %d, mux_pga %d, vow_setup %d\n",
		__func__, event, mic_type, mic_gain_r, mux_pga,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if ((priv->mic_hifi_mode) && (priv->vow_setup == 0)) {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short inputs to
			 * VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0xc << RG_AUDSPAREPGA1_SFT);
		} else {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x0 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short
			 * inputs to VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0x0 << RG_AUDSPAREPGA1_SFT);
		}
		if (IS_DCC_BASE(mic_type)) {
			/* Audio R preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON2,
					   RG_AUDPREAMPRDCPRECHARGE_MASK_SFT,
					   0x1 << RG_AUDPREAMPRDCPRECHARGE_SFT);
		}
		/* if is vow rec concurrent, MIC BIAS0 need to change to normal mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		/*
		 * Audio R preamplifier PGA DL solve
		 * 0 disable
		 * 1 enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
				   RG_AUDSPAREVA18_R_MASK_SFT,
				   0x1 << RG_AUDSPAREVA18_R_SFT);
		/*
		 * Audio R preamplifier gain adjust (non-HIFI):
		 * 0dB: 00000, 1.5dB: 00001,... 18dB: 01100,... 24dB: 10000,...
		 * 30dB: 10100
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON1,
				   RG_AUDPREAMPRGAIN_1P5_MASK_SFT,
				   mic_gain_r << RG_AUDPREAMPRGAIN_1P5_SFT);
		mic_gain_r = mic_gain_r & RG_AUDPREAMPRGAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(mic_gain_r, priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON8, pga_cara);
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (!IS_DCC_BASE(mic_type)) {
			/* Audio R preamplifier ACC gain adjust */
			/* (000) 0dB, (001) 6dB, (010) 12dB (011) 18dB, (100)
			 * 24dB
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON38,
					   RG_AUDPREAMPRACCGAIN_MASK_SFT,
					   0x0 << RG_AUDPREAMPRACCGAIN_SFT);
		}
		usleep_range(1000, 1020);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* if is vow rec concurrent, MIC BIAS0 need to change to lowpower mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON1, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON8, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_pga_3_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux_pga = priv->mux_select[MUX_PGA_3];
	unsigned int mic_type;
	int mic_gain_3;
	unsigned int pga_cara = 0;

	switch (mux_pga) {
	case PGA_3_MUX_AIN0:
		mic_type = priv->mux_select[MUX_MIC_TYPE_0];
		break;
	case PGA_3_MUX_AIN2:
		mic_type = priv->mux_select[MUX_MIC_TYPE_2];
		break;
	case PGA_3_MUX_AIN3:
	case PGA_3_MUX_AIN5:
		mic_type = priv->mux_select[MUX_MIC_TYPE_3];
		break;
	default:
		dev_info(priv->dev, "%s(), invalid pga mux %d\n", __func__,
			 mux_pga);
		return -EINVAL;
	}

	/* if vow is enabled, always set volume as 12 (18dB) */
	mic_gain_3 = priv->vow_setup ? 12 :
		     priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP3];
	dev_info(priv->dev,
		 "%s(), event = 0x%x, mic_type %d, mic_gain_3 %d, mux_pga %d, vow_setup %d\n",
		 __func__, event, mic_type, mic_gain_3, mux_pga, priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if ((priv->mic_hifi_mode) && (priv->vow_setup == 0)) {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short inputs to
			 * VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0xc << RG_AUDSPAREPGA1_SFT);
		} else {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x0 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short
			 * inputs to VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0x0 << RG_AUDSPAREPGA1_SFT);
		}
		if (IS_DCC_BASE(mic_type)) {
			/* Audio 3 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON4,
					   RG_AUDPREAMP3DCPRECHARGE_MASK_SFT,
					   0x1 << RG_AUDPREAMP3DCPRECHARGE_SFT);
		}
		/* if is vow rec concurrent, MIC BIAS0 need to change to normal mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		/*
		 * Audio 3 preamplifier PGA DL solve
		 * 0 disable
		 * 1 enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
				   RG_AUDSPAREVA18_3_MASK_SFT,
				   0x1 << RG_AUDSPAREVA18_3_SFT);
		/*
		 * Audio 3 preamplifier gain adjust (non-HIFI):
		 * 0dB: 00000, 1.5dB: 00001,... 18dB: 01100,... 24dB: 10000,...
		 * 30dB: 10100
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON2,
				   RG_AUDPREAMP3GAIN_1P5_MASK_SFT,
				   mic_gain_3 << RG_AUDPREAMP3GAIN_1P5_SFT);
		mic_gain_3 = mic_gain_3 & RG_AUDPREAMP3GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(mic_gain_3, priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON9, pga_cara);
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (!IS_DCC_BASE(mic_type)) {
			/* Audio 3 preamplifier ACC gain adjust */
			/* (000) 0dB, (001) 6dB, (010) 12dB (011) 18dB, (100)
			 * 24dB
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON39,
					   RG_AUDPREAMP3ACCGAIN_MASK_SFT,
					   0x0 << RG_AUDPREAMP3ACCGAIN_SFT);
		}
		usleep_range(1000, 1020);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* if is vow rec concurrent, MIC BIAS0 need to change to lowpower mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON2, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON9, 0x0);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_pga_4_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux_pga = priv->mux_select[MUX_PGA_4];
	unsigned int mic_type;
	int mic_gain_4;
	unsigned int pga_cara = 0;

	switch (mux_pga) {
	case PGA_4_MUX_AIN2:
		mic_type = priv->mux_select[MUX_MIC_TYPE_2];
		break;
	case PGA_4_MUX_AIN3:
	case PGA_4_MUX_AIN4:
	case PGA_4_MUX_AIN6:
		mic_type = priv->mux_select[MUX_MIC_TYPE_3];
		break;
	default:
		dev_info(priv->dev, "%s(), invalid pga mux %d\n", __func__,
			 mux_pga);
		return -EINVAL;
	}

	/* if vow is enabled, always set volume as 12 (18dB) */
	mic_gain_4 = priv->vow_setup ? 12 :
		     priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP4];
	dev_info(
		priv->dev,
		"%s(), event = 0x%x, mic_type %d, mic_gain_4 %d, mux_pga %d, vow_setup %d\n",
		__func__, event, mic_type, mic_gain_4, mux_pga,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if ((priv->mic_hifi_mode) && (priv->vow_setup == 0)) {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short inputs to
			 * VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0xc << RG_AUDSPAREPGA1_SFT);
		} else {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x0 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short
			 * inputs to VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0x0 << RG_AUDSPAREPGA1_SFT);
		}
		if (IS_DCC_BASE(mic_type)) {
			/* Audio 4 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON6,
					   RG_AUDPREAMP4DCPRECHARGE_MASK_SFT,
					   0x1 << RG_AUDPREAMP4DCPRECHARGE_SFT);
		}
		/* if is vow rec concurrent, MIC BIAS0 need to change to normal mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		/*
		 * Audio 4 preamplifier PGA DL solve
		 * 0 disable
		 * 1 enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON54,
				   RG_AUDSPAREVA18_4_MASK_SFT,
				   0x1 << RG_AUDSPAREVA18_4_SFT);
		/*
		 * Audio 4 preamplifier gain adjust (non-HIFI):
		 * 0dB: 00000, 1.5dB: 00001,... 18dB: 01100,... 24dB: 10000,...
		 * 30dB: 10100
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON3,
				   RG_AUDPREAMP4GAIN_1P5_MASK_SFT,
				   mic_gain_4 << RG_AUDPREAMP4GAIN_1P5_SFT);
		mic_gain_4 = mic_gain_4 & RG_AUDPREAMP4GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(mic_gain_4, priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON10, pga_cara);
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (!IS_DCC_BASE(mic_type)) {
			/* Audio 4 preamplifier ACC gain adjust */
			/* (000) 0dB, (001) 6dB, (010) 12dB (011) 18dB, (100)
			 * 24dB
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON39,
					   RG_AUDPREAMP4ACCGAIN_MASK_SFT,
					   0x0 << RG_AUDPREAMP4ACCGAIN_SFT);
		}
		usleep_range(1000, 1020);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* if is vow rec concurrent, MIC BIAS0 need to change to lowpower mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON3, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON10, 0x0);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_pga_5_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux_pga = priv->mux_select[MUX_PGA_5];
	unsigned int mic_type;
	int mic_gain_5;
	unsigned int pga_cara = 0;

	switch (mux_pga) {
	case PGA_5_MUX_AIN0:
		mic_type = priv->mux_select[MUX_MIC_TYPE_0];
		break;
	case PGA_5_MUX_AIN2:
		mic_type = priv->mux_select[MUX_MIC_TYPE_2];
		break;
	case PGA_5_MUX_AIN5:
	case PGA_5_MUX_AIN6:
		mic_type = priv->mux_select[MUX_MIC_TYPE_3];
		break;
	default:
		dev_info(priv->dev, "%s(), invalid pga mux %d\n", __func__,
			 mux_pga);
		return -EINVAL;
	}

	/* if vow is enabled, always set volume as 12 (18dB) */
	mic_gain_5 = priv->vow_setup ? 12 :
		     priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP5];
	dev_info(
		priv->dev,
		"%s(), event = 0x%x, mic_type %d, mic_gain_5 %d, mux_pga %d, vow_setup %d\n",
		__func__, event, mic_type, mic_gain_5, mux_pga,
		priv->vow_setup);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if ((priv->mic_hifi_mode) && (priv->vow_setup == 0)) {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short inputs to
			 * VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0xc << RG_AUDSPAREPGA1_SFT);
		} else {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x0 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short
			 * inputs to VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0x0 << RG_AUDSPAREPGA1_SFT);
		}
		if (IS_DCC_BASE(mic_type)) {
			/* Audio 4 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON2,
					   RG_AUDPREAMP5DCPRECHARGE_MASK_SFT,
					   0x1 << RG_AUDPREAMP5DCPRECHARGE_SFT);
		}
		/* if is vow rec concurrent, MIC BIAS0 need to change to normal mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		/*
		 * Audio 5 preamplifier PGA DL solve
		 * 0 disable
		 * 1 enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON34,
				   RG_AUDENC_SPARECH5_MASK_SFT,
				   0x1 << RG_AUDENC_SPARECH5_SFT);
		/*
		 * Audio 5 preamplifier gain adjust (non-HIFI):
		 * 0dB: 00000, 1.5dB: 00001,... 18dB: 01100,... 24dB: 10000,...
		 * 30dB: 10100
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON4,
				   RG_AUDPREAMP5GAIN_1P5_MASK_SFT,
				   mic_gain_5 << RG_AUDPREAMP5GAIN_1P5_SFT);
		mic_gain_5 = mic_gain_5 & RG_AUDPREAMP5GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(mic_gain_5, priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON11, pga_cara);
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (!IS_DCC_BASE(mic_type)) {
			/* Audio 4 preamplifier ACC gain adjust */
			/* (000) 0dB, (001) 6dB, (010) 12dB (011) 18dB, (100)
			 * 24dB
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON18,
					   RG_AUDPREAMP5ACCGAIN_MASK_SFT,
					   0x0 << RG_AUDPREAMP5ACCGAIN_SFT);
		}
		usleep_range(1000, 1020);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* if is vow rec concurrent, MIC BIAS0 need to change to lowpower mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON4, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON11, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_pga_6_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int mux_pga = priv->mux_select[MUX_PGA_6];
	unsigned int mic_type;
	int mic_gain_6;
	unsigned int pga_cara = 0;

	switch (mux_pga) { /* update  */
	case PGA_6_MUX_AIN1:
		mic_type = priv->mux_select[MUX_MIC_TYPE_1];
		break;
	case PGA_6_MUX_AIN2:
		mic_type = priv->mux_select[MUX_MIC_TYPE_2];
		break;
	case PGA_6_MUX_AIN5:
	case PGA_6_MUX_AIN6:
		mic_type = priv->mux_select[MUX_MIC_TYPE_3];
		break;
	default:
		dev_info(priv->dev, "%s(), invalid pga mux %d\n", __func__,
			 mux_pga);
		return -EINVAL;
	}

	/* if vow is enabled, always set volume as 12 (18dB) */
	mic_gain_6 = priv->vow_setup ? 12 :
		     priv->ana_gain[AUDIO_ANALOG_VOLUME_MICAMP6];
	dev_info(
		priv->dev,
		"%s(), event = 0x%x, mic_type %d, mic_gain_6 %d, mux_pga %d, vow_setup %d\n",
		__func__, event, mic_type, mic_gain_6, mux_pga,
		priv->vow_setup);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if ((priv->mic_hifi_mode) && (priv->vow_setup == 0)) {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x1 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short inputs to
			 * VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0xc << RG_AUDSPAREPGA1_SFT);
		} else {
			/*
			 * RG_AUDRADCFLASHIDDTEST[0]:
			 * 0 disable SC res swap
			 * 1 enable SC res swap (for HIFI)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON17,
					   RG_AUDRADCFLASHIDDTEST_MASK_SFT,
					   0x0 << RG_AUDRADCFLASHIDDTEST_SFT);
			/*
			 * RG_AUDSPAREPGA1[2]: if 1, short outp to outn, and
			 * short
			 * inputs to VCM
			 * RG_AUDSPAREPGA1[3]: if 0, short in to out
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_PMU_CON22,
					   RG_AUDSPAREPGA1_MASK_SFT,
					   0x0 << RG_AUDSPAREPGA1_SFT);
		}
		if (IS_DCC_BASE(mic_type)) {
			/* Audio 4 preamplifier DCC precharge */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON4,
					   RG_AUDPREAMP6DCPRECHARGE_MASK_SFT,
					   0x1 << RG_AUDPREAMP6DCPRECHARGE_SFT);
		}
		/* if is vow rec concurrent, MIC BIAS0 need to change to normal mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x0 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		/*
		 * Audio 6 preamplifier PGA DL solve
		 * 0 disable
		 * 1 enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON35,
				   RG_AUDENC_SPARECH6_MASK_SFT,
				   0x1 << RG_AUDENC_SPARECH6_SFT);
		/*
		 * Audio 6 preamplifier gain adjust (non-HIFI):
		 * 0dB: 00000, 1.5dB: 00001,... 18dB: 01100,... 24dB: 10000,...
		 * 30dB: 10100
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON5,
				   RG_AUDPREAMP6GAIN_1P5_MASK_SFT,
				   mic_gain_6 << RG_AUDPREAMP6GAIN_1P5_SFT);
		mic_gain_6 = mic_gain_6 & RG_AUDPREAMP6GAIN_1P5_MASK;
		pga_cara = mt6681_get_cara(mic_gain_6, priv);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON12, pga_cara);
		break;
	case SND_SOC_DAPM_POST_PMU:
		if (!IS_DCC_BASE(mic_type)) {
			/* Audio 4 preamplifier ACC gain adjust */
			/* (000) 0dB, (001) 6dB, (010) 12dB (011) 18dB, (100)
			 * 24dB
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AUDENC_2_PMU_CON18,
					   RG_AUDPREAMP6ACCGAIN_MASK_SFT,
					   0x0 << RG_AUDPREAMP6ACCGAIN_SFT);
		}
		usleep_range(1000, 1020);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* if is vow rec concurrent, MIC BIAS0 need to change to lowpower mode */
		if ((priv->vow_enable == 1) && (priv->vow_setup == 0)) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON59,
					   RG_AUDMICBIAS0LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS0LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON61,
					   RG_AUDMICBIAS1LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS1LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON63,
					   RG_AUDMICBIAS2LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS2LOWPEN_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON65,
					   RG_AUDMICBIAS3LOWPEN_MASK_SFT,
					   0x1 << RG_AUDMICBIAS3LOWPEN_SFT);
		}
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON5, 0x0);
		regmap_write(priv->regmap, MT6681_AUDENC_2_2_PMU_CON12, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

/* It is based on hw's control sequenece to add some delay when PMU/PMD */
static int mt_delay_100_event(struct snd_soc_dapm_widget *w,
			      struct snd_kcontrol *kcontrol, int event)
{
	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
	case SND_SOC_DAPM_PRE_PMD:
		usleep_range(100, 120);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_hp_pull_down_event(struct snd_soc_dapm_widget *w,
				 struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		hp_pull_down(priv, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		hp_pull_down(priv, false);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_hp_mute_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* Set HPR/HPL gain to -10dB */
		regmap_write(priv->regmap, MT6681_ZCD_CON2, HP_GAIN_0DB);
		regmap_write(priv->regmap, MT6681_ZCD_CON2_H, HP_GAIN_0DB);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Set HPL/HPR gain to mute */
		regmap_write(priv->regmap, MT6681_ZCD_CON2, HP_GAIN_0DB);
		regmap_write(priv->regmap, MT6681_ZCD_CON2_H, HP_GAIN_0DB);

		break;
	default:
		break;
	}

	return 0;
}

static int mt_hp_damp_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_POST_PMD:
		/* Disable HP damping circuit & HPN 4K load */
		/* reset CMFB PW level */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON14,
				   RG_AUDHPDAMP_ADJ_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPDAMP_ADJ_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON15,
				   RG_AUDHPDAMP_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPDAMP_EN_VAUDP18_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_hp_ana_trim_event(struct snd_soc_dapm_widget *w,
				struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct hp_trim_data *trim;
	unsigned int value = 0, value1 = 0, value2 = 0, value3 = 0;

	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);

	switch (event) {
	case SND_SOC_DAPM_POST_PMU:
		/* TODO: 3/4 pole */
		trim = &priv->hp_trim_3_pole;

		/* set hp l trim */
		value = trim->hp_trim_l << RG_AUDHPLTRIM_VAUDP18_SFT
			| trim->hp_fine_trim_l << RG_AUDHPLFINETRIM_VAUDP18_SFT;
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON34, value);
		regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON34, &value1);

		/* set hp r trim */
		value2 = trim->hp_trim_r << RG_AUDHPLTRIM_VAUDP18_SFT
			 | trim->hp_fine_trim_r << RG_AUDHPLFINETRIM_VAUDP18_SFT;
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON35, value2);
		regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON35, &value3);
		dev_info(priv->dev, "%s(), L: %d/%d, R: %d/%d\n", __func__, value, value1, value2, value3);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Clear the analog trim value */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON34, 0x0);

		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON35, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_esd_resist_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* Reduce ESD resistance of AU_REFN */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDREFN_DERES_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDREFN_DERES_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDREFN_PLL0V_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDREFN_PLL0V_EN_VAUDP18_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Reduce ESD resistance of AU_REFN */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDREFN_DERES_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDREFN_DERES_EN_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
				   RG_AUDREFN_PLL0V_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDREFN_PLL0V_EN_VAUDP18_SFT);
		usleep_range(250, 270);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_ldo_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/*
		 * Step 79:
		 * Enable LCLDO-BUF-L power-down discharge function
		 * Enable LCLDO-BUF-R power-down discharge function
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0xc0);
		/*
		 * Step 80:
		 * Enable HCLDO-BUF-L power-down discharge function
		 * Enable HCLDO-BUF-R power-down discharge function
		 * Enable LCLDO-DACSW-L power-down discharge function
		 * Enable LCLDO-DACSW-R power-down discharge function
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON61, 0xf);
		/*
		 * Step 81:
		 * LDO dual vout selection to min
		 * 000: 1.607V
		 * 001: 1.657V
		 * 010: 1.205V
		 * 011: 1.356V
		 * 100: 1.406V
		 * 101: 1.456V
		 * 110: 1.506V
		 * 111: 1.556V
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x0);
		/*
		 * Step 84:
		 * Selects LCLDO_BUF_L remote sense function
		 * Selects LCLDO_BUF_R remote sense function
		 */
		/*
		 * Step 85:
		 * Selects HCLDO_BUF_L remote sense function
		 * Selects HCLDO_BUF_R remote sense function
		 */
		/*
		 * Step 86:
		 * Selects LCLDO_DACSW_L remote sense function
		 * Selects LCLDO_DACSW_R remote sense function
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x3f);
		/* Step 87: Enable for V32REFGEN */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x7);
		/* Step 88: Enable for L/R all LDOs */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0xff);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* Disnable for V32REFGEN */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0x0);
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x0);
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_zcd_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->hp_hifi_mode) {
			/*
			 * Step 21:
			 * afe nle sw reset
			 * 0: reset  1: no reset
			 */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   SW_RSTB_MASK_SFT,
					   0x0 << SW_RSTB_SFT);
			/*
			 * Step 22:
			 * afe nle sw reset
			 * 0: reset  1: no reset
			 */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   SW_RSTB_MASK_SFT,
					   0x1 << SW_RSTB_SFT);
			/*
			 * Step 23:
			 * [2] bypass delay (don't need toggle)
			 * bypass NLE pre-view buffer
			 * (enable when woNLE)
			 * turn off NLE SRAM
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_H,
				BYPASS_DELAY_MASK_SFT, 0x1 << BYPASS_DELAY_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_PRE_BUF_CFG_H,
					   RG_HPLR_NLE_SRAM_ON_MASK_SFT,
					   0x0 << RG_HPLR_NLE_SRAM_ON_SFT);
			/*
			 * Step 24:
			 * 1/2ch NLE mode (priority High must disable when 3/4ch
			 * NLE enable)
			 * bit0: use HP mode
			 * bit1: use HS mode
			 * bit2: use LO mode
			 * bit3: use ZCD mode
			 */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   RG_ZCD_LO_HS_HP_SEL_MASK_SFT,
					   0x1 << RG_ZCD_LO_HS_HP_SEL_SFT);
			/*
			 * Step 25:
			 * HP gain Select NLE_ZCD mode
			 * 0: NLE ZCD mode (gain RG from 0x27F1 & 0x27F2)
			 * 1: AUD_ZCD mode (gain RG from 0x360A & 0x360B)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_HSLO_NLE_CFG_H,
					   RG_HSLO_NLE_AUDZCD_SEL_MASK_SFT,
					   0x0 << RG_HSLO_NLE_AUDZCD_SEL_SFT);
		} else {
			/*
			 * Step 24:
			 * afe nle sw reset
			 * 0: reset  1: no reset
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_HSLO_NLE_CFG_H,
					   RG_HSLO_NLE_SW_RSTB_MASK_SFT,
					   0x0 << RG_HSLO_NLE_SW_RSTB_SFT);
			/*
			 * Step 25:
			 * afe nle sw reset
			 * 0: reset  1: no reset
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_HSLO_NLE_CFG_H,
					   RG_HSLO_NLE_SW_RSTB_MASK_SFT,
					   0x1 << RG_HSLO_NLE_SW_RSTB_SFT);
			/*
			 * Step 26:
			 * Disable bypass NLEpre_ buf
			 * turn on NLE SRAM
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H,
					   RG_HSLO_NLE_BYPASS_DELAY_MASK_SFT,
					   0x1 << RG_HSLO_NLE_BYPASS_DELAY_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H,
					   RG_HSLO_NLE_SRAM_ON_MASK_SFT,
					   0x0 << RG_HSLO_NLE_SRAM_ON_SFT);
			/*
			 * Step 27:
			 * Disable Ch1/2 NLE
			 * bit3: use ZCD mode
			 * bit2: use LO mode
			 * bit1: use HS mode
			 * bit0: use HP mode
			 */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   RG_ZCD_LO_HS_HP_SEL_MASK_SFT,
					   0x0 << RG_ZCD_LO_HS_HP_SEL_SFT);
			/*
			 * Step 28:
			 * LO/HS gain Select NLE_ZCD mode
			 * 0: NLE ZCD mode (gain RG from 0x27EF & 0x27F0)
			 * 1: AUD_ZCD mode (gain RG from 0x3608 & 0x360C)
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_HSLO_NLE_CFG_H,
					   RG_HSLO_NLE_AUDZCD_SEL_MASK_SFT,
					   0x0 << RG_HSLO_NLE_AUDZCD_SEL_SFT);
			/*
			 * Step 29:
			 * Enable HS&LO ZCD NLE mode
			 * bit3: use ZCD mode
			 * bit2: use LO mode
			 * bit1: use HS mode
			 * bit0: use HP mode
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H,
				RG_HSLO_NLE_ZCD_LO_HS_HP_SEL_MASK_SFT,
				0x1 << RG_HSLO_NLE_ZCD_LO_HS_HP_SEL_SFT);
			/* Step 30: Set Lch Again MIN (for HS ZCD min=0, max=18)
			 */
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_L,
				RG_HSLO_NLE_AG_MIN_LCH_M_MASK_SFT,
				0x0 << RG_HSLO_NLE_AG_MIN_LCH_M_SFT);
			/* Step 31: Set Lch Again MIN (for HS ZCD min=0, max=18)
			 */
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0,
				RG_HSLO_NLE_AG_MIN_LCH_MASK_SFT,
				0x0 << RG_HSLO_NLE_AG_MIN_LCH_SFT);
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0,
				RG_HSLO_NLE_AG_MIN_RCH_MASK_SFT,
				0x0 << RG_HSLO_NLE_AG_MIN_RCH_SFT);

			/* Step 32: Set Lch Again MIN (for HS ZCD min=0, max=18)
			 */
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0,
				RG_HSLO_NLE_AG_MAX_LCH_MASK_SFT,
				0x7 << RG_HSLO_NLE_AG_MAX_LCH_SFT);
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0,
				RG_HSLO_NLE_AG_MAX_RCH_MASK_SFT,
				0x7 << RG_HSLO_NLE_AG_MAX_RCH_SFT);
			/* Step 33: Toggle bit for update NLE RG */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
					   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
			/* Step 34: Toggle bit for update NLE RG */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
					   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
					   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		if (priv->hp_hifi_mode == 0) {
			regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0,
			     0x0);
			regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0,
			     0x0);
		}
		break;
	default:
		break;
	}

	return 0;
}

static int mt_clh_post_enable(struct mt6681_priv *priv)
{
	/*
	 * Step 97:
	 * [4-0]: Set class-H ZCD offset & delay trim code to default value
	 * (ADVT only) (Must be removed in FT!)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON85,
			   RG_CLH_ZCD_TRIM_VOS_VAL_VA32_MASK_SFT,
			   0xc << RG_CLH_ZCD_TRIM_VOS_VAL_VA32_SFT);
	/*
	 * Step 98:
	 * [0]: Turn on pull-low NMOS in some class-H ESD clampers
	 * [1]: Enable class-H Vref buffer
	 * [2]: Enable class-H Ibias circuit
	 * [3]: Enable class-H reference DAC
	 * [5]: Enable class-H ZCD
	 */
	 regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON75, 0x2f);
	/*
	 * Step 99:
	 * [3]: Turn on pull-low NMOS in some class-H ESD clampers
	 * [4]: Enable class-H switch controller (SWC)
	 * [5]: Enable class-H IL energy release to V18N
	 * [6]: Enable class-H IL energy release to PVDD
	 * [7]: Enable class-H IL energy release to PVSS
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0xf8);
	/*
	 * Step 100:
	 * [0]: Enable class-H IL-reuse path
	 * [1] Select dual IL-charging paths
	 * [2]: Enable class-H bypass mode
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0x7);

	/*
	 * Step 101:
	 * [0]: Enable class-H PVSS feedback RDIV
	 * [1]: Enable class-H V18N feedback RDIV
	 * [2]: Select class-H operating in DCM
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON83, 0x7);
	/*
	 * Step 102:
	 * [0]: Enable class-H PVDD feedback RDIV
	 * [1]: Enable class-H V18N, PVDD, and PVSS comparators
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON84, 0x3);
	/*
	 * Step 103:
	 * [2]: Enable class-H auto-transition from error state to
	 * IL-freewheeling state
	 * [3]: Enable class-H error-state detector
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON89, 0xc);
	/* Step 104: [3]: Enable class-H power stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0xf);
	/* Step 105: [0]: Enable class-H converter */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_EN_MASK_SFT, 0x1 << RG_CLH_DYN_EN_SFT);
	usleep_range(200, 220);
	return 0;
}

static int mt_clh_post_disable(struct mt6681_priv *priv)
{
	/*
	 * Step 166:
	 * [6]: Disable class-H IL energy release to PVDD
	 * [7]: Disable class-H IL energy release to PVSS
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0x18);
	usleep_range(100, 120);
	/* Step 169: [0]: Disable class-H converter */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_EN_MASK_SFT, 0x0 << RG_CLH_DYN_EN_SFT);
	/* Step 170: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x1 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/* Step 171: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/* Step 172: [3]: Disable class-H power stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0x7);
	/* Step 173: Disable DA_CLH_CLK26M (= 0) */
	regmap_write(priv->regmap, MT6681_CLH_COM_CON1, 0x0);
	/*
	 * Step 174:
	 * [3]: Turn off pull-low NMOS in some class-H ESD clampers
	 * [4]: Disable class-H switch controller (SWC)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0x0);
	/*
	 * Step 175:
	 * [0]: Disable class-H PVSS feedback RDIV
	 * [1]: Disable class-H V18N feedback RDIV
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON83, 0x4);

	/*
	 * Step 176:
	 * [0]: Disable class-H PVDD feedback RDIV
	 * [1]: Disable class-H V18N, PVDD, and PVSS comparators
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON84, 0x0);
	/*
	 * Step 177:
	 * [0]: Turn off pull-low NMOS in some class-H ESD clampers
	 * [1]: Disable class-H Vref buffer
	 * [2]: Disable class-H Ibias circuit
	 * [3]: Disable class-H reference DAC
	 * [5]: Disable class-H ZCD
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON75, 0x0);

	return 0;
}

static int mt_clh_post_event(struct snd_soc_dapm_widget *w,
			     struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt_clh_post_enable(priv);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt_clh_post_disable(priv);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_nvreg_event(struct snd_soc_dapm_widget *w,
			  struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s() successfully starts\n", __func__);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/*
		 * Step 89:
		 * NVREG_DACSW vout selection
		 * 000: -1.3V
		 * 001: -1.231V
		 * 010: -1.169V
		 * 011: -1.108V
		 * 100: -1.538V
		 * 101: -1.477V
		 * 110: -1.415V
		 * 111: -1.354V
		 */
		/* Step 90: NVREG_HCBUF vout selection */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON56, 0x0);
		/* Step 91: NVREG_LCBUF vout selection */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON57,
			RG_AUDGLB_NVREG_LCBUF_VREF_SEL_VA32_MASK_SFT,
			0x0 << RG_AUDGLB_NVREG_LCBUF_VREF_SEL_VA32_SFT);
		/*
		 * Step 92:
		 * DACSW NVREG feedforward path select
		 * 0: FF gain = 16x, extra 16uA/DACSW_NVREG
		 * 1: FF gain = 4x
		 */
		regmap_update_bits(
			priv->regmap, MT6681_AUDDEC_PMU_CON65,
			RG_NVREG_DACSW_FF_MODE_SEL_VAUDP18_MASK_SFT,
			0x1 << RG_NVREG_DACSW_FF_MODE_SEL_VAUDP18_SFT);
		if (priv->hp_hifi_mode) {
			/*
			 * Step 90:
			 * DACSW NVREG enable 2 feedforward paths in parallel
			 * 0: Only 1 FF path
			 * 1: Enable 2 FF paths in parallel (HiFi)
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AUDDEC_PMU_CON65,
				RG_NVREG_DACSW_FF_PLUS_VAUDP18_MASK_SFT,
				0x1 << RG_NVREG_DACSW_FF_PLUS_VAUDP18_SFT);
		} else {
			/*
			 * Step 93:
			 * DACSW NVREG enable 2 feedforward paths in parallel
			 * 0: Only 1 FF path (ULP)
			 * 1: Enable 2 FF paths in parallel
			 */
			regmap_update_bits(
				priv->regmap, MT6681_AUDDEC_PMU_CON65,
				RG_NVREG_DACSW_FF_PLUS_VAUDP18_MASK_SFT,
				0x0 << RG_NVREG_DACSW_FF_PLUS_VAUDP18_SFT);
		}
		/* Step 94: Select NVREG class-AB output stage */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
				   RG_NVREG_LC_MODE_SEL_VAUDP18_MASK_SFT,
				   0x1 << RG_NVREG_LC_MODE_SEL_VAUDP18_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
				   RG_NVREG_HC_MODE_SEL_VAUDP18_MASK_SFT,
				   0x1 << RG_NVREG_HC_MODE_SEL_VAUDP18_SFT);
		/*
		 * Step 95:
		 * [1]: Enable NVREG HC IBIAS2
		 * [2]: Enable NVREG SW IBIAS2
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x6);
		/* Step 96: Enable for all NVREGs */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON64, 0x3f);
		/*
		 * Step 107:
		 * Power down control for VMAXVMIN comparator in PAD logics
		 * 0: Power down; VDD = AVDD18_AUD, VSS = AU_V18N
		 * 1: Enable; VDD = max(AVDD18_AUD, AU_VP), VSS = min(AU_V18N,
		 * AU_VN)
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_VMAXVMIN_PWRUP_VAUDP18_MASK_SFT,
				   0x1 << RG_VMAXVMIN_PWRUP_VAUDP18_SFT);
		/*
		 * Step 108:
		 * Enable AUD_CLK (6.5MHz mode)
		 * (RG_ABIDEC_SEL_DECODER_VA18 need mapping to DA_355_CLK_SEL)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON69, 0x2);
		/*
		 * Step 109:
		 * HiFiDAC LVSH Enable
		 * 0: disable
		 * 1: enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
				   RG_AUDDAC_LVSH_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDDAC_LVSH_EN_VAUDP18_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/*
		 * Step 161:
		 * HiFiDAC LVSH Enable
		 * 0: disable
		 * 1: enable
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
				   RG_AUDDAC_LVSH_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDDAC_LVSH_EN_VAUDP18_SFT);
		/*
		 * Step 162:
		 * Disable AUD_CLK (6.5MHz mode)
		 * (RG_ABIDEC_SEL_DECODER_VA18 need mapping to DA_355_CLK_SEL)
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON69, 0x0);
		/*
		 * Step 163:
		 * Power down control for VMAXVMIN comparator in PAD logics
		 * 0: Power down; VDD = AVDD18_AUD, VSS = AU_V18N
		 * 1: Enable; VDD = max(AVDD18_AUD, AU_VP), VSS = min(AU_V18N,
		 * AU_VN)
		 */
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_VMAXVMIN_PWRUP_VAUDP18_MASK_SFT,
				   0x0 << RG_VMAXVMIN_PWRUP_VAUDP18_SFT);
		/*
		 * Step 164:
		 * [0]: Disable NVREG LC IBIAS2
		 * [1]: Disable NVREG HC IBIAS2
		 * [2]: Disable NVREG SW IBIAS2
		 */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x0);
		/* Step 165: Disable for all NVREGs */
		regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON64, 0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_sdm_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rate = 0;

	dev_info(priv->dev, "%s() dl sample_rate = %d", __func__,
		priv->dl_rate[0]);
	if (priv->dl_rate[0] != 0)
		rate = mt6681_dlsrc_rate_transform(priv->dl_rate[0]);
	else
		rate = MT6681_DLSRC_48000HZ;
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		/* select 12bit 2nd SDM  */
		regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_H,
			     0x80);
		/* To do :64tap dither */
		regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DITHER_CON_M,
			     0x11);
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_H,
				   AFE_DL_INPUT_MODE_CTL_MASK_SFT,
				   0x0 << AFE_DL_INPUT_MODE_CTL_SFT);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DITHER_CON_M,
			     0x0);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_sdm_3rd_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rate;

	dev_dbg(priv->dev, "%s() dl sample_rate = %d", __func__,
		priv->dl_rate[0]);
	if (priv->dl_rate[0] != 0)
		rate = mt6681_dlsrc_rate_transform(priv->dl_rate[0]);
	else
		rate = MT6681_DLSRC_48000HZ;
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->hp_hifi_mode) {
			/*
			 * Step 19:
			 * [7] 0: use 2nd old 8bit sdm
			 * 1: use 2nd new 12bit sdm
			 */
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_H,
				AFE_DL_USE_NEW_2ND_12BIT_SDM_MASK_SFT,
				0x1 << AFE_DL_USE_NEW_2ND_12BIT_SDM_SFT);
			/*
			 * Step 20:
			 * [7:4] select FS = 48KHz
			 * 0: 8k
			 * 1: 11.025k
			 * 2: 12k
			 * 3: 16k
			 * 4: 22.05k
			 * 5: 24k
			 * 6: 32k
			 * 7: 44.1k
			 * 8: 48k
			 * 9: 96k
			 * 10: 192k
			 * 11: 384k
			 */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_ADDA_DL_SRC_CON0_H,
					   AFE_DL_INPUT_MODE_CTL_MASK_SFT,
					   rate << AFE_DL_INPUT_MODE_CTL_SFT);
		} else {
			/* use 2nd new 8bit SDM  */
			regmap_write(priv->regmap,
				     MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_H,
				     0x40);
			/* dither */
			regmap_write(priv->regmap,
				     MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H, 0xf);
			regmap_update_bits(
				priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H,
				AFE_2ND_DL_INPUT_MODE_CTL_MASK_SFT,
				rate << AFE_2ND_DL_INPUT_MODE_CTL_SFT);
			regmap_write(priv->regmap,
				     MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H, 0x4);
		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H,
				   AFE_2ND_DL_INPUT_MODE_CTL_MASK_SFT,
				   0x0 << AFE_2ND_DL_INPUT_MODE_CTL_SFT);
		break;
	default:
		break;
	}

	return 0;
}
static int mt_top_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->hp_hifi_mode == 2) {
			regmap_write(priv->regmap, MT6681_AFE_GAIN1_CON1_2,
				     0x0);
			regmap_write(priv->regmap, MT6681_AFE_GAIN1_CON1_1,
				     0x0);
			regmap_write(priv->regmap, MT6681_AFE_GAIN1_CON1_0,
				     0x1);
			regmap_write(priv->regmap, MT6681_AFE_GAIN1_CON0_0,
				     0xa0);
		}
		break;
	default:
		break;
	}
	return 0;
}

static int mt_nle_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->hp_hifi_mode == 2) {
			/* LCH gain */
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_H,
				RG_DG_STEP_LCH_SW_CONFIG_MODE_MASK_SFT,
				0x1 << RG_DG_STEP_LCH_SW_CONFIG_MODE_SFT);
			/* LCH gain G0: 0x010000 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_M, 0x1);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_L, 0x0);

			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0, 0x0);
			/* LCH gain G1: 0x016900 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_M, 0x1);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_L, 0xb);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1, 0x5d);
			/* LCH gain G2: 0x01fe00 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_M, 0x1);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_L, 0x7a);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2, 0xf2);
			/* LCH gain G3: 0x02d100 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_M, 0x2);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_L, 0x19);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3, 0xa8);
			/* LCH gain G4: 0x03fb00 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_M, 0x2);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_L, 0xe6);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4, 0x96);
			/* LCH gain G5: 0x059f00 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_M, 0x4);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_L, 0x57);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5, 0xb3);
			/* LCH gain G6: 0x07f100 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_M, 0x6);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_L, 0x49);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6, 0x06);
			/* LCH gain G7: 0x0b3800 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_M, 0x8);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_L, 0xfb);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7, 0x32);

			/* RCH gain */
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_H,
				RG_DG_STEP_RCH_SW_CONFIG_MODE_MASK_SFT,
				0x1 << RG_DG_STEP_RCH_SW_CONFIG_MODE_SFT);
			/* RCH gain G0: 0x010000 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_M, 0x1);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_L, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0, 0x0);
			/* RCH gain G1: 0x016900 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_M, 0x1);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_L, 0xc);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1, 0xcc);
			/* RCH gain G2: 0x01fe00 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_M, 0x1);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_L, 0x7b);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2, 0x4e);
			/* RCH gain G3: 0x02d100 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_M, 0x2);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_L, 0x19);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3, 0x3b);
			/* RCH gain G4: 0x03fb00 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_M, 0x2);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_L, 0xe5);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4, 0x98);
			/* RCH gain G5: 0x059f00 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_M, 0x4);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_L, 0x53);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5, 0x4f);
			/* RCH gain G6: 0x07f100 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_M, 0x6);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_L, 0x3f);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6, 0x93);
			/* RCH gain G7: 0x0b3800 */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_H, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_M, 0x8);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_L, 0xcc);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7, 0xa9);

			/* preview window */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_PRE_BUF_CFG_H,
					   BYPASS_DELAY_MASK_SFT, 0x0);
			regmap_write(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_M,
				     0x3b);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_PRE_BUF_CFG_L,
					   POINT_END_H_MASK_SFT, 0x3);
			regmap_write(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG,
				     0xb0);
			/* NLE hold time 22ms must larger than preview window */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_LCH_CFG_H, 0x1c);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_RCH_CFG_H, 0x1c);

			/* power detect -45dB */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_LCH_CFG_M, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_LCH_CFG_L, 0xb8);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_LCH_CFG, 0x45);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_RCH_CFG_M, 0x0);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_RCH_CFG_L, 0xb8);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_PWR_DET_RCH_CFG, 0x45);

			/* ZCD detect HW check */
			regmap_write(priv->regmap, MT6681_AFE_NLE_ZCD_LCH_CFG,
				     0x2);
			regmap_write(priv->regmap, MT6681_AFE_NLE_ZCD_RCH_CFG,
				     0x2);
			/* NLE gain setting time out 22ms */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_H, 0x16);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_H, 0x16);
			/* Set AG gain min & max */
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0,
					   RG_AG_MAX_LCH_MASK_SFT,
					   0x0 << RG_AG_MAX_LCH_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0,
					   RG_AG_MIN_LCH_MASK_SFT,
					   0x7 << RG_AG_MIN_LCH_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0,
					   RG_AG_MAX_RCH_MASK_SFT,
					   0x0 << RG_AG_MAX_RCH_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0,
					   RG_AG_MIN_RCH_MASK_SFT,
					   0x7 << RG_AG_MIN_RCH_SFT);

			/* AG delay time to analog domain 19T */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_M, 0x13);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_M, 0x13);

			/* Set Dgain & Again in debug mode */
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_L, 0x7);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0, 0x0);

			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_L, 0x7);
			regmap_write(priv->regmap,
				     MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0, 0x0);

			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_M,
				RG_GAIN_STEP_PER_JUMP_LCH_MASK_SFT,
				0x0 << RG_GAIN_STEP_PER_JUMP_LCH_SFT);
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_M,
				RG_HOLD_TIME_PER_JUMP_LCH_MASK_SFT,
				0x0 << RG_HOLD_TIME_PER_JUMP_LCH_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_L,
					   RG_GAIN_STEP_PER_ZCD_LCH_MASK_SFT,
					   0x0 << RG_GAIN_STEP_PER_ZCD_LCH_SFT);

			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_M,
				RG_GAIN_STEP_PER_JUMP_RCH_MASK_SFT,
				0x0 << RG_GAIN_STEP_PER_JUMP_RCH_SFT);
			regmap_update_bits(
				priv->regmap,
				MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_M,
				RG_HOLD_TIME_PER_JUMP_RCH_MASK_SFT,
				0x0 << RG_HOLD_TIME_PER_JUMP_RCH_SFT);
			regmap_update_bits(priv->regmap,
					   MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_L,
					   RG_GAIN_STEP_PER_ZCD_RCH_MASK_SFT,
					   0x0 << RG_GAIN_STEP_PER_ZCD_RCH_SFT);

			/* NLE ON */
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG,
					   RG_LOW_LATENCY_MODE_MASK_SFT,
					   0x0 << RG_LOW_LATENCY_MODE_SFT);
			regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG,
					   RG_BYPASS_NLE_MASK_SFT,
					   0x0 << RG_BYPASS_NLE_SFT);
		}
		break;
	default:
		break;
	}

	return 0;
}

static int mt_clh_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)

{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s() + ", __func__);
	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		if (priv->hp_hifi_mode) {
			/* Step 51: Select preview data source based from 0: HP
			 * path or 1:
			 * HSLO path
			 */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_LOAD_MASK_SFT,
					   0x0 << RG_CLH_DYN_LOAD_SFT);
			/*
			 * Step 52:
			 * [0] Select PVDDref & TONref from
			 * 0: LUT0 or LUT1 (HP32, HP16, HS32, and LO), 1:
			 * Calculator (HS16)
			 */
			regmap_update_bits(priv->regmap, MT6681_CLH_REFGEN_CON2,
					   RG_CLH_REFGENSEL_MASK_SFT,
					   0x0 << RG_CLH_REFGENSEL_SFT);
			/*
			 * Step 53:
			 * Select LUT (including PVDDref & TONref)
			 * 0: LUT0 (HP32 and HS32), 1: LUT1 (HP16)
			 */
			regmap_write(priv->regmap, MT6681_CLH_LUT_SEL, 0x0);

			/* Step 54: Enable DA_CLH_CLK26M = 010101*/
			regmap_write(priv->regmap, MT6681_CLH_COM_CON1, 0x1);
			/* Step 55: Set V18Nref to -1.587V */
			regmap_write(priv->regmap, MT6681_CLH_V18N_CON0, 0x18);
			/* Step 56: Set V18N power-good debounce time = 500ns */
			regmap_write(priv->regmap, MT6681_CLH_V18N_CON1, 0x1);
			/*
			 * Step 57:
			 * Set Tonref = 3.5T(5'd2), 6T(5'd7) in V18N-startup
			 * state
			 * ** Need fine tune
			 */
			regmap_write(priv->regmap, MT6681_CLH_TONREF_CON0, 0x7);
			/* Step 58: Set Tonref = 13.5T in bypass mode or
			 * class-AB state
			 */
			regmap_write(priv->regmap, MT6681_CLH_TONREF_CON1, 0x16);
			/*
			 * Step 59:
			 * [4] Set DA_CLH_TONENDA = 0
			 * [2:0] Set delay from DA_CLH_TONEND to DA_CLH_TONEND2
			 * = 2T
			 */
			regmap_write(priv->regmap, MT6681_CLH_TONEND_CON0, 0x2);
			/*
			 * Step 60:
			 * [7] Set IL-charging path to single path in bypass
			 * mode or
			 * class-AB state
			 * [6:0] Set PVDDref = 1.95V in bypass mode or class-AB
			 * state
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON0, 0xfc);

			/* Step 61: Set preview 8 data (after up-sampling) in
			 * each channel
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON1, 0x7);

			/* Step 62: Set upper-bound of Vaudmax for bypass mode
			 * (VS1 to VP)
			 * based on Rload
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON7, 0x50);
			/* Step 63: Set PVDDref-path delay 1 for fs = 48kHz */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON8, 0x0);

			/* Step 64: Set PVDDref-path delay 2 for fs = 48kHz */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON9, 0xf);

			/* Step 65: Set PVDDref-path delay 3 for fs = 48kHz */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON10, 0xc);
			/* Step 66: Toggle class-H dynamic RGs */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
					   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
			/* Step 67: Toggle class-H dynamic RGs */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
					   0x1 << RG_CLH_DYN_DYNRG_SYNC_SFT);
			/*
			 * Step 68:
			 * Set class-H HP-path FIFO read-starting point: delay
			 * 16 samples
			 * (Notice : Setting must = 2x preview size of CLH
			 * (RG_CLH_DYN_PRVERAMESIZE))
			 */
			regmap_write(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0, 0x3e);

			/*
			 * Step 69:
			 * Turn on/off class-H HP-path FIFO based on output at
			 * HP or HSLO
			 * If HP, turn on HP-path FIFO -> Set BYPASS to 0 and ON
			 * to 1
			 * If HSLO, turn off HP-path FIFO -> Set BYPASS to 1 and
			 * ON to 0
			 */
			regmap_write(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0, 0x3d);

			/* Step 70: Set toggle CLK and enable */
			regmap_update_bits(priv->regmap, MT6681_AFE_DAC_CHOP_CLK_CON0,
					   AFE_DAC_CHOP_CLK_DIV_SEL_MASK_SFT,
					   0x1F << AFE_DAC_CHOP_CLK_DIV_SEL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AFE_DAC_CHOP_CLK_CON0,
					   AFE_DAC_CHOP_CLK_DIV_EN_MASK_SFT,
					   0x1 << AFE_DAC_CHOP_CLK_DIV_EN_SFT);
		} else {
			/* Step 40: Select preview data source based from 0: HP
			 * path or
			 * 1: HSLO path
			 */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_LOAD_MASK_SFT,
					   0x1 << RG_CLH_DYN_LOAD_SFT);
			/*
			 * Step 41:
			 * Select LUT (including PVDDref & TONref) based on
			 * Rload
			 * LO Rload > 32 Ohm -> Select LUT0 -> Set to 1'b0
			 */
			regmap_write(priv->regmap, MT6681_CLH_LUT_SEL, 0x0);

			/* Step 42: Enable DA_CLH_CLK26M = 010101...*/
			regmap_write(priv->regmap, MT6681_CLH_COM_CON1, 0x1);

			/* Step 43: Set V18Nref to -1.587V */
			regmap_write(priv->regmap, MT6681_CLH_V18N_CON0, 0x18);
			/* Step 44: Set V18N power-good debounce time = 500ns */
			regmap_write(priv->regmap, MT6681_CLH_V18N_CON1, 0x1);
			/* Step 45: Set Tonref = 6T in V18N-startup state */
			regmap_write(priv->regmap, MT6681_CLH_TONREF_CON0, 0x7);
			/* Step 46: Set Tonref = 13.5T in bypass mode or
			 * class-AB state
			 */
			regmap_write(priv->regmap, MT6681_CLH_TONREF_CON1, 0x16);
			/* Step 47: Set delay from DA_CLH_TONEND to
			 * DA_CLH_TONEND2 = 2T
			 */
			regmap_write(priv->regmap, MT6681_CLH_TONEND_CON0, 0x2);
			/*
			 * Step 48:
			 * [7] Set IL-charging path to single path in bypass
			 * mode or
			 * class-AB state
			 * [6:0] Set PVDDref = 1.85V in bypass mode or class-AB
			 * state
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON0, 0xf8);
			/* Step 49: Set preview 8 data (after up-sampling) in
			 * each
			 * channel
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON1, 0x7);

			/* Step 50: Set upper-bound of Vaudmax for bypass mode
			 * (VS1 to
			 * VP) based on Rload
			 */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON7, 0x50);

			/* Step 51: Set PVDDref-path delay 1 for fs = 48kHz */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON8, 0x0);

			/* Step 52: Set PVDDref-path delay 2 for fs = 48kHz */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON9, 0xf);

			/* Step 53: Set PVDDref-path delay 3 for fs = 48kHz */
			regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON10, 0xc);

			/* Step 54: Toggle class-H dynamic RGs */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
					   0x1 << RG_CLH_DYN_DYNRG_SYNC_SFT);
			/* Step 55: Toggle class-H dynamic RGs */
			regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
					   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
					   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
			/*
			 * Step 56:
			 * Set class-H HSLO-path FIFO read-starting point: delay
			 * 16
			 * samples
			 * (Notice : Setting must = 2x preview size of CLH
			 * (RG_CLH_DYN_PRVERAMESIZE))
			 */
			regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0x3e);
			/*
			 * Step 57:
			 * Turn on class-H HSLO-path FIFO
			 * If HP, turn on HP-path FIFO -> Set BYPASS to 0 and ON
			 * to 1
			 * If HSLO, turn off HP-path FIFO -> Set BYPASS to 1 and
			 * ON to 0
			 */
			regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0x3d);

		}
		break;
	case SND_SOC_DAPM_POST_PMD:
		regmap_write(priv->regmap, MT6681_CLH_COM_CON0, 0x0);
		/* Step 189: Turn off DL HSLO-path FIFO */
		if (priv->hp_hifi_mode) {
			regmap_write(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0,0xa);
		} else {
			regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0xa);
		}
		break;
	default:
		break;
	}

	return 0;
}


static int mt_hwgain_event(struct snd_soc_dapm_widget *w,
			struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rate;

	if (priv->dl_rate[0] != 0)
		rate = mt6681_etdm_rate_transform(priv->dl_rate[0]);
	else
		rate = MT6681_AFE_ETDM_48000HZ;

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_GAIN1_CON0_0,
				   GAIN1_MODE_MASK_SFT,
				   rate << GAIN1_MODE_SFT);
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_GAIN6_CON0_0,
				   GAIN6_MODE_MASK_SFT,
				   rate << GAIN6_MODE_SFT);

		/* LCH cur gain 0dB */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON0_1, 0x4);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_3, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_2, 0x8);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_1, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_0, 0x0);
		/* LCH target gain -3dB (0x5a9e0) */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_3,
			     (priv->dl_hwgain >> 24 & 0xff));
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_2,
			     (priv->dl_hwgain >> 16 & 0xff));
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_1,
			     (priv->dl_hwgain >> 8 & 0xff));
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_0,
			     (priv->dl_hwgain & 0xff));
		/* RCH cur gain 0dB */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON0_1, 0x4);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_3, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_2, 0x8);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_1, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_0, 0x0);
		/* LCH target gain -3dB  (0x5a9e0) */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_3,
			     (priv->dl_hwgain >> 24 & 0xff));
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_2,
			     (priv->dl_hwgain >> 16 & 0xff));
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_1,
			     (priv->dl_hwgain >> 8 & 0xff));
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_0,
			     (priv->dl_hwgain & 0xff));
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_GAIN1_CON0_0,
				   GAIN1_ON_MASK_SFT,
				   0x1 << GAIN1_ON_SFT);
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_GAIN6_CON0_0,
				   GAIN6_ON_MASK_SFT,
				   0x1 << GAIN6_ON_SFT);
		break;
	case SND_SOC_DAPM_POST_PMD:
		/* LCH cur gain 0dB */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_3, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_2, 0x8);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_1, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CUR_0, 0x0);
		/* LCH target gain 0dB  */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_3, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_2, 0x8);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_1, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN1_CON1_0, 0x0);
		/* RCH cur gain 0dB */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_3, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_2, 0x8);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_1, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CUR_0, 0x0);
		/* LCH target gain 0dB  */
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_3, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_2, 0x8);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_1, 0x0);
		regmap_write(priv->regmap,
			     MT6681_AFE_GAIN6_CON1_0, 0x0);
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_GAIN1_CON0_0,
				   GAIN1_ON_MASK_SFT,
				   0x0 << GAIN1_ON_SFT);
		regmap_update_bits(priv->regmap,
				   MT6681_AFE_GAIN6_CON0_0,
				   GAIN6_ON_MASK_SFT,
				   0x0 << GAIN6_ON_SFT);
		break;
	default:
		break;
	}

	return 0;
}

static int mt_dl_gpio_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_playback_gpio(priv);
		mt6681_clh_lut_init(priv);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_reset_playback_gpio(priv);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_ul_gpio_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_capture_gpio(priv);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_reset_capture_gpio(priv);
		break;
	default:
		break;
	}
	return 0;
}

static int mt_ul56_gpio_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_capture56_gpio(priv);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_reset_capture56_gpio(priv);
		break;
	default:
		break;
	}
	return 0;
}
static int mt_dl_src_event(struct snd_soc_dapm_widget *w,
			   struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_dl_src(priv, true, true);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_dl_src(priv, false, true);
		break;
	default:
		break;
	}
	return 0;
}
static int mt_2nd_dl_src_event(struct snd_soc_dapm_widget *w,
			       struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	switch (event) {
	case SND_SOC_DAPM_PRE_PMU:
		mt6681_set_2nd_dl_src(priv, true, false);
		break;
	case SND_SOC_DAPM_POST_PMD:
		mt6681_set_2nd_dl_src(priv, false, false);
		break;
	default:
		break;
	}
	return 0;
}

static int dc_trim_thread(void *arg);
/* This to debug dc trim */
static int start_trim_hardware_thread(void *arg);
static int mt_dc_trim_event(struct snd_soc_dapm_widget *w,
			    struct snd_kcontrol *kcontrol, int event)
{
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct dc_trim_data *dc_trim = &priv->dc_trim;

	dev_dbg(priv->dev, "%s(), event = 0x%x, dc_trim->calibrated %u\n",
		__func__, event, dc_trim->calibrated);

	if (dc_trim->calibrated)
		return 0;
	// TODO: restore it
	kthread_run(dc_trim_thread, priv, "dc_trim_thread");
	return 0;
}

/* DAPM Widgets */
static const struct snd_soc_dapm_widget mt6681_dapm_widgets[] = {
	/* Global Supply*/
	SND_SOC_DAPM_SUPPLY_S("SCP_REQ", SUPPLY_SEQ_SCP_REQ,
			      SND_SOC_NOPM, 0, 0,
			      mt_scp_req_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("KEY", SUPPLY_SEQ_CLK_BUF, SND_SOC_NOPM, 0, 0,
			      mt_key_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("CLK_BUF", SUPPLY_SEQ_CLK_BUF, SND_SOC_NOPM, 0, 0,
			      mt_dcxo_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("NCP_CK", SUPPLY_SEQ_CKTST, MT6681_TOP_CKTST_CON0,
			      RG_VCORE_26M_CK_TST_DIS_SFT, 0, NULL, 0),
	/* set when 208M*/
	SND_SOC_DAPM_SUPPLY_S("NCP_CK_208", SUPPLY_SEQ_CKTST,
			      MT6681_TOP_CKTST_CON0,
			      RG_DSPPLL_208M_CK_TST_DIS_SFT, 0, NULL, 0),
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	SND_SOC_DAPM_REGULATOR_SUPPLY("mt6681_vaud18", 0, 0),
#endif
	SND_SOC_DAPM_SUPPLY_S("LDO_VAUD18", SUPPLY_SEQ_LDO_VAUD18, SND_SOC_NOPM,
			      0, 0, mt_vaud18_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("AUDGLB", SUPPLY_SEQ_AUD_GLB,
			      MT6681_AUDDEC_PMU_CON57, RG_AUDGLB_PWRDN_VA32_SFT,
			      1, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("PLL18 Audio", SUPPLY_SEQ_PLL_208M, SND_SOC_NOPM,
			      0, 0, mt_pll208m_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("PLL18 EN", SUPPLY_SEQ_PLL_208M, SND_SOC_NOPM, 0,
			      0, mt_vpll18_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("CLKSQ DL Audio", SUPPLY_SEQ_CLKSQ,
			      MT6681_CLKSQ_PMU_CON0, RG_CLKSQ_AUDDEC_EN_SFT,
			      0, mt_clksq_event, SND_SOC_DAPM_PRE_PMU|SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("CLKSQ UL Audio", SUPPLY_SEQ_CLKSQ,
			      MT6681_CLKSQ_PMU_CON0, RG_CLKSQ_AUDENC_EN_SFT,
			      0, NULL, 0),
/*
	SND_SOC_DAPM_SUPPLY_S("CLKSQ Audio", SUPPLY_SEQ_CLKSQ, SND_SOC_NOPM, 0,
			      0, mt_clksq_event, SND_SOC_DAPM_PRE_PMU),
*/

	// SND_SOC_DAPM_SUPPLY_S("AUDNCP_CK", SUPPLY_SEQ_TOP_CK,
	//		      MT6681_AUD_TOP_CKPDN_CON0,
	//		      RG_AUDNCP_CK_PDN_SFT, 1, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("ZCD13M_CK", SUPPLY_SEQ_TOP_CK,
			      MT6681_AUD_TOP_CKPDN_CON0, RG_ZCD13M_CK_PDN_SFT,
			      1, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUD_CK", SUPPLY_SEQ_TOP_CK_LAST,
			      MT6681_AUD_TOP_CKPDN_CON0, RG_AUD_CK_PDN_SFT, 1,
			      mt_delay_100_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("AUDIF_CK", SUPPLY_SEQ_TOP_CK,
			      MT6681_AUD_TOP_CKPDN_CON0, RG_AUDIF_CK_PDN_SFT, 1,
			      NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUD208M", SUPPLY_SEQ_TOP_CK, SND_SOC_NOPM, 0, 0,
			      mt_aud208_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("SRAM Audio", SUPPLY_SEQ_TOP_SRAM, SND_SOC_NOPM,
			      0, 0, mt_sram_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
	/* ADC init */
	SND_SOC_DAPM_SUPPLY_S("ADC_INIT", SUPPLY_SEQ_ADC_INIT, SND_SOC_NOPM,
			      0, 0, mt_adc_init_event,
			      SND_SOC_DAPM_PRE_PMU),

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	SND_SOC_DAPM_SUPPLY_S("VOW SRAM Audio", SUPPLY_SEQ_TOP_SRAM, SND_SOC_NOPM,
			      0, 0, mt_vow_sram_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("PLL18_VOW", SUPPLY_SEQ_PLL_208M, SND_SOC_NOPM, 0,
			      0, mt_pll208m_vow_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("AUDGLB_VOW", SUPPLY_SEQ_AUD_GLB_VOW,
			      MT6681_VOWPLL_PMU_CON0, RG_VOWPLL_EN_SFT, 0,
			      mt_vowpll_event, SND_SOC_DAPM_PRE_PMU),
	SND_SOC_DAPM_SUPPLY_S("VOW_DIG_CFG", SUPPLY_SEQ_VOW_DIG_CFG,
			      SND_SOC_NOPM, 0, 1, mt_vow_digital_cfg_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("VOW_LEGACY_CIC_CFG", SUPPLY_SEQ_VOW_CIC_CFG,
			      SND_SOC_NOPM, 0, 0, mt_vow_legacy_cic_cfg_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("VOW_NEW_CIC_CFG", SUPPLY_SEQ_VOW_CIC_CFG,
			      SND_SOC_NOPM, 0, 0, mt_vow_new_cic_cfg_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("VOW_HDR_CONCURRENT", SUPPLY_SEQ_VOW_DIG_CFG,
			      SND_SOC_NOPM, 0, 0, mt_vow_hdr_concurrent_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
#endif
	/* Digital Clock */
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_AFE_CTL", SUPPLY_SEQ_AUD_TOP_LAST,
			      MT6681_AUDIO_TOP_CON0, PDN_AFE_CTL_SFT, 1,
			      mt_audtop_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_DAC_CTL", SUPPLY_SEQ_AUD_TOP,
			      MT6681_AUDIO_TOP_CON0, PDN_DAC_CTL_SFT, 1, NULL,
			      0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_ADC_CTL", SUPPLY_SEQ_AUD_TOP,
			      MT6681_AUDIO_TOP_CON0, PDN_ADC_CTL_SFT, 1, NULL,
			      0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_ADDA6_ADC_CTL", SUPPLY_SEQ_AUD_TOP,
			      MT6681_AUDIO_TOP_CON0, PDN_ADDA6_ADC_CTL_SFT, 1,
			      NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_ADDA7_ADC_CTL", SUPPLY_SEQ_AUD_TOP,
			      MT6681_AUDIO_TOP_CON0, PDN_ADDA7_ADC_CTL_SFT, 1,
			      NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PWR_CLK", SUPPLY_SEQ_AUD_TOP,
			      MT6681_AUDIO_TOP_CON0, PWR_CLK_DIS_CTL_SFT, 1,
			      NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PDN_AFE_TESTMODEL", SUPPLY_SEQ_AUD_TOP,
			      MT6681_AUDIO_TOP_CON0, PDN_AFE_TESTMODEL_CTL_SFT,
			      1, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PDN_RESERVED", SUPPLY_SEQ_AUD_TOP,
			      SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("AUDIO_TOP_PDN_OTHERS", SUPPLY_SEQ_AUD_TOP,
			      SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("SDM", SUPPLY_SEQ_DL_SDM, SND_SOC_NOPM, 0, 0,
			      mt_sdm_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("SDM_3RD", SUPPLY_SEQ_DL_SDM, SND_SOC_NOPM, 0, 0,
			      mt_sdm_3rd_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("NLE", SUPPLY_SEQ_DL_NLE, SND_SOC_NOPM, 0, 0,
			      mt_nle_event, SND_SOC_DAPM_PRE_PMU),
	SND_SOC_DAPM_SUPPLY_S("HW_Gain", SUPPLY_SEQ_DL_HWGAIN, SND_SOC_NOPM, 0, 0,
			      mt_hwgain_event, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),


	/* ch123 share SDM FIFO CLK */
	SND_SOC_DAPM_SUPPLY_S("SDM_FIFO_CLK", SUPPLY_SEQ_DL_SDM_FIFO_CLK,
			      SND_SOC_NOPM, 0, 0, mt_sdm_fifo_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("NCP", SUPPLY_SEQ_DL_NCP, SND_SOC_NOPM, 0, 0,
			      NULL, SND_SOC_DAPM_PRE_PMU),
	SND_SOC_DAPM_SUPPLY_S("CLH", SUPPLY_SEQ_DL_CLH, SND_SOC_NOPM, 0, 0,
			      mt_clh_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY("DL Digital Clock", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_SUPPLY("DL Digital Clock CH_1_2", SND_SOC_NOPM, 0, 0, NULL,
			    0),
	SND_SOC_DAPM_SUPPLY("DL Digital Clock CH_3_4", SND_SOC_NOPM, 0, 0, NULL,
			    0),

	/* AFE ON */
	SND_SOC_DAPM_SUPPLY_S("AFE_ON", SUPPLY_SEQ_AFE, MT6681_AFE_TOP_CON0,
			      AFE_ON_SFT, 0, mt_top_event,
			      SND_SOC_DAPM_PRE_PMU),
	/* GPIO */
	SND_SOC_DAPM_SUPPLY_S("DL_GPIO", SUPPLY_SEQ_DL_GPIO, SND_SOC_NOPM, 0, 0,
			      mt_dl_gpio_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("UL_GPIO", SUPPLY_SEQ_UL_GPIO, SND_SOC_NOPM, 0, 0,
			      mt_ul_gpio_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("UL56_GPIO", SUPPLY_SEQ_UL_GPIO, SND_SOC_NOPM, 0, 0,
			      mt_ul56_gpio_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	/* AIF Rx*/
	SND_SOC_DAPM_AIF_IN("AIF_RX", "AIF1 Playback", 0, SND_SOC_NOPM, 0, 0),

	SND_SOC_DAPM_AIF_IN("AIF2_RX", "AIF2 Playback", 0, SND_SOC_NOPM, 0, 0),

	SND_SOC_DAPM_SUPPLY_S("AFE_DL_SRC", SUPPLY_SEQ_DL_SRC, SND_SOC_NOPM, 0,
			      0, mt_dl_src_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("AFE_2ND_DL_SRC", SUPPLY_SEQ_DL_SRC, SND_SOC_NOPM,
			      0, 0, mt_2nd_dl_src_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	/* DL Supply */
	SND_SOC_DAPM_SUPPLY("DL Power Supply", SND_SOC_NOPM, 0, 0, NULL, 0),

	SND_SOC_DAPM_SUPPLY_S("ESD_RESIST", SUPPLY_SEQ_DL_ESD_RESIST,
			      SND_SOC_NOPM, 0, 0, mt_esd_resist_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("LDO", SUPPLY_SEQ_DL_LDO, SND_SOC_NOPM, 0, 0,
			      mt_ldo_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("ZCD", SUPPLY_SEQ_DL_ZCD, SND_SOC_NOPM, 0, 0,
			      mt_zcd_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("CLH_POST", SUPPLY_SEQ_DL_CLH_POST, SND_SOC_NOPM,
			      0, 0, mt_clh_post_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("NVREG", SUPPLY_SEQ_DL_NVREG, SND_SOC_NOPM, 0, 0,
			      mt_nvreg_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("LDO_REMOTE", SUPPLY_SEQ_DL_LDO_REMOTE_SENSE,
			      SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("IBIST", SUPPLY_SEQ_DL_IBIST, SND_SOC_NOPM, 0, 0,
			      NULL, 0),

	/* DAC */
	SND_SOC_DAPM_MUX("DAC In Mux", SND_SOC_NOPM, 0, 0, &dac_in_mux_control),

	SND_SOC_DAPM_DAC("DACL", NULL, SND_SOC_NOPM, 0, 0),

	SND_SOC_DAPM_DAC("DACR", NULL, SND_SOC_NOPM, 0, 0),

	SND_SOC_DAPM_DAC("DAC_3RD", NULL, SND_SOC_NOPM, 0, 0),

	/* Headphone */
	SND_SOC_DAPM_MUX_E("HPL Mux", SND_SOC_NOPM, 0, 0, &hpl_in_mux_control,
			   mt_hp_event,
			   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),

	SND_SOC_DAPM_MUX_E("HPR Mux", SND_SOC_NOPM, 0, 0, &hpr_in_mux_control,
			   mt_hp_event,
			   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),

	SND_SOC_DAPM_SUPPLY("HP_Supply", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("HP_PULL_DOWN", SUPPLY_SEQ_HP_PULL_DOWN,
			      SND_SOC_NOPM, 0, 0, mt_hp_pull_down_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("HP_MUTE", SUPPLY_SEQ_HP_MUTE, SND_SOC_NOPM, 0, 0,
			      mt_hp_mute_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("HP_DAMP", SUPPLY_SEQ_HP_DAMPING_OFF_RESET_CMFB,
			      SND_SOC_NOPM, 0, 0, mt_hp_damp_event,
			      SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("HP_ANA_TRIM", SUPPLY_SEQ_HP_ANA_TRIM,
			      SND_SOC_NOPM, 0, 0, mt_hp_ana_trim_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),

	/* Receiver */
	SND_SOC_DAPM_MUX_E("RCV Mux", SND_SOC_NOPM, 0, 0, &rcv_in_mux_control,
			   mt_rcv_event,
			   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),

	/* LOL */
	SND_SOC_DAPM_MUX_E("LOL Mux", SND_SOC_NOPM, 0, 0, &lo_in_mux_control,
			   mt_lo_event,
			   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_PRE_PMD),

	/* Outputs */
	SND_SOC_DAPM_OUTPUT("Receiver"), SND_SOC_DAPM_OUTPUT("Headphone L"),
	SND_SOC_DAPM_OUTPUT("Headphone R"),
	SND_SOC_DAPM_OUTPUT("Headphone L Ext Spk Amp"),
	SND_SOC_DAPM_OUTPUT("Headphone R Ext Spk Amp"),
	SND_SOC_DAPM_OUTPUT("LINEOUT L"),

	/* SGEN */
	// todo
	SND_SOC_DAPM_SUPPLY("SGEN DL Enable", MT6681_AFE_SINEGEN_CON0,
			    SINEGEN_DAC_EN_SFT, 0, NULL, 0),
	SND_SOC_DAPM_SUPPLY("SGEN MUTE", SND_SOC_NOPM, 0, 0, mt_sgen_event,
			    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY("SGEN DL SRC", SND_SOC_NOPM, SND_SOC_NOPM, 0, NULL,
			    0),
	/* tricky, same reg/bit as "AIF_RX", reconsider */

	SND_SOC_DAPM_INPUT("SGEN DL"),

	/* Uplinks */
	SND_SOC_DAPM_AIF_OUT("AIF1TX", "AIF1 Capture", 0, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_AIF_OUT("AIF2TX", "AIF2 Capture", 0, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_AIF_OUT("AIF3TX", "AIF3 Capture", 0, SND_SOC_NOPM, 0, 0),

	SND_SOC_DAPM_SUPPLY_S("ADC_LR_CLKGEN", SUPPLY_SEQ_ADC_CLKGEN, SND_SOC_NOPM,
			      0, 0, mt_adc_lr_clk_gen_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_34_CLKGEN", SUPPLY_SEQ_ADC_CLKGEN, SND_SOC_NOPM,
			      0, 0, mt_adc_34_clk_gen_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_56_CLKGEN", SUPPLY_SEQ_ADC_CLKGEN, SND_SOC_NOPM,
			      0, 0, mt_adc_56_clk_gen_event,
			      SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_PRE_PMD),

	SND_SOC_DAPM_SUPPLY_S("DCC_CLK", SUPPLY_SEQ_DCC_CLK, SND_SOC_NOPM, 0, 0,
			      mt_dcc_clk_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("DCC_r_CLK", SUPPLY_SEQ_DCC_CLK, SND_SOC_NOPM, 0,
			      0, mt_r_dcc_clk_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("DCC_3_CLK", SUPPLY_SEQ_DCC_CLK, SND_SOC_NOPM, 0,
			      0, mt_3_dcc_clk_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("DCC_4_CLK", SUPPLY_SEQ_DCC_CLK, SND_SOC_NOPM, 0,
			      0, mt_4_dcc_clk_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("DCC_5_CLK", SUPPLY_SEQ_DCC_CLK, SND_SOC_NOPM, 0,
			      0, mt_5_dcc_clk_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("DCC_6_CLK", SUPPLY_SEQ_DCC_CLK, SND_SOC_NOPM, 0,
			      0, mt_6_dcc_clk_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	/* Uplinks MUX */
	SND_SOC_DAPM_MUX("AIF Out Mux", SND_SOC_NOPM, 0, 0,
			 &aif_out_mux_control),

	SND_SOC_DAPM_MUX("AIF2 Out Mux", SND_SOC_NOPM, 0, 0,
			 &aif2_out_mux_control),

	SND_SOC_DAPM_MUX("AIF3 Out Mux", SND_SOC_NOPM, 0, 0,
			 &aif3_out_mux_control),

	SND_SOC_DAPM_SUPPLY("AIFTX_Supply", MT6681_AFE_ADDA_UL_DL_CON0_0,
			    MT6681_ADDA_AFE_ON_SFT, 0, NULL, 0),

	SND_SOC_DAPM_SUPPLY_S("MTKAIF_TX", SUPPLY_SEQ_UL_MTKAIF, SND_SOC_NOPM,
			      0, 0, mt_mtkaif_tx_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("MTKAIF_TX3", SUPPLY_SEQ_UL_MTKAIF, SND_SOC_NOPM,
			      0, 0, mt_mtkaif_tx3_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("UL_SRC_CF", SUPPLY_SEQ_UL_SRC,
			      MT6681_AFE_ADDA_UL_SRC_CON0_3,
			      ADDA_ULCF_CFG_EN_CTL_SFT, 0, mt_ulcf_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("UL_SRC", SUPPLY_SEQ_UL_SRC, SND_SOC_NOPM, 0, 0,
			      mt_ul_src_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("UL_SRC_DMIC", SUPPLY_SEQ_UL_SRC_DMIC,
			      MT6681_AFE_ADDA_UL_DL_CON0_0,
			      MT6681_AFE_DMIC_CKDIV_ON_SFT, 0,
			      mt_ul_src_dmic_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("UL_SRC_34", SUPPLY_SEQ_UL_SRC, SND_SOC_NOPM, 0,
			      0, mt_ul34_src_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("UL_SRC_34_DMIC", SUPPLY_SEQ_UL_SRC_DMIC,
			      MT6681_AFE_ADDA_UL_DL_CON0_0,
			      MT6681_AFE_DMIC_CKDIV_ON_SFT, 0,
			      mt_ul_src_34_dmic_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_SUPPLY_S("UL_SRC_56", SUPPLY_SEQ_UL_SRC, SND_SOC_NOPM, 0,
			      0, mt_ul56_src_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	/* TODO: update for UL_SRC_56_DMIC */

	SND_SOC_DAPM_MUX("MISO0_MUX", SND_SOC_NOPM, 0, 0, &miso0_mux_control),
	SND_SOC_DAPM_MUX("MISO1_MUX", SND_SOC_NOPM, 0, 0, &miso1_mux_control),
	SND_SOC_DAPM_MUX("MISO2_MUX", SND_SOC_NOPM, 0, 0, &miso2_mux_control),
	SND_SOC_DAPM_MUX("MISO3_MUX", SND_SOC_NOPM, 0, 0, &miso3_mux_control),
	SND_SOC_DAPM_MUX("MISO4_MUX", SND_SOC_NOPM, 0, 0, &miso4_mux_control),
	SND_SOC_DAPM_MUX("MISO5_MUX", SND_SOC_NOPM, 0, 0, &miso5_mux_control),

	SND_SOC_DAPM_MUX("UL_SRC_MUX", SND_SOC_NOPM, 0, 0, &ul_src_mux_control),
	SND_SOC_DAPM_MUX("UL2_SRC_MUX", SND_SOC_NOPM, 0, 0,
			 &ul2_src_mux_control),
	SND_SOC_DAPM_MUX("UL3_SRC_MUX", SND_SOC_NOPM, 0, 0,
			 &ul3_src_mux_control),
	SND_SOC_DAPM_MUX("DMIC0_MUX", SND_SOC_NOPM, 0, 0, &dmic0_mux_control),
	SND_SOC_DAPM_MUX("DMIC1_MUX", SND_SOC_NOPM, 0, 0, &dmic1_mux_control),
	SND_SOC_DAPM_MUX("DMIC2_MUX", SND_SOC_NOPM, 0, 0, &dmic2_mux_control),
	SND_SOC_DAPM_MUX("DMIC3_MUX", SND_SOC_NOPM, 0, 0, &dmic3_mux_control),
#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	/* VOW CIC Filter MUX */
	SND_SOC_DAPM_MUX("VOW_CIC_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_cic_mux_control),
	SND_SOC_DAPM_MUX("VOW_UL_SRC_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_ul_src_mux_control),
	SND_SOC_DAPM_MUX("VOW_AMIC0_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_amic0_mux_control),
	SND_SOC_DAPM_MUX("VOW_AMIC1_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_amic1_mux_control),
	SND_SOC_DAPM_MUX("VOW_AMIC2_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_amic2_mux_control),
	SND_SOC_DAPM_MUX("VOW_AMIC3_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_amic3_mux_control),
	/* VOW ADC MUX */
	SND_SOC_DAPM_MUX("VOW_ADC_L_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_adc_l_mux_control),
	SND_SOC_DAPM_MUX("VOW_ADC_R_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_adc_r_mux_control),
	SND_SOC_DAPM_MUX("VOW_ADC_3_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_adc_3_mux_control),
	SND_SOC_DAPM_MUX("VOW_ADC_4_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_adc_4_mux_control),
	SND_SOC_DAPM_MUX("VOW_ADC_5_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_adc_5_mux_control),
	SND_SOC_DAPM_MUX("VOW_ADC_6_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_adc_6_mux_control),

	SND_SOC_DAPM_MUX("VOW_DMIC0_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_dmic0_mux_control),
	SND_SOC_DAPM_MUX("VOW_DMIC1_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_dmic1_mux_control),
	SND_SOC_DAPM_MUX("VOW_DMIC2_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_dmic2_mux_control),
	SND_SOC_DAPM_MUX("VOW_DMIC3_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_dmic3_mux_control),
	/* VOW PBUF MUX */
	SND_SOC_DAPM_MUX("VOW_PBUF0_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_pbuf0_mux_control),
	SND_SOC_DAPM_MUX("VOW_PBUF1_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_pbuf1_mux_control),
	SND_SOC_DAPM_MUX("VOW_PBUF2_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_pbuf2_mux_control),
	SND_SOC_DAPM_MUX("VOW_PBUF3_MUX", SND_SOC_NOPM, 0, 0,
			 &vow_pbuf3_mux_control),
#endif
	SND_SOC_DAPM_MUX_E("ADC_L_Mux", SND_SOC_NOPM, 0, 0,
			   &adc_left_mux_control, NULL, 0),
	SND_SOC_DAPM_MUX_E("ADC_R_Mux", SND_SOC_NOPM, 0, 0,
			   &adc_right_mux_control, NULL, 0),
	SND_SOC_DAPM_MUX_E("ADC_3_Mux", SND_SOC_NOPM, 0, 0, &adc_3_mux_control,
			   NULL, 0),
	SND_SOC_DAPM_MUX_E("ADC_4_Mux", SND_SOC_NOPM, 0, 0, &adc_4_mux_control,
			   NULL, 0),
	SND_SOC_DAPM_MUX_E("ADC_5_Mux", SND_SOC_NOPM, 0, 0, &adc_5_mux_control,
			   NULL, 0),
	SND_SOC_DAPM_MUX_E("ADC_6_Mux", SND_SOC_NOPM, 0, 0, &adc_6_mux_control,
			   NULL, 0),

	SND_SOC_DAPM_ADC("ADC_L", NULL, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_ADC("ADC_R", NULL, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_ADC("ADC_3", NULL, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_ADC("ADC_4", NULL, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_ADC("ADC_5", NULL, SND_SOC_NOPM, 0, 0),
	SND_SOC_DAPM_ADC("ADC_6", NULL, SND_SOC_NOPM, 0, 0),

	SND_SOC_DAPM_SUPPLY_S("ADC_L_EN", SUPPLY_SEQ_UL_ADC, SND_SOC_NOPM, 0, 0,
			      mt_adc_l_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_R_EN", SUPPLY_SEQ_UL_ADC, SND_SOC_NOPM, 0, 0,
			      mt_adc_r_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_3_EN", SUPPLY_SEQ_UL_ADC, SND_SOC_NOPM, 0, 0,
			      mt_adc_3_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_4_EN", SUPPLY_SEQ_UL_ADC, SND_SOC_NOPM, 0, 0,
			      mt_adc_4_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_5_EN", SUPPLY_SEQ_UL_ADC, SND_SOC_NOPM, 0, 0,
			      mt_adc_5_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("ADC_6_EN", SUPPLY_SEQ_UL_ADC, SND_SOC_NOPM, 0, 0,
			      mt_adc_6_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),

	SND_SOC_DAPM_MUX_E("PGA_L_Mux", SND_SOC_NOPM, 0, 0,
			   &pga_left_mux_control, mt_pga_l_mux_event,
			   SND_SOC_DAPM_WILL_PMU),
	SND_SOC_DAPM_MUX_E("PGA_R_Mux", SND_SOC_NOPM, 0, 0,
			   &pga_right_mux_control, mt_pga_r_mux_event,
			   SND_SOC_DAPM_WILL_PMU),
	SND_SOC_DAPM_MUX_E("PGA_3_Mux", SND_SOC_NOPM, 0, 0, &pga_3_mux_control,
			   mt_pga_3_mux_event, SND_SOC_DAPM_WILL_PMU),
	SND_SOC_DAPM_MUX_E("PGA_4_Mux", SND_SOC_NOPM, 0, 0, &pga_4_mux_control,
			   mt_pga_4_mux_event, SND_SOC_DAPM_WILL_PMU),
	SND_SOC_DAPM_MUX_E("PGA_5_Mux", SND_SOC_NOPM, 0, 0, &pga_5_mux_control,
			   mt_pga_5_mux_event, SND_SOC_DAPM_WILL_PMU),
	SND_SOC_DAPM_MUX_E("PGA_6_Mux", SND_SOC_NOPM, 0, 0, &pga_6_mux_control,
			   mt_pga_6_mux_event, SND_SOC_DAPM_WILL_PMU),

	SND_SOC_DAPM_PGA("PGA_L", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_PGA("PGA_R", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_PGA("PGA_3", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_PGA("PGA_4", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_PGA("PGA_5", SND_SOC_NOPM, 0, 0, NULL, 0),
	SND_SOC_DAPM_PGA("PGA_6", SND_SOC_NOPM, 0, 0, NULL, 0),

	SND_SOC_DAPM_SUPPLY_S("PGA_L_EN", SUPPLY_SEQ_UL_PGA,
			      MT6681_AUDENC_PMU_CON0, RG_AUDPREAMPLON_SFT, 0,
			      mt_pga_l_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("PGA_R_EN", SUPPLY_SEQ_UL_PGA,
			      MT6681_AUDENC_PMU_CON2, RG_AUDPREAMPRON_SFT, 0,
			      mt_pga_r_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("PGA_3_EN", SUPPLY_SEQ_UL_PGA,
			      MT6681_AUDENC_PMU_CON4, RG_AUDPREAMP3ON_SFT, 0,
			      mt_pga_3_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("PGA_4_EN", SUPPLY_SEQ_UL_PGA,
			      MT6681_AUDENC_PMU_CON6, RG_AUDPREAMP4ON_SFT, 0,
			      mt_pga_4_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("PGA_5_EN", SUPPLY_SEQ_UL_PGA,
			      MT6681_AUDENC_2_PMU_CON2, RG_AUDPREAMP5ON_SFT, 0,
			      mt_pga_5_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("PGA_6_EN", SUPPLY_SEQ_UL_PGA,
			      MT6681_AUDENC_2_PMU_CON4, RG_AUDPREAMP6ON_SFT, 0,
			      mt_pga_6_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU
				      | SND_SOC_DAPM_POST_PMD),
	/* UL input */
	SND_SOC_DAPM_INPUT("AIN0"), SND_SOC_DAPM_INPUT("AIN1"),
	SND_SOC_DAPM_INPUT("AIN2"), SND_SOC_DAPM_INPUT("AIN3"),
	SND_SOC_DAPM_INPUT("AIN4"), SND_SOC_DAPM_INPUT("AIN5"),
	SND_SOC_DAPM_INPUT("AIN6"),

	SND_SOC_DAPM_INPUT("AIN0_DMIC"), SND_SOC_DAPM_INPUT("AIN2_DMIC"),
	SND_SOC_DAPM_INPUT("AIN3_DMIC"), SND_SOC_DAPM_INPUT("AIN4_DMIC"),

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	SND_SOC_DAPM_INPUT("AIN_VIRTUAL"),
	SND_SOC_DAPM_INPUT("VOW_PBUF_SRC"),
	SND_SOC_DAPM_INPUT("VOW_LEGACY_CIC"),
	SND_SOC_DAPM_INPUT("VOW_NEW_CIC"),
#endif
	/* mic bias */
	SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_0", SUPPLY_SEQ_MIC_BIAS,
			      MT6681_AUDENC_PMU_CON59, RG_AUDPWDBMICBIAS0_SFT,
			      0, mt_mic_bias_0_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_1", SUPPLY_SEQ_MIC_BIAS,
			      MT6681_AUDENC_PMU_CON61, RG_AUDPWDBMICBIAS1_SFT,
			      0, mt_mic_bias_1_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_2", SUPPLY_SEQ_MIC_BIAS,
			      MT6681_AUDENC_PMU_CON63, RG_AUDPWDBMICBIAS2_SFT,
			      0, mt_mic_bias_2_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
	SND_SOC_DAPM_SUPPLY_S("MIC_BIAS_3", SUPPLY_SEQ_MIC_BIAS,
			      MT6681_AUDENC_PMU_CON65, RG_AUDPWDBMICBIAS3_SFT,
			      0, mt_mic_bias_3_event,
			      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),

	/* dmic */
	SND_SOC_DAPM_SUPPLY_S("DMIC_0", SUPPLY_SEQ_DMIC,
			      MT6681_AUDENC_PMU_CON55, RG_AUDDIGMICEN_SFT, 0,
			      NULL, 0),
	SND_SOC_DAPM_SUPPLY_S("DMIC_1", SUPPLY_SEQ_DMIC,
			      MT6681_AUDENC_PMU_CON57, RG_AUDDIGMIC1EN_SFT, 0,
			      NULL, 0),

	/* DC trim : trigger dc trim flow because set the reg when init_reg */
	/* this must be at the last widget */
	SND_SOC_DAPM_SUPPLY("DC Trim", MT6681_AUDDEC_PMU_CON51,
			    RG_AUDTRIMBUF_EN_VAUDP18_SFT, 0, mt_dc_trim_event,
			    SND_SOC_DAPM_POST_PMD),
#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	SND_SOC_DAPM_AIF_OUT_E("VOW TX", "VOW Capture", 0, SND_SOC_NOPM, 0, 0,
			       mt_aif_vow_tx_event,
			       SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
#endif
};

#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
static int mt_vow_amic_connect(struct snd_soc_dapm_widget *source,
			       struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_0])
	    || IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_1])
	    || IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_2])
	    || IS_AMIC_BASE(priv->mux_select[MUX_MIC_TYPE_3]))
		return 1;
	else
		return 0;
}
#endif

static int mt_dcc_clk_connect(struct snd_soc_dapm_widget *source,
			      struct snd_soc_dapm_widget *sink)
{
	struct snd_soc_dapm_widget *w = sink;
	struct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_0])
	    || IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_1])
	    || IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_2])
	    || IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_3]))
		return 1;
	else
		return 0;
}

/* DAPM Route */
static const struct snd_soc_dapm_route mt6681_dapm_routes[] = {
	/* Capture */
	{"AIFTX_Supply", NULL, "SCP_REQ"},
	{"AIFTX_Supply", NULL, "KEY"},
	{"AIFTX_Supply", NULL, "UL_GPIO"},
	{"AIFTX_Supply", NULL, "ADC_INIT"},
	{"AIFTX_Supply", NULL, "CLK_BUF"},
	{"AIFTX_Supply", NULL, "AUDGLB"},
	{"AIFTX_Supply", NULL, "CLKSQ UL Audio"},
	{"AIFTX_Supply", NULL, "PLL18 EN", is_need_pll_208M},
	{"AIFTX_Supply", NULL, "PLL18 Audio", is_need_pll_208M},
	{"AIFTX_Supply", NULL, "AUD_CK"},
	{"AIFTX_Supply", NULL, "AUDIF_CK"},
	{"AIFTX_Supply", NULL, "SRAM Audio"},
	{"AIFTX_Supply", NULL, "AUDIO_TOP_AFE_CTL"},
	{"AIFTX_Supply", NULL, "AUDIO_TOP_PWR_CLK"},
	/*
	 * *_ADC_CTL should enable only if UL_SRC in use,
	 * but dm ck may be needed even UL_SRC_x not in use
	 */
	{"AIFTX_Supply", NULL, "AUDIO_TOP_ADC_CTL"},
	{"AIFTX_Supply", NULL, "AUDIO_TOP_ADDA6_ADC_CTL"},
	{"AIFTX_Supply", NULL, "AUDIO_TOP_ADDA7_ADC_CTL"},
	{"AIFTX_Supply", NULL, "AFE_ON"},
	{"AIFTX_Supply", NULL, "LDO_VAUD18"},

	/* ul ch 12 */
	{"AIF1TX", NULL, "AIFTX_Supply"},
	{"AIF1TX", NULL, "AIF Out Mux"},
	{"AIF1TX", NULL, "MTKAIF_TX"},

	{"AIF2TX", NULL, "AIFTX_Supply"},
	{"AIF2TX", NULL, "AIF2 Out Mux"},
	{"AIF2TX", NULL, "MTKAIF_TX"},

	{"AIF3TX", NULL, "AIFTX_Supply"},
	{"AIF3TX", NULL, "UL56_GPIO"},
	{"AIF3TX", NULL, "AIF3 Out Mux"},
	{"AIF3TX", NULL, "MTKAIF_TX"},
	{"AIF3TX", NULL, "MTKAIF_TX3"},

	{"AIF Out Mux", "Normal Path", "MISO0_MUX"},
	{"AIF Out Mux", "Normal Path", "MISO1_MUX"},

	{"AIF2 Out Mux", "Normal Path", "MISO2_MUX"},
	{"AIF2 Out Mux", "Normal Path", "MISO3_MUX"},

	{"AIF3 Out Mux", "Normal Path", "MISO4_MUX"},
	{"AIF3 Out Mux", "Normal Path", "MISO5_MUX"},

	{"MISO0_MUX", "UL1_CH1", "UL_SRC_MUX"},
	{"MISO0_MUX", "UL1_CH2", "UL_SRC_MUX"},
	{"MISO0_MUX", "UL2_CH1", "UL2_SRC_MUX"},
	{"MISO0_MUX", "UL2_CH2", "UL2_SRC_MUX"},
	{"MISO0_MUX", "UL3_CH1", "UL3_SRC_MUX"},
	{"MISO0_MUX", "UL3_CH2", "UL3_SRC_MUX"},

	{"MISO1_MUX", "UL1_CH1", "UL_SRC_MUX"},
	{"MISO1_MUX", "UL1_CH2", "UL_SRC_MUX"},
	{"MISO1_MUX", "UL2_CH1", "UL2_SRC_MUX"},
	{"MISO1_MUX", "UL2_CH2", "UL2_SRC_MUX"},
	{"MISO1_MUX", "UL3_CH1", "UL3_SRC_MUX"},
	{"MISO1_MUX", "UL3_CH2", "UL3_SRC_MUX"},

	{"MISO2_MUX", "UL1_CH1", "UL_SRC_MUX"},
	{"MISO2_MUX", "UL1_CH2", "UL_SRC_MUX"},
	{"MISO2_MUX", "UL2_CH1", "UL2_SRC_MUX"},
	{"MISO2_MUX", "UL2_CH2", "UL2_SRC_MUX"},
	{"MISO2_MUX", "UL3_CH1", "UL3_SRC_MUX"},
	{"MISO2_MUX", "UL3_CH2", "UL3_SRC_MUX"},

	{"MISO3_MUX", "UL1_CH1", "UL_SRC_MUX"},
	{"MISO3_MUX", "UL1_CH2", "UL_SRC_MUX"},
	{"MISO3_MUX", "UL2_CH1", "UL2_SRC_MUX"},
	{"MISO3_MUX", "UL2_CH2", "UL2_SRC_MUX"},
	{"MISO3_MUX", "UL3_CH1", "UL3_SRC_MUX"},
	{"MISO3_MUX", "UL3_CH2", "UL3_SRC_MUX"},

	{"MISO4_MUX", "UL1_CH1", "UL_SRC_MUX"},
	{"MISO4_MUX", "UL1_CH2", "UL_SRC_MUX"},
	{"MISO4_MUX", "UL2_CH1", "UL2_SRC_MUX"},
	{"MISO4_MUX", "UL2_CH2", "UL2_SRC_MUX"},
	{"MISO4_MUX", "UL3_CH1", "UL3_SRC_MUX"},
	{"MISO4_MUX", "UL3_CH2", "UL3_SRC_MUX"},

	{"MISO5_MUX", "UL1_CH1", "UL_SRC_MUX"},
	{"MISO5_MUX", "UL1_CH2", "UL_SRC_MUX"},
	{"MISO5_MUX", "UL2_CH1", "UL2_SRC_MUX"},
	{"MISO5_MUX", "UL2_CH2", "UL2_SRC_MUX"},
	{"MISO5_MUX", "UL3_CH1", "UL3_SRC_MUX"},
	{"MISO5_MUX", "UL3_CH2", "UL3_SRC_MUX"},

	{"UL_SRC_MUX", "AMIC", "ADC_L"},
	{"UL_SRC_MUX", "AMIC", "ADC_R"},
	{"UL_SRC_MUX", "DMIC", "DMIC0_MUX"},
	{"UL_SRC_MUX", "DMIC", "DMIC1_MUX"},
	{"UL_SRC_MUX", NULL, "UL_SRC_CF", is_need_ulcf},
	{"UL_SRC_MUX", NULL, "UL_SRC"},

	{"UL2_SRC_MUX", "AMIC", "ADC_3"},
	{"UL2_SRC_MUX", "AMIC", "ADC_4"},
	{"UL2_SRC_MUX", "DMIC", "DMIC2_MUX"},
	{"UL2_SRC_MUX", "DMIC", "DMIC3_MUX"},
	{"UL2_SRC_MUX", NULL, "UL_SRC_34"},

	{"UL3_SRC_MUX", "AMIC", "ADC_5"},
	{"UL3_SRC_MUX", "AMIC", "ADC_6"},
	/*{"UL3_SRC_MUX", "DMIC", "DMIC2_MUX"},*/
	/*{"UL3_SRC_MUX", "DMIC", "DMIC3_MUX"},*/
	{"UL3_SRC_MUX", NULL, "UL_SRC_56"},

	{"DMIC0_MUX", "DMIC_DATA0", "AIN0_DMIC"},
	{"DMIC0_MUX", "DMIC_DATA1", "AIN2_DMIC"},
	{"DMIC0_MUX", "DMIC_DATA2", "AIN3_DMIC"},
	{"DMIC0_MUX", "DMIC_DATA3", "AIN4_DMIC"},
	{"DMIC1_MUX", "DMIC_DATA0", "AIN0_DMIC"},
	{"DMIC1_MUX", "DMIC_DATA1", "AIN2_DMIC"},
	{"DMIC1_MUX", "DMIC_DATA2", "AIN3_DMIC"},
	{"DMIC1_MUX", "DMIC_DATA3", "AIN4_DMIC"},
	{"DMIC2_MUX", "DMIC_DATA0", "AIN0_DMIC"},
	{"DMIC2_MUX", "DMIC_DATA1", "AIN2_DMIC"},
	{"DMIC2_MUX", "DMIC_DATA2", "AIN3_DMIC"},
	{"DMIC2_MUX", "DMIC_DATA3", "AIN4_DMIC"},
	{"DMIC3_MUX", "DMIC_DATA0", "AIN0_DMIC"},
	{"DMIC3_MUX", "DMIC_DATA1", "AIN2_DMIC"},
	{"DMIC3_MUX", "DMIC_DATA2", "AIN3_DMIC"},
	{"DMIC3_MUX", "DMIC_DATA3", "AIN4_DMIC"},

	{"DMIC0_MUX", NULL, "UL_SRC_DMIC"},
	{"DMIC1_MUX", NULL, "UL_SRC_DMIC"},
	{"DMIC2_MUX", NULL, "UL_SRC_DMIC"},
	{"DMIC3_MUX", NULL, "UL_SRC_DMIC"},
	{"DMIC0_MUX", NULL, "UL_SRC_34_DMIC"},
	{"DMIC1_MUX", NULL, "UL_SRC_34_DMIC"},
	{"DMIC2_MUX", NULL, "UL_SRC_34_DMIC"},
	{"DMIC3_MUX", NULL, "UL_SRC_34_DMIC"},

	{"AIN0_DMIC", NULL, "DMIC_0"},
	{"AIN2_DMIC", NULL, "DMIC_0"},
	{"AIN3_DMIC", NULL, "DMIC_1"},
	{"AIN4_DMIC", NULL, "DMIC_1"},
	{"AIN0_DMIC", NULL, "MIC_BIAS_0"},
	{"AIN2_DMIC", NULL, "MIC_BIAS_0"},
	{"AIN3_DMIC", NULL, "MIC_BIAS_2"},
	{"AIN4_DMIC", NULL, "MIC_BIAS_2"},
	/* adc */
	{"ADC_L", NULL, "ADC_L_Mux"},
	{"ADC_L", NULL, "ADC_LR_CLKGEN"},
	{"ADC_L", NULL, "ADC_L_EN"},
	{"ADC_R", NULL, "ADC_R_Mux"},
	{"ADC_R", NULL, "ADC_LR_CLKGEN"},
	{"ADC_R", NULL, "ADC_R_EN"},
	/*
	 * amic fifo ch1/2 clk from ADC_L,
	 * enable ADC_L even use ADC_R only
	 */
	{"ADC_R", NULL, "ADC_L_EN"},
	{"ADC_3", NULL, "ADC_3_Mux"},
	{"ADC_3", NULL, "ADC_34_CLKGEN"},
	{"ADC_3", NULL, "ADC_3_EN"},

	{"ADC_4", NULL, "ADC_4_Mux"},
	{"ADC_4", NULL, "ADC_34_CLKGEN"},
	{"ADC_4", NULL, "ADC_4_EN"},

	{"ADC_5", NULL, "ADC_5_Mux"},
	{"ADC_5", NULL, "ADC_56_CLKGEN"},
	{"ADC_5", NULL, "ADC_5_EN"},

	{"ADC_6", NULL, "ADC_6_Mux"},
	{"ADC_6", NULL, "ADC_56_CLKGEN"},
	{"ADC_6", NULL, "ADC_6_EN"},

	{"ADC_L_Mux", "Left Preamplifier", "PGA_L"},
	{"ADC_R_Mux", "Right Preamplifier", "PGA_R"},
	{"ADC_3_Mux", "Preamplifier", "PGA_3"},
	{"ADC_4_Mux", "Preamplifier", "PGA_4"},
	{"ADC_5_Mux", "Preamplifier", "PGA_5"},
	{"ADC_6_Mux", "Preamplifier", "PGA_6"},

	{"PGA_L", NULL, "PGA_L_Mux"},
	{"PGA_L", NULL, "PGA_L_EN"},

	{"PGA_R", NULL, "PGA_R_Mux"},
	{"PGA_R", NULL, "PGA_R_EN"},

	{"PGA_3", NULL, "PGA_3_Mux"},
	{"PGA_3", NULL, "PGA_3_EN"},

	{"PGA_4", NULL, "PGA_4_Mux"},
	{"PGA_4", NULL, "PGA_4_EN"},

	{"PGA_5", NULL, "PGA_5_Mux"},
	{"PGA_5", NULL, "PGA_5_EN"},

	{"PGA_6", NULL, "PGA_6_Mux"},
	{"PGA_6", NULL, "PGA_6_EN"},

	{"PGA_L", NULL, "DCC_CLK", mt_dcc_clk_connect},
	{"PGA_R", NULL, "DCC_r_CLK", mt_dcc_clk_connect},
	{"PGA_3", NULL, "DCC_3_CLK", mt_dcc_clk_connect},
	{"PGA_4", NULL, "DCC_4_CLK", mt_dcc_clk_connect},
	{"PGA_5", NULL, "DCC_5_CLK", mt_dcc_clk_connect},
	{"PGA_6", NULL, "DCC_6_CLK", mt_dcc_clk_connect},

	{"PGA_L_Mux", "AIN0", "AIN0"},
	{"PGA_L_Mux", "AIN1", "AIN1"},
	{"PGA_L_Mux", "AIN2", "AIN2"},

	{"PGA_R_Mux", "AIN0", "AIN0"},
	{"PGA_R_Mux", "AIN1", "AIN1"},
	{"PGA_R_Mux", "AIN2", "AIN2"},
	{"PGA_3_Mux", "AIN0", "AIN0"},

	{"PGA_3_Mux", "AIN2", "AIN2"},
	{"PGA_3_Mux", "AIN3", "AIN3"},
	{"PGA_3_Mux", "AIN5", "AIN5"},

	{"PGA_4_Mux", "AIN2", "AIN2"},
	{"PGA_4_Mux", "AIN3", "AIN3"},
	{"PGA_4_Mux", "AIN4", "AIN4"},
	{"PGA_4_Mux", "AIN6", "AIN6"},

	{"PGA_5_Mux", "AIN0", "AIN0"},
	{"PGA_5_Mux", "AIN2", "AIN2"},
	{"PGA_5_Mux", "AIN5", "AIN5"},
	{"PGA_5_Mux", "AIN6", "AIN6"},

	{"PGA_6_Mux", "AIN1", "AIN1"},
	{"PGA_6_Mux", "AIN2", "AIN2"},
	{"PGA_6_Mux", "AIN5", "AIN5"},
	{"PGA_6_Mux", "AIN6", "AIN6"},

	{"AIN0", NULL, "MIC_BIAS_0"},
	{"AIN0", NULL, "MIC_BIAS_2"},
	{"AIN0", NULL, "MIC_BIAS_3", is_hdr_record},
	{"AIN1", NULL, "MIC_BIAS_1"},
	{"AIN2", NULL, "MIC_BIAS_0"},
	{"AIN2", NULL, "MIC_BIAS_2"},
	{"AIN3", NULL, "MIC_BIAS_3"},
	{"AIN4", NULL, "MIC_BIAS_3"},
	{"AIN5", NULL, "MIC_BIAS_3"},
	{"AIN6", NULL, "MIC_BIAS_3"},

	/* DL Supply */
	{"DL Power Supply", NULL, "SCP_REQ"},
	{"DL Power Supply", NULL, "KEY"},
	{"DL Power Supply", NULL, "DL_GPIO"},
	{"DL Power Supply", NULL, "CLK_BUF"},
	/* {"DL Power Supply", NULL, "vaud18"}, */
	{"DL Power Supply", NULL, "NCP_CK"},
	{"DL Power Supply", NULL, "NCP_CK_208"},
	{"DL Power Supply", NULL, "LDO_VAUD18"},
	{"DL Power Supply", NULL, "CLKSQ DL Audio"},
	{"DL Power Supply", NULL, "PLL18 EN", is_need_pll_208M},
	{"DL Power Supply", NULL, "PLL18 Audio", is_need_pll_208M},
	//{"DL Power Supply", NULL, "AUDNCP_CK"},
	{"DL Power Supply", NULL, "ZCD13M_CK"},
	{"DL Power Supply", NULL, "AUD_CK"},
	{"DL Power Supply", NULL, "AUDIF_CK"},
	{"DL Power Supply", NULL, "AUD208M", is_need_pll_208M},
	{"DL Power Supply", NULL, "SRAM Audio"},

	/* DL Digital Supply */
	{"DL Digital Clock", NULL, "AUDIO_TOP_AFE_CTL"},
	{"DL Digital Clock", NULL, "AUDIO_TOP_DAC_CTL"},
	{"DL Digital Clock", NULL, "AUDIO_TOP_PWR_CLK"},
	{"DL Digital Clock", NULL, "AUDIO_TOP_PDN_AFE_TESTMODEL"},
	{"DL Digital Clock", NULL, "SDM_FIFO_CLK"},
	{"DL Digital Clock", NULL, "NCP"},
	{"DL Digital Clock", NULL, "CLH"},
	{"DL Digital Clock", NULL, "CLH_POST"},
	{"DL Digital Clock", NULL, "NVREG"},
	{"DL Digital Clock", NULL, "AFE_ON"},

	{"DL Digital Clock CH_1_2", NULL, "DL Digital Clock"},
	{"DL Digital Clock CH_1_2", NULL, "SDM"},
	{"DL Digital Clock CH_1_2", NULL, "SDM_3RD", is_hp_lowpower},
	{"DL Digital Clock CH_1_2", NULL, "AFE_DL_SRC"},
	{"DL Digital Clock CH_1_2", NULL, "AFE_2ND_DL_SRC", is_hp_lowpower},
	{"DL Digital Clock CH_1_2", NULL, "NLE"},
	{"DL Digital Clock CH_1_2", NULL, "HW_Gain", is_hwgain_enable},
	{"DL Digital Clock CH_1_2", NULL, "ESD_RESIST"},
	{"DL Digital Clock CH_1_2", NULL, "AUDGLB"},
	{"DL Digital Clock CH_1_2", NULL, "LDO"},
	{"DL Digital Clock CH_1_2", NULL, "ZCD"},

	{"DL Digital Clock CH_3_4", NULL, "DL Digital Clock"},
	//{"DL Digital Clock CH_3_4", NULL, "SDM"}, // TODO: Necessary?
	{"DL Digital Clock CH_3_4", NULL, "SDM_3RD"},
	//{"DL Digital Clock CH_3_4", NULL, "AFE_DL_SRC"}, // TODO: Necessary?
	{"DL Digital Clock CH_3_4", NULL, "AFE_2ND_DL_SRC"},
	{"DL Digital Clock CH_3_4", NULL, "NLE"}, // TODO: Necessary?
	{"DL Digital Clock CH_3_4", NULL, "ESD_RESIST"},
	{"DL Digital Clock CH_3_4", NULL, "AUDGLB"},
	{"DL Digital Clock CH_3_4", NULL, "LDO"},
	{"DL Digital Clock CH_3_4", NULL, "ZCD"},

	{"AIF_RX", NULL, "DL Power Supply"},
	{"AIF_RX", NULL, "DL Digital Clock CH_1_2"},

	{"AIF2_RX", NULL, "DL Power Supply"},
	{"AIF2_RX", NULL, "DL Digital Clock CH_3_4"},

	/* DL Path */
	{"DAC In Mux", "Normal Path", "AIF_RX"},
	{"DAC In Mux", "Sgen", "SGEN DL"},
	{"SGEN DL", NULL, "SGEN DL SRC"},
	{"SGEN DL", NULL, "SGEN MUTE"},
	{"SGEN DL", NULL, "SGEN DL Enable"},
	{"SGEN DL", NULL, "DL Digital Clock CH_1_2"},
	{"SGEN DL", NULL, "DL Digital Clock CH_3_4"},
	/* {"SGEN DL", NULL, "AUDIO_TOP_PDN_AFE_TESTMODEL"},*/

	{"DACL", NULL, "DAC In Mux"},
	{"DACR", NULL, "DAC In Mux"},

	/* DAC 3RD */
	{"DAC In Mux", "Normal Path", "AIF2_RX"},
	{"DAC_3RD", NULL, "DAC In Mux"},

	/* Lineout Path */
	{"LOL Mux", "Playback", "DAC_3RD"},
	{"LOL Mux", "Playback_L_DAC", "DACL"},
	{"LINEOUT L", NULL, "LOL Mux"},

	/* Headphone Path */
	{"HP_Supply", NULL, "HP_ANA_TRIM"},
	{"HPL Mux", NULL, "HP_Supply"},
	{"HPR Mux", NULL, "HP_Supply"},

	{"HPL Mux", "Audio Playback", "DACL"},
	{"HPR Mux", "Audio Playback", "DACR"},
	{"HPL Mux", "HP Impedance", "DACL"},
	{"HPR Mux", "HP Impedance", "DACR"},
	{"HPL Mux", "LoudSPK Playback", "DACL"},
	{"HPR Mux", "LoudSPK Playback", "DACR"},

	{"Headphone L", NULL, "HPL Mux"},
	{"Headphone R", NULL, "HPR Mux"},
	{"Headphone L Ext Spk Amp", NULL, "HPL Mux"},
	{"Headphone R Ext Spk Amp", NULL, "HPR Mux"},

	/* Receiver Path */
	{"RCV Mux", "Voice Playback", "DACL"},
	{"Receiver", NULL, "RCV Mux"},
#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	{"VOW TX", NULL, "KEY"},
	{"VOW TX", NULL, "ADC_INIT"},
	{"VOW TX", NULL, "VOW_UL_SRC_MUX"},
	{"VOW TX", NULL, "VOW_CIC_MUX"},
	{"VOW TX", NULL, "PLL18 EN"},
	{"VOW TX", NULL, "PLL18_VOW"},
	{"VOW TX", NULL, "VOW SRAM Audio"},
	{"VOW TX", NULL, "AUDGLB_VOW", mt_vow_amic_connect},
	{"VOW TX", NULL, "AUD_CK", mt_vow_amic_connect},
	{"VOW TX", NULL, "VOW_DIG_CFG"},
	{"VOW TX", NULL, "CLKSQ UL Audio"},
	{"VOW TX", NULL, "LDO_VAUD18"},
	{"VOW_CIC_MUX", "LOW_Q", "VOW_LEGACY_CIC"},
	{"VOW_CIC_MUX", "HIGH_Q", "VOW_NEW_CIC"},
	{"VOW_LEGACY_CIC", NULL, "VOW_LEGACY_CIC_CFG"},
	{"VOW_NEW_CIC", NULL, "VOW_NEW_CIC_CFG"},
	{"VOW_UL_SRC_MUX", "AMIC", "VOW_AMIC0_MUX"},
	{"VOW_UL_SRC_MUX", "AMIC", "VOW_AMIC1_MUX"},
	{"VOW_UL_SRC_MUX", "AMIC", "VOW_AMIC2_MUX"},
	{"VOW_UL_SRC_MUX", "AMIC", "VOW_AMIC3_MUX"},
	{"VOW_UL_SRC_MUX", "DMIC", "VOW_DMIC0_MUX"},
	{"VOW_UL_SRC_MUX", "DMIC", "VOW_DMIC1_MUX"},
	{"VOW_UL_SRC_MUX", "DMIC", "VOW_DMIC2_MUX"},
	{"VOW_UL_SRC_MUX", "DMIC", "VOW_DMIC3_MUX"},
	//vow amic
	{"VOW_AMIC0_MUX", "ADC_DATA_0", "VOW_ADC_L_MUX"},
	{"VOW_AMIC0_MUX", "ADC_DATA_1", "VOW_ADC_R_MUX"},
	{"VOW_AMIC0_MUX", "ADC_DATA_2", "VOW_ADC_3_MUX"},
	{"VOW_AMIC0_MUX", "ADC_DATA_3", "VOW_ADC_4_MUX"},
	{"VOW_AMIC0_MUX", "ADC_DATA_4", "VOW_ADC_5_MUX"},
	{"VOW_AMIC0_MUX", "ADC_DATA_5", "VOW_ADC_6_MUX"},
	{"VOW_AMIC1_MUX", "ADC_DATA_0", "VOW_ADC_L_MUX"},
	{"VOW_AMIC1_MUX", "ADC_DATA_1", "VOW_ADC_R_MUX"},
	{"VOW_AMIC1_MUX", "ADC_DATA_2", "VOW_ADC_3_MUX"},
	{"VOW_AMIC1_MUX", "ADC_DATA_3", "VOW_ADC_4_MUX"},
	{"VOW_AMIC1_MUX", "ADC_DATA_4", "VOW_ADC_5_MUX"},
	{"VOW_AMIC1_MUX", "ADC_DATA_5", "VOW_ADC_6_MUX"},
	{"VOW_AMIC2_MUX", "ADC_DATA_0", "VOW_ADC_L_MUX"},
	{"VOW_AMIC2_MUX", "ADC_DATA_1", "VOW_ADC_R_MUX"},
	{"VOW_AMIC2_MUX", "ADC_DATA_2", "VOW_ADC_3_MUX"},
	{"VOW_AMIC2_MUX", "ADC_DATA_3", "VOW_ADC_4_MUX"},
	{"VOW_AMIC2_MUX", "ADC_DATA_4", "VOW_ADC_5_MUX"},
	{"VOW_AMIC2_MUX", "ADC_DATA_5", "VOW_ADC_6_MUX"},
	{"VOW_AMIC3_MUX", "ADC_DATA_0", "VOW_ADC_L_MUX"},
	{"VOW_AMIC3_MUX", "ADC_DATA_1", "VOW_ADC_R_MUX"},
	{"VOW_AMIC3_MUX", "ADC_DATA_2", "VOW_ADC_3_MUX"},
	{"VOW_AMIC3_MUX", "ADC_DATA_3", "VOW_ADC_4_MUX"},
	{"VOW_AMIC3_MUX", "ADC_DATA_4", "VOW_ADC_5_MUX"},
	{"VOW_AMIC3_MUX", "ADC_DATA_5", "VOW_ADC_6_MUX"},
	{"VOW_ADC_L_MUX", "VOW_SHARE", "AIN_VIRTUAL"},
	{"VOW_ADC_L_MUX", "VOW_ONLY", "ADC_L"},
	{"VOW_ADC_R_MUX", "VOW_SHARE", "AIN_VIRTUAL"},
	{"VOW_ADC_R_MUX", "VOW_ONLY", "ADC_R"},
	{"VOW_ADC_3_MUX", "VOW_SHARE", "AIN_VIRTUAL"},
	{"VOW_ADC_3_MUX", "VOW_ONLY", "ADC_3"},
	{"VOW_ADC_4_MUX", "VOW_SHARE", "AIN_VIRTUAL"},
	{"VOW_ADC_4_MUX", "VOW_ONLY", "ADC_4"},
	{"VOW_ADC_5_MUX", "VOW_SHARE", "AIN_VIRTUAL"},
	{"VOW_ADC_5_MUX", "VOW_ONLY", "ADC_5"},
	{"VOW_ADC_6_MUX", "VOW_SHARE", "AIN_VIRTUAL"},
	{"VOW_ADC_6_MUX", "VOW_ONLY", "ADC_6"},
	{"AIN_VIRTUAL", NULL, "VOW_HDR_CONCURRENT"},
	//vow dmic
	{"VOW_DMIC0_MUX", "DMIC_SRC_0", "DMIC0_MUX"},
	{"VOW_DMIC0_MUX", "DMIC_SRC_1", "DMIC1_MUX"},
	{"VOW_DMIC0_MUX", "DMIC_SRC_2", "DMIC2_MUX"},
	{"VOW_DMIC0_MUX", "DMIC_SRC_3", "DMIC3_MUX"},
	//{"VOW_DMIC0_MUX", "DMIC_SRC_4", "DMIC4_MUX"},
	//{"VOW_DMIC0_MUX", "DMIC_SRC_5", "DMIC5_MUX"},
	{"VOW_DMIC1_MUX", "DMIC_SRC_0", "DMIC0_MUX"},
	{"VOW_DMIC1_MUX", "DMIC_SRC_1", "DMIC1_MUX"},
	{"VOW_DMIC1_MUX", "DMIC_SRC_2", "DMIC2_MUX"},
	{"VOW_DMIC1_MUX", "DMIC_SRC_3", "DMIC3_MUX"},
	//{"VOW_DMIC1_MUX", "DMIC_SRC_4", "DMIC4_MUX"},
	//{"VOW_DMIC1_MUX", "DMIC_SRC_5", "DMIC5_MUX"},
	{"VOW_DMIC2_MUX", "DMIC_SRC_0", "DMIC0_MUX"},
	{"VOW_DMIC2_MUX", "DMIC_SRC_1", "DMIC1_MUX"},
	{"VOW_DMIC2_MUX", "DMIC_SRC_2", "DMIC2_MUX"},
	{"VOW_DMIC2_MUX", "DMIC_SRC_3", "DMIC3_MUX"},
	//{"VOW_DMIC2_MUX", "DMIC_SRC_4", "DMIC4_MUX"},
	//{"VOW_DMIC2_MUX", "DMIC_SRC_5", "DMIC5_MUX"},
	{"VOW_DMIC3_MUX", "DMIC_SRC_0", "DMIC0_MUX"},
	{"VOW_DMIC3_MUX", "DMIC_SRC_1", "DMIC1_MUX"},
	{"VOW_DMIC3_MUX", "DMIC_SRC_2", "DMIC2_MUX"},
	{"VOW_DMIC3_MUX", "DMIC_SRC_3", "DMIC3_MUX"},
	//{"VOW_DMIC3_MUX", "DMIC_SRC_4", "DMIC4_MUX"},
	//{"VOW_DMIC3_MUX", "DMIC_SRC_5", "DMIC5_MUX"},
	/* vow prefetch buffer */
	{"VOW_PBUF0_MUX", "PBUF_CH0", "VOW_PBUF_SRC"},
	{"VOW_PBUF0_MUX", "PBUF_CH1", "VOW_PBUF_SRC"},
	{"VOW_PBUF0_MUX", "PBUF_CH2", "VOW_PBUF_SRC"},
	{"VOW_PBUF0_MUX", "PBUF_CH3", "VOW_PBUF_SRC"},
	{"VOW_PBUF1_MUX", "PBUF_CH0", "VOW_PBUF_SRC"},
	{"VOW_PBUF1_MUX", "PBUF_CH1", "VOW_PBUF_SRC"},
	{"VOW_PBUF1_MUX", "PBUF_CH2", "VOW_PBUF_SRC"},
	{"VOW_PBUF1_MUX", "PBUF_CH3", "VOW_PBUF_SRC"},
	{"VOW_PBUF2_MUX", "PBUF_CH0", "VOW_PBUF_SRC"},
	{"VOW_PBUF2_MUX", "PBUF_CH1", "VOW_PBUF_SRC"},
	{"VOW_PBUF2_MUX", "PBUF_CH2", "VOW_PBUF_SRC"},
	{"VOW_PBUF2_MUX", "PBUF_CH3", "VOW_PBUF_SRC"},
	{"VOW_PBUF3_MUX", "PBUF_CH0", "VOW_PBUF_SRC"},
	{"VOW_PBUF3_MUX", "PBUF_CH1", "VOW_PBUF_SRC"},
	{"VOW_PBUF3_MUX", "PBUF_CH2", "VOW_PBUF_SRC"},
	{"VOW_PBUF3_MUX", "PBUF_CH3", "VOW_PBUF_SRC"},
#endif
};

static int mt6681_codec_dai_hw_params(struct snd_pcm_substream *substream,
				      struct snd_pcm_hw_params *params,
				      struct snd_soc_dai *dai)
{
	struct snd_soc_component *cmpnt = dai->component;
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int rate = params_rate(params);
	int id = dai->id;

	dev_info(priv->dev,
		 "%s(), id %d, substream->stream %d, rate %d, number %d\n",
		 __func__, id, substream->stream, rate, substream->number);

	if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
		priv->dl_rate[id] = rate;
	else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
		priv->ul_rate[id] = rate;

	return 0;
}

static int mt6681_codec_dai_startup(struct snd_pcm_substream *substream,
				    struct snd_soc_dai *dai)
{
	struct snd_soc_component *cmpnt = dai->component;
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s stream %d, dai id %d\n", __func__,
		 substream->stream, dai->id);

	return 0;
}

static const struct snd_soc_dai_ops mt6681_codec_dai_ops = {
	.hw_params = mt6681_codec_dai_hw_params,
	.startup = mt6681_codec_dai_startup,
};

static int mt6681_codec_dai_vow_hw_params(struct snd_pcm_substream *substream,
					  struct snd_pcm_hw_params *params,
					  struct snd_soc_dai *dai)
{
	struct snd_soc_component *cmpnt = dai->component;
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	unsigned int channel = params_channels(params);

	dev_info(priv->dev,
		 "%s(), substream->stream %d, channel %d, number %d\n",
		 __func__, substream->stream, channel, substream->number);

	priv->vow_channel = channel;

	return 0;
}

static int mt6681_codec_dai_vow_startup(struct snd_pcm_substream *substream,
					struct snd_soc_dai *dai)
{
	struct snd_soc_component *cmpnt = dai->component;
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s, set vow_enable=1\n",
		 __func__);
	/* request scp resource */
	vow_scp_req_ctrl(priv, true);  // need before vow_setup setting
	priv->vow_enable = 1;
	/* start to power up vow */
	priv->vow_setup = 1;
	return 0;
}

static void mt6681_codec_dai_vow_shutdown(struct snd_pcm_substream *substream,
					  struct snd_soc_dai *dai)
{
	struct snd_soc_component *cmpnt = dai->component;
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s stream %d / dai->id %d\n", __func__, substream->stream, dai->id);

	/* release scp resource */
	vow_scp_req_ctrl(priv, false);  // need before vow_setup setting
	if (dai->id == MT6681_AIF_VOW) {
		/* end of power down vow */
		priv->vow_setup = 0;
		priv->vow_enable = 0;
	}
}

static const struct snd_soc_dai_ops mt6681_codec_dai_vow_ops = {
	.hw_params = mt6681_codec_dai_vow_hw_params,
	.startup = mt6681_codec_dai_vow_startup,
	.shutdown = mt6681_codec_dai_vow_shutdown,
};

#define MT6681_FORMATS                                                         \
	(SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S16_BE                     \
	 | SNDRV_PCM_FMTBIT_U16_LE | SNDRV_PCM_FMTBIT_U16_BE                   \
	 | SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S24_BE                   \
	 | SNDRV_PCM_FMTBIT_U24_LE | SNDRV_PCM_FMTBIT_U24_BE                   \
	 | SNDRV_PCM_FMTBIT_S32_LE | SNDRV_PCM_FMTBIT_S32_BE                   \
	 | SNDRV_PCM_FMTBIT_U32_LE | SNDRV_PCM_FMTBIT_U32_BE)

static struct snd_soc_dai_driver mt6681_dai_driver[] = {
#if defined(MTKAIFV4_SUPPORT)
	{
		.id = MT6681_AIF_1,
		.name = "mt6681-snd-codec-aif1",
		.playback = {
				.stream_name = "AIF1 Playback",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000_48000
					 | SNDRV_PCM_RATE_96000
					 | SNDRV_PCM_RATE_192000,
				.formats = MT6681_FORMATS,
			},
		.capture = {
				.stream_name = "AIF1 Capture",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000
					 | SNDRV_PCM_RATE_16000
					 | SNDRV_PCM_RATE_32000
					 | SNDRV_PCM_RATE_48000
					 | SNDRV_PCM_RATE_96000
					 | SNDRV_PCM_RATE_192000,
				.formats = MT6681_FORMATS,
			},
		.ops = &mt6681_codec_dai_ops,
	},
#else
	{
		.id = MT6681_AIF_1,
		.name = "mt6681-snd-codec-aif1-p",
		.playback = {
				.stream_name = "AIF1 Playback",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000_48000
					 | SNDRV_PCM_RATE_96000
					 | SNDRV_PCM_RATE_192000,
				.formats = MT6681_FORMATS,
			},
		.ops = &mt6681_codec_dai_ops,
	},
	{
		.id = MT6681_AIF_1,
		.name = "mt6681-snd-codec-aif1-c",
		.capture = {
				.stream_name = "AIF1 Capture",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000
					 | SNDRV_PCM_RATE_16000
					 | SNDRV_PCM_RATE_32000
					 | SNDRV_PCM_RATE_48000
					 | SNDRV_PCM_RATE_96000
					 | SNDRV_PCM_RATE_192000,
				.formats = MT6681_FORMATS,
			},
		.ops = &mt6681_codec_dai_ops,
	},
#endif
	{
		.id = MT6681_AIF_2,
		.name = "mt6681-snd-codec-aif2",
		.playback = {
				.stream_name = "AIF2 Playback",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000_48000
					 | SNDRV_PCM_RATE_96000
					 | SNDRV_PCM_RATE_192000,
				.formats = MT6681_FORMATS,
			},
		.capture = {
				.stream_name = "AIF2 Capture",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000
					 | SNDRV_PCM_RATE_16000
					 | SNDRV_PCM_RATE_32000
					 | SNDRV_PCM_RATE_48000,
				.formats = MT6681_FORMATS,
			},
		.ops = &mt6681_codec_dai_ops,
	},
	{
		.id = MT6681_AIF_3,
		.name = "mt6681-snd-codec-aif3",
		.capture = {
				.stream_name = "AIF3 Capture",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_8000
					 | SNDRV_PCM_RATE_16000
					 | SNDRV_PCM_RATE_32000
					 | SNDRV_PCM_RATE_48000,
				.formats = MT6681_FORMATS,
			},
		.ops = &mt6681_codec_dai_ops,
	},
#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	{
		.id = MT6681_AIF_VOW,
		.name = "mt6681-snd-codec-vow",
		.capture = {
				.stream_name = "VOW Capture",
				.channels_min = 1,
				.channels_max = 2,
				.rates = SNDRV_PCM_RATE_16000,
				.formats = MT6681_FORMATS,
			},
		.ops = &mt6681_codec_dai_vow_ops,
	},
#endif
};

/* dc trim */
static int mt6681_get_hpofs_auxadc(struct mt6681_priv *priv)
{
	int value = 0;
#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
	int ret;
	struct iio_channel *auxadc = priv->hpofs_cal_auxadc;

	regmap_update_bits(priv->regmap, MT6681_AUXADC_RQST0, 0x4, 0x4);
	if (priv->dc_trim.calibrated && !priv->bypass_hpdet_dump) {
		int value = 0;

		dev_info(priv->dev, "[HPDET] %s Just observe the dc value\n",
			 __func__);
		regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_H, &value);
		dev_info(priv->dev, "[HPDET] %s MT6681_AFE_ADDA_DL_DC_COMP_CFG0_H (%x)\n",
			 __func__, value);
		regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_M, &value);
		dev_info(priv->dev, "[HPDET] %s MT6681_AFE_ADDA_DL_DC_COMP_CFG0_M (%x)\n",
			 __func__, value);
		regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_L, &value);
		dev_info(priv->dev, "[HPDET] %s MT6681_AFE_ADDA_DL_DC_COMP_CFG0_L (%x)\n",
			 __func__, value);
	}
	if (!IS_ERR(auxadc)) {
		ret = iio_read_channel_raw(auxadc, &value);
		if (ret < 0) {
			dev_info(priv->dev, "Error: %s read fail (%d)\n",
				 __func__, ret);
			return ret;
		}
	}
	dev_dbg(priv->dev, "%s read value (%d)\n", __func__, value);
#endif /* #if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING) */
	return value;
}

int mt6681_enable_dc_compensation(struct mt6681_priv *priv, bool enable)
{
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_AUD_DC_COMP_EN_MASK_SFT,
			   (enable ? 1 : 0) << AFE_DL_AUD_DC_COMP_EN_SFT);
	/* Step 120: Toggle bit for update Dccomp */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_DCCOMP_SYNC_TOGGLE_MASK_SFT,
			   0x0 << AFE_DL_DCCOMP_SYNC_TOGGLE_SFT);
	/* Step 121: Toggle bit for update Dccomp */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_DCCOMP_SYNC_TOGGLE_MASK_SFT,
			   0x1 << AFE_DL_DCCOMP_SYNC_TOGGLE_SFT);
	return 0;
}

int mt6681_set_lch_dc_compensation(struct mt6681_priv *priv, int value)
{
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_H,
		     ((value >> 8) & 0xff));
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_M,
		     (value & 0xff));
	/* Step 120: Toggle bit for update Dccomp */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_DCCOMP_SYNC_TOGGLE_MASK_SFT,
			   0x0 << AFE_DL_DCCOMP_SYNC_TOGGLE_SFT);
	/* Step 121: Toggle bit for update Dccomp */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_DCCOMP_SYNC_TOGGLE_MASK_SFT,
			   0x1 << AFE_DL_DCCOMP_SYNC_TOGGLE_SFT);
	return 0;
}

int mt6681_set_rch_dc_compensation(struct mt6681_priv *priv, int value)
{
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG1_H,
		     (value >> 8));
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG1_M,
		     (value & 0xff));
	/* Step 120: Toggle bit for update Dccomp */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_DCCOMP_SYNC_TOGGLE_MASK_SFT,
			   0x0 << AFE_DL_DCCOMP_SYNC_TOGGLE_SFT);
	/* Step 121: Toggle bit for update Dccomp */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L,
			   AFE_DL_DCCOMP_SYNC_TOGGLE_MASK_SFT,
			   0x1 << AFE_DL_DCCOMP_SYNC_TOGGLE_SFT);
	return 0;
}

int mt6681_adda_dl_gain_control(struct mt6681_priv *priv, bool mute)
{
	unsigned int dl_2_gain_ctl;

	if (mute)
		dl_2_gain_ctl = MT6681_DL_GAIN_MUTE;
	else
		dl_2_gain_ctl = MT6681_DL_GAIN_NORMAL;

	/* Step2: DL digital gain control, 0x1800, (-19dB) */
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1_H,
		     (dl_2_gain_ctl >> 8));
	regmap_write(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1_M,
		     (dl_2_gain_ctl & 0xff));

	return 0;
}
#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
static void set_trim_buf_in_mux(struct mt6681_priv *priv, int mux)
{
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON51,
			   RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP18_MASK_SFT,
			   mux << RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP18_SFT);
}
#endif
static void enable_trim_buf(struct mt6681_priv *priv, bool enable)
{
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON51,
			   RG_AUDTRIMBUF_EN_VAUDP18_MASK_SFT,
			   (enable ? 1 : 0) << RG_AUDTRIMBUF_EN_VAUDP18_SFT);
}

static void prepare_enable_trim_buf(struct mt6681_priv *priv, bool enable,
				    unsigned int gain, int mux)
{
	unsigned int value = 0;

	value = (enable ? 1 : 0) << RG_AUDTRIMBUF_OFFSET_EN_VA32_SFT
		| gain << RG_AUDTRIMBUF_GAINSEL_VAUDP18_SFT
		| mux << RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP18_SFT
		| (enable ? 1 : 0) << RG_AUDTRIMBUF_EN_VAUDP18_SFT;

	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON51, value);
}

#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
static void enable_trim_circuit(struct mt6681_priv *priv, bool enable)
{
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	int status = 0;
#endif

	if (enable) {
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
		if (!IS_ERR(priv->reg_vaud18)) {
			status = regulator_enable(priv->reg_vaud18);
			if (status)
				dev_info(priv->dev, "%s() failed to enable vaud18(%d)\n",
					__func__, status);
		}
#else
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
				   RG_LDO_VAUD18_EN_0_MASK_SFT,
				   0x1 << RG_LDO_VAUD18_EN_0_SFT);
#endif
		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPTRIM_EN_VAUDP18_MASK_SFT,
				   0x1 << RG_AUDHPTRIM_EN_VAUDP18_SFT);

	} else {

		regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
				   RG_AUDHPTRIM_EN_VAUDP18_MASK_SFT,
				   0x0 << RG_AUDHPTRIM_EN_VAUDP18_SFT);
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
		if (!IS_ERR(priv->reg_vaud18)) {
			status = regulator_disable(priv->reg_vaud18);
			if (status)
				dev_info(priv->dev, "%s() failed to disable vaud18(%d)\n",
					__func__, status);
		}
#else
		regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
				   RG_LDO_VAUD18_EN_0_MASK_SFT,
				   0x0 << RG_LDO_VAUD18_EN_0_SFT);
#endif
	}
}

static void start_trim_hardware(struct mt6681_priv *priv)
{
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	int status = 0;
#endif

	dev_info(priv->dev, "%s(), trim start\n", __func__);
	/* Set playback gpio (mosi/clk/sync) */
	regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG0, 0x11);
	regmap_write(priv->regmap, MT6681_TOP_CKTST_CON0, 0xc);
	mt6681_set_playback_gpio(priv);
	mt6681_set_dcxo(priv, true);
	mt6681_set_dl_src(priv, true, true);

	/* Step 1: Top Specific digital Write Protection Key */
	/* Step 2: Top Specific digital Write Protection Key_H */
	/* Step 3: Top Specific Write Protection Key, already in key_reset */
	/* Step 4: Top Specific Write Protection Key_H, already in key_reset */
	/*
	 * Step 5:
	 * SW enable control 0 (default 1'b1)
	 * Valid once RG_LDO_VAUD18_SW_OP_EN = 1'b1 (default 1'b1)
	 * 0x1B8E=0x80
	 */
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	if (!IS_ERR(priv->reg_vaud18)) {
		status = regulator_enable(priv->reg_vaud18);
		if (status)
			dev_info(priv->dev, "%s() failed to enable vaud18(%d)\n",
				__func__, status);
	}
#else
	regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
			   RG_LDO_VAUD18_EN_0_MASK_SFT,
			   0x1 << RG_LDO_VAUD18_EN_0_SFT);
#endif
	/*
	 * Step 6:
	 * Enable CLKSQ. (0): off, (1): on.
	 * Enable Downlink buffer of CLKSQ. (0):off (1): on.
	 */
	mt6681_set_clksq(priv, true);
	/*
	 * Step 7:
	 * Turn on AUD 26M
	 * clear bit 5, RG_ZCD13M_CK_PDN
	 * clear bit 2, RG_AUDIF_CK_PDN
	 * clear bit 1, RG_AUD_CK_PDN
	 */
	mt6681_set_topck(priv, true);

	/*
	 * Step 8:
	 * SRAM  power on
	 * AUDIO_CO_MEM_PDN_SEL(default=1'b0 use CO_MEM_PDN)
	 */
	regmap_write(priv->regmap, MT6681_AUD_TOP_SRAM_CON, 0x0);
	usleep_range(250, 270);
	/*
	 * Step 10:
	 * [6] power down downlink clock
	 * [7] power down whole afe clock
	 */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON0, 0x0);
	usleep_range(250, 270);
	/* Step 12: Audio system digital clock power down release */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON2, 0x0);
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON3, 0x1);

	/*
	 * Step 14:
	 * DEM normal path setting
	 * [6] 0: aud_dac_ana reset by global rstb
	 * 1: aud_dac_ana reset by global rstb and cci_acd_func_rstb
	 */
	/*
	 * Step 15:
	 * DEM normal path setting
	 * [1] 0: Power down for normal path scrambler ana 6.5M
	 * 1: Power on
	 */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x42);
	/*
	 * Step 16:
	 * DEM normal path setting
	 * [6:4] normal fifo wptr
	 * [3] 0: Disable scrambler PA
	 * 1: Enable scrambler PA
	 * [0] clk on
	 */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_H, 0xd1);
	/*
	 * Step 17:
	 * DEM normal path setting
	 * [7] scram on
	 * [5] zero padding disable
	 * [0] 0: scrambler disable
	 * 1: scrambler enable
	 */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_L, 0xa1);
	/*
	 * Step 18:
	 * DEM normal path setting
	 * [0] 0: Disable
	 * 1: Enable
	 */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_H, 0x0);

	/*
	 * Step 19:
	 * DEM normal path setting
	 * [0] 0: Reset
	 * 1: Released
	 */
	/*
	 * Step 20:
	 * DEM normal path setting
	 * [3] 0: Disable
	 * 1: Enable
	 */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x4b);

	/*
	 * Step 21:
	 * [6] 0: use 2nd old 8bit sdm
	 * 1: use 2nd new 8bit sdm
	 */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_H,
			   AFE_2ND_DL_USE_NEW_2ND_SDM_MASK_SFT,
			   0x1 << AFE_2ND_DL_USE_NEW_2ND_SDM_SFT);
	/*
	 * Step 22:
	 * [7] 0: use 2nd old 8bit sdm
	 * 1: use 2nd new 12bit sdm
	 */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_H,
			   AFE_2ND_DL_USE_NEW_2ND_12BIT_SDM_MASK_SFT,
			   0x0 << AFE_2ND_DL_USE_NEW_2ND_12BIT_SDM_SFT);
	/*
	 * Step 23:
	 * [7:4] select FS = 48KHz
	 * 0: 8k
	 * 1: 11.025k
	 * 2: 12k
	 * 3: 16k
	 * 4: 22.05k
	 * 5: 24k
	 * 6: 32k
	 * 7: 44.1k
	 * 8: 48k
	 * 9: 96k
	 * 10: 192k
	 * 11: 384k
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H,
			   AFE_2ND_DL_INPUT_MODE_CTL_MASK_SFT,
			   0x8 << AFE_2ND_DL_INPUT_MODE_CTL_SFT);
	/*
	 * Step 24:
	 * afe nle sw reset
	 * 0: reset  1: no reset
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H, 0x46);
	/*
	 * Step 25:
	 * afe nle sw reset
	 * 0: reset  1: no reset
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H, 0xc6);
	/*
	 * Step 26:
	 * [2] bypass delay (don't need toggle)
	 * bypass NLE pre-view buffer
	 * (enable when woNLE)
	 * turn off NLE SRAM
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H,
			   RG_HSLO_NLE_BYPASS_DELAY_MASK_SFT,
			   0x1 << RG_HSLO_NLE_BYPASS_DELAY_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H,
			   RG_HSLO_NLE_SRAM_ON_MASK_SFT,
			   0x0 << RG_HSLO_NLE_SRAM_ON_SFT);
	/*
	 * Step 27:
	 * Disable Ch1/2 NLE
	 * bit0: use HP mode
	 * bit1: use HS mode
	 * bit2: use LO mode
	 * bit3: use ZCD mode
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_ZCD_LO_HS_HP_SEL_MASK_SFT,
			   0x0 << RG_ZCD_LO_HS_HP_SEL_SFT);
	/*
	 * Step 28:
	 * bit0: use HP mode
	 * bit1: use HS mode
	 * bit2: use LO mode
	 * bit3: use ZCD mode
	 */

	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H, 0xc1);
	/*
	 * Step 29:
	 * HP gain Select NLE_ZCD mode
	 * 0: NLE ZCD mode (gain RG from 0x27F1 & 0x27F2)
	 * 1: AUD_ZCD mode (gain RG from 0x360A & 0x360B)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H, 0x81);

	/* Step 55: Select preview data source based from 0: HP path or 1: HSLO
	 * path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_LOAD_MASK_SFT,
			   0x1 << RG_CLH_DYN_LOAD_SFT);
	/*
	 * Step 56:
	 * Select LUT (including PVDDref & TONref) based on Rload
	 * LO Rload > 32 Ohm -> Select LUT0 -> Set to 1'b0
	 */
	regmap_write(priv->regmap, MT6681_CLH_LUT_SEL, 0x0);
	/* Step 57: Enable DA_CLH_CLK26M = 010101...*/
	regmap_write(priv->regmap, MT6681_CLH_COM_CON1, 0x1);
	/* Step 58: Set V18Nref to -1.587V */
	regmap_write(priv->regmap, MT6681_CLH_V18N_CON0, 0x18);
	/* Step 59: Set V18N power-good debounce time = 500ns */
	regmap_write(priv->regmap, MT6681_CLH_V18N_CON1, 0x1);
	/* Step 60: Set Tonref = 6T in V18N-startup state */
	regmap_write(priv->regmap, MT6681_CLH_TONREF_CON0, 0x7);
	/* Step 61: Set Tonref = 13.5T in bypass mode or class-AB state */
	regmap_write(priv->regmap, MT6681_CLH_TONREF_CON1, 0x16);
	/* Step 62: Set delay from DA_CLH_TONEND to DA_CLH_TONEND2 = 2T */
	regmap_write(priv->regmap, MT6681_CLH_TONEND_CON0, 0x2);
	/*
	 * Step 63:
	 * [7] Set IL-charging path to single path in bypass mode or class-AB
	 * state
	 * [6:0] Set PVDDref = 1.85V in bypass mode or class-AB state
	 */
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON0, 0xfc);
	/* Step 64: Set preview 8 data (after up-sampling) in each channel */
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON1, 0x7);
	/* Step 65: Set upper-bound of Vaudmax for bypass mode (VS1 to VP) based
	 * on Rload
	 */
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON7, 0x50);
	/* Step 66: Set PVDDref-path delay 1 for fs = 48kHz */
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON8, 0x0);
	/* Step 67: Set PVDDref-path delay 2 for fs = 48kHz */
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON9, 0xf);

	/* Step 68: Set PVDDref-path delay 3 for fs = 48kHz */
	regmap_write(priv->regmap, MT6681_CLH_REFGEN_CON10, 0xc);

	/* Step 69: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x1 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/* Step 70: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/*
	 * Step 71:
	 * Set class-H HSLO-path FIFO read-starting point: delay 16 samples
	 * (Notice : Setting must = 2x preview size of CLH
	 * (RG_CLH_DYN_PRVERAMESIZE))
	 */
	regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0x3e);
	/*
	 * Step 72:
	 * Turn on class-H HSLO-path FIFO
	 * If HP, turn on HP-path FIFO -> Set BYPASS to 0 and ON to 1
	 * If HSLO, turn off HP-path FIFO -> Set BYPASS to 1 and ON to 0
	 */
	regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0x3d);
	/* Step 73: Turn on AFE */
	regmap_write(priv->regmap, MT6681_AFE_TOP_CON0, 0x1);
	/* Step 74: Turn on DL HSLO-path SRC */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
			   AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
			   0x1 << AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_SFT);
	/* Step 75: Gain2 48k, enable */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON0_0, 0xa1);
	/* Step 76: Gain7 48k, enable */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON0_0, 0xa1);
	/* Step 77: Reduce ESD resistance of AU_REFN */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDREFN_DERES_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDREFN_DERES_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDREFN_PLL0V_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDREFN_PLL0V_EN_VAUDP18_SFT);
	/* Step 78: Enable AUDGLB */
	mt6681_set_aud_global_bias(priv, true);

	/*
	 * Step 79:
	 * Enable LCLDO-BUF-L power-down discharge function
	 * Enable LCLDO-BUF-R power-down discharge function
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0xc0);
	/*
	 * Step 80:
	 * Enable HCLDO-BUF-L power-down discharge function
	 * Enable HCLDO-BUF-R power-down discharge function
	 * Enable LCLDO-DACSW-L power-down discharge function
	 * Enable LCLDO-DACSW-R power-down discharge function
	 */

	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON61, 0xf);

	/*
	 * Step 81:
	 * LDO dual vout selection to min
	 * 000: 1.607V
	 * 001: 1.657V
	 * 010: 1.205V
	 * 011: 1.356V
	 * 100: 1.406V
	 * 101: 1.456V
	 * 110: 1.506V
	 * 111: 1.556V
	 */
	 //TF MT6681_AUDDEC_PMU_CON58 =0x0
	/*
	 * Step 84:
	 * Selects LCLDO_BUF_L remote sense function
	 * Selects LCLDO_BUF_R remote sense function
	 */
	/*
	 * Step 85:
	 * Selects HCLDO_BUF_L remote sense function
	 * Selects HCLDO_BUF_R remote sense function
	 */
	/*
	 * Step 86:
	 * Selects LCLDO_DACSW_L remote sense function
	 * Selects LCLDO_DACSW_R remote sense function
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x3f);
	/* Step 87: Enable for V32REFGEN */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x7);
	/* Step 88: Enable for L/R all LDOs */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0xff);

	/*
	 * Step 89:
	 * NVREG_DACSW vout selection
	 * 000: -1.3V
	 * 001: -1.231V
	 * 010: -1.169V
	 * 011: -1.108V
	 * 100: -1.538V
	 * 101: -1.477V
	 * 110: -1.415V
	 * 111: -1.354V
	 */
	/* Step 90: NVREG_HCBUF vout selection */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON56, 0x0);
	/* Step 91: NVREG_LCBUF vout selection */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON57,
			   RG_AUDGLB_NVREG_LCBUF_VREF_SEL_VA32_MASK_SFT,
			   0x0 << RG_AUDGLB_NVREG_LCBUF_VREF_SEL_VA32_SFT);
	/*
	 * Step 92:
	 * DACSW NVREG feedforward path select
	 * 0: FF gain = 16x, extra 16uA/DACSW_NVREG
	 * 1: FF gain = 4x
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
			   RG_NVREG_DACSW_FF_MODE_SEL_VAUDP18_MASK_SFT,
			   0x1 << RG_NVREG_DACSW_FF_MODE_SEL_VAUDP18_SFT);
	/*
	 * Step 93:
	 * DACSW NVREG enable 2 feedforward paths in parallel
	 * 0: Only 1 FF path (ULP)
	 * 1: Enable 2 FF paths in parallel
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
			   RG_NVREG_DACSW_FF_PLUS_VAUDP18_MASK_SFT,
			   0x0 << RG_NVREG_DACSW_FF_PLUS_VAUDP18_SFT);
	/* Step 94: Select NVREG class-AB output stage */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
			   RG_NVREG_LC_MODE_SEL_VAUDP18_MASK_SFT,
			   0x1 << RG_NVREG_LC_MODE_SEL_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON65,
			   RG_NVREG_HC_MODE_SEL_VAUDP18_MASK_SFT,
			   0x1 << RG_NVREG_HC_MODE_SEL_VAUDP18_SFT);
	/*
	 * Step 95:
	 * [1]: Enable NVREG HC IBIAS2
	 * [2]: Enable NVREG SW IBIAS2
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x6);
	/* Step 96: Enable for all NVREGs */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON64, 0x3f);
	/*
	 * Step 97:
	 * [4-0]: Set class-H ZCD offset & delay trim code to default value
	 * (ADVT only) (Must be removed in FT!)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON85,
			   RG_CLH_ZCD_TRIM_VOS_VAL_VA32_MASK_SFT,
			   0xc << RG_CLH_ZCD_TRIM_VOS_VAL_VA32_SFT);
	/*
	 * Step 98:
	 * [0]: Turn on pull-low NMOS in some class-H ESD clampers
	 * [1]: Enable class-H Vref buffer
	 * [2]: Enable class-H Ibias circuit
	 * [3]: Enable class-H reference DAC
	 * [5]: Enable class-H ZCD
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON75, 0x2f);

	/*
	 * Step 99:
	 * [3]: Turn on pull-low NMOS in some class-H ESD clampers
	 * [4]: Enable class-H switch controller (SWC)
	 * [5]: Enable class-H IL energy release to V18N
	 * [6]: Enable class-H IL energy release to PVDD
	 * [7]: Enable class-H IL energy release to PVSS
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0xf8);
	/*
	 * Step 100:
	 * [0]: Enable class-H IL-reuse path
	 * [1] Select dual IL-charging paths
	 * [2]: Enable class-H bypass mode
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0x7);
	/*
	 * Step 101:
	 * [0]: Enable class-H PVSS feedback RDIV
	 * [1]: Enable class-H V18N feedback RDIV
	 * [2]: Select class-H operating in DCM
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON83, 0x7);
	/*
	 * Step 102:
	 * [0]: Enable class-H PVDD feedback RDIV
	 * [1]: Enable class-H V18N, PVDD, and PVSS comparators
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON84, 0x3);
	/*
	 * Step 103:
	 * [2]: Enable class-H auto-transition from error state to
	 * IL-freewheeling state
	 * [3]: Enable class-H error-state detector
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON89, 0xc);
	/* Step 104: [3]: Enable class-H power stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0xf);
	/* Step 105: [0]: Enable class-H converter */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_EN_MASK_SFT, 0x1 << RG_CLH_DYN_EN_SFT);
	usleep_range(200, 220);
	/*
	 * Step 107:
	 * Power down control for VMAXVMIN comparator in PAD logics
	 * 0: Power down; VDD = AVDD18_AUD, VSS = AU_V18N
	 * 1: Enable; VDD = max(AVDD18_AUD, AU_VP), VSS = min(AU_V18N, AU_VN)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON33, 0x80);
	/*
	 * Step 108:
	 * Enable AUD_CLK (6.5MHz mode)
	 * (RG_ABIDEC_SEL_DECODER_VA18 need mapping to DA_355_CLK_SEL)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON69, 0x2);
	/*
	 * Step 109:
	 * HiFiDAC LVSH Enable
	 * 0: disable
	 * 1: enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
			   RG_AUDDAC_LVSH_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDDAC_LVSH_EN_VAUDP18_SFT);
	/* Step 110: Enable HP mute */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3);
	usleep_range(100, 120);
	/* Step 112: Pull-down HPL/R to AVSS30_AUD */
	hp_pull_down(priv, true);
	/*
	 * Step 126:
	 * HPL Rfb opamp input short enable
	 * HPR Rfb opamp input short enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
			   0x1 << RG_HPL_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_MASK_SFT,
			   0x1 << RG_HPR_RFB_OPAMPIN_SHORT_VAUDP18_SFT);
	/*
	 * Step 127:
	 * HPL FB Enable
	 * HPR FB Enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_HPLFB_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HPLFB_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_HPRFB_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HPRFB_EN_VAUDP18_SFT);
	/* Step 128: HP NREG segmentation */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HP_NREG_STAGE_VAUDP18_MASK_SFT,
			   0x0 << RG_HP_NREG_STAGE_VAUDP18_SFT);
	/*
	 * Step 129:
	 * HPL_LP_EN
	 * HPR_LP_EN
	 * Enable LP_GAIN_MSB for depop-on/off
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPL_LP_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPR_LP_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	/*
	 * Step 130:
	 * LPZEROGEN: Nulling Resistor
	 * 0: 1kohm
	 * 1: 7.5kohm (1k + 6.5k)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HP_LPZEROGEN_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HP_LPZEROGEN_EN_VAUDP18_SFT);
	/*
	 * Step 131:
	 * HPL_Trim_mode(1'b0: old version)
	 * HPR_Trim_mode(1'b0: old version)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
			   RG_AUDHPL_TRIM_MODE_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPL_TRIM_MODE_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
			   RG_AUDHPR_TRIM_MODE_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPR_TRIM_MODE_VAUDP18_SFT);
	/* Step 134: Enable HPTRIM */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
			   RG_AUDHPTRIM_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPTRIM_EN_VAUDP18_SFT);
	/* Step 135: Disable headphone short-ckt protection. */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRSCDISABLE_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPRSCDISABLE_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLSCDISABLE_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPLSCDISABLE_VAUDP18_SFT);
	/* Step 136: Enable IBIST */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
			   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
	/*
	 * Step 137:
	 * [2:0] Headphone Left/Right DR bias current setting
	 * 000: 2uA (ULP)
	 * 001: 3uA
	 * 010: 4uA (LP)
	 * 011: 5uA
	 * 100: 6uA (HiFi)
	 * 101: 7uA
	 * 110: 8uA
	 * 111: 9uA
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON53,
			   RG_AUDBIASADJ_0_HP_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDBIASADJ_0_HP_VAUDP18_SFT);
	/*
	 * Step 138:
	 * Set HP & ZCD bias current optimization
	 * [7:6] 01: ZCD: 4uA, [5:4]: LO; [3:2]: HS; [1:0]: HP
	 * LO/HS/HP: 00:2uA, 01:3uA, 10: 4uA, 11:5uA
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON55,
			   RG_AUDBIASADJ_1_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDBIASADJ_1_VAUDP18_SFT);
	/* Step 139: digital gain output debug mode */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_H,
			   RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_MASK_SFT,
			   0x1 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_SFT);
	/* Step 140: digital gain output debug mode */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_H,
			   RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_MASK_SFT,
			   0x1 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_SFT);
	/* Step 141: Set NLE DA signal to debug mode (controlled by RG setting)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_H, 0x80);
	/* Step 142: Set NLE DA signal to debug mode (controlled by RG setting)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_L, 0x80);
	/*
	 * Step 143:
	 * Set HPP/N STB enhance circuits
	 * enable lpstbenh when turn on sequence
	 */
	/* Step 144: Set HPP/N STB enhance circuits */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x77);
	/*
	 * Step 145:
	 * HP Feedback Cap select 2'b00: 15pF
	 * for >=96KHz sampling rate: 2'b01: 10.5pF
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPHFCOMPBUFGAINSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPHFCOMPBUFGAINSEL_VAUDP18_SFT);
	/* Step 146: Enable HP De-CMgain circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDHPDECMGAIN_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPDECMGAIN_EN_VAUDP18_SFT);
	/* Step 147: Disable 2nd order damp circuit when turn on sequence */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_DAMP2ND_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_DAMP2ND_EN_VAUDP18_SFT);
	/*
	 * Step 148:
	 * Disable HD removed SW when turn on sequence
	 * LPpath mode would not enable after HP on
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
			   RG_HPLHDRM_PFL_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_HPLHDRM_PFL_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON32,
			   RG_HPRHDRM_PFL_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_HPRHDRM_PFL_EN_VAUDP18_SFT);
	/*
	 * Step 149:
	 * Disable Neg R when turn on sequence
	 * LP/LPpath mode would not enable after HP on
	 */
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_AUDHPLNEGR_EN_VAUDP18_MASK_SFT,
			   0x0 << DA_AUDHPLNEGR_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_AUDHPRNEGR_EN_VAUDP18_MASK_SFT,
			   0x0 << DA_AUDHPRNEGR_EN_VAUDP18_SFT);
	/* Step 150: Enable HPR main output stage to min */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 151: Enable HPL main output stage to min */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 152: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 153: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/*
	 * Step 154:
	 * [0]: Enable active-zero compensation circuit in HPBUF
	 * [3:2]: Select active zero's Cz
	 * (00) 1pF, (01) 2pF, (10) 2pF, (11) 3pF
	 * [5:4]: Select active zero's RL
	 * (00) 50lohm, (01) 100kohm, (10) 150kohm, (11) 200kohm
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON40, 0x2d);
	/*
	 * Step 155:
	 * Damping adjustment select. (Hi-Fi: 14kohm; LP: 3.5kohm)
	 * (000) 20kohm, (001) 40kohm, (010) 60kohm, (011) 100kohm
	 * (100) 14kohm, (101) 7kohm, (110) 3.5kohm
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_AUDHPDAMP_ADJ_VAUDP18_MASK_SFT,
			   0x6 << RG_AUDHPDAMP_ADJ_VAUDP18_SFT);
	/* Step 156: Enable HP damping ckt.  */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_AUDHPDAMP_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPDAMP_EN_VAUDP18_SFT);
	/*
	 * Step 157:
	 * Enable HFOP circuits for Hi-Fi mode
	 * LPpath mode would not enable after HP on
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDHPHFOP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPHFOP_EN_VAUDP18_SFT);
	/* Step 158: Disable Halve CMFB's Tail Current */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON40,
			   RG_HPCMFB_BIASHALF_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_HPCMFB_BIASHALF_EN_VAUDP18_SFT);
	/*
	 * Step 159:
	 * Set input diff pair bias to min (ULP: 2uA x 16 = 32uA)
	 * 00: 8x ibias; 01: 16x ibias; 10: 24x ibias; 11: 32x ibias
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPDIFFINPBIASADJ_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPDIFFINPBIASADJ_VAUDP18_SFT);
	/* Step 160: Enable Aux-output */
	/* Step 161: Enable Aux-loop feedback SW */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xc);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3c);
	/* Step 162: Enable Aux-loop CMFB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xf);
	/* Step 163: Enable HP driver bias circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLPWRUP_IBIAS_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPLPWRUP_IBIAS_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRPWRUP_IBIAS_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPRPWRUP_IBIAS_VAUDP18_SFT);
	/* Step 164: Enable HP driver core circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLPWRUP_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPLPWRUP_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRPWRUP_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPRPWRUP_VAUDP18_SFT);
	/* Step 165: Short HP output to AUX output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xfc);
	/* Step 166: Enable HP main CMFB loop */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HPCMFB_EN_RCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HPCMFB_EN_RCH_SFT);
	/* Step 167: Enable HP main CMFB loop */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HPCMFB_EN_LCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HPCMFB_EN_LCH_SFT);
	/* Step 168: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 169: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 170: Disable Aux-loop CMFB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3);
	/* Step 171: Enable HP main output stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xff);
	usleep_range(600, 620);
	/* Step 173: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 174: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 175: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 176: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 178: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x2 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 179: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x2 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 180: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 181: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 183: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x3 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 184: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x3 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 185: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 186: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 188: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x4 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 189: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x4 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 190: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 191: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 193: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x5 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 194: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x5 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 195: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 196: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 198: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x6 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 199: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x6 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 200: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 201: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 203: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x7 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 204: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x7 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 205: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 206: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 208: Reduce HP aux feedback loop gain step by step */
	hp_aux_feedback_loop_gain_ramp(priv, true);

	/* Step 238: Disable Aux-loop feedback SW */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xcf);
	/* Step 239: Set HPL gain to min 0dB (11: 0dB, 10: 3dB, 01: 6dB, 00:
	 * 9dB)
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
			   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
			   0x3 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
	/* Step 240: Set HPR gain to min 0dB (11: 0dB, 10: 3dB, 01: 6dB, 00:
	 * 9dB)
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
			   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
			   0x3 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
	/* Step 241: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 242: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 243: Disable HP mute */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x0);
	usleep_range(600, 620);
	/*
	 * Step 245:
	 * Increase HPL gain to normal gain step by step, 5'h1 :+6dB (LP/ULP)
	 * (32ohm, HPgain=6dB, 16ohm HPgain=3dB)
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
			   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
			   0x1 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
	/*
	 * Step 246:
	 * Increase HPR gain to normal gain step by step, 5'h1 :+6dB (LP/ULP)
	 * (32ohm, HPgain=6dB, 16ohm HPgain=3dB)
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
			   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
			   0x1 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
	/* Step 247: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 248: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(100, 120);
	/* Step 250: open HP output to AUX output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xf);
	/* Step 251: Disable Aux-output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3);
	/* Step 252: Set HPP/N STB enhance circuits */
	/* Step 253: Set HPP/N STB enhance circuits */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x33);
	usleep_range(600, 620);
	/* Step 255: Pull-down HPL/R to AVSS30_AUD */
	hp_pull_down(priv, false);
	/* Step 269: CMFB resistor with modulation Rwell level */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xc0);
	/* Step 270: Feedback resistor with modulation Rwell level */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_AUDHPLHPFB_RNWSEL_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPLHPFB_RNWSEL_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_AUDHPRHPFB_RNWSEL_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPRHPFB_RNWSEL_VAUDP18_SFT);
	/* Step 271: Enable HP feedback SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_AUDHPHIFISWST_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPHIFISWST_EN_VAUDP18_SFT);
	/* Step 272: Enable CMFB SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_HPLCMFBSWST_EN_VAUDP18_MASK_SFT,
			   0x1 << DA_HPLCMFBSWST_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_HPRCMFBSWST_EN_VAUDP18_MASK_SFT,
			   0x1 << DA_HPRCMFBSWST_EN_VAUDP18_SFT);
	/* Step 273: Enable HP input MUX SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HPMUXST_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HPMUXST_EN_VAUDP18_SFT);
	/* Step 274: HP damp adjustmention control and 2nd order damp control
	 * automatically select by NLE
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_HP_PDAMP_SELBYNLE_VAUDP18_MASK_SFT,
			   0x1 << RG_HP_PDAMP_SELBYNLE_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_HP_DAMP2ND_SELBYNLE_VAUDP18_MASK_SFT,
			   0x1 << RG_HP_DAMP2ND_SELBYNLE_VAUDP18_SFT);
	/* Step 275: Enable HPRL LN path feedback Rwell modulation */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0xf0);
	/*
	 * Step 276:
	 * [0]: Enable NVREG LC IBIAS2
	 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at no load)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x7);
	/*
	 * Step 277:
	 * Disable HS/LO DAC Current Trim Function
	 * HS DAC Current Trim enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON12,
			   RG_AUDDACHS_TRIM_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDDACHS_TRIM_EN_VAUDP18_SFT);
	/*
	 * Step 278:
	 * Disable HS/LO DAC Current Trim Function
	 * LO DAC Current Trim enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON12,
			   RG_AUDDACLO_TRIM_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDDACLO_TRIM_EN_VAUDP18_SFT);
	/* Step 279: Enable Audio HS&LO DAC  */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0xcc);
	usleep_range(100, 120);
	/* Step 281: AVDD30_DAC power switch select to AVDD30_AUD */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON5,
			   RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
	/* Step 282: Disable LP_GAIN_MSB after HP fully turn on */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	/*
	 * Step 283:
	 * Switch HPL MUX to audio HS DAC
	 * 000: Open/Open
	 * 001: LOLP/LOLN
	 * 010: IDACLP/IDACLN
	 * 011: HSP/HSN (test mode)
	 * 100: Open/Open
	 * 101: IDAC_HSP/IDAC_HSN
	 * 110: IDAC_LOP/IDAC_LON
	 * 111: HSP/HSN (test input with external R)
	 */
	/*
	 * Step 284:
	 * Switch HPR MUX to audio LO DAC
	 * 000: Open/Open
	 * 001: LOLP/LOLN
	 * 010: IDACRP/IDACRN
	 * 011: HSP/HSN (test mode)
	 * 100: Open/Open
	 * 101: IDAC_HSP/IDAC_HSN
	 * 110: IDAC_LOP/IDAC_LON
	 * 111: LOP/LON (test input with external R)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON26, 0x65);
	dev_dbg(priv->dev, "%s(), --\n", __func__);
}

static void stop_trim_hardware(struct mt6681_priv *priv)
{
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	int status = 0;
#endif

	dev_info(priv->dev, "%s(), trim off\n", __func__);
	/*
	 * Step 12:
	 * Switch HPL MUX to Open
	 * 000: Open/Open
	 * 001: LOLP/LOLN
	 * 010: IDACLP/IDACLN
	 * 011: HSP/HSN (test mode)
	 * 100: Open/Open
	 * 101: IDAC_HSP/IDAC_HSN
	 * 110: IDAC_LOP/IDAC_LON
	 * 111: HSP/HSN (test input with external R)
	 */
	/*
	 * Step 13:
	 * Switch HPR MUX to Open
	 * 000: Open/Open
	 * 001: LOLP/LOLN
	 * 010: IDACRP/IDACRN
	 * 011: HSP/HSN (test mode)
	 * 100: Open/Open
	 * 101: IDAC_HSP/IDAC_HSN
	 * 110: IDAC_LOP/IDAC_LON
	 * 111: HSP/HSN (test input with external R)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON26, 0x0);
	usleep_range(100, 120);
	/* Step 15: Enable LP_GAIN_MSB for HP depop on/off */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	/* Step 16: AVDD30_DAC power switch select to LDO16 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON5,
			   RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDPMU_IDAC_IBIAS_SEL_VA32_VAUDP18_SFT);
	/* Step 17: Disable Audio NMDAC  */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x0);
	/*
	 * Step 18:
	 * [0]: Disable NVREG LC IBIAS2
	 * (Set after HPBUF enabled -> Avoid unstable NVREG-LC at no load)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x6);
	/* Step 19: CMFB resistor with modulation Rwell level */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x30);
	/* Step 20: Feedback resistor with modulation Rwell level */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_AUDHPLHPFB_RNWSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLHPFB_RNWSEL_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_AUDHPRHPFB_RNWSEL_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRHPFB_RNWSEL_VAUDP18_SFT);
	/* Step 21: Disable HP feedback SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_AUDHPHIFISWST_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPHIFISWST_EN_VAUDP18_SFT);
	/* Step 22: Disable CMFB SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_HPLCMFBSWST_EN_VAUDP18_MASK_SFT,
			   0x0 << DA_HPLCMFBSWST_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFUNC_AUD_CON12_H,
			   DA_HPRCMFBSWST_EN_VAUDP18_MASK_SFT,
			   0x0 << DA_HPRCMFBSWST_EN_VAUDP18_SFT);
	/* Step 23: Disable HP input MUX SW source-tie */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HPMUXST_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_HPMUXST_EN_VAUDP18_SFT);
	/* Step 24: Disable 2nd order damp circuit for Hi-Fi mode */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_DAMP2ND_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_DAMP2ND_EN_VAUDP18_SFT);
	usleep_range(100, 120);
	/* Step 26: Pull-down HPL/R to AVSS30_AUD */
	hp_pull_down(priv, true);
	/* Step 39: Set HPP/N STB enhance circuits */
	/* Step 40: Set HPP/N STB enhance circuits */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x77);
	/* Step 41: Enable Aux-output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xf);
	/* Step 42: Short HP output to AUX output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xcf);
	/* Step 43: Increase HPL gain to normal gain step by step, 5'h3 :+0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN,
			   RG_DA_NLE_ZCD_HPLGAIN_MASK_SFT,
			   0x3 << RG_DA_NLE_ZCD_HPLGAIN_SFT);
	/* Step 44: Increase HPR gain to normal gain step by step, 5'h3 :+0dB */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN,
			   RG_DA_NLE_ZCD_HPRGAIN_MASK_SFT,
			   0x3 << RG_DA_NLE_ZCD_HPRGAIN_SFT);
	/* Step 45: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 46: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 47: HP mute */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x33);
	/* Step 48: Enable Aux-loop feedback SW */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xff);
	usleep_range(100, 120);
	/* Step 50: Reduce HP aux feedback loop gain step by step */
	hp_aux_feedback_loop_gain_ramp(priv, false);

	/* Step 80: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x6 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 81: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x6 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 82: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 83: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 85: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x5 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 86: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x5 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 87: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 88: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 90: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x4 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 91: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x4 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 92: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 93: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 95: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x3 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 96: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x3 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 97: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 98: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 100: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x2 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 101: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x2 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 102: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 103: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 105: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 106: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x1 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 107: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 108: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 110: Enable HPR main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 111: Enable HPL main output stage step by step */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 112: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 113: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	usleep_range(600, 620);
	/* Step 115: Disable HP main output stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0xfc);
	/* Step 116: Disable Aux-loop CMFB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x3f);
	/* Step 117: Disable HP main CMFB loop */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HPCMFB_EN_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HPCMFB_EN_RCH_SFT);
	/* Step 118: Disable HP main CMFB loop */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HPCMFB_EN_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HPCMFB_EN_LCH_SFT);
	/* Step 119: [Toggle] bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 120: [Toggle] bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 121: Short HP output to AUX output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x3c);
	/* Step 122: Disable HP driver core circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLPWRUP_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLPWRUP_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRPWRUP_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRPWRUP_VAUDP18_SFT);
	/* Step 123: Disable HP driver bias circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPLPWRUP_IBIAS_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLPWRUP_IBIAS_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON25,
			   RG_AUDHPRPWRUP_IBIAS_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRPWRUP_IBIAS_VAUDP18_SFT);
	/* Step 124: Disable Aux-output */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27, 0x30);
	/* Step 125: Disable Aux-loop feedback SW */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON27,0x0);
	/* Step 126: Disable Aux-loop CMFB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON29, 0x33);
	/* Step 127: Disable HP damping ckt.  */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON37,
			   RG_AUDHPDAMP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPDAMP_EN_VAUDP18_SFT);
	/*
	 * Step 128:
	 * LPZEROGEN: Nulling Resistor
	 * 0: 1kohm
	 * 1: 7.5kohm (1k + 6.5k)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON38,
			   RG_HP_LPZEROGEN_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_HP_LPZEROGEN_EN_VAUDP18_SFT);
	/*
	 * Step 129:
	 * [0]: Disable active-zero compensation circuit in HPBUF
	 * [3:2]: Select active zero's Cz
	 * (00) 1pF, (01) 2pF, (10) 2pF, (11) 3pF
	 * [5:4]: Select active zero's RL
	 * (00) 50lohm, (01) 100kohm, (10) 150kohm, (11) 200kohm
	 */
	/* Step 130: Halve CMFB's Tail Current */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON40, 0x0);
	/* Step 131: Enable HPR main output stage to min */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M,
			   RG_HSLO_DA_HSLO_OUTSTG_RCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_RCH_SFT);
	/* Step 132: Enable HPL main output stage to min */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG,
			   RG_HSLO_DA_HSLO_OUTSTG_LCH_MASK_SFT,
			   0x0 << RG_HSLO_DA_HSLO_OUTSTG_LCH_SFT);
	/* Step 133: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 134: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 135: Disable HP De-CMgain circuits */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDHPDECMGAIN_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPDECMGAIN_EN_VAUDP18_SFT);
	/*
	 * Step 136:
	 * Set HPP/N STB enhance circuits
	 * enable lpstbenh when turn on sequence
	 */
	/* Step 137: Set HPP/N STB enhance circuits */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON28, 0x33);
	/*
	 * Step 138:
	 * HPL_LP_EN
	 * HPR_LP_EN
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPL_LP_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPR_LP_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPL_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPL_LP_GAIN_MSB_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON36,
			   RG_AUDHPR_LP_GAIN_MSB_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPR_LP_GAIN_MSB_VAUDP18_SFT);
	/* Step 139: Set NLE DA signal to debug mode (controlled by RG setting)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_H, 0x0);
	/* Step 140: Set NLE DA signal to debug mode (controlled by RG setting)
	 */
	regmap_write(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_L, 0x0);
	/* Step 141: digital gain output debug mode */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_H,
			   RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_MASK_SFT,
			   0x0 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_LCH_SFT);
	/* Step 142: digital gain output debug mode */
	regmap_update_bits(priv->regmap,
			   MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_H,
			   RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_MASK_SFT,
			   0x0 << RG_HSLO_NLE_DG_OUTPUT_DEBUG_MODE_RCH_SFT);
	/* Step 143: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 144: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 145: Disable IBIST */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON54,
			   RG_AUDIBIASPWRDN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDIBIASPWRDN_VAUDP18_SFT);
	usleep_range(100, 120);
	/* Step 147: Pull-down HPL/R to AVSS30_AUD */
	hp_pull_down(priv, false);
	/*
	 * Step 160:
	 * HPL FB Enable
	 * HPR FB Enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_HPLFB_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HPLFB_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON31,
			   RG_HPRFB_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_HPRFB_EN_VAUDP18_SFT);
	/*
	 * Step 161:
	 * HiFiDAC LVSH Enable
	 * 0: disable
	 * 1: enable
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON2,
			   RG_AUDDAC_LVSH_EN_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDDAC_LVSH_EN_VAUDP18_SFT);
	/*
	 * Step 162:
	 * Disable AUD_CLK (6.5MHz mode)
	 * (RG_ABIDEC_SEL_DECODER_VA18 need mapping to DA_355_CLK_SEL)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON69, 0x0);
	/*
	 * Step 163:
	 * Power down control for VMAXVMIN comparator in PAD logics
	 * 0: Power down; VDD = AVDD18_AUD, VSS = AU_V18N
	 * 1: Enable; VDD = max(AVDD18_AUD, AU_VP), VSS = min(AU_V18N, AU_VN)
	 */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON33,
			   RG_VMAXVMIN_PWRUP_VAUDP18_MASK_SFT,
			   0x0 << RG_VMAXVMIN_PWRUP_VAUDP18_SFT);
	/*
	 * Step 164:
	 * [0]: Disable NVREG LC IBIAS2
	 * [1]: Disable NVREG HC IBIAS2
	 * [2]: Disable NVREG SW IBIAS2
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON73, 0x0);
	/* Step 165: Disable for all NVREGs */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON64, 0x0);
	/*
	 * Step 166:
	 * [6]: Disable class-H IL energy release to PVDD
	 * [7]: Disable class-H IL energy release to PVSS
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0x18);
	usleep_range(100, 120);
	/* Step 169: [0]: Disable class-H converter */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_EN_MASK_SFT, 0x0 << RG_CLH_DYN_EN_SFT);
	/* Step 170: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x1 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/* Step 171: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/* Step 172: [3]: Disable class-H power stage */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON77, 0x7);
	/* Step 173: Disable DA_CLH_CLK26M (= 0) */
	regmap_write(priv->regmap, MT6681_CLH_COM_CON1, 0x0);

	/*
	 * Step 174:
	 * [3]: Turn off pull-low NMOS in some class-H ESD clampers
	 * [4]: Disable class-H switch controller (SWC)
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON76, 0x0);
	/*
	 * Step 175:
	 * [0]: Disable class-H PVSS feedback RDIV
	 * [1]: Disable class-H V18N feedback RDIV
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON83, 0x4);
	/*
	 * Step 176:
	 * [0]: Disable class-H PVDD feedback RDIV
	 * [1]: Disable class-H V18N, PVDD, and PVSS comparators
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON84, 0x0);
	/*
	 * Step 177:
	 * [0]: Turn off pull-low NMOS in some class-H ESD clampers
	 * [1]: Disable class-H Vref buffer
	 * [2]: Disable class-H Ibias circuit
	 * [3]: Disable class-H reference DAC
	 * [5]: Disable class-H ZCD
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON75, 0x0);
	/* Step 178: Disable for all LDOs */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON60, 0x0);
	/* Step 179: Disable for V32REFGEN */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON58, 0x0);
	/*
	 * Step 180:
	 * Selects LCLDO_BUF_L remote sense function
	 * Selects LCLDO_BUF_R remote sense function
	 */
	/*
	 * Step 181:
	 * Selects HCLDO_BUF_L remote sense function
	 * Selects HCLDO_BUF_R remote sense function
	 */
	/*
	 * Step 182:
	 * Selects LCLDO_DACSW_L remote sense function
	 * Selects LCLDO_DACSW_R remote sense function
	 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON62, 0x0);
	/* Step 183: Disable AUDGLB */
	mt6681_set_aud_global_bias(priv, false);

	/* Step 184: Reduce ESD resistance of AU_REFN */
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDREFN_DERES_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDREFN_DERES_EN_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON39,
			   RG_AUDREFN_PLL0V_EN_VAUDP18_MASK_SFT,
			   0x1 << RG_AUDREFN_PLL0V_EN_VAUDP18_SFT);
	/* Step 185: turn off DL */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0,
			   AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_MASK_SFT,
			   0x0 << AFE_2ND_DL_SRC_ON_TMP_CTL_PRE_SFT);
	/* Step 186: Gain2 48k, disable */
	regmap_write(priv->regmap, MT6681_AFE_GAIN2_CON0_0, 0x0);
	/* Step 187: Gain7 48k, disable */
	regmap_write(priv->regmap, MT6681_AFE_GAIN7_CON0_0, 0x0);
	/* Step 188: afe off */
	regmap_write(priv->regmap, MT6681_AFE_TOP_CON0, 0x0);
	/* Step 189: Turn off DL HSLO-path FIFO */
	regmap_write(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, 0xa);

	/* scrambler disable */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_L, 0x20);
	/* 2ND DL scrambler clock on disable */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_H, 0xd8);
	/* 2ND DL sdm power off */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x40);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_H, 0x00);

	/* Step 196: Audio system digital clock power down */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON3, 0x7);
	/* Step 197: Audio system digital clock power down */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON2, 0xff);
	/*
	 * Step 198:
	 * [6] power down downlink clock
	 * [7] power down whole afe clock
	 */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON0, 0xc6);
	/* Step 199: SRAM  power on */
	regmap_write(priv->regmap, MT6681_AUD_TOP_SRAM_CON, 0x3);
	/*
	 * Step 200:
	 * power down AUD 26M
	 * clear bit 5, RG_ZCD13M_CK_PDN
	 * clear bit 2, RG_AUDIF_CK_PDN
	 * clear bit 1, RG_AUD_CK_PDN
	 */
	mt6681_set_topck(priv, false);

	/* Step 201: Enable Downlink buffer of CLKSQ. (0):off (1): on. */
	/* Step 202: Enable CLKSQ. (0): off, (1): on. */
	mt6681_set_clksq(priv, false);

	mt6681_set_dl_src(priv, false, true);

	/* XO_AUDIO_EN_M Disable */
	mt6681_set_dcxo(priv, false);
	mt6681_mtkaif_tx_disable(priv, true);
	/* Reset playback gpio (mosi/clk/sync) */
	mt6681_reset_playback_gpio(priv);

#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	if (!IS_ERR(priv->reg_vaud18)) {
		status = regulator_disable(priv->reg_vaud18);
		if (status)
			dev_info(priv->dev, "%s() failed to disable vaud18(%d)\n",
				__func__, status);
	}
#else
	regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
			   RG_LDO_VAUD18_EN_0_MASK_SFT,
			   0x0 << RG_LDO_VAUD18_EN_0_SFT);
#endif

	dev_dbg(priv->dev, "%s(), --\n", __func__);
}

static int calculate_trim_result(struct mt6681_priv *priv, int *on_value,
				 int *off_value, int trimTime, int discard_num,
				 int useful_num)
{
	int i, j, tmp, offset;

	/* sort */
	for (i = 0; i < trimTime - 1; i++) {
		for (j = 0; j < trimTime - 1 - i; j++) {
			if (on_value[j] > on_value[j + 1]) {
				tmp = on_value[j + 1];
				on_value[j + 1] = on_value[j];
				on_value[j] = tmp;
			}
			if (off_value[j] > off_value[j + 1]) {
				tmp = off_value[j + 1];
				off_value[j + 1] = off_value[j];
				off_value[j] = tmp;
			}
		}
	}
	/* calculate result */
	offset = 0;
	for (i = discard_num; i < trimTime - discard_num; i++)
		offset += on_value[i] - off_value[i];

	return DIV_ROUND_CLOSEST(offset, useful_num);
}

static void get_hp_dctrim_offset(struct mt6681_priv *priv, int *hpl_trim,
				 int *hpr_trim)
{
	int on_valueL[TRIM_TIMES], on_valueR[TRIM_TIMES];
	int off_valueL[TRIM_TIMES], off_valueR[TRIM_TIMES];
	int i;

	usleep_range(10 * 1000, 15 * 1000);
	regmap_update_bits(priv->regmap, MT6681_AUXADC_AVG_CON4, 0x7,
			   AUXADC_AVG_256);

	/* set ana_gain as 0DB */
	priv->ana_gain[AUDIO_ANALOG_VOLUME_HPOUTL] = HP_GAIN_0DB;

	/* turn on trim buffer */
	start_trim_hardware(priv);

	/* l-channel */
	/* enable trim buffer */
	/* trimming buffer gain selection 18db */
	/* trimming buffer mux selection : HPL */
	prepare_enable_trim_buf(priv, true, TRIM_BUF_GAIN_18DB,
				TRIM_BUF_MUX_HPL);
	/* get buffer on auxadc value  */
	usleep_range(1 * 1000, 10 * 1000);
	for (i = 0; i < TRIM_TIMES; i++)
		on_valueL[i] = mt6681_get_hpofs_auxadc(priv);

	/* trimming buffer mux selection : AU_REFN */
	set_trim_buf_in_mux(priv, TRIM_BUF_MUX_AU_REFN);

	/* get buffer off auxadc value */
	usleep_range(1 * 1000, 10 * 1000);
	for (i = 0; i < TRIM_TIMES; i++)
		off_valueL[i] = mt6681_get_hpofs_auxadc(priv);

	/* r-channel */
	/* trimming buffer mux selection : HPR */
	set_trim_buf_in_mux(priv, TRIM_BUF_MUX_HPR);

	/* get buffer on auxadc value  */
	dev_dbg(priv->dev, "%s(), get on_valueR\n", __func__);
	usleep_range(1 * 1000, 10 * 1000);
	for (i = 0; i < TRIM_TIMES; i++)
		on_valueR[i] = mt6681_get_hpofs_auxadc(priv);

	/* trimming buffer mux selection : AU_REFN */
	set_trim_buf_in_mux(priv, TRIM_BUF_MUX_AU_REFN);

	/* get buffer off auxadc value	*/
	dev_dbg(priv->dev, "%s(), get off_valueR\n", __func__);
	usleep_range(1 * 1000, 10 * 1000);
	for (i = 0; i < TRIM_TIMES; i++)
		off_valueR[i] = mt6681_get_hpofs_auxadc(priv);
	/* disable trim buffer */
	/* reset trimming buffer mux to OPEN */
	/* reset trimming buffer gain selection 0db*/
	prepare_enable_trim_buf(priv, false, TRIM_BUF_GAIN_0DB,
				TRIM_BUF_MUX_OPEN);

	/* turn off trim buffer */
	stop_trim_hardware(priv);

	*hpl_trim =
		calculate_trim_result(priv, on_valueL, off_valueL, TRIM_TIMES,
				      TRIM_DISCARD_NUM, TRIM_USEFUL_NUM);
	*hpr_trim =
		calculate_trim_result(priv, on_valueR, off_valueR, TRIM_TIMES,
				      TRIM_DISCARD_NUM, TRIM_USEFUL_NUM);

	dev_info(priv->dev, "%s(), L_offset = %d, R_offset = %d\n", __func__,
		 *hpl_trim, *hpr_trim);
}

static void update_finetrim_offset(struct mt6681_priv *priv, int step,
				   const unsigned int finetrim_code_l,
				   const unsigned int finetrim_code_r,
				   int *finetrim_offset_l,
				   int *finetrim_offset_r)
{
	int hpl_offset = 0, hpr_offset = 0;

	dev_dbg(priv->dev, "%s(), step%d finetrim_code(L/R) = (0x%x/0x%x)\n",
		__func__, step, finetrim_code_l, finetrim_code_r);

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
			   RG_AUDHPLFINETRIM_VAUDP18_MASK_SFT,
			   finetrim_code_l << RG_AUDHPLFINETRIM_VAUDP18_SFT);

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
			   RG_AUDHPRFINETRIM_VAUDP18_MASK_SFT,
			   finetrim_code_r << RG_AUDHPRFINETRIM_VAUDP18_SFT);

	get_hp_dctrim_offset(priv, &hpl_offset, &hpr_offset);
	*finetrim_offset_l = hpl_offset;
	*finetrim_offset_r = hpr_offset;

	dev_info(
		priv->dev,
		"%s(), step%d finetrim (code/value)(L/R) = (0x%x/%d)(0x%x/%d)\n",
		__func__, step, finetrim_code_l, *finetrim_offset_l,
		finetrim_code_r, *finetrim_offset_r);
}

static void update_trim_offset(struct mt6681_priv *priv, int step,
			       const unsigned int trim_code_l,
			       const unsigned int trim_code_r,
			       int *trim_offset_l, int *trim_offset_r)
{
	int hpl_offset = 0, hpr_offset = 0;

	dev_dbg(priv->dev, "%s(), step%d trim_code(L/R) = (0x%x/0x%x)\n",
		 __func__, step, trim_code_l, trim_code_r);

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
			   RG_AUDHPLTRIM_VAUDP18_MASK_SFT,
			   trim_code_l << RG_AUDHPLTRIM_VAUDP18_SFT);

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
			   RG_AUDHPRTRIM_VAUDP18_MASK_SFT,
			   trim_code_r << RG_AUDHPRTRIM_VAUDP18_SFT);

	get_hp_dctrim_offset(priv, &hpl_offset, &hpr_offset);

	*trim_offset_l = hpl_offset;
	*trim_offset_r = hpr_offset;

	dev_dbg(priv->dev,
		 "%s(), step%d trim (code/value)(L/R) = (0x%x/%d)(0x%x/%d)\n",
		 __func__, step, trim_code_l, *trim_offset_l, trim_code_r,
		 *trim_offset_r);
}

static unsigned int update_finetrim_code(const unsigned int trim_offset0,
					 const unsigned int trim_offset1,
					 const unsigned int trim_offset2)
{
	unsigned int ret_finetrim_code = 0;

	/* Base on finetrim[0/1/2], choose minimim finetrim_code */
	if (trim_offset0 < trim_offset1) {
		if (trim_offset0 < trim_offset2)
			ret_finetrim_code = 0;
		else /* (trim_offset0 >= trim_offset2) */
			ret_finetrim_code = 2;
	} else { /* (trim_offset0 >= trim_offset1) */
		if (trim_offset1 < trim_offset2)
			ret_finetrim_code = 1;
		else /* (trim_offset1 >= trim_offset2) */
			ret_finetrim_code = 2;
	}

	return ret_finetrim_code;
}

static unsigned int update_trim_code(const int *trim_value,
				     const unsigned int *trim_code)
{
	unsigned int ret_trim_code = 0;
	int ret_trim_val = 0;
	int i = 0;

	/* choose result */
	ret_trim_val = abs(trim_value[0]);
	for (i = 1; i < TRIM_STEP_NUM; i++) {
		if (abs(trim_value[i]) <= ret_trim_val) {
			ret_trim_code = i;
			ret_trim_val = abs(trim_value[i]);
		}
	}
	return trim_code[ret_trim_code];
}

static unsigned int refine_trim_code(const bool is_negative,
				     const int trim_value,
				     const unsigned int trim_code)
{
	unsigned int ret_trim_code;

	if (is_negative) { /* value<0, code+1; value>=0, code-1; */
		if (trim_code == 0x0 && trim_value >= 0)
			ret_trim_code = 0x11;
		else if (trim_code == 0xF && trim_value < 0)
			ret_trim_code = 0x0F;
		else
			ret_trim_code = trim_code - (trim_value < 0 ? (-1) : 1);
	} else { /* value<0, code-1; value>=0, code+1; */
		if (trim_code == 0x10 && trim_value < 0)
			ret_trim_code = 0x01;
		else if (trim_code == 0x1F && trim_value >= 0)
			ret_trim_code = 0x1F;
		else
			ret_trim_code = trim_code + (trim_value < 0 ? (-1) : 1);
	}
	return ret_trim_code;
}

static void calculate_lr_finetrim_code(struct mt6681_priv *priv)
{
	struct hp_trim_data *hp_trim = &priv->hp_trim_3_pole;

	int finetrim_l[TRIM_STEP_NUM - 1] = {0, 0, 0};
	int finetrim_r[TRIM_STEP_NUM - 1] = {0, 0, 0};
	unsigned int finetrim_l_code[TRIM_STEP_NUM - 1] = {0, 0, 0};
	unsigned int finetrim_r_code[TRIM_STEP_NUM - 1] = {0, 0, 0};
	unsigned int hpl_finetrim_code = 0, hpr_finetrim_code = 0;
	unsigned int step = 0;

	/* step0 */
	finetrim_l_code[0] = 0x0;
	finetrim_r_code[0] = 0x0;

	update_finetrim_offset(priv, 0, finetrim_l_code[0], finetrim_r_code[0],
			       &finetrim_l[0], &finetrim_r[0]);
	dev_dbg(priv->dev, "%s(), step0 finetrim(R/L) = (%d/%d)\n", __func__,
		finetrim_r[0], finetrim_l[0]);

	/* step1 */
	if (finetrim_l[0] < 0)
		finetrim_l_code[1] = 0x2;
	else /* (finetrim_l[0] >= 0) */
		finetrim_l_code[1] = 0x6;

	if (finetrim_r[0] < 0)
		finetrim_r_code[1] = 0x2;
	else /* (finetrim_r[0] >= 0) */
		finetrim_r_code[1] = 0x6;

	update_finetrim_offset(priv, 1, finetrim_l_code[1], finetrim_r_code[1],
			       &finetrim_l[1], &finetrim_r[1]);
	dev_dbg(priv->dev, "%s(), step1 finetrim(R/L) = (%d/%d)\n", __func__,
		finetrim_r[1], finetrim_l[1]);

	/* step2 */
	if (finetrim_l[0] < 0 && finetrim_l[1] < 0)
		finetrim_l_code[2] = 0x3;
	else if (finetrim_l[0] < 0 && finetrim_l[1] >= 0)
		finetrim_l_code[2] = 0x1;
	else if (finetrim_l[0] >= 0 && finetrim_l[1] < 0)
		finetrim_l_code[2] = 0x7;
	else /* (finetrim_l[0] >= 0 && finetrim_l[1] >= 0) */
		finetrim_l_code[2] = 0x5;

	if (finetrim_r[0] < 0 && finetrim_r[1] < 0)
		finetrim_r_code[2] = 0x3;
	else if (finetrim_r[0] < 0 && finetrim_r[1] >= 0)
		finetrim_r_code[2] = 0x1;
	else if (finetrim_r[0] >= 0 && finetrim_r[1] < 0)
		finetrim_r_code[2] = 0x7;
	else /* (finetrim_r[0] >= 0 && finetrim_r[1] >= 0) */
		finetrim_r_code[2] = 0x5;

	update_finetrim_offset(priv, 2, finetrim_l_code[2], finetrim_r_code[2],
			       &finetrim_l[2], &finetrim_r[2]);
	dev_dbg(priv->dev, "%s(), step2 finetrim(R/L) = (%d/%d)\n", __func__,
		finetrim_r[2], finetrim_l[2]);

	step = update_finetrim_code(finetrim_l[0], finetrim_l[1],
				    finetrim_l[2]);
	hpl_finetrim_code = finetrim_l_code[step];

	step = update_finetrim_code(finetrim_r[0], finetrim_r[1],
				    finetrim_r[2]);
	hpr_finetrim_code = finetrim_r_code[step];

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
			   RG_AUDHPLFINETRIM_VAUDP18_MASK_SFT,
			   hpl_finetrim_code << RG_AUDHPLFINETRIM_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
			   RG_AUDHPRFINETRIM_VAUDP18_MASK_SFT,
			   hpr_finetrim_code << RG_AUDHPRFINETRIM_VAUDP18_SFT);

	hp_trim->hp_fine_trim_l = hpl_finetrim_code;
	hp_trim->hp_fine_trim_r = hpr_finetrim_code;

	dev_info(priv->dev, "%s(), result finetrim_code(R/L) = (0x%x/0x%x)\n",
		 __func__, hpr_finetrim_code, hpl_finetrim_code);
}

static void calculate_lr_trim_code(struct mt6681_priv *priv)
{
	struct hp_trim_data *hp_trim_3_pole = &priv->hp_trim_3_pole;
	struct hp_trim_data *hp_trim_4_pole = &priv->hp_trim_4_pole;

	int trim_l[TRIM_STEP_NUM] = {0, 0, 0, 0};
	int trim_r[TRIM_STEP_NUM] = {0, 0, 0, 0};
	unsigned int trim_l_code[TRIM_STEP_NUM] = {0, 0, 0, 0};
	unsigned int trim_r_code[TRIM_STEP_NUM] = {0, 0, 0, 0};

	unsigned int hpl_trim_code, hpr_trim_code;
	bool hpl_negative, hpr_negative;

	dev_dbg(priv->dev, "%s(), Start DCtrim Calibrating\n", __func__);

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
			   RG_AUDHPLFINETRIM_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPLFINETRIM_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
			   RG_AUDHPRFINETRIM_VAUDP18_MASK_SFT,
			   0x0 << RG_AUDHPRFINETRIM_VAUDP18_SFT);

	/* Start step0, set trim code to 0x0 */
	trim_l_code[0] = 0x0;
	trim_r_code[0] = 0x0;

	update_trim_offset(priv, 0, trim_l_code[0], trim_r_code[0], &trim_l[0],
			   &trim_r[0]);
	dev_info(priv->dev,
		 "%s(), step0 trim (code/value)(L/R) = (0x%x/%d)(0x%x/%d)\n",
		 __func__, trim_l_code[0], trim_l[0], trim_r_code[0],
		 trim_r[0]);

	if (trim_l[0] == 0 && trim_r[0] == 0) {
		hpl_trim_code = trim_l_code[0];
		hpr_trim_code = trim_r_code[0];
		goto EXIT;
	}

	/* start step1, set trim code to 0x2 or 0x12 */
	if (trim_l[0] < 0) {
		hpl_negative = true;
		trim_l_code[1] = 0x2;
	} else { /* (trim_l[0] >= 0) */
		hpl_negative = false;
		trim_l_code[0] = 0x10;
		trim_l_code[1] = 0x12;
	}
	if (trim_r[0] < 0) {
		hpr_negative = true;
		trim_r_code[1] = 0x2;
	} else { /* (trim_r[0] >= 0) */
		hpr_negative = false;
		trim_r_code[0] = 0x10;
		trim_r_code[1] = 0x12;
	}

	update_trim_offset(priv, 1, trim_l_code[1], trim_r_code[1], &trim_l[1],
			   &trim_r[1]);
	dev_dbg(priv->dev,
		 "%s(), step1 trim (code/value)(L/R) = (0x%x/%d)(0x%x/%d)\n",
		 __func__, trim_l_code[1], trim_l[1], trim_r_code[1],
		 trim_r[1]);

	if (trim_l[1] == 0 && trim_r[1] == 0) {
		hpl_trim_code = trim_l_code[1];
		hpr_trim_code = trim_r_code[1];
		goto EXIT;
	}

	/* prevent divid to 0 */
	if ((trim_l[0] == trim_l[1]) || (trim_r[0] == trim_r[1])) {
		hpl_trim_code = trim_l_code[1];
		hpr_trim_code = trim_r_code[1];
		goto EXIT;
	}

	/* start step2, calculate approximate solution*/
	/* l-channel, find trim offset per trim code step */
	trim_l_code[2] =
		(((abs(trim_l[0]) * 3) / abs(trim_l[0] - trim_l[1])) + 1) / 2;
	if (trim_l_code[2] > 0xF)
		trim_l_code[2] = 0xF;
	trim_l_code[2] = trim_l_code[2] + (trim_l[0] > 0 ? 16 : 0);

	if (trim_l_code[2] == 0x10)
		trim_l_code[0] = 0x10;

	/* r-channel, find trim offset per trim code step */
	trim_r_code[2] =
		(((abs(trim_r[0]) * 3) / abs(trim_r[0] - trim_r[1])) + 1) / 2;
	if (trim_r_code[2] > 0xF)
		trim_r_code[2] = 0xF;
	trim_r_code[2] = trim_r_code[2] + (trim_r[0] > 0 ? 16 : 0);

	if (trim_r_code[2] == 0x10)
		trim_r_code[0] = 0x10;

	update_trim_offset(priv, 2, trim_l_code[2], trim_r_code[2], &trim_l[2],
			   &trim_r[2]);
	dev_dbg(priv->dev,
		 "%s(), step2 trim (code/value)(L/R) = (0x%x/%d)(0x%x/%d)\n",
		 __func__, trim_l_code[2], trim_l[2], trim_r_code[2],
		 trim_r[2]);

	if (trim_l[2] == 0 && trim_r[2] == 0) {
		hpl_trim_code = trim_l_code[2];
		hpr_trim_code = trim_r_code[2];
		goto EXIT;
	}

	/* start step3, lr-channel fine tune (+1 or -1) */
	trim_l_code[3] =
		refine_trim_code(hpl_negative, trim_l[2], trim_l_code[2]);
	trim_r_code[3] =
		refine_trim_code(hpr_negative, trim_r[2], trim_r_code[2]);

	dev_dbg(priv->dev, "%s(), step3 trim_code(L/R) = (0x%x/0x%x)\n",
		 __func__, trim_l_code[3], trim_r_code[3]);

	if ((trim_l_code[2] != 0x00 && trim_l_code[2] != 0x02
	     && trim_l_code[2] != 0x10 && trim_l_code[2] != 0x12)
	    || (trim_r_code[2] != 0x00 && trim_r_code[2] != 0x02
		&& trim_r_code[2] != 0x10 && trim_r_code[2] != 0x12)) {
		dev_info(priv->dev, "%s(), need to calculate step4 trim_code\n",
			 __func__);

		update_trim_offset(priv, 3, trim_l_code[3], trim_r_code[3],
				   &trim_l[3], &trim_r[3]);
		dev_dbg(
			priv->dev,
			"%s(), step3 trim (code/value)(L/R) = (0x%x/%d)(0x%x/%d)\n",
			__func__, trim_l_code[3], trim_l[3], trim_r_code[3],
			trim_r[3]);

		hpl_trim_code = update_trim_code(trim_l, trim_l_code);

		hpr_trim_code = update_trim_code(trim_r, trim_r_code);
	} else {
		hpl_trim_code = trim_l_code[3];
		hpr_trim_code = trim_r_code[3];
	}

EXIT:

	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON34,
			   RG_AUDHPLTRIM_VAUDP18_MASK_SFT,
			   hpl_trim_code << RG_AUDHPLTRIM_VAUDP18_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUDDEC_PMU_CON35,
			   RG_AUDHPRTRIM_VAUDP18_MASK_SFT,
			   hpr_trim_code << RG_AUDHPRTRIM_VAUDP18_SFT);

	hp_trim_3_pole->hp_trim_l = hpl_trim_code;
	hp_trim_3_pole->hp_trim_r = hpr_trim_code;
	hp_trim_4_pole->hp_trim_l = hpl_trim_code;
	hp_trim_4_pole->hp_trim_r = hpr_trim_code;

	dev_info(priv->dev, "%s(), result hp_trim_code(L/R) = (0x%x/0x%x)\n",
		 __func__, hpl_trim_code, hpr_trim_code);
}
#endif /* #if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING) */

static void get_hp_trim_offset(struct mt6681_priv *priv, bool force)
{
#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
	struct dc_trim_data *dc_trim = &priv->dc_trim;
	struct hp_trim_data *hp_trim_3_pole = &priv->hp_trim_3_pole;

	if (dc_trim->calibrated && !force)
		return;
	dev_dbg(priv->dev, "%s(), Start Get DCtrim", __func__);
	enable_trim_circuit(priv, true);
	mt6681_set_hwgain(priv);
	calculate_lr_trim_code(priv);
	calculate_lr_finetrim_code(priv);
	enable_trim_circuit(priv, false);

	dc_trim->calibrated = true;
	dev_info(priv->dev,
		 "%s(), after trim_code R:(0x%x/0x%x), L:(0x%x/0x%x)", __func__,
		 hp_trim_3_pole->hp_fine_trim_r, hp_trim_3_pole->hp_trim_r,
		 hp_trim_3_pole->hp_fine_trim_l, hp_trim_3_pole->hp_trim_l);
#else
	dev_info(priv->dev, "%s(), bypass while FPGA", __func__);
#endif
}
static void mic_type_default_init(struct mt6681_priv *priv)
{
	if (IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_0]))
		/* L preamplifier DCCEN */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON0,

				   RG_AUDPREAMPLDCCEN_MASK_SFT,
				   0x1 << RG_AUDPREAMPLDCCEN_SFT);

	if (IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_2]))
		/* R preamplifier DCCEN */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON2,
				   RG_AUDPREAMPRDCCEN_MASK_SFT,
				   0x1 << RG_AUDPREAMPRDCCEN_SFT);

	if (IS_DCC_BASE(priv->mux_select[MUX_MIC_TYPE_3])) {
		/* 3 preamplifier DCCEN */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON4,
				   RG_AUDPREAMP3DCCEN_MASK_SFT,
				   0x1 << RG_AUDPREAMP3DCCEN_SFT);
		/* 4 preamplifier DCCEN */
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON6,
				   RG_AUDPREAMP4DCCEN_MASK_SFT,
				   0x1 << RG_AUDPREAMP4DCCEN_SFT);
	}
	/* How about ADC 56? */
	/* 5 preamplifier DCCEN */
	regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON2,
			   RG_AUDPREAMP5DCCEN_MASK_SFT,
			   0x1 << RG_AUDPREAMP5DCCEN_SFT);
	/* 6 preamplifier DCCEN */
	regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON4,
			   RG_AUDPREAMP6DCCEN_MASK_SFT,
			   0x1 << RG_AUDPREAMP6DCCEN_SFT);
}


static int dc_trim_thread(void *arg)
{
	struct mt6681_priv *priv = arg;
	struct i2c_adapter *adap = priv->i2c_client->adapter;

	scp_wake_request(adap);
	keylock_reset(priv);

	get_hp_trim_offset(priv, true);

#if IS_ENABLED(CONFIG_SND_SOC_MT6681_ACCDET)
	mt6681_accdet_late_init(0);
#endif
#if IS_ENABLED(CONFIG_MT6681_EFUSE)
	mt6681_get_hw_ver(priv);
	mt6681_clh_lut_init(priv);
	mt6681_adc_init(priv);
#endif
	// do_exit(0);
	keylock_set(priv);
	scp_wake_release(adap);

	return 0;
}
static int start_trim_hardware_thread(void *arg)
{
#if !IS_ENABLED(CONFIG_FPGA_EARLY_PORTING)
	struct mt6681_priv *priv = arg;

	start_trim_hardware(priv);
	dev_info(priv->dev, "%s(), Let's sleep for 5 minutes\n", __func__);
	usleep_range(300000 * 1000, 300020 * 1000);
#endif
	return 0;
}

/* Headphone Impedance Detection */
int mt6681_set_codec_ops(struct snd_soc_component *cmpnt,
			 struct mt6681_codec_ops *ops)
{
#ifdef USE_AP_DC
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	priv->ops.enable_dc_compensation = ops->enable_dc_compensation;
	priv->ops.set_lch_dc_compensation = ops->set_lch_dc_compensation;
	priv->ops.set_rch_dc_compensation = ops->set_rch_dc_compensation;
	priv->ops.adda_dl_gain_control = ops->adda_dl_gain_control;
#endif
	return 0;
}
EXPORT_SYMBOL(mt6681_set_codec_ops);

static struct bin_attribute codec_dev_attr_reg = {
	.attr = {
			.name = "mtk_audio_codec",
			.mode = 0600, /* permission */
		},
	.size = CODEC_SYS_DEBUG_SIZE,
	.read = mt6681_codec_sysfs_read,
	.write = mt6681_codec_sysfs_write,
};

static struct bin_attribute *mtk_codec_bin_attrs[] = {
	&codec_dev_attr_reg, NULL,
};

static struct attribute_group codec_bin_attr_group = {
	.name = "mtk_codec_attrs",
	.bin_attrs = mtk_codec_bin_attrs,
};


static int mtk_calculate_impedance_formula(int pcm_offset, int aux_diff)
{
	/* The formula is from DE programming guide */
	/* should be mantain by pmic owner */
	/* R = V /(I*16) */
	/* V = auxDiff * (1800mv /auxResolution)  /TrimBufGain */
	/* I =  pcmOffset * DAC_constant * Gsdm * Gibuf */

	long val = 3600000 / pcm_offset * aux_diff / 16;

	return (int)DIV_ROUND_CLOSEST(val, 7832);
}

static int calculate_impedance(struct mt6681_priv *priv, int dc_init,
			       int dc_input, short pcm_offset,
			       const unsigned int detect_times)
{
	int dc_value;
	int r_tmp = 0;

	if (dc_input < dc_init) {
		dev_info(priv->dev,
			 "%s(), Wrong[%d] : dc_input(%d) < dc_init(%d)\n",
			 __func__, pcm_offset, dc_input, dc_init);
		return 0;
	}

	dc_value = dc_input - dc_init;
	r_tmp = mtk_calculate_impedance_formula(pcm_offset - 1, dc_value);
	dev_info(priv->dev, "%s [HPDET] pcm_offset(%d) dc_input(%d) dc_init(%d) r_tmp(%d)",
		 __func__, pcm_offset, dc_input, dc_init, r_tmp);
	r_tmp = DIV_ROUND_CLOSEST(r_tmp, detect_times);

	/* Efuse calibration */
	if ((priv->hp_current_calibrate_val != 0) && (r_tmp != 0)) {
		dev_info(priv->dev,
			 "%s(), Before Calibration from EFUSE: %d, R: %d\n",
			 __func__, priv->hp_current_calibrate_val, r_tmp);
		r_tmp = DIV_ROUND_CLOSEST(
			r_tmp * 128 + priv->hp_current_calibrate_val, 128);
	}

	dev_dbg(priv->dev,
		"%s(), pcm_offset %d dcoffset %d detected resistor is %d\n",
		__func__, pcm_offset, dc_value, r_tmp);

	return r_tmp;
}

static int detect_impedance(struct mt6681_priv *priv)
{
	const unsigned int num_detect = 8;
	int i;
	int dc_sum = 0, detect_sum = 0;
	int pick_impedance = 0, impedance = 0, phase_flag = 0;
	int cur_dc = 0;
	unsigned int value = 0;

	/* params by chip */
	int auxcable_impedance = 5000;
	/* should little lower than auxadc max resolution */
	int auxadc_upper_bound = 32630;
	/* Dc ramp up and ramp down step */
	int dc_step = 96 / 16;
	/* Phase 0 : high impedance with worst resolution */
	int dc_phase0 = 288 / 16;
	/* Phase 1 : median impedance with normal resolution */
	int dc_phase1 = 1440 / 16;
	/* Phase 2 : low impedance with better resolution */
	int dc_phase2 = 4032 / 16;
	/* Resistance Threshold of phase 2 and phase 1 */
	int resistance_1st_threshold = 250;
	/* Resistance Threshold of phase 1 and phase 0 */
	int resistance_2nd_threshold = 1000;

	if (priv->ops.adda_dl_gain_control) {
		priv->ops.adda_dl_gain_control(true);
	} else {
		mt6681_adda_dl_gain_control(priv, true);
		dev_info(priv->dev,
			 "%s(), adda_dl_gain_control ops not ready\n",
			 __func__);
	}

	if (priv->ops.enable_dc_compensation
	    && priv->ops.set_lch_dc_compensation
	    && priv->ops.set_rch_dc_compensation) {
		priv->ops.set_lch_dc_compensation(0);
		priv->ops.set_rch_dc_compensation(0);
		priv->ops.enable_dc_compensation(true);
	} else {
		mt6681_set_lch_dc_compensation(priv, -1);
		mt6681_set_rch_dc_compensation(priv, -1);
		mt6681_enable_dc_compensation(priv, true);
		dev_info(priv->dev, "%s(), dc compensation ops not ready\n",
			 __func__);
	}

	prepare_enable_trim_buf(priv, true, TRIM_BUF_GAIN_18DB,
				TRIM_BUF_MUX_HPR);
	/* AUXADC_AVG_NUM_HPC */
	regmap_update_bits(priv->regmap, MT6681_AUXADC_AVG_CON4, 0x7,
			   AUXADC_AVG_64);

	for (cur_dc = 0; cur_dc <= dc_phase2; cur_dc += dc_step) {
		/* apply dc by dc compensation: 16bit MSB and negative value */
		if (cur_dc != 0) {
			if (priv->ops.enable_dc_compensation
			    && priv->ops.set_lch_dc_compensation
			    && priv->ops.set_rch_dc_compensation) {
				priv->ops.set_lch_dc_compensation(-cur_dc
								  << 16);
				priv->ops.set_rch_dc_compensation(-cur_dc
								  << 16);
			} else {
				mt6681_set_lch_dc_compensation(priv, -cur_dc);
				mt6681_set_rch_dc_compensation(priv, -cur_dc);
			}
		}
		/* save for DC = 0 offset */
		if (cur_dc == 0) {
			usleep_range(1 * 1000, 1 * 1000);
			dc_sum = 0;
			for (i = 0; i < num_detect; i++){
				dc_sum += mt6681_get_hpofs_auxadc(priv);
				if (i == 0 && !priv->bypass_hpdet_dump) {
					dev_info(priv->dev,
						 "[HPDET] cur_dc(%d) dc_sum(%d) HPR Volatge 1\n",
						 cur_dc, dc_sum);
					usleep_range(5 * 1000 * 1000, 6 * 1000 * 1000);
				}
			}

			if ((dc_sum / num_detect) > auxadc_upper_bound) {
				dev_info(
					priv->dev,
					"%s(), cur_dc == 0, auxadc value %d > auxadc_upper_bound %d\n",
					__func__, dc_sum / num_detect,
					auxadc_upper_bound);
				impedance = auxcable_impedance;
				break;
			}
		}

		/* start checking */
		if (cur_dc == dc_phase0) {
			usleep_range(1 * 1000, 1 * 1000);
			detect_sum = 0;
			detect_sum = mt6681_get_hpofs_auxadc(priv);
			if (!priv->bypass_hpdet_dump) {
				dev_info(priv->dev, "[HPDET] cur_dc(%d) detect_sum(%d) HPR Volatge 2\n",
					 cur_dc, detect_sum);
				usleep_range(5 * 1000 * 1000, 6 * 1000 * 1000);
			}

			if ((dc_sum / num_detect) == detect_sum) {
				dev_info(
					priv->dev,
					"%s(), dc_sum / num_detect %d == detect_sum %d\n",
					__func__, dc_sum / num_detect,
					detect_sum);
				impedance = auxcable_impedance;
				break;
			}

			pick_impedance =
				calculate_impedance(priv, dc_sum / num_detect,
						    detect_sum, cur_dc, 1);

			if (pick_impedance < resistance_1st_threshold) {
				phase_flag = 2;
				continue;
			} else if (pick_impedance < resistance_2nd_threshold) {
				phase_flag = 1;
				continue;
			}

			/* Phase 0 : detect range 1kohm to 5kohm impedance */
			for (i = 1; i < num_detect; i++)
				detect_sum += mt6681_get_hpofs_auxadc(priv);

			/* if auxadc > 32630 , the hpImpedance is over 5k ohm */
			if ((detect_sum / num_detect) > auxadc_upper_bound)
				impedance = auxcable_impedance;
			else
				impedance = calculate_impedance(
					priv, dc_sum, detect_sum, cur_dc,
					num_detect);
			break;
		}

		/* Phase 1 : detect range 250ohm to 1000ohm impedance */
		if (phase_flag == 1 && cur_dc == dc_phase1) {
			usleep_range(1 * 1000, 1 * 1000);
			detect_sum = 0;
			for (i = 0; i < num_detect; i++)
				detect_sum += mt6681_get_hpofs_auxadc(priv);

			impedance = calculate_impedance(
				priv, dc_sum, detect_sum, cur_dc, num_detect);
			break;
		}

		/* Phase 2 : detect under 250ohm impedance */
		if (phase_flag == 2 && cur_dc == dc_phase2) {
			usleep_range(1 * 1000, 1 * 1000);
			detect_sum = 0;
			for (i = 0; i < num_detect; i++) {
				detect_sum += mt6681_get_hpofs_auxadc(priv);
				if (i == 0 && !priv->bypass_hpdet_dump) {
					dev_info(priv->dev, "[HPDET] cur_dc(%d) detect_sum(%d) HPR Volatge 3\n",
						 cur_dc, detect_sum);
					usleep_range(5 * 1000 * 1000, 6 * 1000 * 1000);
				}
			}

			impedance = calculate_impedance(
				priv, dc_sum, detect_sum, cur_dc, num_detect);
			break;
		}
		usleep_range(1 * 200, 1 * 200);
	}

	if (PARALLEL_OHM != 0) {
		if (impedance < PARALLEL_OHM) {
			impedance = DIV_ROUND_CLOSEST(impedance * PARALLEL_OHM,
						      PARALLEL_OHM - impedance);
		} else {
			dev_info(priv->dev,
				 "%s(), PARALLEL_OHM %d <= impedance %d\n",
				 __func__, PARALLEL_OHM, impedance);
		}
	}

	regmap_read(priv->regmap, MT6681_AUXADC_AVG_CON4, &value);
	dev_info(
		priv->dev,
		"%s(), phase %d [dc,detect]Sum %d times [%d,%d], hp_impedance %d, pick_impedance %d, AUXADC_CON10 0x%x\n",
		__func__, phase_flag, num_detect, dc_sum, detect_sum, impedance,
		pick_impedance, value);

	/* Ramp-Down */
	while (cur_dc > dc_step) {
		cur_dc -= dc_step;
		/* apply dc by dc compensation: 16bit MSB and negative value */
		if (priv->ops.enable_dc_compensation
		    && priv->ops.set_lch_dc_compensation
		    && priv->ops.set_rch_dc_compensation) {
			priv->ops.set_lch_dc_compensation(-cur_dc << 16);
			priv->ops.set_rch_dc_compensation(-cur_dc << 16);
		} else {
			mt6681_set_lch_dc_compensation(priv, -cur_dc);
			mt6681_set_rch_dc_compensation(priv, -cur_dc);
		}
		usleep_range(1 * 200, 1 * 200);
	}
	if (priv->ops.enable_dc_compensation
	    && priv->ops.set_lch_dc_compensation
	    && priv->ops.set_rch_dc_compensation) {
		priv->ops.set_lch_dc_compensation(0);
		priv->ops.set_rch_dc_compensation(0);
		priv->ops.enable_dc_compensation(false);
		priv->ops.adda_dl_gain_control(false);
	} else {
		mt6681_enable_dc_compensation(priv, false);
		mt6681_adda_dl_gain_control(priv, false);
		mt6681_set_lch_dc_compensation(priv, 0);
		mt6681_set_rch_dc_compensation(priv, 0);
	}
	prepare_enable_trim_buf(priv, false, TRIM_BUF_GAIN_18DB,
				TRIM_BUF_MUX_OPEN);

	return impedance;
}

static int get_hp_current_calibrate_val(struct mt6681_priv *priv)
{
#if IS_ENABLED(CONFIG_MT6681_EFUSE)
	int ret = 0;
	unsigned short efuse_val = 0;
	int value, sign;

	/* set eFuse register index */
	/* HPDET_COMP[6:0] @ efuse bit 408 ~ 414 */
	/* HPDET_COMP_SIGN @ efuse bit 415 */
	/* 408 / 8 = 51(0x33) bytes */
	ret = nvmem_device_read(priv->hp_efuse, 0x33, 1, &efuse_val);
	if (ret < 0) {
		dev_info(priv->dev, "%s(), efuse read fail: %d\n", __func__,
			 ret);
		efuse_val = 0;
	}

	/* extract value and signed from HPDET_COMP[6:0] & HPDET_COMP_SIGN */
	sign = (efuse_val >> 7) & 0x1;
	value = efuse_val & 0x7f;
	value = sign ? -value : value;

	dev_dbg(priv->dev, "%s(), efuse: %d\n", __func__, value);

	return value;
#else
	return 0;
#endif
}

static int hp_impedance_get(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (priv->dev_counter[DEVICE_HP] <= 0
	    || priv->mux_select[MUX_HP_L] != HP_MUX_HP_IMPEDANCE) {
		dev_info(
			priv->dev,
			"%s(), counter %d <= 0 || mux_select[MUX_HP_L] %d != HP_MUX_HP_IMPEDANCE\n",
			__func__, priv->dev_counter[DEVICE_HP],
			priv->mux_select[MUX_HP_L]);
		ucontrol->value.integer.value[0] = priv->hp_impedance;
		return 0;
	}

	priv->hp_current_calibrate_val = get_hp_current_calibrate_val(priv);
	priv->hp_impedance = detect_impedance(priv);

	ucontrol->value.integer.value[0] = priv->hp_impedance;

	dev_info(priv->dev, "%s(), hp_impedance = %d, efuse = %d\n", __func__,
		 priv->hp_impedance, priv->hp_current_calibrate_val);

	return 0;
}

/* vow control */
static void *get_vow_coeff_by_name(struct mt6681_priv *priv, const char *name)
{
	if (strcmp(name, "Audio VOWCFG0 Data") == 0)
		return &(priv->reg_afe_vow_vad_cfg0);
	else if (strcmp(name, "Audio VOWCFG1 Data") == 0)
		return &(priv->reg_afe_vow_vad_cfg1);
	else if (strcmp(name, "Audio VOWCFG2 Data") == 0)
		return &(priv->reg_afe_vow_vad_cfg2);
	else if (strcmp(name, "Audio VOWCFG3 Data") == 0)
		return &(priv->reg_afe_vow_vad_cfg3);
	else if (strcmp(name, "Audio VOWCFG4 Data") == 0)
		return &(priv->reg_afe_vow_vad_cfg4);
	else if (strcmp(name, "Audio VOWCFG5 Data") == 0)
		return &(priv->reg_afe_vow_vad_cfg5);
	else if (strcmp(name, "Audio_VOW_Periodic") == 0)
		return &(priv->reg_afe_vow_periodic);
	else
		return NULL;
}

static int audio_vow_cfg_get(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	int *vow_cfg;

	vow_cfg = (int *)get_vow_coeff_by_name(priv, kcontrol->id.name);
	if (!vow_cfg) {
		dev_info(priv->dev, "%s(), vow_cfg == NULL\n", __func__);
		return -EINVAL;
	}
	dev_dbg(priv->dev, "%s(), %s = 0x%x\n", __func__, kcontrol->id.name,
		 *vow_cfg);

	ucontrol->value.integer.value[0] = *vow_cfg;
	return 0;
}

static int audio_vow_cfg_set(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	int index = ucontrol->value.integer.value[0];
	int *vow_cfg;

	vow_cfg = (int *)get_vow_coeff_by_name(priv, kcontrol->id.name);
	if (!vow_cfg) {
		dev_info(priv->dev, "%s(), vow_cfg == NULL\n", __func__);
		return -EINVAL;
	}
	dev_dbg(priv->dev, "%s(), %s = 0x%x\n", __func__, kcontrol->id.name,
		 index);

	*vow_cfg = index;
	return 0;
}

static int audio_dctrim_get(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_dbg(priv->dev, "%s(), %s = 0x%x\n", __func__, kcontrol->id.name,
		 0);

	ucontrol->value.integer.value[0] = 0;
	return 0;
}

static int audio_dctrim_set(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);


	kthread_run(start_trim_hardware_thread, priv,
		    "start_trim_hardware_debug");
	return 0;
}

static int audio_hdr_get(struct snd_kcontrol *kcontrol,
			 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), %s = 0x%x\n", __func__, kcontrol->id.name,
		 priv->hdr_record);

	ucontrol->value.integer.value[0] = priv->hdr_record;
	return 0;
}

static int audio_hdr_set(struct snd_kcontrol *kcontrol,
			 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	priv->hdr_record = ucontrol->value.integer.value[0];
	return 0;
}

static int audio_hpdet_get(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	dev_info(priv->dev, "%s(), %s = 0x%x\n", __func__, kcontrol->id.name,
		 0);

	ucontrol->value.integer.value[0] = priv->bypass_hpdet_dump;
	return 0;
}

static int audio_hpdet_set(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);


	priv->bypass_hpdet_dump = ucontrol->value.integer.value[0];
	return 0;
}

static const struct snd_kcontrol_new mt6681_snd_vow_controls[] = {
	SOC_SINGLE_EXT("Audio VOWCFG0 Data", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("Audio VOWCFG1 Data", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("Audio VOWCFG2 Data", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("Audio VOWCFG3 Data", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("Audio VOWCFG4 Data", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("Audio VOWCFG5 Data", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("Audio_VOW_Periodic", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_vow_cfg_get, audio_vow_cfg_set),
	SOC_SINGLE_EXT("DC_TRIM_DEBUG", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_dctrim_get, audio_dctrim_set),
};

/* misc control */
static const char *const off_on_function[] = {"Off", "On"};

static int hp_plugged_in_get(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->hp_plugged;
	return 0;
}

static int hp_plugged_in_set(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(off_on_function)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}

	priv->hp_plugged = ucontrol->value.integer.value[0];

	return 0;
}

static int hwgain_enable_get(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->hwgain_enable;
	return 0;
}

static int hwgain_enable_set(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(off_on_function)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}

	priv->hwgain_enable = ucontrol->value.integer.value[0];

	return 0;
}

static const char *const hifi_on_function[] = {"Off", "On", "NLE"};
static int hp_hifi_mode_get(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->hp_hifi_mode;
	return 0;
}

static int hp_hifi_mode_set(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(hifi_on_function)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}

	priv->hp_hifi_mode = ucontrol->value.integer.value[0];

	return 0;
}

static int mic_hifi_mode_get(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->mic_hifi_mode;
	return 0;
}

static int mic_hifi_mode_set(struct snd_kcontrol *kcontrol,
			     struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(off_on_function)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}

	priv->mic_hifi_mode = ucontrol->value.integer.value[0];

	return 0;
}

static int mic_ulcf_en_get(struct snd_kcontrol *kcontrol,
			   struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->mic_ulcf_en;
	return 0;
}

static int mic_ulcf_en_set(struct snd_kcontrol *kcontrol,
			   struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(off_on_function)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}

	priv->mic_ulcf_en = ucontrol->value.integer.value[0];

	return 0;
}

static int mt6681_record_miso1_en_get(struct snd_kcontrol *kcontrol,
			   struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->audio_r_miso1_enable;
	return 0;
}

static int mt6681_record_miso1_en_set(struct snd_kcontrol *kcontrol,
			   struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	if (ucontrol->value.enumerated.item[0] > ARRAY_SIZE(off_on_function)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}

	priv->audio_r_miso1_enable = ucontrol->value.integer.value[0];

	return 0;
}

static const struct soc_enum misc_control_enum[] = {
	SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(off_on_function), off_on_function),
	SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(hifi_on_function), hifi_on_function),
};

static int mt6681_rcv_dcc_set(struct snd_kcontrol *kcontrol,
			      struct snd_ctl_elem_value *ucontrol)
{
#ifndef SKIP_SB
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct i2c_adapter *adap = priv->i2c_client->adapter;
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	int status = 0;
#endif
	scp_wake_request(adap);

	/* 3:hwgain1/2 swap & bypass HWgain1/2 */
	regmap_write(priv->regmap, MT6681_AFE_TOP_DEBUG0, 0xc4);

	/* receiver downlink */
	mt6681_set_playback_gpio(priv);

#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	if (!IS_ERR(priv->reg_vaud18)) {
		status = regulator_enable(priv->reg_vaud18);
		if (status)
			dev_info(priv->dev, "%s() failed to enable vaud18(%d)\n",
				__func__, status);
	}
#else
	regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
			   RG_LDO_VAUD18_EN_0_MASK_SFT, 0x1);
#endif

	regmap_write(priv->regmap, MT6681_VPLL18_PMU_CON0, 0xc0);

	/* Enable/disable CLKSQ 26MHz */
	regmap_write(priv->regmap, MT6681_CLKSQ_PMU_CON0, 0xe);


	regmap_update_bits(priv->regmap, MT6681_VOWPLL_PMU_CON0,
			   RG_VOWPLL_EN_MASK_SFT, 0x1 << RG_VOWPLL_EN_SFT);
	/* PLL208M setting */
	regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON5, 0x2);
	regmap_write(priv->regmap, MT6681_PLL208M_PMU_CON4, 0x17);
	/* PLL208M setting */
	// regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0,
	//	RG_AUDNCP_CK_PDN_MASK_SFT,
	//	0x0 << RG_AUDNCP_CK_PDN_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0,
			   RG_ZCD13M_CK_PDN_MASK_SFT,
			   0x0 << RG_ZCD13M_CK_PDN_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0,
			   RG_AUDIF_CK_PDN_SFT, 0x0 << RG_AUDIF_CK_PDN_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0,
			   RG_AUDIF_CK_PDN_MASK_SFT,
			   0x0 << RG_AUDIF_CK_PDN_SFT);
	regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H,
			   RG_AUD208M_CK_PDN_MASK_SFT,
			   0x0 << RG_AUD208M_CK_PDN_SFT);

	/* sram power on */
	regmap_write(priv->regmap, MT6681_AUD_TOP_SRAM_CON, 0x0);

	usleep_range(250, 270);
	/* Audio system digital clock power down release */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON0, 0x00);
	usleep_range(250, 270);

	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON46, 0x3);

	/* Audio system digital clock power down release */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON1, 0x0);
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON2, 0x0);
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON3, 0x0);
	/* 2ND DL sdm fifo clock*/
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x6);
	/* 2ND DL scramber */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_H, 0xCB);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON9_L, 0xA1);
	/* 2ND DL sdm */
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0x3);
	regmap_write(priv->regmap, MT6681_AFUNC_AUD_CON11_L, 0xb);
	/* 2ND DL select 8bit 2nd SDM  */
	regmap_write(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_H,
		     0x0);
	/* 2ND DL select FS = 48KHz */
	regmap_write(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H, 0x8f);
	/* Afe on */
	regmap_write(priv->regmap, MT6681_AUDIO_TOP_CON0, 0x1);
	/* turn on DL */
	regmap_write(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0, 0x1);

	/*Reduce ESD resistance of AU_REFN */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON10, 0x8);

	/* Enable AUDGLB */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON34, 0x1);

	/* LDO dual vout selection to 1.6V */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON35, 0x0);
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON36, 0x0);
	/* Select LCLDO_BUF_L /HCLDO_BUF_L/LCLDO_DACSW_L */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON39, 0x15);
	/* Enable for V32REFGEN */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON35, 0x7);
	/* Enable LCLDO_BUF_L /HCLDO_BUF_L/LCLDO_DACSW_L */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON37, 0x15);
	/* NCP */
	regmap_write(priv->regmap, MT6681_AFE_NCP_CFG1, 0xCB);
	regmap_write(priv->regmap, MT6681_AFE_NCP_CFG0, 0x1);
	usleep_range(250, 270);

	/* NVREG_DACSW vout selection, NVREG_HCBUF vout selection*/
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON33, 0x0);
	/* NVREG_LCBUF vout selection*/
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON34, 0x0);
	/* Enable for NVREG */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON41, 0x15);
	usleep_range(100, 120);

	/* Enable AUD_ZCD */
	regmap_write(priv->regmap, MT6681_ZCD_CON0, 0x1);
	/* ZCD input select HS*/
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON45, 0x2);
	regmap_write(priv->regmap, MT6681_ZCD_CON0, 0xf);
	/* Disable handset short-ckt protection*/
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON20, 0x8);
	/* Enable IBIST */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON31, 0x2);

	/*Set HS DR bias current optimization 010: 6uA */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON30, 0x22);
	/* Set HP & ZCD bias current optimization 01: ZCD: 4uA, HP/HS/LO: 5uA*/
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON32, 0x55);
	/* Set HS STB enhance circuits */
	/* MT6681_AUDDEC_PMU_CON32 */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON23, 0xf);
	/* Enable HS driver bias/core circuits*/
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON20, 0xb);
	/* Disable FBR trim */
	regmap_write(priv->regmap, MT6681_AUDDEC_2_PMU_CON11, 0x2);
	/* Set HS gain */
	regmap_write(priv->regmap, MT6681_ZCD_CON3, 0x1f);

	/* Disable HS/LO DAC Current Trim Function */
	regmap_write(priv->regmap, MT6681_AUDDEC_2_PMU_CON9, 0x0);
	/* Enable Audio HS DAC */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON0, 0x2);
	usleep_range(100, 120);

	/* AVDD30_DAC power switch select to AVDD30_AUD */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON43, 0x1);
	/* Enable low-noise mode of DAC (Normal DAC) */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON47, 0x2);
	/* Switch HS MUX to audio DACL */
	regmap_write(priv->regmap, MT6681_AUDDEC_PMU_CON22, 0x2);

#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	if (!IS_ERR(priv->reg_vaud18)) {
		status = regulator_disable(priv->reg_vaud18);
		if (status)
			dev_info(priv->dev, "%s() failed to disable vaud18(%d)\n",
				__func__, status);
	}
#else
	regmap_update_bits(priv->regmap, MT6681_LDO_VAUD18_CON0,
			   RG_LDO_VAUD18_EN_0_MASK_SFT, 0x0);
#endif
	scp_wake_release(adap);
#endif

	return 0;
}
static int mt6681_mtkaif_stress_set(struct snd_kcontrol *kcontrol,
				    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct i2c_adapter *adap = priv->i2c_client->adapter;
	int enable = ucontrol->value.integer.value[0];
	int value = 0;

	dev_info(priv->dev, "%s(),  enable = %d\n", __func__, enable);
	scp_wake_request(adap);

	if (enable) {
		dev_info(
			priv->dev,
			"Config MT6681_AFE_MTKAIFV4_TX_CFG --> enable bypass src mode, 32K,enable loopback test 2\n");
		regmap_write(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG, 0x34);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0, 0x3);
		regmap_write(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0, 0x3);
	} else {
		dev_info(
			priv->dev,
			"Config MT6681_AFE_MTKAIFV4_TX_CFG --> disable bypass src mode, 32K, disable loopback test 2\n");
		regmap_write(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG, 0x14);
		regmap_write(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0, 0x0);
		regmap_write(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0, 0x0);
	}
	regmap_read(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG, &value);
	dev_info(priv->dev, "%s(), MT6359_AFE_ADDA_MTKAIF_CFG0 = 0x%x\n",
		 __func__, value);
	scp_wake_release(adap);
	dev_info(priv->dev, "%s(),	done\n", __func__);
	return 0;
}

static int mt6681_mtkaif_stress_get(struct snd_kcontrol *kcontrol,
				    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct i2c_adapter *adap = priv->i2c_client->adapter;
	int value = 0;

	scp_wake_request(adap);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG, &value);
	dev_info(priv->dev, "%s(), MT6681_AFE_MTKAIFV4_TX_CFG = 0x%x\n",
		 __func__, value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0, &value);
	dev_info(priv->dev, "%s(), MT6681_AFE_ADDA_UL_SRC_CON0_0 = 0x%x\n",
		 __func__, value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0, &value);
	dev_info(priv->dev, "%s(), MT6681_AFE_ADDA6_UL_SRC_CON0_0 = 0x%x\n",
		 __func__, value);
	scp_wake_release(adap);

	return 0;
}

static int mt6681_codec_init_reg(struct mt6681_priv *priv);
static int mt6681_clh_lut0_1_set(struct snd_kcontrol *kcontrol,
				 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct i2c_adapter *adap = priv->i2c_client->adapter;

	scp_wake_request(adap);
	mt6685_set_dcxo(true);
	mt6681_codec_init_reg(priv);
	scp_wake_release(adap);

	return 0;
}
static int mt6681_hwgain_get(struct snd_kcontrol *kcontrol,
			    struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);

	ucontrol->value.integer.value[0] = priv->dl_hwgain;
	dev_info(priv->dev, "%s(), %s = 0x%x\n", __func__, kcontrol->id.name,
		 0);

	return 0;
}

static int mt6681_hwgain_set(struct snd_kcontrol *kcontrol,
				 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	int gain = 0;

	dev_info(priv->dev, "%s(), DB = %ld\n",
	 __func__, ucontrol->value.integer.value[0]);

	gain = ucontrol->value.integer.value[0] + 64;

	if (gain >= ARRAY_SIZE(kHWGainMap)) {
		dev_info(priv->dev, "%s(), return -EINVAL\n", __func__);
		return -EINVAL;
	}
	priv->dl_hwgain = kHWGainMap[gain];


	return 0;
}

static const struct snd_kcontrol_new mt6681_snd_misc_controls[] = {
	SOC_ENUM_EXT("Headphone Plugged In", misc_control_enum[0],
		     hp_plugged_in_get, hp_plugged_in_set),
	SOC_SINGLE_EXT("Audio HP ImpeDance Setting", SND_SOC_NOPM, 0, 0x10000,
		       0, hp_impedance_get, NULL),
	SOC_ENUM_EXT("PMIC_REG_CLEAR", misc_control_enum[0], NULL,
		     mt6681_rcv_dcc_set),
	SOC_ENUM_EXT("DMic Used", misc_control_enum[0], dmic_used_get, NULL),
	SOC_ENUM_EXT("HP Hifi mode", misc_control_enum[1], hp_hifi_mode_get,
		     hp_hifi_mode_set),
	SOC_ENUM_EXT("MIC Hifi mode", misc_control_enum[0], mic_hifi_mode_get,
		     mic_hifi_mode_set),
	SOC_ENUM_EXT("MIC ULCF EN", misc_control_enum[0], mic_ulcf_en_get,
		     mic_ulcf_en_set),
#if IS_ENABLED(CONFIG_MTK_VOW_SUPPORT)
	SOC_ENUM_EXT("VOW PBUF Channel", misc_control_enum[0], vow_pbuf_ch_get,
		     NULL),
	SOC_ENUM_EXT("VOW codec type", misc_control_enum[0], vow_codec_type_get,
		     NULL),
	SOC_ENUM_EXT("VOW CIC type", misc_control_enum[0], vow_cic_type_get,
		     NULL),
#endif
	SOC_ENUM_EXT("Pmic_Mtkaif_Stress_Switch", misc_control_enum[0],
		     mt6681_mtkaif_stress_get, mt6681_mtkaif_stress_set),
	SOC_ENUM_EXT("CLH_LUT0_1", misc_control_enum[0], NULL,
		     mt6681_clh_lut0_1_set),
	SOC_ENUM_EXT("Codec_HwGain_Enable", misc_control_enum[0],
		     hwgain_enable_get,
		     hwgain_enable_set),
	SOC_SINGLE_EXT("Codec_DL_HwGain", SND_SOC_NOPM, 0, 0x10000, 0,
		       mt6681_hwgain_get, mt6681_hwgain_set),
	SOC_SINGLE_EXT("HPDET_DEBUG", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_hpdet_get, audio_hpdet_set),
	SOC_SINGLE_EXT("HDR_RECORD", SND_SOC_NOPM, 0, 0x80000, 0,
		       audio_hdr_get, audio_hdr_set),
	SOC_ENUM_EXT("CODEC_RECORD_MISO1", misc_control_enum[0], mt6681_record_miso1_en_get,
		     mt6681_record_miso1_en_set),
};

static void keylock_set(struct mt6681_priv *priv)
{

	regmap_write(priv->regmap, MT6681_TOP_CON, 0x02);
	regmap_write(priv->regmap, MT6681_TOP_CON2, 0x1F);
	regmap_write(priv->regmap, MT6681_TEST_CON0, 0x1F);
	regmap_write(priv->regmap, MT6681_TOP_CKPDN_CON0, 0x5B);
	regmap_write(priv->regmap, MT6681_DA_INTF_STTING3, 0x0C);
	regmap_write(priv->regmap, MT6681_MTC_CTL0, 0x13);
	regmap_write(priv->regmap, MT6681_PLT_CON0, 0x75);
	regmap_write(priv->regmap, MT6681_PLT_CON1, 0x0C);
	regmap_write(priv->regmap, MT6681_HK_TOP_CLK_CON0, 0x15);
	regmap_write(priv->regmap, MT6681_AUXADC_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_AUXADC_TRIM_SEL2, 0x40);
	regmap_write(priv->regmap, MT6681_TOP_TOP_CKHWEN_CON0, 0x0F);
	regmap_write(priv->regmap, MT6681_LDO_TOP_CLK_DCM_CON0, 0x01);
	regmap_write(priv->regmap, MT6681_LDO_TOP_VR_CLK_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_LDO_VAUD18_CON2, 0x1C);
	regmap_write(priv->regmap, MT6681_DA_INTF_STTING1, 0x75);
	regmap_write(priv->regmap, MT6681_MTC_VOW_CTL0, 0x13);
	regmap_write(priv->regmap, MT6681_DA_INTF_STTING3, 0x08);
	regmap_write(priv->regmap, MT6681_TSBG_PMU_CON2, 0x8);
	regmap_write(priv->regmap, MT6681_STRUP_ELR_3, 0x20);

}

static void keylock_reset(struct mt6681_priv *priv)
{
	/* key unlock */
	regmap_write(priv->regmap, MT6681_TOP_DIG_WPK, 0x81);
	regmap_write(priv->regmap, MT6681_TOP_DIG_WPK_H, 0x66);
	regmap_write(priv->regmap, MT6681_TOP_TMA_KEY, 0x7e);
	regmap_write(priv->regmap, MT6681_TOP_TMA_KEY_H, 0x99);
	regmap_write(priv->regmap, MT6681_PSC_WPK_L, 0x29);
	regmap_write(priv->regmap, MT6681_PSC_WPK_H, 0x47);
	regmap_write(priv->regmap, MT6681_HK_TOP_WKEY_L, 0x81);
	regmap_write(priv->regmap, MT6681_HK_TOP_WKEY_H, 0x66);

	regmap_write(priv->regmap, MT6681_TOP_CON, 0x07);
	regmap_write(priv->regmap, MT6681_TOP_CON2, 0x1f);
	regmap_write(priv->regmap, MT6681_TEST_CON0, 0x1f);
	regmap_write(priv->regmap, MT6681_TOP_CKPDN_CON0, 0x5b);
	regmap_write(priv->regmap, MT6681_DA_INTF_STTING3, 0x8);
	regmap_write(priv->regmap, MT6681_MTC_CTL0, 0x13);
	regmap_write(priv->regmap, MT6681_PLT_CON0, 0x3a);
	regmap_write(priv->regmap, MT6681_PLT_CON1, 0x0c);
	regmap_write(priv->regmap, MT6681_HK_TOP_CLK_CON0, 0x15);
	regmap_write(priv->regmap, MT6681_AUXADC_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_AUXADC_TRIM_SEL2, 0x40);
	regmap_write(priv->regmap, MT6681_TOP_TOP_CKHWEN_CON0, 0x0F);
	regmap_write(priv->regmap, MT6681_LDO_TOP_CLK_DCM_CON0, 0x01);
	regmap_write(priv->regmap, MT6681_LDO_TOP_VR_CLK_CON0, 0x00);
	regmap_write(priv->regmap, MT6681_LDO_VAUD18_CON2, 0x1C);
	regmap_write(priv->regmap, MT6681_DA_INTF_STTING1, 0x76);
	regmap_write(priv->regmap, MT6681_DA_INTF_STTING3, 0x8);
	regmap_write(priv->regmap, MT6681_TSBG_PMU_CON2, 0x0);
	regmap_write(priv->regmap, MT6681_STRUP_ELR_3, 0x1);

	regmap_write(priv->regmap, MT6681_LDO_VAUD18_MULTI_SW_0, 0x0);
	regmap_write(priv->regmap, MT6681_LDO_VAUD18_MULTI_SW_1, 0x0);
}

static void codec_gpio_init(struct mt6681_priv *priv)
{
#if !defined(MTKAIFV4_SUPPORT)
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE4, 0x3 << 4, 0x1 << 4);
	// GPIO_MODE4[6:4] : 0x1, choose TDMIN_BCK
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE4, 0x3 << 4, 0x1 << 4);
	// GPIO_MODE5[2:0] : 0x1, choose TDMIN_LRCK
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE5, 0x3, 0x1);
	// GPIO_MODE2[2:0] : 0x2, choose TDMIN_DATA0
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE2, 0x3, 0x2);
	// GPIO_MODE2[6:4] : 0x2, choose TDMIN_DATA1
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE2, 0x3 << 4, 0x2 << 4);
	// GPIO_MODE3[6:4] : 0x2, choose TDMOUT_BCK
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE3, 0x3 << 4, 0x2 << 4);
	// GPIO_MODE4[2:0] : 0x1, choose TDMOUT_LRCK
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE4, 0x3, 0x1);
	// GPIO_MODE3[2:0] : 0x2, choose TDMOUT_DATA0
	regmap_update_bits(priv->regmap, MT6681_GPIO_MODE3, 0x3, 0x2);
#endif
}

static void mt6681_clh_lut_init(struct mt6681_priv *priv)
{

	dev_info(priv->dev, "%s()v2++\n", __func__);
	/* Step 1: use digital lch gain for SW config mode */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_H,
			   RG_DG_STEP_LCH_SW_CONFIG_MODE_MASK_SFT,
			   0x1 << RG_DG_STEP_LCH_SW_CONFIG_MODE_SFT);
	/* Step 2: Set Lch G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_H,
			   RG_DG_LNGAIN_COMP_LCH_G0_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G0_H_SFT);
	/* Step 3: Set Lch G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_M,
			   RG_DG_LNGAIN_COMP_LCH_G0_M_MASK_SFT,
			   0x01 << RG_DG_LNGAIN_COMP_LCH_G0_M_SFT);
	/* Step 4: Set Lch G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_L,
			   RG_DG_LNGAIN_COMP_LCH_G0_L_MASK_SFT,
			   0x00 << RG_DG_LNGAIN_COMP_LCH_G0_L_SFT);
	/* Step 5: Set Lch G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0,
			   RG_DG_LNGAIN_COMP_LCH_G0_MASK_SFT,
			   0x00 << RG_DG_LNGAIN_COMP_LCH_G0_SFT);
	/* Step 6: Set Lch G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_H,
			   RG_DG_LNGAIN_COMP_LCH_G1_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G1_H_SFT);
	/* Step 7: Set Lch G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_M,
			   RG_DG_LNGAIN_COMP_LCH_G1_M_MASK_SFT,
			   0x01 << RG_DG_LNGAIN_COMP_LCH_G1_M_SFT);
	/* Step 8: Set Lch G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_L,
			   RG_DG_LNGAIN_COMP_LCH_G1_L_MASK_SFT,
			   0x0D << RG_DG_LNGAIN_COMP_LCH_G1_L_SFT);
	/* Step 9: Set Lch G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1,
			   RG_DG_LNGAIN_COMP_LCH_G1_MASK_SFT,
			   0x08 << RG_DG_LNGAIN_COMP_LCH_G1_SFT);
	/* Step 10: Set Lch G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_H,
			   RG_DG_LNGAIN_COMP_LCH_G2_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G2_H_SFT);
	/* Step 11: Set Lch G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_M,
			   RG_DG_LNGAIN_COMP_LCH_G2_M_MASK_SFT,
			   0x01 << RG_DG_LNGAIN_COMP_LCH_G2_M_SFT);
	/* Step 12: Set Lch G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_L,
			   RG_DG_LNGAIN_COMP_LCH_G2_L_MASK_SFT,
			   0x77 << RG_DG_LNGAIN_COMP_LCH_G2_L_SFT);
	/* Step 13: Set Lch G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2,
			   RG_DG_LNGAIN_COMP_LCH_G2_MASK_SFT,
			   0x65 << RG_DG_LNGAIN_COMP_LCH_G2_SFT);
	/* Step 14: Set Lch G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_H,
			   RG_DG_LNGAIN_COMP_LCH_G3_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G3_H_SFT);
	/* Step 15: Set Lch G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_M,
			   RG_DG_LNGAIN_COMP_LCH_G3_M_MASK_SFT,
			   0x02 << RG_DG_LNGAIN_COMP_LCH_G3_M_SFT);
	/* Step 16: Set Lch G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_L,
			   RG_DG_LNGAIN_COMP_LCH_G3_L_MASK_SFT,
			   0x16 << RG_DG_LNGAIN_COMP_LCH_G3_L_SFT);
	/* Step 17: Set Lch G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3,
			   RG_DG_LNGAIN_COMP_LCH_G3_MASK_SFT,
			   0x43 << RG_DG_LNGAIN_COMP_LCH_G3_SFT);
	/* Step 18: Set Lch G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_H,
			   RG_DG_LNGAIN_COMP_LCH_G4_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G4_H_SFT);
	/* Step 19: Set Lch G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_M,
			   RG_DG_LNGAIN_COMP_LCH_G4_M_MASK_SFT,
			   0x02 << RG_DG_LNGAIN_COMP_LCH_G4_M_SFT);
	/* Step 20: Set Lch G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_L,
			   RG_DG_LNGAIN_COMP_LCH_G4_L_MASK_SFT,
			   0xE1 << RG_DG_LNGAIN_COMP_LCH_G4_L_SFT);
	/* Step 21: Set Lch G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4,
			   RG_DG_LNGAIN_COMP_LCH_G4_MASK_SFT,
			   0x88 << RG_DG_LNGAIN_COMP_LCH_G4_SFT);
	/* Step 22: Set Lch G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_H,
			   RG_DG_LNGAIN_COMP_LCH_G5_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G5_H_SFT);
	/* Step 23: Set Lch G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_M,
			   RG_DG_LNGAIN_COMP_LCH_G5_M_MASK_SFT,
			   0x04 << RG_DG_LNGAIN_COMP_LCH_G5_M_SFT);
	/* Step 24: Set Lch G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_L,
			   RG_DG_LNGAIN_COMP_LCH_G5_L_MASK_SFT,
			   0x4C << RG_DG_LNGAIN_COMP_LCH_G5_L_SFT);
	/* Step 25: Set Lch G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5,
			   RG_DG_LNGAIN_COMP_LCH_G5_MASK_SFT,
			   0xA6 << RG_DG_LNGAIN_COMP_LCH_G5_SFT);
	/* Step 26: Set Lch G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_H,
			   RG_DG_LNGAIN_COMP_LCH_G6_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G6_H_SFT);
	/* Step 27: Set Lch G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_M,
			   RG_DG_LNGAIN_COMP_LCH_G6_M_MASK_SFT,
			   0x06 << RG_DG_LNGAIN_COMP_LCH_G6_M_SFT);
	/* Step 28: Set Lch G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_L,
			   RG_DG_LNGAIN_COMP_LCH_G6_L_MASK_SFT,
			   0x2E << RG_DG_LNGAIN_COMP_LCH_G6_L_SFT);
	/* Step 29: Set Lch G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6,
			   RG_DG_LNGAIN_COMP_LCH_G6_MASK_SFT,
			   0x2E << RG_DG_LNGAIN_COMP_LCH_G6_SFT);
	/* Step 30: Set Lch G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_H,
			   RG_DG_LNGAIN_COMP_LCH_G7_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_LCH_G7_H_SFT);
	/* Step 31: Set Lch G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_M,
			   RG_DG_LNGAIN_COMP_LCH_G7_M_MASK_SFT,
			   0x08 << RG_DG_LNGAIN_COMP_LCH_G7_M_SFT);
	/* Step 32: Set Lch G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_L,
			   RG_DG_LNGAIN_COMP_LCH_G7_L_MASK_SFT,
			   0xC5 << RG_DG_LNGAIN_COMP_LCH_G7_L_SFT);
	/* Step 33: Set Lch G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7,
			   RG_DG_LNGAIN_COMP_LCH_G7_MASK_SFT,
			   0x45 << RG_DG_LNGAIN_COMP_LCH_G7_SFT);
	/* Step 34: use digital RCH gain for SW config mode */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_H,
			   RG_DG_STEP_RCH_SW_CONFIG_MODE_MASK_SFT,
			   0x1 << RG_DG_STEP_RCH_SW_CONFIG_MODE_SFT);
	/* Step 35: Set RCH G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_H,
			   RG_DG_LNGAIN_COMP_RCH_G0_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G0_H_SFT);
	/* Step 36: Set RCH G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_M,
			   RG_DG_LNGAIN_COMP_RCH_G0_M_MASK_SFT,
			   0x01 << RG_DG_LNGAIN_COMP_RCH_G0_M_SFT);
	/* Step 37: Set RCH G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_L,
			   RG_DG_LNGAIN_COMP_RCH_G0_L_MASK_SFT,
			   0x00 << RG_DG_LNGAIN_COMP_RCH_G0_L_SFT);
	/* Step 38: Set RCH G0 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0,
			   RG_DG_LNGAIN_COMP_RCH_G0_MASK_SFT,
			   0x00 << RG_DG_LNGAIN_COMP_RCH_G0_SFT);
	/* Step 39: Set RCH G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_H,
			   RG_DG_LNGAIN_COMP_RCH_G1_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G1_H_SFT);
	/* Step 40: Set RCH G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_M,
			   RG_DG_LNGAIN_COMP_RCH_G1_M_MASK_SFT,
			   0x01 << RG_DG_LNGAIN_COMP_RCH_G1_M_SFT);
	/* Step 41: Set RCH G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_L,
			   RG_DG_LNGAIN_COMP_RCH_G1_L_MASK_SFT,
			   0x0D << RG_DG_LNGAIN_COMP_RCH_G1_L_SFT);
	/* Step 42: Set RCH G1 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1,
			   RG_DG_LNGAIN_COMP_RCH_G1_MASK_SFT,
			   0x08 << RG_DG_LNGAIN_COMP_RCH_G1_SFT);
	/* Step 43: Set RCH G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_H,
			   RG_DG_LNGAIN_COMP_RCH_G2_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G2_H_SFT);
	/* Step 44: Set RCH G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_M,
			   RG_DG_LNGAIN_COMP_RCH_G2_M_MASK_SFT,
			   0x01 << RG_DG_LNGAIN_COMP_RCH_G2_M_SFT);
	/* Step 45: Set RCH G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_L,
			   RG_DG_LNGAIN_COMP_RCH_G2_L_MASK_SFT,
			   0x77 << RG_DG_LNGAIN_COMP_RCH_G2_L_SFT);
	/* Step 46: Set RCH G2 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2,
			   RG_DG_LNGAIN_COMP_RCH_G2_MASK_SFT,
			   0x65 << RG_DG_LNGAIN_COMP_RCH_G2_SFT);
	/* Step 47: Set RCH G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_H,
			   RG_DG_LNGAIN_COMP_RCH_G3_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G3_H_SFT);
	/* Step 48: Set RCH G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_M,
			   RG_DG_LNGAIN_COMP_RCH_G3_M_MASK_SFT,
			   0x02 << RG_DG_LNGAIN_COMP_RCH_G3_M_SFT);
	/* Step 49: Set RCH G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_L,
			   RG_DG_LNGAIN_COMP_RCH_G3_L_MASK_SFT,
			   0x16 << RG_DG_LNGAIN_COMP_RCH_G3_L_SFT);
	/* Step 50: Set RCH G3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3,
			   RG_DG_LNGAIN_COMP_RCH_G3_MASK_SFT,
			   0x43 << RG_DG_LNGAIN_COMP_RCH_G3_SFT);
	/* Step 51: Set RCH G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_H,
			   RG_DG_LNGAIN_COMP_RCH_G4_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G4_H_SFT);
	/* Step 52: Set RCH G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_M,
			   RG_DG_LNGAIN_COMP_RCH_G4_M_MASK_SFT,
			   0x02 << RG_DG_LNGAIN_COMP_RCH_G4_M_SFT);
	/* Step 53: Set RCH G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_L,
			   RG_DG_LNGAIN_COMP_RCH_G4_L_MASK_SFT,
			   0xE1 << RG_DG_LNGAIN_COMP_RCH_G4_L_SFT);
	/* Step 54: Set RCH G4 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4,
			   RG_DG_LNGAIN_COMP_RCH_G4_MASK_SFT,
			   0x88 << RG_DG_LNGAIN_COMP_RCH_G4_SFT);
	/* Step 55: Set RCH G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_H,
			   RG_DG_LNGAIN_COMP_RCH_G5_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G5_H_SFT);
	/* Step 56: Set RCH G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_M,
			   RG_DG_LNGAIN_COMP_RCH_G5_M_MASK_SFT,
			   0x04 << RG_DG_LNGAIN_COMP_RCH_G5_M_SFT);
	/* Step 57: Set RCH G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_L,
			   RG_DG_LNGAIN_COMP_RCH_G5_L_MASK_SFT,
			   0x4C << RG_DG_LNGAIN_COMP_RCH_G5_L_SFT);
	/* Step 58: Set RCH G5 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5,
			   RG_DG_LNGAIN_COMP_RCH_G5_MASK_SFT,
			   0xA6 << RG_DG_LNGAIN_COMP_RCH_G5_SFT);
	/* Step 59: Set RCH G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_H,
			   RG_DG_LNGAIN_COMP_RCH_G6_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G6_H_SFT);
	/* Step 60: Set RCH G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_M,
			   RG_DG_LNGAIN_COMP_RCH_G6_M_MASK_SFT,
			   0x06 << RG_DG_LNGAIN_COMP_RCH_G6_M_SFT);
	/* Step 61: Set RCH G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_L,
			   RG_DG_LNGAIN_COMP_RCH_G6_L_MASK_SFT,
			   0x2E << RG_DG_LNGAIN_COMP_RCH_G6_L_SFT);
	/* Step 62: Set RCH G6 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6,
			   RG_DG_LNGAIN_COMP_RCH_G6_MASK_SFT,
			   0x2E << RG_DG_LNGAIN_COMP_RCH_G6_SFT);
	/* Step 63: Set RCH G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_H,
			   RG_DG_LNGAIN_COMP_RCH_G7_H_MASK_SFT,
			   0x0 << RG_DG_LNGAIN_COMP_RCH_G7_H_SFT);
	/* Step 64: Set RCH G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_M,
			   RG_DG_LNGAIN_COMP_RCH_G7_M_MASK_SFT,
			   0x08 << RG_DG_LNGAIN_COMP_RCH_G7_M_SFT);
	/* Step 65: Set RCH G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_L,
			   RG_DG_LNGAIN_COMP_RCH_G7_L_MASK_SFT,
			   0xC5 << RG_DG_LNGAIN_COMP_RCH_G7_L_SFT);
	/* Step 66: Set RCH G7 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7,
			   RG_DG_LNGAIN_COMP_RCH_G7_MASK_SFT,
			   0x45 << RG_DG_LNGAIN_COMP_RCH_G7_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_M,
			   SRAM_ADDR_REG_H_MASK_SFT,
			   0x4b << SRAM_ADDR_REG_H_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_L,
			   SRAM_ADDR_REG_MASK_SFT, 0x0 << SRAM_ADDR_REG_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_L,
			   POINT_END_H_MASK_SFT,
			   0x4 << POINT_END_H_SFT);
	/* Step 68: start to read pre_buf address when nle enable */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG,
			   POINT_END_MASK_SFT, 0xC0 << POINT_END_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_M,
			   RG_HSLO_NLES_RAM_ADDR_REG_H_MASK_SFT,
			   0x4b << RG_HSLO_NLES_RAM_ADDR_REG_H_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_L,
			   RG_HSLO_NLE_SRAM_ADDR_REG_MASK_SFT,
			   0x0 << RG_HSLO_NLE_SRAM_ADDR_REG_SFT);
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_L,
			   RG_HSLO_NLE_POINT_END_H_MASK_SFT,
			   0x4 << RG_HSLO_NLE_POINT_END_H_SFT);
	/* Step 70: start to read pre_buf address when nle enable */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG,
			   RG_HSLO_NLE_POINT_END_MASK_SFT,
			   0xB0 << RG_HSLO_NLE_POINT_END_SFT);
	/* Step 71: Set Lch hold time 31ms */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG_H,
			   RG_H2L_HOLD_TIME_LCH_MASK_SFT,
			   0x1f << RG_H2L_HOLD_TIME_LCH_SFT);
	/* Step 72: Set Rch hold time 31ms */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG_H,
			   RG_H2L_HOLD_TIME_RCH_MASK_SFT,
			   0x1f << RG_H2L_HOLD_TIME_RCH_SFT);
	/* Step 73: Set Lch hold time 31ms */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_H,
			   RG_HSLO_NLE_H2L_HOLD_TIME_LCH_MASK_SFT,
			   0x1f << RG_HSLO_NLE_H2L_HOLD_TIME_LCH_SFT);
	/* Step 74: Set Rch hold time 31ms */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_H,
			   RG_HSLO_NLE_H2L_HOLD_TIME_RCH_MASK_SFT,
			   0x1f << RG_HSLO_NLE_H2L_HOLD_TIME_RCH_SFT);
	/*
	 * Step 75:
	 * Lch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG_M,
			   RG_NLE_VTH_LCH_H_MASK_SFT,
			   0x00 << RG_NLE_VTH_LCH_H_SFT);
	/*
	 * Step 76:
	 * Lch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG_L,
			   RG_NLE_VTH_LCH_M_MASK_SFT,
			   0x67 << RG_NLE_VTH_LCH_M_SFT);
	/*
	 * Step 77:
	 * Lch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG,
			   RG_NLE_VTH_LCH_MASK_SFT,
			   0x9F << RG_NLE_VTH_LCH_SFT);
	/*
	 * Step 78:
	 * Rch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG_M,
			   RG_NLE_VTH_RCH_H_MASK_SFT,
			   0x00 << RG_NLE_VTH_RCH_H_SFT);
	/*
	 * Step 79:
	 * Rch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG_L,
			   RG_NLE_VTH_RCH_M_MASK_SFT,
			   0x67 << RG_NLE_VTH_RCH_M_SFT);
	/*
	 * Step 80:
	 * Rch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG,
			   RG_NLE_VTH_RCH_MASK_SFT,
			   0x9F << RG_NLE_VTH_RCH_SFT);
	/*
	 * Step 81:
	 * Lch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_M,
			   RG_HSLO_NLE_VTH_LCH_H_MASK_SFT,
			   0x00 << RG_HSLO_NLE_VTH_LCH_H_SFT);
	/*
	 * Step 82:
	 * Lch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_L,
			   RG_HSLO_NLE_VTH_LCH_M_MASK_SFT,
			   0x67 << RG_HSLO_NLE_VTH_LCH_M_SFT);
	/*
	 * Step 83:
	 * Lch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG,
			   RG_HSLO_NLE_VTH_LCH_MASK_SFT,
			   0x9F << RG_HSLO_NLE_VTH_LCH_SFT);
	/*
	 * Step 84:
	 * Rch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_M,
			   RG_HSLO_NLE_VTH_RCH_H_MASK_SFT,
			   0x00 << RG_HSLO_NLE_VTH_RCH_H_SFT);
	/*
	 * Step 85:
	 * Rch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_L,
			   RG_HSLO_NLE_VTH_RCH_M_MASK_SFT,
			   0x67 << RG_HSLO_NLE_VTH_RCH_M_SFT);
	/*
	 * Step 86:
	 * Rch power detect threshold [1,0,23]
	 * -50dB = DEC2HEX(round(10^(-50/20)*2^23,0),6)= 0x00679F
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG,
			   RG_HSLO_NLE_VTH_RCH_MASK_SFT,
			   0x9F << RG_HSLO_NLE_VTH_RCH_SFT);
	/* Step 87:  ZC mode = data_eq_zero and zero_cross */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_LCH_CFG,
			   RG_ZCD_MODE_SEL_LCH_MASK_SFT,
			   0x3 << RG_ZCD_MODE_SEL_LCH_SFT);
	/* Step 88:  ZC mode = data_eq_zero and zero_cross */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_RCH_CFG,
			   RG_ZCD_MODE_SEL_RCH_MASK_SFT,
			   0x3 << RG_ZCD_MODE_SEL_RCH_SFT);
	/* Step 89:  ZC mode = data_eq_zero and zero_cross */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_ZCD_LCH_CFG,
			   RG_HSLO_NLE_ZCD_MODE_SEL_LCH_MASK_SFT,
			   0x3 << RG_HSLO_NLE_ZCD_MODE_SEL_LCH_SFT);
	/* Step 90:  ZC mode = data_eq_zero and zero_cross */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_ZCD_RCH_CFG,
			   RG_HSLO_NLE_ZCD_MODE_SEL_RCH_MASK_SFT,
			   0x3 << RG_HSLO_NLE_ZCD_MODE_SEL_RCH_SFT);
	/*
	 * Step 91:
	 * Time out level for gain adjusting, unit is 1ms.
	 * Set to 30ms
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_H,
			   RG_TIME_OUT_LCH_MASK_SFT,
			   0x1e << RG_TIME_OUT_LCH_SFT);
	/*
	 * Step 92:
	 * Time out level for gain adjusting, unit is 1ms.
	 * Set to 30ms
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_H,
			   RG_TIME_OUT_RCH_MASK_SFT,
			   0x1e << RG_TIME_OUT_RCH_SFT);
	/*
	 * Step 93:
	 * Time out level for gain adjusting, unit is 1ms.
	 * Set to 30ms
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_H,
			   RG_HSLO_NLE_TIME_OUT_LCH_MASK_SFT,
			   0x1e << RG_HSLO_NLE_TIME_OUT_LCH_SFT);
	/*
	 * Step 94:
	 * Time out level for gain adjusting, unit is 1ms.
	 * Set to 30ms
	 */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_H,
			   RG_HSLO_NLE_TIME_OUT_RCH_MASK_SFT,
			   0x1e << RG_HSLO_NLE_TIME_OUT_RCH_SFT);
	/* Step 95: Set Lch AG delay time to analog domain (19T) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_M,
			   RG_AG_DELAY_LCH_MASK_SFT,
			   0x13 << RG_AG_DELAY_LCH_SFT);
	/* Step 96: Set Rch AG delay time to analog domain (19T) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_M,
			   RG_AG_DELAY_RCH_MASK_SFT,
			   0x13 << RG_AG_DELAY_RCH_SFT);
	/* Step 97: Set Lch AG delay time to analog domain (19T) */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_M,
			   RG_HSLO_NLE_AG_DELAY_LCH_MASK_SFT,
			   0x13 << RG_HSLO_NLE_AG_DELAY_LCH_SFT);
	/* Step 98: Set Rch AG delay time to analog domain (19T) */
	regmap_update_bits(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_M,
			   RG_HSLO_NLE_AG_DELAY_RCH_MASK_SFT,
			   0x13 << RG_HSLO_NLE_AG_DELAY_RCH_SFT);
	/* Step 99: Set Lch Again MIN (for HP NLE min=0, max=7) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_L,
			   RG_AG_MIN_LCH_M_MASK_SFT,
			   0x0 << RG_AG_MIN_LCH_M_SFT);
	/* Step 100: Set Lch Again MIN (for HP NLE min=0, max=7) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0,
			   RG_AG_MIN_LCH_MASK_SFT,
			   0x0 << RG_AG_MIN_LCH_SFT);
	/* Step 101: Set Lch Again MIN (for HP NLE min=0, max=7) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0,
			   RG_AG_MAX_LCH_MASK_SFT,
			   0x7 << RG_AG_MAX_LCH_SFT);
	/* Step 102: Set Rch Again MIN (for HP NLE min=0, max=7) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_L,
			   RG_AG_MIN_RCH_M_MASK_SFT,
			   0x0 << RG_AG_MIN_RCH_M_SFT);
	/* Step 103: Set Rch Again MIN (for HP NLE min=0, max=7) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0,
			   RG_AG_MIN_RCH_MASK_SFT,
			   0x0 << RG_AG_MIN_RCH_SFT);
	/* Step 104: Set Rch Again MIN (for HP NLE min=0, max=7) */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0,
			   RG_AG_MAX_RCH_MASK_SFT,
			   0x7 << RG_AG_MAX_RCH_SFT);
	/* Step 105: NLE ZCD COUNT L2H LCH for 10 ZCDs */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_COUNT_TH_LCH,
			   RG_NLE_ZCD_COUNT_DG_L2H_LCH_MASK_SFT,
			   0x9 << RG_NLE_ZCD_COUNT_DG_L2H_LCH_SFT);
	/* Step 106: NLE ZCD COUNT H2L LCH for 1 ZCDs */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_COUNT_TH_LCH,
			   RG_NLE_ZCD_COUNT_DG_H2L_LCH_MASK_SFT,
			   0x0 << RG_NLE_ZCD_COUNT_DG_H2L_LCH_SFT);
	/* Step 107: NLE ZCD COUNT L2H RCH for 10 ZCDs */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_COUNT_TH_RCH,
			   RG_NLE_ZCD_COUNT_DG_L2H_RCH_MASK_SFT,
			   0x9 << RG_NLE_ZCD_COUNT_DG_L2H_RCH_SFT);
	/* Step 108: NLE ZCD COUNT H2L RCH for 1 ZCDs */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_ZCD_COUNT_TH_RCH,
			   RG_NLE_ZCD_COUNT_DG_H2L_RCH_MASK_SFT,
			   0x0 << RG_NLE_ZCD_COUNT_DG_H2L_RCH_SFT);
	/* Step 109: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x0 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/* Step 110: Toggle bit for update NLE RG */
	regmap_update_bits(priv->regmap, MT6681_AFE_NLE_CFG_H,
			   RG_NLE_SYNC_MODE_TOGGLE_MASK_SFT,
			   0x1 << RG_NLE_SYNC_MODE_TOGGLE_SFT);
	/*
	 * Step 1:
	 * Set class-H PVDDref at frame Vaudmax = 0.000V
	 * <Note> Vaud 1 LSB = (2V / 127) = 15.75mV
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_0,
			   RG_CLH_LUT0_PVDDREF_0_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_0_SFT);
	/* Step 2: Set class-H PVDDref at frame Vaudmax = 0.016V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_1,
			   RG_CLH_LUT0_PVDDREF_1_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_1_SFT);
	/* Step 3: Set class-H PVDDref at frame Vaudmax = 0.031V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_2,
			   RG_CLH_LUT0_PVDDREF_2_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_2_SFT);
	/* Step 4: Set class-H PVDDref at frame Vaudmax = 0.047V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_3,
			   RG_CLH_LUT0_PVDDREF_3_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_3_SFT);
	/* Step 5: Set class-H PVDDref at frame Vaudmax = 0.063V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_4,
			   RG_CLH_LUT0_PVDDREF_4_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_4_SFT);
	/* Step 6: Set class-H PVDDref at frame Vaudmax = 0.079V (0.1mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_5,
			   RG_CLH_LUT0_PVDDREF_5_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_5_SFT);
	/* Step 7: Set class-H PVDDref at frame Vaudmax = 0.094V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_6,
			   RG_CLH_LUT0_PVDDREF_6_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_6_SFT);
	/* Step 8: Set class-H PVDDref at frame Vaudmax = 0.110V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_7,
			   RG_CLH_LUT0_PVDDREF_7_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_7_SFT);
	/* Step 9: Set class-H PVDDref at frame Vaudmax = 0.126V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_8,
			   RG_CLH_LUT0_PVDDREF_8_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_8_SFT);
	/* Step 10: Set class-H PVDDref at frame Vaudmax = 0.142V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_9,
			   RG_CLH_LUT0_PVDDREF_9_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_9_SFT);
	/* Step 11: Set class-H PVDDref at frame Vaudmax = 0.157V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_10,
			   RG_CLH_LUT0_PVDDREF_10_MASK_SFT,
			   0x0 << RG_CLH_LUT0_PVDDREF_10_SFT);
	/* Step 12: Set class-H PVDDref at frame Vaudmax = 0.173V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_11,
			   RG_CLH_LUT0_PVDDREF_11_MASK_SFT,
			   0x2 << RG_CLH_LUT0_PVDDREF_11_SFT);
	/* Step 13: Set class-H PVDDref at frame Vaudmax = 0.189V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_12,
			   RG_CLH_LUT0_PVDDREF_12_MASK_SFT,
			   0x3 << RG_CLH_LUT0_PVDDREF_12_SFT);
	/* Step 14: Set class-H PVDDref at frame Vaudmax = 0.205V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_13,
			   RG_CLH_LUT0_PVDDREF_13_MASK_SFT,
			   0x5 << RG_CLH_LUT0_PVDDREF_13_SFT);
	/* Step 15: Set class-H PVDDref at frame Vaudmax = 0.220V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_14,
			   RG_CLH_LUT0_PVDDREF_14_MASK_SFT,
			   0x6 << RG_CLH_LUT0_PVDDREF_14_SFT);
	/* Step 16: Set class-H PVDDref at frame Vaudmax = 0.236V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_15,
			   RG_CLH_LUT0_PVDDREF_15_MASK_SFT,
			   0x8 << RG_CLH_LUT0_PVDDREF_15_SFT);
	/* Step 17: Set class-H PVDDref at frame Vaudmax = 0.252V (1mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_16,
			   RG_CLH_LUT0_PVDDREF_16_MASK_SFT,
			   0xa << RG_CLH_LUT0_PVDDREF_16_SFT);
	/* Step 18: Set class-H PVDDref at frame Vaudmax = 0.268V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_17,
			   RG_CLH_LUT0_PVDDREF_17_MASK_SFT,
			   0xb << RG_CLH_LUT0_PVDDREF_17_SFT);
	/* Step 19: Set class-H PVDDref at frame Vaudmax = 0.283V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_18,
			   RG_CLH_LUT0_PVDDREF_18_MASK_SFT,
			   0xd << RG_CLH_LUT0_PVDDREF_18_SFT);
	/* Step 20: Set class-H PVDDref at frame Vaudmax = 0.299V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_19,
			   RG_CLH_LUT0_PVDDREF_19_MASK_SFT,
			   0xe << RG_CLH_LUT0_PVDDREF_19_SFT);
	/* Step 21: Set class-H PVDDref at frame Vaudmax = 0.315V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_20,
			   RG_CLH_LUT0_PVDDREF_20_MASK_SFT,
			   0x10 << RG_CLH_LUT0_PVDDREF_20_SFT);
	/* Step 22: Set class-H PVDDref at frame Vaudmax = 0.331V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_21,
			   RG_CLH_LUT0_PVDDREF_21_MASK_SFT,
			   0x12 << RG_CLH_LUT0_PVDDREF_21_SFT);
	/* Step 23: Set class-H PVDDref at frame Vaudmax = 0.346V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_22,
			   RG_CLH_LUT0_PVDDREF_22_MASK_SFT,
			   0x13 << RG_CLH_LUT0_PVDDREF_22_SFT);
	/* Step 24: Set class-H PVDDref at frame Vaudmax = 0.362V (2mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_23,
			   RG_CLH_LUT0_PVDDREF_23_MASK_SFT,
			   0x15 << RG_CLH_LUT0_PVDDREF_23_SFT);
	/* Step 25: Set class-H PVDDref at frame Vaudmax = 0.378V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_24,
			   RG_CLH_LUT0_PVDDREF_24_MASK_SFT,
			   0x16 << RG_CLH_LUT0_PVDDREF_24_SFT);
	/* Step 26: Set class-H PVDDref at frame Vaudmax = 0.394V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_25,
			   RG_CLH_LUT0_PVDDREF_25_MASK_SFT,
			   0x18 << RG_CLH_LUT0_PVDDREF_25_SFT);
	/* Step 27: Set class-H PVDDref at frame Vaudmax = 0.409V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_26,
			   RG_CLH_LUT0_PVDDREF_26_MASK_SFT,
			   0x19 << RG_CLH_LUT0_PVDDREF_26_SFT);
	/* Step 28: Set class-H PVDDref at frame Vaudmax = 0.425V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_27,
			   RG_CLH_LUT0_PVDDREF_27_MASK_SFT,
			   0x1b << RG_CLH_LUT0_PVDDREF_27_SFT);
	/* Step 29: Set class-H PVDDref at frame Vaudmax = 0.441V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_28,
			   RG_CLH_LUT0_PVDDREF_28_MASK_SFT,
			   0x1d << RG_CLH_LUT0_PVDDREF_28_SFT);
	/* Step 30: Set class-H PVDDref at frame Vaudmax = 0.457V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_29,
			   RG_CLH_LUT0_PVDDREF_29_MASK_SFT,
			   0x1e << RG_CLH_LUT0_PVDDREF_29_SFT);
	/* Step 31: Set class-H PVDDref at frame Vaudmax = 0.472V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_30,
			   RG_CLH_LUT0_PVDDREF_30_MASK_SFT,
			   0x20 << RG_CLH_LUT0_PVDDREF_30_SFT);
	/* Step 32: Set class-H PVDDref at frame Vaudmax = 0.488V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_31,
			   RG_CLH_LUT0_PVDDREF_31_MASK_SFT,
			   0x21 << RG_CLH_LUT0_PVDDREF_31_SFT);
	/* Step 33: Set class-H PVDDref at frame Vaudmax = 0.504V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_32,
			   RG_CLH_LUT0_PVDDREF_32_MASK_SFT,
			   0x23 << RG_CLH_LUT0_PVDDREF_32_SFT);
	/* Step 34: Set class-H PVDDref at frame Vaudmax = 0.520V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_33,
			   RG_CLH_LUT0_PVDDREF_33_MASK_SFT,
			   0x25 << RG_CLH_LUT0_PVDDREF_33_SFT);
	/* Step 35: Set class-H PVDDref at frame Vaudmax = 0.535V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_34,
			   RG_CLH_LUT0_PVDDREF_34_MASK_SFT,
			   0x26 << RG_CLH_LUT0_PVDDREF_34_SFT);
	/* Step 36: Set class-H PVDDref at frame Vaudmax = 0.551V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_35,
			   RG_CLH_LUT0_PVDDREF_35_MASK_SFT,
			   0x28 << RG_CLH_LUT0_PVDDREF_35_SFT);
	/* Step 37: Set class-H PVDDref at frame Vaudmax = 0.567V (5mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_36,
			   RG_CLH_LUT0_PVDDREF_36_MASK_SFT,
			   0x29 << RG_CLH_LUT0_PVDDREF_36_SFT);
	/* Step 38: Set class-H PVDDref at frame Vaudmax = 0.583V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_37,
			   RG_CLH_LUT0_PVDDREF_37_MASK_SFT,
			   0x2b << RG_CLH_LUT0_PVDDREF_37_SFT);
	/* Step 39: Set class-H PVDDref at frame Vaudmax = 0.598V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_38,
			   RG_CLH_LUT0_PVDDREF_38_MASK_SFT,
			   0x2d << RG_CLH_LUT0_PVDDREF_38_SFT);
	/* Step 40: Set class-H PVDDref at frame Vaudmax = 0.614V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_39,
			   RG_CLH_LUT0_PVDDREF_39_MASK_SFT,
			   0x2e << RG_CLH_LUT0_PVDDREF_39_SFT);
	/* Step 41: Set class-H PVDDref at frame Vaudmax = 0.630V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_40,
			   RG_CLH_LUT0_PVDDREF_40_MASK_SFT,
			   0x30 << RG_CLH_LUT0_PVDDREF_40_SFT);
	/* Step 42: Set class-H PVDDref at frame Vaudmax = 0.646V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_41,
			   RG_CLH_LUT0_PVDDREF_41_MASK_SFT,
			   0x31 << RG_CLH_LUT0_PVDDREF_41_SFT);
	/* Step 43: Set class-H PVDDref at frame Vaudmax = 0.661V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_42,
			   RG_CLH_LUT0_PVDDREF_42_MASK_SFT,
			   0x33 << RG_CLH_LUT0_PVDDREF_42_SFT);
	/* Step 44: Set class-H PVDDref at frame Vaudmax = 0.677V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_43,
			   RG_CLH_LUT0_PVDDREF_43_MASK_SFT,
			   0x35 << RG_CLH_LUT0_PVDDREF_43_SFT);
	/* Step 45: Set class-H PVDDref at frame Vaudmax = 0.693V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_44,
			   RG_CLH_LUT0_PVDDREF_44_MASK_SFT,
			   0x36 << RG_CLH_LUT0_PVDDREF_44_SFT);
	/* Step 46: Set class-H PVDDref at frame Vaudmax = 0.709V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_45,
			   RG_CLH_LUT0_PVDDREF_45_MASK_SFT,
			   0x38 << RG_CLH_LUT0_PVDDREF_45_SFT);
	/* Step 47: Set class-H PVDDref at frame Vaudmax = 0.724V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_46,
			   RG_CLH_LUT0_PVDDREF_46_MASK_SFT,
			   0x39 << RG_CLH_LUT0_PVDDREF_46_SFT);
	/* Step 48: Set class-H PVDDref at frame Vaudmax = 0.740V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_47,
			   RG_CLH_LUT0_PVDDREF_47_MASK_SFT,
			   0x3b << RG_CLH_LUT0_PVDDREF_47_SFT);
	/* Step 49: Set class-H PVDDref at frame Vaudmax = 0.756V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_48,
			   RG_CLH_LUT0_PVDDREF_48_MASK_SFT,
			   0x3c << RG_CLH_LUT0_PVDDREF_48_SFT);
	/* Step 50: Set class-H PVDDref at frame Vaudmax = 0.772V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_49,
			   RG_CLH_LUT0_PVDDREF_49_MASK_SFT,
			   0x3e << RG_CLH_LUT0_PVDDREF_49_SFT);
	/* Step 51: Set class-H PVDDref at frame Vaudmax = 0.787V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_50,
			   RG_CLH_LUT0_PVDDREF_50_MASK_SFT,
			   0x40 << RG_CLH_LUT0_PVDDREF_50_SFT);
	/* Step 52: Set class-H PVDDref at frame Vaudmax = 0.803V (10mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_51,
			   RG_CLH_LUT0_PVDDREF_51_MASK_SFT,
			   0x41 << RG_CLH_LUT0_PVDDREF_51_SFT);
	/* Step 53: Set class-H PVDDref at frame Vaudmax = 0.819V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_52,
			   RG_CLH_LUT0_PVDDREF_52_MASK_SFT,
			   0x43 << RG_CLH_LUT0_PVDDREF_52_SFT);
	/* Step 54: Set class-H PVDDref at frame Vaudmax = 0.835V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_53,
			   RG_CLH_LUT0_PVDDREF_53_MASK_SFT,
			   0x44 << RG_CLH_LUT0_PVDDREF_53_SFT);
	/* Step 55: Set class-H PVDDref at frame Vaudmax = 0.850V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_54,
			   RG_CLH_LUT0_PVDDREF_54_MASK_SFT,
			   0x46 << RG_CLH_LUT0_PVDDREF_54_SFT);
	/* Step 56: Set class-H PVDDref at frame Vaudmax = 0.866V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_55,
			   RG_CLH_LUT0_PVDDREF_55_MASK_SFT,
			   0x48 << RG_CLH_LUT0_PVDDREF_55_SFT);
	/* Step 57: Set class-H PVDDref at frame Vaudmax = 0.882V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_56,
			   RG_CLH_LUT0_PVDDREF_56_MASK_SFT,
			   0x49 << RG_CLH_LUT0_PVDDREF_56_SFT);
	/* Step 58: Set class-H PVDDref at frame Vaudmax = 0.898V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_57,
			   RG_CLH_LUT0_PVDDREF_57_MASK_SFT,
			   0x4b << RG_CLH_LUT0_PVDDREF_57_SFT);
	/* Step 59: Set class-H PVDDref at frame Vaudmax = 0.913V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_58,
			   RG_CLH_LUT0_PVDDREF_58_MASK_SFT,
			   0x4c << RG_CLH_LUT0_PVDDREF_58_SFT);
	/* Step 60: Set class-H PVDDref at frame Vaudmax = 0.929V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_59,
			   RG_CLH_LUT0_PVDDREF_59_MASK_SFT,
			   0x4e << RG_CLH_LUT0_PVDDREF_59_SFT);
	/* Step 61: Set class-H PVDDref at frame Vaudmax = 0.945V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_60,
			   RG_CLH_LUT0_PVDDREF_60_MASK_SFT,
			   0x50 << RG_CLH_LUT0_PVDDREF_60_SFT);
	/* Step 62: Set class-H PVDDref at frame Vaudmax = 0.961V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_61,
			   RG_CLH_LUT0_PVDDREF_61_MASK_SFT,
			   0x51 << RG_CLH_LUT0_PVDDREF_61_SFT);
	/* Step 63: Set class-H PVDDref at frame Vaudmax = 0.976V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_62,
			   RG_CLH_LUT0_PVDDREF_62_MASK_SFT,
			   0x53 << RG_CLH_LUT0_PVDDREF_62_SFT);
	/* Step 64: Set class-H PVDDref at frame Vaudmax = 0.992V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_63,
			   RG_CLH_LUT0_PVDDREF_63_MASK_SFT,
			   0x54 << RG_CLH_LUT0_PVDDREF_63_SFT);
	/* Step 65: Set class-H PVDDref at frame Vaudmax = 1.008V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_64,
			   RG_CLH_LUT0_PVDDREF_64_MASK_SFT,
			   0x56 << RG_CLH_LUT0_PVDDREF_64_SFT);
	/* Step 66: Set class-H PVDDref at frame Vaudmax = 1.024V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_65,
			   RG_CLH_LUT0_PVDDREF_65_MASK_SFT,
			   0x58 << RG_CLH_LUT0_PVDDREF_65_SFT);
	/* Step 67: Set class-H PVDDref at frame Vaudmax = 1.039V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_66,
			   RG_CLH_LUT0_PVDDREF_66_MASK_SFT,
			   0x59 << RG_CLH_LUT0_PVDDREF_66_SFT);
	/* Step 68: Set class-H PVDDref at frame Vaudmax = 1.055V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_67,
			   RG_CLH_LUT0_PVDDREF_67_MASK_SFT,
			   0x5b << RG_CLH_LUT0_PVDDREF_67_SFT);
	/* Step 69: Set class-H PVDDref at frame Vaudmax = 1.071V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_68,
			   RG_CLH_LUT0_PVDDREF_68_MASK_SFT,
			   0x5c << RG_CLH_LUT0_PVDDREF_68_SFT);
	/* Step 70: Set class-H PVDDref at frame Vaudmax = 1.087V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_69,
			   RG_CLH_LUT0_PVDDREF_69_MASK_SFT,
			   0x5e << RG_CLH_LUT0_PVDDREF_69_SFT);
	/* Step 71: Set class-H PVDDref at frame Vaudmax = 1.102V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_70,
			   RG_CLH_LUT0_PVDDREF_70_MASK_SFT,
			   0x5f << RG_CLH_LUT0_PVDDREF_70_SFT);
	/* Step 72: Set class-H PVDDref at frame Vaudmax = 1.118V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_71,
			   RG_CLH_LUT0_PVDDREF_71_MASK_SFT,
			   0x61 << RG_CLH_LUT0_PVDDREF_71_SFT);
	/* Step 73: Set class-H PVDDref at frame Vaudmax = 1.134V (20mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_72,
			   RG_CLH_LUT0_PVDDREF_72_MASK_SFT,
			   0x63 << RG_CLH_LUT0_PVDDREF_72_SFT);
	/* Step 74: Set class-H PVDDref at frame Vaudmax = 1.150V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_73,
			   RG_CLH_LUT0_PVDDREF_73_MASK_SFT,
			   0x64 << RG_CLH_LUT0_PVDDREF_73_SFT);
	/* Step 75: Set class-H PVDDref at frame Vaudmax = 1.165V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_74,
			   RG_CLH_LUT0_PVDDREF_74_MASK_SFT,
			   0x66 << RG_CLH_LUT0_PVDDREF_74_SFT);
	/* Step 76: Set class-H PVDDref at frame Vaudmax = 1.181V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_75,
			   RG_CLH_LUT0_PVDDREF_75_MASK_SFT,
			   0x67 << RG_CLH_LUT0_PVDDREF_75_SFT);
	/* Step 77: Set class-H PVDDref at frame Vaudmax = 1.197V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_76,
			   RG_CLH_LUT0_PVDDREF_76_MASK_SFT,
			   0x69 << RG_CLH_LUT0_PVDDREF_76_SFT);
	/* Step 78: Set class-H PVDDref at frame Vaudmax = 1.213V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_77,
			   RG_CLH_LUT0_PVDDREF_77_MASK_SFT,
			   0x6b << RG_CLH_LUT0_PVDDREF_77_SFT);
	/* Step 79: Set class-H PVDDref at frame Vaudmax = 1.228V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_78,
			   RG_CLH_LUT0_PVDDREF_78_MASK_SFT,
			   0x6c << RG_CLH_LUT0_PVDDREF_78_SFT);
	/* Step 80: Set class-H PVDDref at frame Vaudmax = 1.244V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_79,
			   RG_CLH_LUT0_PVDDREF_79_MASK_SFT,
			   0x6e << RG_CLH_LUT0_PVDDREF_79_SFT);
	/* Step 81: Set class-H PVDDref at frame Vaudmax = 1.260V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_80,
			   RG_CLH_LUT0_PVDDREF_80_MASK_SFT,
			   0x6f << RG_CLH_LUT0_PVDDREF_80_SFT);
	/* Step 82: Set class-H PVDDref at frame Vaudmax = 1.276V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_81,
			   RG_CLH_LUT0_PVDDREF_81_MASK_SFT,
			   0x71 << RG_CLH_LUT0_PVDDREF_81_SFT);
	/* Step 83: Set class-H PVDDref at frame Vaudmax = 1.291V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_82,
			   RG_CLH_LUT0_PVDDREF_82_MASK_SFT,
			   0x73 << RG_CLH_LUT0_PVDDREF_82_SFT);
	/* Step 84: Set class-H PVDDref at frame Vaudmax = 1.307V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_83,
			   RG_CLH_LUT0_PVDDREF_83_MASK_SFT,
			   0x74 << RG_CLH_LUT0_PVDDREF_83_SFT);
	/* Step 85: Set class-H PVDDref at frame Vaudmax = 1.323V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_84,
			   RG_CLH_LUT0_PVDDREF_84_MASK_SFT,
			   0x76 << RG_CLH_LUT0_PVDDREF_84_SFT);
	/* Step 86: Set class-H PVDDref at frame Vaudmax = 1.339V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_85,
			   RG_CLH_LUT0_PVDDREF_85_MASK_SFT,
			   0x77 << RG_CLH_LUT0_PVDDREF_85_SFT);
	/* Step 87: Set class-H PVDDref at frame Vaudmax = 1.354V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_86,
			   RG_CLH_LUT0_PVDDREF_86_MASK_SFT,
			   0x79 << RG_CLH_LUT0_PVDDREF_86_SFT);
	/* Step 88: Set class-H PVDDref at frame Vaudmax = 1.370V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_87,
			   RG_CLH_LUT0_PVDDREF_87_MASK_SFT,
			   0x7b << RG_CLH_LUT0_PVDDREF_87_SFT);
	/* Step 89: Set class-H PVDDref at frame Vaudmax = 1.386V (30mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_88,
			   RG_CLH_LUT0_PVDDREF_88_MASK_SFT,
			   0x7c << RG_CLH_LUT0_PVDDREF_88_SFT);
	/* Step 90: Set class-H PVDDref at frame Vaudmax = 1.402V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_89,
			   RG_CLH_LUT0_PVDDREF_89_MASK_SFT,
			   0x7e << RG_CLH_LUT0_PVDDREF_89_SFT);
	/* Step 91: Set class-H PVDDref at frame Vaudmax = 1.417V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_90,
			   RG_CLH_LUT0_PVDDREF_90_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_90_SFT);
	/* Step 92: Set class-H PVDDref at frame Vaudmax = 1.433V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_91,
			   RG_CLH_LUT0_PVDDREF_91_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_91_SFT);
	/* Step 93: Set class-H PVDDref at frame Vaudmax = 1.449V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_92,
			   RG_CLH_LUT0_PVDDREF_92_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_92_SFT);
	/* Step 94: Set class-H PVDDref at frame Vaudmax = 1.465V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_93,
			   RG_CLH_LUT0_PVDDREF_93_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_93_SFT);
	/* Step 95: Set class-H PVDDref at frame Vaudmax = 1.480V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_94,
			   RG_CLH_LUT0_PVDDREF_94_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_94_SFT);
	/* Step 96: Set class-H PVDDref at frame Vaudmax = 1.496V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_95,
			   RG_CLH_LUT0_PVDDREF_95_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_95_SFT);
	/* Step 97: Set class-H PVDDref at frame Vaudmax = 1.512V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_96,
			   RG_CLH_LUT0_PVDDREF_96_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_96_SFT);
	/* Step 98: Set class-H PVDDref at frame Vaudmax = 1.528V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_97,
			   RG_CLH_LUT0_PVDDREF_97_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_97_SFT);
	/* Step 99: Set class-H PVDDref at frame Vaudmax = 1.543V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_98,
			   RG_CLH_LUT0_PVDDREF_98_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_98_SFT);
	/* Step 100: Set class-H PVDDref at frame Vaudmax = 1.559V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_99,
			   RG_CLH_LUT0_PVDDREF_99_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_99_SFT);
	/* Step 101: Set class-H PVDDref at frame Vaudmax = 1.575V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_100,
			   RG_CLH_LUT0_PVDDREF_100_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_100_SFT);
	/* Step 102: Set class-H PVDDref at frame Vaudmax = 1.591V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_101,
			   RG_CLH_LUT0_PVDDREF_101_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_101_SFT);
	/* Step 103: Set class-H PVDDref at frame Vaudmax = 1.606V (40mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_102,
			   RG_CLH_LUT0_PVDDREF_102_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_102_SFT);
	/* Step 104: Set class-H PVDDref at frame Vaudmax = 1.622V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_103,
			   RG_CLH_LUT0_PVDDREF_103_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_103_SFT);
	/* Step 105: Set class-H PVDDref at frame Vaudmax = 1.638V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_104,
			   RG_CLH_LUT0_PVDDREF_104_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_104_SFT);
	/* Step 106: Set class-H PVDDref at frame Vaudmax = 1.654V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_105,
			   RG_CLH_LUT0_PVDDREF_105_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_105_SFT);
	/* Step 107: Set class-H PVDDref at frame Vaudmax = 1.669V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_106,
			   RG_CLH_LUT0_PVDDREF_106_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_106_SFT);
	/* Step 108: Set class-H PVDDref at frame Vaudmax = 1.685V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_107,
			   RG_CLH_LUT0_PVDDREF_107_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_107_SFT);
	/* Step 109: Set class-H PVDDref at frame Vaudmax = 1.701V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_108,
			   RG_CLH_LUT0_PVDDREF_108_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_108_SFT);
	/* Step 110: Set class-H PVDDref at frame Vaudmax = 1.717V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_109,
			   RG_CLH_LUT0_PVDDREF_109_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_109_SFT);
	/* Step 111: Set class-H PVDDref at frame Vaudmax = 1.732V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_110,
			   RG_CLH_LUT0_PVDDREF_110_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_110_SFT);
	/* Step 112: Set class-H PVDDref at frame Vaudmax = 1.748V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_111,
			   RG_CLH_LUT0_PVDDREF_111_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_111_SFT);
	/* Step 113: Set class-H PVDDref at frame Vaudmax = 1.764V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_112,
			   RG_CLH_LUT0_PVDDREF_112_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_112_SFT);
	/* Step 114: Set class-H PVDDref at frame Vaudmax = 1.780V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_113,
			   RG_CLH_LUT0_PVDDREF_113_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_113_SFT);
	/* Step 115: Set class-H PVDDref at frame Vaudmax = 1.795V (50mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_114,
			   RG_CLH_LUT0_PVDDREF_114_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_114_SFT);
	/* Step 116: Set class-H PVDDref at frame Vaudmax = 1.811V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_115,
			   RG_CLH_LUT0_PVDDREF_115_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_115_SFT);
	/* Step 117: Set class-H PVDDref at frame Vaudmax = 1.827V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_116,
			   RG_CLH_LUT0_PVDDREF_116_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_116_SFT);
	/* Step 118: Set class-H PVDDref at frame Vaudmax = 1.843V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_117,
			   RG_CLH_LUT0_PVDDREF_117_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_117_SFT);
	/* Step 119: Set class-H PVDDref at frame Vaudmax = 1.858V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_118,
			   RG_CLH_LUT0_PVDDREF_118_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_118_SFT);
	/* Step 120: Set class-H PVDDref at frame Vaudmax = 1.874V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_119,
			   RG_CLH_LUT0_PVDDREF_119_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_119_SFT);
	/* Step 121: Set class-H PVDDref at frame Vaudmax = 1.890V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_120,
			   RG_CLH_LUT0_PVDDREF_120_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_120_SFT);
	/* Step 122: Set class-H PVDDref at frame Vaudmax = 1.906V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_121,
			   RG_CLH_LUT0_PVDDREF_121_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_121_SFT);
	/* Step 123: Set class-H PVDDref at frame Vaudmax = 1.921V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_122,
			   RG_CLH_LUT0_PVDDREF_122_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_122_SFT);
	/* Step 124: Set class-H PVDDref at frame Vaudmax = 1.937V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_123,
			   RG_CLH_LUT0_PVDDREF_123_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_123_SFT);
	/* Step 125: Set class-H PVDDref at frame Vaudmax = 1.953V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_124,
			   RG_CLH_LUT0_PVDDREF_124_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_124_SFT);
	/* Step 126: Set class-H PVDDref at frame Vaudmax = 1.969V (60mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_125,
			   RG_CLH_LUT0_PVDDREF_125_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_125_SFT);
	/* Step 127: Set class-H PVDDref at frame Vaudmax = 1.984V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_126,
			   RG_CLH_LUT0_PVDDREF_126_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_126_SFT);
	/* Step 128: Set class-H PVDDref at frame Vaudmax = 2.000V (62.5mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_MSB_127,
			   RG_CLH_LUT0_PVDDREF_127_MASK_SFT,
			   0x7f << RG_CLH_LUT0_PVDDREF_127_SFT);
	/*
	 * Step 129:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.000V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_0,
			   RG_CLH_LUT0_TONREF_0_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_0_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_0,
			   RG_CLH_LUT0_NSEG_0_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_0_SFT);
	/*
	 * Step 130:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.016V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_1,
			   RG_CLH_LUT0_TONREF_1_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_1_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_1,
			   RG_CLH_LUT0_NSEG_1_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_1_SFT);
	/*
	 * Step 131:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.031V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_2,
			   RG_CLH_LUT0_TONREF_2_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_2_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_2,
			   RG_CLH_LUT0_NSEG_2_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_2_SFT);
	/*
	 * Step 132:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.047V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_3,
			   RG_CLH_LUT0_TONREF_3_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_3_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_3,
			   RG_CLH_LUT0_NSEG_3_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_3_SFT);
	/*
	 * Step 133:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.063V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_4,
			   RG_CLH_LUT0_TONREF_4_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_4_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_4,
			   RG_CLH_LUT0_NSEG_4_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_4_SFT);
	/*
	 * Step 134:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.079V (0.1mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_5,
			   RG_CLH_LUT0_TONREF_5_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_5_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_5,
			   RG_CLH_LUT0_NSEG_5_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_5_SFT);
	/*
	 * Step 135:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.094V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_6,
			   RG_CLH_LUT0_TONREF_6_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_6_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_6,
			   RG_CLH_LUT0_NSEG_6_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_6_SFT);
	/*
	 * Step 136:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.110V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_7,
			   RG_CLH_LUT0_TONREF_7_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_7_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_7,
			   RG_CLH_LUT0_NSEG_7_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_7_SFT);
	/*
	 * Step 137:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.126V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_8,
			   RG_CLH_LUT0_TONREF_8_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_8_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_8,
			   RG_CLH_LUT0_NSEG_8_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_8_SFT);
	/*
	 * Step 138:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.142V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_9,
			   RG_CLH_LUT0_TONREF_9_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_9_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_9,
			   RG_CLH_LUT0_NSEG_9_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_9_SFT);
	/*
	 * Step 139:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.157V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_10,
			   RG_CLH_LUT0_TONREF_10_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_10_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_10,
			   RG_CLH_LUT0_NSEG_10_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_10_SFT);
	/*
	 * Step 140:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.173V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_11,
			   RG_CLH_LUT0_TONREF_11_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_11_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_11,
			   RG_CLH_LUT0_NSEG_11_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_11_SFT);
	/*
	 * Step 141:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.189V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_12,
			   RG_CLH_LUT0_TONREF_12_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_12_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_12,
			   RG_CLH_LUT0_NSEG_12_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_12_SFT);
	/*
	 * Step 142:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.205V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_13,
			   RG_CLH_LUT0_TONREF_13_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_13_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_13,
			   RG_CLH_LUT0_NSEG_13_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_13_SFT);
	/*
	 * Step 143:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.220V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_14,
			   RG_CLH_LUT0_TONREF_14_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_14_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_14,
			   RG_CLH_LUT0_NSEG_14_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_14_SFT);
	/*
	 * Step 144:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.236V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_15,
			   RG_CLH_LUT0_TONREF_15_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_15_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_15,
			   RG_CLH_LUT0_NSEG_15_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_15_SFT);
	/*
	 * Step 145:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.252V (1mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_16,
			   RG_CLH_LUT0_TONREF_16_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_16_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_16,
			   RG_CLH_LUT0_NSEG_16_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_16_SFT);
	/*
	 * Step 146:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.268V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_17,
			   RG_CLH_LUT0_TONREF_17_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_17_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_17,
			   RG_CLH_LUT0_NSEG_17_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_17_SFT);
	/*
	 * Step 147:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.283V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_18,
			   RG_CLH_LUT0_TONREF_18_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_18_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_18,
			   RG_CLH_LUT0_NSEG_18_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_18_SFT);
	/*
	 * Step 148:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.299V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_19,
			   RG_CLH_LUT0_TONREF_19_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_19_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_19,
			   RG_CLH_LUT0_NSEG_19_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_19_SFT);
	/*
	 * Step 149:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.315V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_20,
			   RG_CLH_LUT0_TONREF_20_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_20_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_20,
			   RG_CLH_LUT0_NSEG_20_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_20_SFT);
	/*
	 * Step 150:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.331V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_21,
			   RG_CLH_LUT0_TONREF_21_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_21_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_21,
			   RG_CLH_LUT0_NSEG_21_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_21_SFT);
	/*
	 * Step 151:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.346V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_22,
			   RG_CLH_LUT0_TONREF_22_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_22_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_22,
			   RG_CLH_LUT0_NSEG_22_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_22_SFT);
	/*
	 * Step 152:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.362V (2mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_23,
			   RG_CLH_LUT0_TONREF_23_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_23_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_23,
			   RG_CLH_LUT0_NSEG_23_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_23_SFT);
	/*
	 * Step 153:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.378V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_24,
			   RG_CLH_LUT0_TONREF_24_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_24_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_24,
			   RG_CLH_LUT0_NSEG_24_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_24_SFT);
	/*
	 * Step 154:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.394V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_25,
			   RG_CLH_LUT0_TONREF_25_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_25_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_25,
			   RG_CLH_LUT0_NSEG_25_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_25_SFT);
	/*
	 * Step 155:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.409V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_26,
			   RG_CLH_LUT0_TONREF_26_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_26_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_26,
			   RG_CLH_LUT0_NSEG_26_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_26_SFT);
	/*
	 * Step 156:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.425V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_27,
			   RG_CLH_LUT0_TONREF_27_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_27_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_27,
			   RG_CLH_LUT0_NSEG_27_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_27_SFT);
	/*
	 * Step 157:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.441V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_28,
			   RG_CLH_LUT0_TONREF_28_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_28_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_28,
			   RG_CLH_LUT0_NSEG_28_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_28_SFT);
	/*
	 * Step 158:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.457V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_29,
			   RG_CLH_LUT0_TONREF_29_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_29_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_29,
			   RG_CLH_LUT0_NSEG_29_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_29_SFT);
	/*
	 * Step 159:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.472V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_30,
			   RG_CLH_LUT0_TONREF_30_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_30_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_30,
			   RG_CLH_LUT0_NSEG_30_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_30_SFT);
	/*
	 * Step 160:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.488V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_31,
			   RG_CLH_LUT0_TONREF_31_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_31_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_31,
			   RG_CLH_LUT0_NSEG_31_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_31_SFT);
	/*
	 * Step 161:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.504V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_32,
			   RG_CLH_LUT0_TONREF_32_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_32_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_32,
			   RG_CLH_LUT0_NSEG_32_MASK_SFT,
			   0x0 << RG_CLH_LUT0_NSEG_32_SFT);
	/*
	 * Step 162:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.520V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_33,
			   RG_CLH_LUT0_TONREF_33_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_33_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_33,
			   RG_CLH_LUT0_NSEG_33_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_33_SFT);
	/*
	 * Step 163:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.535V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_34,
			   RG_CLH_LUT0_TONREF_34_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_34_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_34,
			   RG_CLH_LUT0_NSEG_34_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_34_SFT);
	/*
	 * Step 164:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.551V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_35,
			   RG_CLH_LUT0_TONREF_35_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_35_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_35,
			   RG_CLH_LUT0_NSEG_35_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_35_SFT);
	/*
	 * Step 165:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.567V (5mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_36,
			   RG_CLH_LUT0_TONREF_36_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_36_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_36,
			   RG_CLH_LUT0_NSEG_36_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_36_SFT);
	/*
	 * Step 166:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.583V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_37,
			   RG_CLH_LUT0_TONREF_37_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_37_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_37,
			   RG_CLH_LUT0_NSEG_37_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_37_SFT);
	/*
	 * Step 167:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.598V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_38,
			   RG_CLH_LUT0_TONREF_38_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_38_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_38,
			   RG_CLH_LUT0_NSEG_38_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_38_SFT);
	/*
	 * Step 168:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.614V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_39,
			   RG_CLH_LUT0_TONREF_39_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_39_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_39,
			   RG_CLH_LUT0_NSEG_39_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_39_SFT);
	/*
	 * Step 169:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.630V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_40,
			   RG_CLH_LUT0_TONREF_40_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_40_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_40,
			   RG_CLH_LUT0_NSEG_40_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_40_SFT);
	/*
	 * Step 170:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.646V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_41,
			   RG_CLH_LUT0_TONREF_41_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_41_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_41,
			   RG_CLH_LUT0_NSEG_41_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_41_SFT);
	/*
	 * Step 171:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.661V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_42,
			   RG_CLH_LUT0_TONREF_42_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_42_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_42,
			   RG_CLH_LUT0_NSEG_42_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_42_SFT);
	/*
	 * Step 172:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.677V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_43,
			   RG_CLH_LUT0_TONREF_43_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_43_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_43,
			   RG_CLH_LUT0_NSEG_43_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_43_SFT);
	/*
	 * Step 173:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.693V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_44,
			   RG_CLH_LUT0_TONREF_44_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_44_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_44,
			   RG_CLH_LUT0_NSEG_44_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_44_SFT);
	/*
	 * Step 174:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.709V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_45,
			   RG_CLH_LUT0_TONREF_45_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_45_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_45,
			   RG_CLH_LUT0_NSEG_45_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_45_SFT);
	/*
	 * Step 175:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.724V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_46,
			   RG_CLH_LUT0_TONREF_46_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_46_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_46,
			   RG_CLH_LUT0_NSEG_46_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_46_SFT);
	/*
	 * Step 176:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.740V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_47,
			   RG_CLH_LUT0_TONREF_47_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_47_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_47,
			   RG_CLH_LUT0_NSEG_47_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_47_SFT);
	/*
	 * Step 177:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.756V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_48,
			   RG_CLH_LUT0_TONREF_48_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_48_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_48,
			   RG_CLH_LUT0_NSEG_48_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_48_SFT);
	/*
	 * Step 178:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.772V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_49,
			   RG_CLH_LUT0_TONREF_49_MASK_SFT,
			   0x7 << RG_CLH_LUT0_TONREF_49_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_49,
			   RG_CLH_LUT0_NSEG_49_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_49_SFT);
	/*
	 * Step 179:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.787V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_50,
			   RG_CLH_LUT0_TONREF_50_MASK_SFT,
			   0x8 << RG_CLH_LUT0_TONREF_50_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_50,
			   RG_CLH_LUT0_NSEG_50_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_50_SFT);
	/*
	 * Step 180:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.803V (10mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_51,
			   RG_CLH_LUT0_TONREF_51_MASK_SFT,
			   0x8 << RG_CLH_LUT0_TONREF_51_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_51,
			   RG_CLH_LUT0_NSEG_51_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_51_SFT);
	/*
	 * Step 181:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.819V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_52,
			   RG_CLH_LUT0_TONREF_52_MASK_SFT,
			   0x8 << RG_CLH_LUT0_TONREF_52_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_52,
			   RG_CLH_LUT0_NSEG_52_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_52_SFT);
	/*
	 * Step 182:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.835V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_53,
			   RG_CLH_LUT0_TONREF_53_MASK_SFT,
			   0x8 << RG_CLH_LUT0_TONREF_53_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_53,
			   RG_CLH_LUT0_NSEG_53_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_53_SFT);
	/*
	 * Step 183:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.850V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_54,
			   RG_CLH_LUT0_TONREF_54_MASK_SFT,
			   0x9 << RG_CLH_LUT0_TONREF_54_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_54,
			   RG_CLH_LUT0_NSEG_54_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_54_SFT);
	/*
	 * Step 184:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.866V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_55,
			   RG_CLH_LUT0_TONREF_55_MASK_SFT,
			   0x9 << RG_CLH_LUT0_TONREF_55_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_55,
			   RG_CLH_LUT0_NSEG_55_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_55_SFT);
	/*
	 * Step 185:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.882V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_56,
			   RG_CLH_LUT0_TONREF_56_MASK_SFT,
			   0x9 << RG_CLH_LUT0_TONREF_56_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_56,
			   RG_CLH_LUT0_NSEG_56_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_56_SFT);
	/*
	 * Step 186:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.898V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_57,
			   RG_CLH_LUT0_TONREF_57_MASK_SFT,
			   0x9 << RG_CLH_LUT0_TONREF_57_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_57,
			   RG_CLH_LUT0_NSEG_57_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_57_SFT);
	/*
	 * Step 187:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.913V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_58,
			   RG_CLH_LUT0_TONREF_58_MASK_SFT,
			   0xa << RG_CLH_LUT0_TONREF_58_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_58,
			   RG_CLH_LUT0_NSEG_58_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_58_SFT);
	/*
	 * Step 188:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.929V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_59,
			   RG_CLH_LUT0_TONREF_59_MASK_SFT,
			   0xa << RG_CLH_LUT0_TONREF_59_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_59,
			   RG_CLH_LUT0_NSEG_59_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_59_SFT);
	/*
	 * Step 189:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.945V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_60,
			   RG_CLH_LUT0_TONREF_60_MASK_SFT,
			   0xa << RG_CLH_LUT0_TONREF_60_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_60,
			   RG_CLH_LUT0_NSEG_60_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_60_SFT);
	/*
	 * Step 190:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.961V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_61,
			   RG_CLH_LUT0_TONREF_61_MASK_SFT,
			   0xa << RG_CLH_LUT0_TONREF_61_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_61,
			   RG_CLH_LUT0_NSEG_61_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_61_SFT);
	/*
	 * Step 191:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.976V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_62,
			   RG_CLH_LUT0_TONREF_62_MASK_SFT,
			   0xa << RG_CLH_LUT0_TONREF_62_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_62,
			   RG_CLH_LUT0_NSEG_62_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_62_SFT);
	/*
	 * Step 192:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.992V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_63,
			   RG_CLH_LUT0_TONREF_63_MASK_SFT,
			   0xb << RG_CLH_LUT0_TONREF_63_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_63,
			   RG_CLH_LUT0_NSEG_63_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_63_SFT);
	/*
	 * Step 193:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.008V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_64,
			   RG_CLH_LUT0_TONREF_64_MASK_SFT,
			   0xb << RG_CLH_LUT0_TONREF_64_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_64,
			   RG_CLH_LUT0_NSEG_64_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_64_SFT);
	/*
	 * Step 194:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.024V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_65,
			   RG_CLH_LUT0_TONREF_65_MASK_SFT,
			   0xb << RG_CLH_LUT0_TONREF_65_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_65,
			   RG_CLH_LUT0_NSEG_65_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_65_SFT);
	/*
	 * Step 195:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.039V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_66,
			   RG_CLH_LUT0_TONREF_66_MASK_SFT,
			   0xc << RG_CLH_LUT0_TONREF_66_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_66,
			   RG_CLH_LUT0_NSEG_66_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_66_SFT);
	/*
	 * Step 196:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.055V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_67,
			   RG_CLH_LUT0_TONREF_67_MASK_SFT,
			   0xc << RG_CLH_LUT0_TONREF_67_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_67,
			   RG_CLH_LUT0_NSEG_67_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_67_SFT);
	/*
	 * Step 197:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.071V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_68,
			   RG_CLH_LUT0_TONREF_68_MASK_SFT,
			   0xc << RG_CLH_LUT0_TONREF_68_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_68,
			   RG_CLH_LUT0_NSEG_68_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_68_SFT);
	/*
	 * Step 198:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.087V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_69,
			   RG_CLH_LUT0_TONREF_69_MASK_SFT,
			   0xc << RG_CLH_LUT0_TONREF_69_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_69,
			   RG_CLH_LUT0_NSEG_69_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_69_SFT);
	/*
	 * Step 199:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.102V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_70,
			   RG_CLH_LUT0_TONREF_70_MASK_SFT,
			   0xd << RG_CLH_LUT0_TONREF_70_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_70,
			   RG_CLH_LUT0_NSEG_70_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_70_SFT);
	/*
	 * Step 200:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.118V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_71,
			   RG_CLH_LUT0_TONREF_71_MASK_SFT,
			   0xd << RG_CLH_LUT0_TONREF_71_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_71,
			   RG_CLH_LUT0_NSEG_71_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_71_SFT);
	/*
	 * Step 201:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.134V (20mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_72,
			   RG_CLH_LUT0_TONREF_72_MASK_SFT,
			   0xd << RG_CLH_LUT0_TONREF_72_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_72,
			   RG_CLH_LUT0_NSEG_72_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_72_SFT);
	/*
	 * Step 202:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.150V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_73,
			   RG_CLH_LUT0_TONREF_73_MASK_SFT,
			   0xe << RG_CLH_LUT0_TONREF_73_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_73,
			   RG_CLH_LUT0_NSEG_73_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_73_SFT);
	/*
	 * Step 203:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.165V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_74,
			   RG_CLH_LUT0_TONREF_74_MASK_SFT,
			   0xe << RG_CLH_LUT0_TONREF_74_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_74,
			   RG_CLH_LUT0_NSEG_74_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_74_SFT);
	/*
	 * Step 204:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.181V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_75,
			   RG_CLH_LUT0_TONREF_75_MASK_SFT,
			   0xe << RG_CLH_LUT0_TONREF_75_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_75,
			   RG_CLH_LUT0_NSEG_75_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_75_SFT);
	/*
	 * Step 205:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.197V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_76,
			   RG_CLH_LUT0_TONREF_76_MASK_SFT,
			   0xf << RG_CLH_LUT0_TONREF_76_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_76,
			   RG_CLH_LUT0_NSEG_76_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_76_SFT);
	/*
	 * Step 206:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.213V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_77,
			   RG_CLH_LUT0_TONREF_77_MASK_SFT,
			   0xf << RG_CLH_LUT0_TONREF_77_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_77,
			   RG_CLH_LUT0_NSEG_77_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_77_SFT);
	/*
	 * Step 207:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.228V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_78,
			   RG_CLH_LUT0_TONREF_78_MASK_SFT,
			   0xf << RG_CLH_LUT0_TONREF_78_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_78,
			   RG_CLH_LUT0_NSEG_78_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_78_SFT);
	/*
	 * Step 208:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.244V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_79,
			   RG_CLH_LUT0_TONREF_79_MASK_SFT,
			   0xf << RG_CLH_LUT0_TONREF_79_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_79,
			   RG_CLH_LUT0_NSEG_79_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_79_SFT);
	/*
	 * Step 209:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.260V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_80,
			   RG_CLH_LUT0_TONREF_80_MASK_SFT,
			   0x10 << RG_CLH_LUT0_TONREF_80_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_80,
			   RG_CLH_LUT0_NSEG_80_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_80_SFT);
	/*
	 * Step 210:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.276V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_81,
			   RG_CLH_LUT0_TONREF_81_MASK_SFT,
			   0x11 << RG_CLH_LUT0_TONREF_81_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_81,
			   RG_CLH_LUT0_NSEG_81_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_81_SFT);
	/*
	 * Step 211:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.291V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_82,
			   RG_CLH_LUT0_TONREF_82_MASK_SFT,
			   0x11 << RG_CLH_LUT0_TONREF_82_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_82,
			   RG_CLH_LUT0_NSEG_82_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_82_SFT);
	/*
	 * Step 212:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.307V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_83,
			   RG_CLH_LUT0_TONREF_83_MASK_SFT,
			   0x11 << RG_CLH_LUT0_TONREF_83_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_83,
			   RG_CLH_LUT0_NSEG_83_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_83_SFT);
	/*
	 * Step 213:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.323V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_84,
			   RG_CLH_LUT0_TONREF_84_MASK_SFT,
			   0x11 << RG_CLH_LUT0_TONREF_84_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_84,
			   RG_CLH_LUT0_NSEG_84_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_84_SFT);
	/*
	 * Step 214:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.339V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_85,
			   RG_CLH_LUT0_TONREF_85_MASK_SFT,
			   0x12 << RG_CLH_LUT0_TONREF_85_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_85,
			   RG_CLH_LUT0_NSEG_85_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_85_SFT);
	/*
	 * Step 215:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.354V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_86,
			   RG_CLH_LUT0_TONREF_86_MASK_SFT,
			   0x12 << RG_CLH_LUT0_TONREF_86_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_86,
			   RG_CLH_LUT0_NSEG_86_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_86_SFT);
	/*
	 * Step 216:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.370V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_87,
			   RG_CLH_LUT0_TONREF_87_MASK_SFT,
			   0x12 << RG_CLH_LUT0_TONREF_87_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_87,
			   RG_CLH_LUT0_NSEG_87_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_87_SFT);
	/*
	 * Step 217:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.386V (30mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_88,
			   RG_CLH_LUT0_TONREF_88_MASK_SFT,
			   0x12 << RG_CLH_LUT0_TONREF_88_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_88,
			   RG_CLH_LUT0_NSEG_88_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_88_SFT);
	/*
	 * Step 218:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.402V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_89,
			   RG_CLH_LUT0_TONREF_89_MASK_SFT,
			   0x13 << RG_CLH_LUT0_TONREF_89_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_89,
			   RG_CLH_LUT0_NSEG_89_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_89_SFT);
	/*
	 * Step 219:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.417V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_90,
			   RG_CLH_LUT0_TONREF_90_MASK_SFT,
			   0x13 << RG_CLH_LUT0_TONREF_90_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_90,
			   RG_CLH_LUT0_NSEG_90_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_90_SFT);
	/*
	 * Step 220:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.433V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_91,
			   RG_CLH_LUT0_TONREF_91_MASK_SFT,
			   0x13 << RG_CLH_LUT0_TONREF_91_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_91,
			   RG_CLH_LUT0_NSEG_91_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_91_SFT);
	/*
	 * Step 221:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.449V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_92,
			   RG_CLH_LUT0_TONREF_92_MASK_SFT,
			   0x13 << RG_CLH_LUT0_TONREF_92_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_92,
			   RG_CLH_LUT0_NSEG_92_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_92_SFT);
	/*
	 * Step 222:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.465V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_93,
			   RG_CLH_LUT0_TONREF_93_MASK_SFT,
			   0x14 << RG_CLH_LUT0_TONREF_93_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_93,
			   RG_CLH_LUT0_NSEG_93_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_93_SFT);
	/*
	 * Step 223:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.480V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_94,
			   RG_CLH_LUT0_TONREF_94_MASK_SFT,
			   0x14 << RG_CLH_LUT0_TONREF_94_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_94,
			   RG_CLH_LUT0_NSEG_94_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_94_SFT);
	/*
	 * Step 224:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.496V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_95,
			   RG_CLH_LUT0_TONREF_95_MASK_SFT,
			   0x14 << RG_CLH_LUT0_TONREF_95_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_95,
			   RG_CLH_LUT0_NSEG_95_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_95_SFT);
	/*
	 * Step 225:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.512V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_96,
			   RG_CLH_LUT0_TONREF_96_MASK_SFT,
			   0x14 << RG_CLH_LUT0_TONREF_96_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_96,
			   RG_CLH_LUT0_NSEG_96_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_96_SFT);
	/*
	 * Step 226:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.528V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_97,
			   RG_CLH_LUT0_TONREF_97_MASK_SFT,
			   0x15 << RG_CLH_LUT0_TONREF_97_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_97,
			   RG_CLH_LUT0_NSEG_97_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_97_SFT);
	/*
	 * Step 227:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.543V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_98,
			   RG_CLH_LUT0_TONREF_98_MASK_SFT,
			   0x15 << RG_CLH_LUT0_TONREF_98_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_98,
			   RG_CLH_LUT0_NSEG_98_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_98_SFT);
	/*
	 * Step 228:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.559V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_99,
			   RG_CLH_LUT0_TONREF_99_MASK_SFT,
			   0x15 << RG_CLH_LUT0_TONREF_99_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_99,
			   RG_CLH_LUT0_NSEG_99_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_99_SFT);
	/*
	 * Step 229:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.575V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_100,
			   RG_CLH_LUT0_TONREF_100_MASK_SFT,
			   0x15 << RG_CLH_LUT0_TONREF_100_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_100,
			   RG_CLH_LUT0_NSEG_100_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_100_SFT);
	/*
	 * Step 230:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.591V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_101,
			   RG_CLH_LUT0_TONREF_101_MASK_SFT,
			   0x16 << RG_CLH_LUT0_TONREF_101_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_101,
			   RG_CLH_LUT0_NSEG_101_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_101_SFT);
	/*
	 * Step 231:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.606V (40mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_102,
			   RG_CLH_LUT0_TONREF_102_MASK_SFT,
			   0x16 << RG_CLH_LUT0_TONREF_102_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_102,
			   RG_CLH_LUT0_NSEG_102_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_102_SFT);
	/*
	 * Step 232:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.622V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_103,
			   RG_CLH_LUT0_TONREF_103_MASK_SFT,
			   0x16 << RG_CLH_LUT0_TONREF_103_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_103,
			   RG_CLH_LUT0_NSEG_103_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_103_SFT);
	/*
	 * Step 233:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.638V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_104,
			   RG_CLH_LUT0_TONREF_104_MASK_SFT,
			   0x16 << RG_CLH_LUT0_TONREF_104_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_104,
			   RG_CLH_LUT0_NSEG_104_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_104_SFT);
	/*
	 * Step 234:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.654V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_105,
			   RG_CLH_LUT0_TONREF_105_MASK_SFT,
			   0x17 << RG_CLH_LUT0_TONREF_105_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_105,
			   RG_CLH_LUT0_NSEG_105_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_105_SFT);
	/*
	 * Step 235:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.669V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_106,
			   RG_CLH_LUT0_TONREF_106_MASK_SFT,
			   0x17 << RG_CLH_LUT0_TONREF_106_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_106,
			   RG_CLH_LUT0_NSEG_106_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_106_SFT);
	/*
	 * Step 236:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.685V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_107,
			   RG_CLH_LUT0_TONREF_107_MASK_SFT,
			   0x17 << RG_CLH_LUT0_TONREF_107_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_107,
			   RG_CLH_LUT0_NSEG_107_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_107_SFT);
	/*
	 * Step 237:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.701V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_108,
			   RG_CLH_LUT0_TONREF_108_MASK_SFT,
			   0xcb << RG_CLH_LUT0_TONREF_108_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_108,
			   RG_CLH_LUT0_NSEG_108_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_108_SFT);
	/*
	 * Step 238:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.717V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_109,
			   RG_CLH_LUT0_TONREF_109_MASK_SFT,
			   0x18 << RG_CLH_LUT0_TONREF_109_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_109,
			   RG_CLH_LUT0_NSEG_109_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_109_SFT);
	/*
	 * Step 239:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.732V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_110,
			   RG_CLH_LUT0_TONREF_110_MASK_SFT,
			   0x18 << RG_CLH_LUT0_TONREF_110_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_110,
			   RG_CLH_LUT0_NSEG_110_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_110_SFT);
	/*
	 * Step 240:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.748V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_111,
			   RG_CLH_LUT0_TONREF_111_MASK_SFT,
			   0x18 << RG_CLH_LUT0_TONREF_111_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_111,
			   RG_CLH_LUT0_NSEG_111_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_111_SFT);
	/*
	 * Step 241:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.764V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_112,
			   RG_CLH_LUT0_TONREF_112_MASK_SFT,
			   0x18 << RG_CLH_LUT0_TONREF_112_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_112,
			   RG_CLH_LUT0_NSEG_112_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_112_SFT);
	/*
	 * Step 242:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.780V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_113,
			   RG_CLH_LUT0_TONREF_113_MASK_SFT,
			   0x19 << RG_CLH_LUT0_TONREF_113_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_113,
			   RG_CLH_LUT0_NSEG_113_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_113_SFT);
	/*
	 * Step 243:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.795V (50mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_114,
			   RG_CLH_LUT0_TONREF_114_MASK_SFT,
			   0x19 << RG_CLH_LUT0_TONREF_114_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_114,
			   RG_CLH_LUT0_NSEG_114_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_114_SFT);
	/*
	 * Step 244:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.811V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_115,
			   RG_CLH_LUT0_TONREF_115_MASK_SFT,
			   0x19 << RG_CLH_LUT0_TONREF_115_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_115,
			   RG_CLH_LUT0_NSEG_115_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_115_SFT);
	/*
	 * Step 245:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.827V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_116,
			   RG_CLH_LUT0_TONREF_116_MASK_SFT,
			   0x19 << RG_CLH_LUT0_TONREF_116_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_116,
			   RG_CLH_LUT0_NSEG_116_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_116_SFT);
	/*
	 * Step 246:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.843V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_117,
			   RG_CLH_LUT0_TONREF_117_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_117_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_117,
			   RG_CLH_LUT0_NSEG_117_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_117_SFT);
	/*
	 * Step 247:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.858V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_118,
			   RG_CLH_LUT0_TONREF_118_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_118_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_118,
			   RG_CLH_LUT0_NSEG_118_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_118_SFT);
	/*
	 * Step 248:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.874V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_119,
			   RG_CLH_LUT0_TONREF_119_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_119_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_119,
			   RG_CLH_LUT0_NSEG_119_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_119_SFT);
	/*
	 * Step 249:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.890V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_120,
			   RG_CLH_LUT0_TONREF_120_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_120_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_120,
			   RG_CLH_LUT0_NSEG_120_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_120_SFT);
	/*
	 * Step 250:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.906V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_121,
			   RG_CLH_LUT0_TONREF_121_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_121_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_121,
			   RG_CLH_LUT0_NSEG_121_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_121_SFT);
	/*
	 * Step 251:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.921V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_122,
			   RG_CLH_LUT0_TONREF_122_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_122_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_122,
			   RG_CLH_LUT0_NSEG_122_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_122_SFT);
	/*
	 * Step 252:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.937V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_123,
			   RG_CLH_LUT0_TONREF_123_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_123_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_123,
			   RG_CLH_LUT0_NSEG_123_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_123_SFT);
	/*
	 * Step 253:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.953V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_124,
			   RG_CLH_LUT0_TONREF_124_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_124_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_124,
			   RG_CLH_LUT0_NSEG_124_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_124_SFT);
	/*
	 * Step 254:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.969V (60mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_125,
			   RG_CLH_LUT0_TONREF_125_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_125_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_125,
			   RG_CLH_LUT0_NSEG_125_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_125_SFT);
	/*
	 * Step 255:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.984V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_126,
			   RG_CLH_LUT0_TONREF_126_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_126_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_126,
			   RG_CLH_LUT0_NSEG_126_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_126_SFT);
	/*
	 * Step 256:
	 * [5:1] Set class-H TONref at frame Vaudmax = 2.000V (62.5mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_127,
			   RG_CLH_LUT0_TONREF_127_MASK_SFT,
			   0x1a << RG_CLH_LUT0_TONREF_127_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT0_LSB_127,
			   RG_CLH_LUT0_NSEG_127_MASK_SFT,
			   0x1 << RG_CLH_LUT0_NSEG_127_SFT);
	/* Step 1: Set class-H PVDDref at frame Vaudmax = 0.000V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_0,
			   RG_CLH_LUT1_PVDDREF_0_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_0_SFT);
	/* Step 2: Set class-H PVDDref at frame Vaudmax = 0.011V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_1,
			   RG_CLH_LUT1_PVDDREF_1_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_1_SFT);
	/* Step 3: Set class-H PVDDref at frame Vaudmax = 0.022V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_2,
			   RG_CLH_LUT1_PVDDREF_2_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_2_SFT);
	/* Step 4: Set class-H PVDDref at frame Vaudmax = 0.033V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_3,
			   RG_CLH_LUT1_PVDDREF_3_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_3_SFT);
	/* Step 5: Set class-H PVDDref at frame Vaudmax = 0.045V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_4,
			   RG_CLH_LUT1_PVDDREF_4_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_4_SFT);
	/* Step 6: Set class-H PVDDref at frame Vaudmax = 0.056V (0.1mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_5,
			   RG_CLH_LUT1_PVDDREF_5_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_5_SFT);
	/* Step 7: Set class-H PVDDref at frame Vaudmax = 0.067V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_6,
			   RG_CLH_LUT1_PVDDREF_6_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_6_SFT);
	/* Step 8: Set class-H PVDDref at frame Vaudmax = 0.078V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_7,
			   RG_CLH_LUT1_PVDDREF_7_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_7_SFT);
	/* Step 9: Set class-H PVDDref at frame Vaudmax = 0.089V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_8,
			   RG_CLH_LUT1_PVDDREF_8_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_8_SFT);
	/* Step 10: Set class-H PVDDref at frame Vaudmax = 0.100V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_9,
			   RG_CLH_LUT1_PVDDREF_9_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_9_SFT);
	/* Step 11: Set class-H PVDDref at frame Vaudmax = 0.111V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_10,
			   RG_CLH_LUT1_PVDDREF_10_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_10_SFT);
	/* Step 12: Set class-H PVDDref at frame Vaudmax = 0.122V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_11,
			   RG_CLH_LUT1_PVDDREF_11_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_11_SFT);
	/* Step 13: Set class-H PVDDref at frame Vaudmax = 0.134V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_12,
			   RG_CLH_LUT1_PVDDREF_12_MASK_SFT,
			   0x0 << RG_CLH_LUT1_PVDDREF_12_SFT);
	/* Step 14: Set class-H PVDDref at frame Vaudmax = 0.145V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_13,
			   RG_CLH_LUT1_PVDDREF_13_MASK_SFT,
			   0x1 << RG_CLH_LUT1_PVDDREF_13_SFT);
	/* Step 15: Set class-H PVDDref at frame Vaudmax = 0.156V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_14,
			   RG_CLH_LUT1_PVDDREF_14_MASK_SFT,
			   0x2 << RG_CLH_LUT1_PVDDREF_14_SFT);
	/* Step 16: Set class-H PVDDref at frame Vaudmax = 0.167V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_15,
			   RG_CLH_LUT1_PVDDREF_15_MASK_SFT,
			   0x3 << RG_CLH_LUT1_PVDDREF_15_SFT);
	/* Step 17: Set class-H PVDDref at frame Vaudmax = 0.178V (1mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_16,
			   RG_CLH_LUT1_PVDDREF_16_MASK_SFT,
			   0x4 << RG_CLH_LUT1_PVDDREF_16_SFT);
	/* Step 18: Set class-H PVDDref at frame Vaudmax = 0.189V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_17,
			   RG_CLH_LUT1_PVDDREF_17_MASK_SFT,
			   0x5 << RG_CLH_LUT1_PVDDREF_17_SFT);
	/* Step 19: Set class-H PVDDref at frame Vaudmax = 0.200V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_18,
			   RG_CLH_LUT1_PVDDREF_18_MASK_SFT,
			   0x6 << RG_CLH_LUT1_PVDDREF_18_SFT);
	/* Step 20: Set class-H PVDDref at frame Vaudmax = 0.212V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_19,
			   RG_CLH_LUT1_PVDDREF_19_MASK_SFT,
			   0x7 << RG_CLH_LUT1_PVDDREF_19_SFT);
	/* Step 21: Set class-H PVDDref at frame Vaudmax = 0.223V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_20,
			   RG_CLH_LUT1_PVDDREF_20_MASK_SFT,
			   0x9 << RG_CLH_LUT1_PVDDREF_20_SFT);
	/* Step 22: Set class-H PVDDref at frame Vaudmax = 0.234V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_21,
			   RG_CLH_LUT1_PVDDREF_21_MASK_SFT,
			   0xa << RG_CLH_LUT1_PVDDREF_21_SFT);
	/* Step 23: Set class-H PVDDref at frame Vaudmax = 0.245V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_22,
			   RG_CLH_LUT1_PVDDREF_22_MASK_SFT,
			   0xb << RG_CLH_LUT1_PVDDREF_22_SFT);
	/* Step 24: Set class-H PVDDref at frame Vaudmax = 0.256V (2mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_23,
			   RG_CLH_LUT1_PVDDREF_23_MASK_SFT,
			   0xc << RG_CLH_LUT1_PVDDREF_23_SFT);
	/* Step 25: Set class-H PVDDref at frame Vaudmax = 0.267V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_24,
			   RG_CLH_LUT1_PVDDREF_24_MASK_SFT,
			   0xd << RG_CLH_LUT1_PVDDREF_24_SFT);
	/* Step 26: Set class-H PVDDref at frame Vaudmax = 0.278V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_25,
			   RG_CLH_LUT1_PVDDREF_25_MASK_SFT,
			   0xe << RG_CLH_LUT1_PVDDREF_25_SFT);
	/* Step 27: Set class-H PVDDref at frame Vaudmax = 0.290V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_26,
			   RG_CLH_LUT1_PVDDREF_26_MASK_SFT,
			   0xf << RG_CLH_LUT1_PVDDREF_26_SFT);
	/* Step 28: Set class-H PVDDref at frame Vaudmax = 0.301V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_27,
			   RG_CLH_LUT1_PVDDREF_27_MASK_SFT,
			   0x10 << RG_CLH_LUT1_PVDDREF_27_SFT);
	/* Step 29: Set class-H PVDDref at frame Vaudmax = 0.312V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_28,
			   RG_CLH_LUT1_PVDDREF_28_MASK_SFT,
			   0x12 << RG_CLH_LUT1_PVDDREF_28_SFT);
	/* Step 30: Set class-H PVDDref at frame Vaudmax = 0.323V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_29,
			   RG_CLH_LUT1_PVDDREF_29_MASK_SFT,
			   0x13 << RG_CLH_LUT1_PVDDREF_29_SFT);
	/* Step 31: Set class-H PVDDref at frame Vaudmax = 0.334V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_30,
			   RG_CLH_LUT1_PVDDREF_30_MASK_SFT,
			   0x14 << RG_CLH_LUT1_PVDDREF_30_SFT);
	/* Step 32: Set class-H PVDDref at frame Vaudmax = 0.345V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_31,
			   RG_CLH_LUT1_PVDDREF_31_MASK_SFT,
			   0x15 << RG_CLH_LUT1_PVDDREF_31_SFT);
	/* Step 33: Set class-H PVDDref at frame Vaudmax = 0.356V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_32,
			   RG_CLH_LUT1_PVDDREF_32_MASK_SFT,
			   0x16 << RG_CLH_LUT1_PVDDREF_32_SFT);
	/* Step 34: Set class-H PVDDref at frame Vaudmax = 0.367V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_33,
			   RG_CLH_LUT1_PVDDREF_33_MASK_SFT,
			   0x17 << RG_CLH_LUT1_PVDDREF_33_SFT);
	/* Step 35: Set class-H PVDDref at frame Vaudmax = 0.379V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_34,
			   RG_CLH_LUT1_PVDDREF_34_MASK_SFT,
			   0x18 << RG_CLH_LUT1_PVDDREF_34_SFT);
	/* Step 36: Set class-H PVDDref at frame Vaudmax = 0.390V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_35,
			   RG_CLH_LUT1_PVDDREF_35_MASK_SFT,
			   0x19 << RG_CLH_LUT1_PVDDREF_35_SFT);
	/* Step 37: Set class-H PVDDref at frame Vaudmax = 0.401V (5mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_36,
			   RG_CLH_LUT1_PVDDREF_36_MASK_SFT,
			   0x1b << RG_CLH_LUT1_PVDDREF_36_SFT);
	/* Step 38: Set class-H PVDDref at frame Vaudmax = 0.412V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_37,
			   RG_CLH_LUT1_PVDDREF_37_MASK_SFT,
			   0x1c << RG_CLH_LUT1_PVDDREF_37_SFT);
	/* Step 39: Set class-H PVDDref at frame Vaudmax = 0.423V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_38,
			   RG_CLH_LUT1_PVDDREF_38_MASK_SFT,
			   0x1d << RG_CLH_LUT1_PVDDREF_38_SFT);
	/* Step 40: Set class-H PVDDref at frame Vaudmax = 0.434V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_39,
			   RG_CLH_LUT1_PVDDREF_39_MASK_SFT,
			   0x1e << RG_CLH_LUT1_PVDDREF_39_SFT);
	/* Step 41: Set class-H PVDDref at frame Vaudmax = 0.445V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_40,
			   RG_CLH_LUT1_PVDDREF_40_MASK_SFT,
			   0x1f << RG_CLH_LUT1_PVDDREF_40_SFT);
	/* Step 42: Set class-H PVDDref at frame Vaudmax = 0.457V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_41,
			   RG_CLH_LUT1_PVDDREF_41_MASK_SFT,
			   0x20 << RG_CLH_LUT1_PVDDREF_41_SFT);
	/* Step 43: Set class-H PVDDref at frame Vaudmax = 0.468V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_42,
			   RG_CLH_LUT1_PVDDREF_42_MASK_SFT,
			   0x21 << RG_CLH_LUT1_PVDDREF_42_SFT);
	/* Step 44: Set class-H PVDDref at frame Vaudmax = 0.479V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_43,
			   RG_CLH_LUT1_PVDDREF_43_MASK_SFT,
			   0x22 << RG_CLH_LUT1_PVDDREF_43_SFT);
	/* Step 45: Set class-H PVDDref at frame Vaudmax = 0.490V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_44,
			   RG_CLH_LUT1_PVDDREF_44_MASK_SFT,
			   0x24 << RG_CLH_LUT1_PVDDREF_44_SFT);
	/* Step 46: Set class-H PVDDref at frame Vaudmax = 0.501V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_45,
			   RG_CLH_LUT1_PVDDREF_45_MASK_SFT,
			   0x25 << RG_CLH_LUT1_PVDDREF_45_SFT);
	/* Step 47: Set class-H PVDDref at frame Vaudmax = 0.512V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_46,
			   RG_CLH_LUT1_PVDDREF_46_MASK_SFT,
			   0x26 << RG_CLH_LUT1_PVDDREF_46_SFT);
	/* Step 48: Set class-H PVDDref at frame Vaudmax = 0.523V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_47,
			   RG_CLH_LUT1_PVDDREF_47_MASK_SFT,
			   0x27 << RG_CLH_LUT1_PVDDREF_47_SFT);
	/* Step 49: Set class-H PVDDref at frame Vaudmax = 0.535V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_48,
			   RG_CLH_LUT1_PVDDREF_48_MASK_SFT,
			   0x28 << RG_CLH_LUT1_PVDDREF_48_SFT);
	/* Step 50: Set class-H PVDDref at frame Vaudmax = 0.546V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_49,
			   RG_CLH_LUT1_PVDDREF_49_MASK_SFT,
			   0x29 << RG_CLH_LUT1_PVDDREF_49_SFT);
	/* Step 51: Set class-H PVDDref at frame Vaudmax = 0.557V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_50,
			   RG_CLH_LUT1_PVDDREF_50_MASK_SFT,
			   0x2a << RG_CLH_LUT1_PVDDREF_50_SFT);
	/* Step 52: Set class-H PVDDref at frame Vaudmax = 0.568V (10mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_51,
			   RG_CLH_LUT1_PVDDREF_51_MASK_SFT,
			   0x2b << RG_CLH_LUT1_PVDDREF_51_SFT);
	/* Step 53: Set class-H PVDDref at frame Vaudmax = 0.579V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_52,
			   RG_CLH_LUT1_PVDDREF_52_MASK_SFT,
			   0x2d << RG_CLH_LUT1_PVDDREF_52_SFT);
	/* Step 54: Set class-H PVDDref at frame Vaudmax = 0.590V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_53,
			   RG_CLH_LUT1_PVDDREF_53_MASK_SFT,
			   0x2e << RG_CLH_LUT1_PVDDREF_53_SFT);
	/* Step 55: Set class-H PVDDref at frame Vaudmax = 0.601V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_54,
			   RG_CLH_LUT1_PVDDREF_54_MASK_SFT,
			   0x2f << RG_CLH_LUT1_PVDDREF_54_SFT);
	/* Step 56: Set class-H PVDDref at frame Vaudmax = 0.612V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_55,
			   RG_CLH_LUT1_PVDDREF_55_MASK_SFT,
			   0x30 << RG_CLH_LUT1_PVDDREF_55_SFT);
	/* Step 57: Set class-H PVDDref at frame Vaudmax = 0.624V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_56,
			   RG_CLH_LUT1_PVDDREF_56_MASK_SFT,
			   0x31 << RG_CLH_LUT1_PVDDREF_56_SFT);
	/* Step 58: Set class-H PVDDref at frame Vaudmax = 0.635V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_57,
			   RG_CLH_LUT1_PVDDREF_57_MASK_SFT,
			   0x32 << RG_CLH_LUT1_PVDDREF_57_SFT);
	/* Step 59: Set class-H PVDDref at frame Vaudmax = 0.646V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_58,
			   RG_CLH_LUT1_PVDDREF_58_MASK_SFT,
			   0x33 << RG_CLH_LUT1_PVDDREF_58_SFT);
	/* Step 60: Set class-H PVDDref at frame Vaudmax = 0.657V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_59,
			   RG_CLH_LUT1_PVDDREF_59_MASK_SFT,
			   0x35 << RG_CLH_LUT1_PVDDREF_59_SFT);
	/* Step 61: Set class-H PVDDref at frame Vaudmax = 0.668V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_60,
			   RG_CLH_LUT1_PVDDREF_60_MASK_SFT,
			   0x36 << RG_CLH_LUT1_PVDDREF_60_SFT);
	/* Step 62: Set class-H PVDDref at frame Vaudmax = 0.679V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_61,
			   RG_CLH_LUT1_PVDDREF_61_MASK_SFT,
			   0x37 << RG_CLH_LUT1_PVDDREF_61_SFT);
	/* Step 63: Set class-H PVDDref at frame Vaudmax = 0.690V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_62,
			   RG_CLH_LUT1_PVDDREF_62_MASK_SFT,
			   0x38 << RG_CLH_LUT1_PVDDREF_62_SFT);
	/* Step 64: Set class-H PVDDref at frame Vaudmax = 0.702V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_63,
			   RG_CLH_LUT1_PVDDREF_63_MASK_SFT,
			   0x3a << RG_CLH_LUT1_PVDDREF_63_SFT);
	/* Step 65: Set class-H PVDDref at frame Vaudmax = 0.713V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_64,
			   RG_CLH_LUT1_PVDDREF_64_MASK_SFT,
			   0x3b << RG_CLH_LUT1_PVDDREF_64_SFT);
	/* Step 66: Set class-H PVDDref at frame Vaudmax = 0.724V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_65,
			   RG_CLH_LUT1_PVDDREF_65_MASK_SFT,
			   0x3c << RG_CLH_LUT1_PVDDREF_65_SFT);
	/* Step 67: Set class-H PVDDref at frame Vaudmax = 0.735V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_66,
			   RG_CLH_LUT1_PVDDREF_66_MASK_SFT,
			   0x3d << RG_CLH_LUT1_PVDDREF_66_SFT);
	/* Step 68: Set class-H PVDDref at frame Vaudmax = 0.746V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_67,
			   RG_CLH_LUT1_PVDDREF_67_MASK_SFT,
			   0x3f << RG_CLH_LUT1_PVDDREF_67_SFT);
	/* Step 69: Set class-H PVDDref at frame Vaudmax = 0.757V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_68,
			   RG_CLH_LUT1_PVDDREF_68_MASK_SFT,
			   0x40 << RG_CLH_LUT1_PVDDREF_68_SFT);
	/* Step 70: Set class-H PVDDref at frame Vaudmax = 0.768V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_69,
			   RG_CLH_LUT1_PVDDREF_69_MASK_SFT,
			   0x41 << RG_CLH_LUT1_PVDDREF_69_SFT);
	/* Step 71: Set class-H PVDDref at frame Vaudmax = 0.779V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_70,
			   RG_CLH_LUT1_PVDDREF_70_MASK_SFT,
			   0x42 << RG_CLH_LUT1_PVDDREF_70_SFT);
	/* Step 72: Set class-H PVDDref at frame Vaudmax = 0.791V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_71,
			   RG_CLH_LUT1_PVDDREF_71_MASK_SFT,
			   0x44 << RG_CLH_LUT1_PVDDREF_71_SFT);
	/* Step 73: Set class-H PVDDref at frame Vaudmax = 0.802V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_72,
			   RG_CLH_LUT1_PVDDREF_72_MASK_SFT,
			   0x45 << RG_CLH_LUT1_PVDDREF_72_SFT);
	/* Step 74: Set class-H PVDDref at frame Vaudmax = 0.813V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_73,
			   RG_CLH_LUT1_PVDDREF_73_MASK_SFT,
			   0x46 << RG_CLH_LUT1_PVDDREF_73_SFT);
	/* Step 75: Set class-H PVDDref at frame Vaudmax = 0.824V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_74,
			   RG_CLH_LUT1_PVDDREF_74_MASK_SFT,
			   0x47 << RG_CLH_LUT1_PVDDREF_74_SFT);
	/* Step 76: Set class-H PVDDref at frame Vaudmax = 0.835V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_75,
			   RG_CLH_LUT1_PVDDREF_75_MASK_SFT,
			   0x49 << RG_CLH_LUT1_PVDDREF_75_SFT);
	/* Step 77: Set class-H PVDDref at frame Vaudmax = 0.846V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_76,
			   RG_CLH_LUT1_PVDDREF_76_MASK_SFT,
			   0x4a << RG_CLH_LUT1_PVDDREF_76_SFT);
	/* Step 78: Set class-H PVDDref at frame Vaudmax = 0.857V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_77,
			   RG_CLH_LUT1_PVDDREF_77_MASK_SFT,
			   0x4b << RG_CLH_LUT1_PVDDREF_77_SFT);
	/* Step 79: Set class-H PVDDref at frame Vaudmax = 0.869V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_78,
			   RG_CLH_LUT1_PVDDREF_78_MASK_SFT,
			   0x4d << RG_CLH_LUT1_PVDDREF_78_SFT);
	/* Step 80: Set class-H PVDDref at frame Vaudmax = 0.880V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_79,
			   RG_CLH_LUT1_PVDDREF_79_MASK_SFT,
			   0x4e << RG_CLH_LUT1_PVDDREF_79_SFT);
	/* Step 81: Set class-H PVDDref at frame Vaudmax = 0.891V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_80,
			   RG_CLH_LUT1_PVDDREF_80_MASK_SFT,
			   0x4f << RG_CLH_LUT1_PVDDREF_80_SFT);
	/* Step 82: Set class-H PVDDref at frame Vaudmax = 0.902V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_81,
			   RG_CLH_LUT1_PVDDREF_81_MASK_SFT,
			   0x51 << RG_CLH_LUT1_PVDDREF_81_SFT);
	/* Step 83: Set class-H PVDDref at frame Vaudmax = 0.913V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_82,
			   RG_CLH_LUT1_PVDDREF_82_MASK_SFT,
			   0x52 << RG_CLH_LUT1_PVDDREF_82_SFT);
	/* Step 84: Set class-H PVDDref at frame Vaudmax = 0.924V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_83,
			   RG_CLH_LUT1_PVDDREF_83_MASK_SFT,
			   0x53 << RG_CLH_LUT1_PVDDREF_83_SFT);
	/* Step 85: Set class-H PVDDref at frame Vaudmax = 0.935V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_84,
			   RG_CLH_LUT1_PVDDREF_84_MASK_SFT,
			   0x55 << RG_CLH_LUT1_PVDDREF_84_SFT);
	/* Step 86: Set class-H PVDDref at frame Vaudmax = 0.947V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_85,
			   RG_CLH_LUT1_PVDDREF_85_MASK_SFT,
			   0x56 << RG_CLH_LUT1_PVDDREF_85_SFT);
	/* Step 87: Set class-H PVDDref at frame Vaudmax = 0.958V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_86,
			   RG_CLH_LUT1_PVDDREF_86_MASK_SFT,
			   0x57 << RG_CLH_LUT1_PVDDREF_86_SFT);
	/* Step 88: Set class-H PVDDref at frame Vaudmax = 0.969V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_87,
			   RG_CLH_LUT1_PVDDREF_87_MASK_SFT,
			   0x59 << RG_CLH_LUT1_PVDDREF_87_SFT);
	/* Step 89: Set class-H PVDDref at frame Vaudmax = 0.980V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_88,
			   RG_CLH_LUT1_PVDDREF_88_MASK_SFT,
			   0x5a << RG_CLH_LUT1_PVDDREF_88_SFT);
	/* Step 90: Set class-H PVDDref at frame Vaudmax = 0.991V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_89,
			   RG_CLH_LUT1_PVDDREF_89_MASK_SFT,
			   0x5b << RG_CLH_LUT1_PVDDREF_89_SFT);
	/* Step 91: Set class-H PVDDref at frame Vaudmax = 1.002V (31mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_90,
			   RG_CLH_LUT1_PVDDREF_90_MASK_SFT,
			   0x5d << RG_CLH_LUT1_PVDDREF_90_SFT);
	/* Step 92: Set class-H PVDDref at frame Vaudmax = 1.013V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_91,
			   RG_CLH_LUT1_PVDDREF_91_MASK_SFT,
			   0x5e << RG_CLH_LUT1_PVDDREF_91_SFT);
	/* Step 93: Set class-H PVDDref at frame Vaudmax = 1.024V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_92,
			   RG_CLH_LUT1_PVDDREF_92_MASK_SFT,
			   0x5f << RG_CLH_LUT1_PVDDREF_92_SFT);
	/* Step 94: Set class-H PVDDref at frame Vaudmax = 1.036V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_93,
			   RG_CLH_LUT1_PVDDREF_93_MASK_SFT,
			   0x61 << RG_CLH_LUT1_PVDDREF_93_SFT);
	/* Step 95: Set class-H PVDDref at frame Vaudmax = 1.047V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_94,
			   RG_CLH_LUT1_PVDDREF_94_MASK_SFT,
			   0x62 << RG_CLH_LUT1_PVDDREF_94_SFT);
	/* Step 96: Set class-H PVDDref at frame Vaudmax = 1.058V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_95,
			   RG_CLH_LUT1_PVDDREF_95_MASK_SFT,
			   0x63 << RG_CLH_LUT1_PVDDREF_95_SFT);
	/* Step 97: Set class-H PVDDref at frame Vaudmax = 1.069V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_96,
			   RG_CLH_LUT1_PVDDREF_96_MASK_SFT,
			   0x65 << RG_CLH_LUT1_PVDDREF_96_SFT);
	/* Step 98: Set class-H PVDDref at frame Vaudmax = 1.080V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_97,
			   RG_CLH_LUT1_PVDDREF_97_MASK_SFT,
			   0x66 << RG_CLH_LUT1_PVDDREF_97_SFT);
	/* Step 99: Set class-H PVDDref at frame Vaudmax = 1.091V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_98,
			   RG_CLH_LUT1_PVDDREF_98_MASK_SFT,
			   0x68 << RG_CLH_LUT1_PVDDREF_98_SFT);
	/* Step 100: Set class-H PVDDref at frame Vaudmax = 1.102V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_99,
			   RG_CLH_LUT1_PVDDREF_99_MASK_SFT,
			   0x69 << RG_CLH_LUT1_PVDDREF_99_SFT);
	/* Step 101: Set class-H PVDDref at frame Vaudmax = 1.114V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_100,
			   RG_CLH_LUT1_PVDDREF_100_MASK_SFT,
			   0x6b << RG_CLH_LUT1_PVDDREF_100_SFT);
	/* Step 102: Set class-H PVDDref at frame Vaudmax = 1.125V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_101,
			   RG_CLH_LUT1_PVDDREF_101_MASK_SFT,
			   0x6c << RG_CLH_LUT1_PVDDREF_101_SFT);
	/* Step 103: Set class-H PVDDref at frame Vaudmax = 1.136V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_102,
			   RG_CLH_LUT1_PVDDREF_102_MASK_SFT,
			   0x6e << RG_CLH_LUT1_PVDDREF_102_SFT);
	/* Step 104: Set class-H PVDDref at frame Vaudmax = 1.147V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_103,
			   RG_CLH_LUT1_PVDDREF_103_MASK_SFT,
			   0x6f << RG_CLH_LUT1_PVDDREF_103_SFT);
	/* Step 105: Set class-H PVDDref at frame Vaudmax = 1.158V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_104,
			   RG_CLH_LUT1_PVDDREF_104_MASK_SFT,
			   0x70 << RG_CLH_LUT1_PVDDREF_104_SFT);
	/* Step 106: Set class-H PVDDref at frame Vaudmax = 1.169V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_105,
			   RG_CLH_LUT1_PVDDREF_105_MASK_SFT,
			   0x72 << RG_CLH_LUT1_PVDDREF_105_SFT);
	/* Step 107: Set class-H PVDDref at frame Vaudmax = 1.180V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_106,
			   RG_CLH_LUT1_PVDDREF_106_MASK_SFT,
			   0x73 << RG_CLH_LUT1_PVDDREF_106_SFT);
	/* Step 108: Set class-H PVDDref at frame Vaudmax = 1.192V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_107,
			   RG_CLH_LUT1_PVDDREF_107_MASK_SFT,
			   0x75 << RG_CLH_LUT1_PVDDREF_107_SFT);
	/* Step 109: Set class-H PVDDref at frame Vaudmax = 1.203V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_108,
			   RG_CLH_LUT1_PVDDREF_108_MASK_SFT,
			   0x77 << RG_CLH_LUT1_PVDDREF_108_SFT);
	/* Step 110: Set class-H PVDDref at frame Vaudmax = 1.214V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_109,
			   RG_CLH_LUT1_PVDDREF_109_MASK_SFT,
			   0x78 << RG_CLH_LUT1_PVDDREF_109_SFT);
	/* Step 111: Set class-H PVDDref at frame Vaudmax = 1.225V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_110,
			   RG_CLH_LUT1_PVDDREF_110_MASK_SFT,
			   0x7a << RG_CLH_LUT1_PVDDREF_110_SFT);
	/* Step 112: Set class-H PVDDref at frame Vaudmax = 1.236V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_111,
			   RG_CLH_LUT1_PVDDREF_111_MASK_SFT,
			   0x7b << RG_CLH_LUT1_PVDDREF_111_SFT);
	/* Step 113: Set class-H PVDDref at frame Vaudmax = 1.247V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_112,
			   RG_CLH_LUT1_PVDDREF_112_MASK_SFT,
			   0x7c << RG_CLH_LUT1_PVDDREF_112_SFT);
	/* Step 114: Set class-H PVDDref at frame Vaudmax = 1.258V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_113,
			   RG_CLH_LUT1_PVDDREF_113_MASK_SFT,
			   0x7e << RG_CLH_LUT1_PVDDREF_113_SFT);
	/* Step 115: Set class-H PVDDref at frame Vaudmax = 1.269V (50mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_114,
			   RG_CLH_LUT1_PVDDREF_114_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_114_SFT);
	/* Step 116: Set class-H PVDDref at frame Vaudmax = 1.281V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_115,
			   RG_CLH_LUT1_PVDDREF_115_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_115_SFT);
	/* Step 117: Set class-H PVDDref at frame Vaudmax = 1.292V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_116,
			   RG_CLH_LUT1_PVDDREF_116_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_116_SFT);
	/* Step 118: Set class-H PVDDref at frame Vaudmax = 1.303V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_117,
			   RG_CLH_LUT1_PVDDREF_117_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_117_SFT);
	/* Step 119: Set class-H PVDDref at frame Vaudmax = 1.314V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_118,
			   RG_CLH_LUT1_PVDDREF_118_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_118_SFT);
	/* Step 120: Set class-H PVDDref at frame Vaudmax = 1.325V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_119,
			   RG_CLH_LUT1_PVDDREF_119_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_119_SFT);
	/* Step 121: Set class-H PVDDref at frame Vaudmax = 1.336V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_120,
			   RG_CLH_LUT1_PVDDREF_120_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_120_SFT);
	/* Step 122: Set class-H PVDDref at frame Vaudmax = 1.347V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_121,
			   RG_CLH_LUT1_PVDDREF_121_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_121_SFT);
	/* Step 123: Set class-H PVDDref at frame Vaudmax = 1.359V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_122,
			   RG_CLH_LUT1_PVDDREF_122_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_122_SFT);
	/* Step 124: Set class-H PVDDref at frame Vaudmax = 1.370V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_123,
			   RG_CLH_LUT1_PVDDREF_123_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_123_SFT);
	/* Step 125: Set class-H PVDDref at frame Vaudmax = 1.381V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_124,
			   RG_CLH_LUT1_PVDDREF_124_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_124_SFT);
	/* Step 126: Set class-H PVDDref at frame Vaudmax = 1.392V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_125,
			   RG_CLH_LUT1_PVDDREF_125_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_125_SFT);
	/* Step 127: Set class-H PVDDref at frame Vaudmax = 1.403V */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_126,
			   RG_CLH_LUT1_PVDDREF_126_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_126_SFT);
	/* Step 128: Set class-H PVDDref at frame Vaudmax = 1.414V (62mW) */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_MSB_127,
			   RG_CLH_LUT1_PVDDREF_127_MASK_SFT,
			   0x7f << RG_CLH_LUT1_PVDDREF_127_SFT);
	/*
	 * Step 129:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.000V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_0,
			   RG_CLH_LUT1_TONREF_0_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_0_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_0,
			   RG_CLH_LUT1_NSEG_0_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_0_SFT);
	/*
	 * Step 130:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.011V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_1,
			   RG_CLH_LUT1_TONREF_1_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_1_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_1,
			   RG_CLH_LUT1_NSEG_1_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_1_SFT);
	/*
	 * Step 131:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.022V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_2,
			   RG_CLH_LUT1_TONREF_2_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_2_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_2,
			   RG_CLH_LUT1_NSEG_2_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_2_SFT);
	/*
	 * Step 132:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.033V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_3,
			   RG_CLH_LUT1_TONREF_3_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_3_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_3,
			   RG_CLH_LUT1_NSEG_3_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_3_SFT);
	/*
	 * Step 133:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.045V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_4,
			   RG_CLH_LUT1_TONREF_4_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_4_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_4,
			   RG_CLH_LUT1_NSEG_4_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_4_SFT);
	/*
	 * Step 134:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.056V (0.1mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_5,
			   RG_CLH_LUT1_TONREF_5_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_5_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_5,
			   RG_CLH_LUT1_NSEG_5_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_5_SFT);
	/*
	 * Step 135:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.067V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_6,
			   RG_CLH_LUT1_TONREF_6_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_6_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_6,
			   RG_CLH_LUT1_NSEG_6_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_6_SFT);
	/*
	 * Step 136:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.078V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_7,
			   RG_CLH_LUT1_TONREF_7_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_7_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_7,
			   RG_CLH_LUT1_NSEG_7_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_7_SFT);
	/*
	 * Step 137:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.089V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_8,
			   RG_CLH_LUT1_TONREF_8_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_8_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_8,
			   RG_CLH_LUT1_NSEG_8_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_8_SFT);
	/*
	 * Step 138:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.100V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_9,
			   RG_CLH_LUT1_TONREF_9_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_9_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_9,
			   RG_CLH_LUT1_NSEG_9_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_9_SFT);
	/*
	 * Step 139:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.111V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_10,
			   RG_CLH_LUT1_TONREF_10_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_10_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_10,
			   RG_CLH_LUT1_NSEG_10_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_10_SFT);
	/*
	 * Step 140:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.122V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_11,
			   RG_CLH_LUT1_TONREF_11_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_11_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_11,
			   RG_CLH_LUT1_NSEG_11_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_11_SFT);
	/*
	 * Step 141:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.134V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_12,
			   RG_CLH_LUT1_TONREF_12_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_12_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_12,
			   RG_CLH_LUT1_NSEG_12_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_12_SFT);
	/*
	 * Step 142:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.145V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_13,
			   RG_CLH_LUT1_TONREF_13_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_13_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_13,
			   RG_CLH_LUT1_NSEG_13_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_13_SFT);
	/*
	 * Step 143:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.156V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_14,
			   RG_CLH_LUT1_TONREF_14_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_14_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_14,
			   RG_CLH_LUT1_NSEG_14_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_14_SFT);
	/*
	 * Step 144:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.167V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_15,
			   RG_CLH_LUT1_TONREF_15_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_15_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_15,
			   RG_CLH_LUT1_NSEG_15_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_15_SFT);
	/*
	 * Step 145:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.178V (1mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_16,
			   RG_CLH_LUT1_TONREF_16_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_16_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_16,
			   RG_CLH_LUT1_NSEG_16_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_16_SFT);
	/*
	 * Step 146:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.189V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_17,
			   RG_CLH_LUT1_TONREF_17_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_17_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_17,
			   RG_CLH_LUT1_NSEG_17_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_17_SFT);
	/*
	 * Step 147:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.200V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_18,
			   RG_CLH_LUT1_TONREF_18_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_18_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_18,
			   RG_CLH_LUT1_NSEG_18_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_18_SFT);
	/*
	 * Step 148:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.212V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_19,
			   RG_CLH_LUT1_TONREF_19_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_19_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_19,
			   RG_CLH_LUT1_NSEG_19_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_19_SFT);
	/*
	 * Step 149:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.223V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_20,
			   RG_CLH_LUT1_TONREF_20_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_20_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_20,
			   RG_CLH_LUT1_NSEG_20_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_20_SFT);
	/*
	 * Step 150:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.234V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_21,
			   RG_CLH_LUT1_TONREF_21_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_21_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_21,
			   RG_CLH_LUT1_NSEG_21_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_21_SFT);
	/*
	 * Step 151:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.245V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_22,
			   RG_CLH_LUT1_TONREF_22_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_22_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_22,
			   RG_CLH_LUT1_NSEG_22_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_22_SFT);
	/*
	 * Step 152:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.256V (2mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_23,
			   RG_CLH_LUT1_TONREF_23_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_23_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_23,
			   RG_CLH_LUT1_NSEG_23_MASK_SFT,
			   0x0 << RG_CLH_LUT1_NSEG_23_SFT);
	/*
	 * Step 153:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.267V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_24,
			   RG_CLH_LUT1_TONREF_24_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_24_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_24,
			   RG_CLH_LUT1_NSEG_24_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_24_SFT);
	/*
	 * Step 154:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.278V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_25,
			   RG_CLH_LUT1_TONREF_25_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_25_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_25,
			   RG_CLH_LUT1_NSEG_25_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_25_SFT);
	/*
	 * Step 155:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.290V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_26,
			   RG_CLH_LUT1_TONREF_26_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_26_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_26,
			   RG_CLH_LUT1_NSEG_26_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_26_SFT);
	/*
	 * Step 156:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.301V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_27,
			   RG_CLH_LUT1_TONREF_27_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_27_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_27,
			   RG_CLH_LUT1_NSEG_27_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_27_SFT);
	/*
	 * Step 157:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.312V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_28,
			   RG_CLH_LUT1_TONREF_28_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_28_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_28,
			   RG_CLH_LUT1_NSEG_28_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_28_SFT);
	/*
	 * Step 158:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.323V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_29,
			   RG_CLH_LUT1_TONREF_29_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_29_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_29,
			   RG_CLH_LUT1_NSEG_29_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_29_SFT);
	/*
	 * Step 159:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.334V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_30,
			   RG_CLH_LUT1_TONREF_30_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_30_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_30,
			   RG_CLH_LUT1_NSEG_30_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_30_SFT);
	/*
	 * Step 160:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.345V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_31,
			   RG_CLH_LUT1_TONREF_31_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_31_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_31,
			   RG_CLH_LUT1_NSEG_31_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_31_SFT);
	/*
	 * Step 161:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.356V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_32,
			   RG_CLH_LUT1_TONREF_32_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_32_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_32,
			   RG_CLH_LUT1_NSEG_32_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_32_SFT);
	/*
	 * Step 162:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.367V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_33,
			   RG_CLH_LUT1_TONREF_33_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_33_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_33,
			   RG_CLH_LUT1_NSEG_33_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_33_SFT);
	/*
	 * Step 163:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.379V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_34,
			   RG_CLH_LUT1_TONREF_34_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_34_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_34,
			   RG_CLH_LUT1_NSEG_34_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_34_SFT);
	/*
	 * Step 164:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.390V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_35,
			   RG_CLH_LUT1_TONREF_35_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_35_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_35,
			   RG_CLH_LUT1_NSEG_35_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_35_SFT);
	/*
	 * Step 165:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.401V (5mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_36,
			   RG_CLH_LUT1_TONREF_36_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_36_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_36,
			   RG_CLH_LUT1_NSEG_36_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_36_SFT);
	/*
	 * Step 166:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.412V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_37,
			   RG_CLH_LUT1_TONREF_37_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_37_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_37,
			   RG_CLH_LUT1_NSEG_37_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_37_SFT);
	/*
	 * Step 167:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.423V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_38,
			   RG_CLH_LUT1_TONREF_38_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_38_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_38,
			   RG_CLH_LUT1_NSEG_38_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_38_SFT);
	/*
	 * Step 168:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.434V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_39,
			   RG_CLH_LUT1_TONREF_39_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_39_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_39,
			   RG_CLH_LUT1_NSEG_39_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_39_SFT);
	/*
	 * Step 169:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.445V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_40,
			   RG_CLH_LUT1_TONREF_40_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_40_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_40,
			   RG_CLH_LUT1_NSEG_40_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_40_SFT);
	/*
	 * Step 170:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.457V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_41,
			   RG_CLH_LUT1_TONREF_41_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_41_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_41,
			   RG_CLH_LUT1_NSEG_41_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_41_SFT);
	/*
	 * Step 171:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.468V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_42,
			   RG_CLH_LUT1_TONREF_42_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_42_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_42,
			   RG_CLH_LUT1_NSEG_42_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_42_SFT);
	/*
	 * Step 172:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.479V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_43,
			   RG_CLH_LUT1_TONREF_43_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_43_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_43,
			   RG_CLH_LUT1_NSEG_43_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_43_SFT);
	/*
	 * Step 173:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.490V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_44,
			   RG_CLH_LUT1_TONREF_44_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_44_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_44,
			   RG_CLH_LUT1_NSEG_44_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_44_SFT);
	/*
	 * Step 174:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.501V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_45,
			   RG_CLH_LUT1_TONREF_45_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_45_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_45,
			   RG_CLH_LUT1_NSEG_45_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_45_SFT);
	/*
	 * Step 175:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.512V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_46,
			   RG_CLH_LUT1_TONREF_46_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_46_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_46,
			   RG_CLH_LUT1_NSEG_46_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_46_SFT);
	/*
	 * Step 176:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.523V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_47,
			   RG_CLH_LUT1_TONREF_47_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_47_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_47,
			   RG_CLH_LUT1_NSEG_47_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_47_SFT);
	/*
	 * Step 177:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.535V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_48,
			   RG_CLH_LUT1_TONREF_48_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_48_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_48,
			   RG_CLH_LUT1_NSEG_48_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_48_SFT);
	/*
	 * Step 178:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.546V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_49,
			   RG_CLH_LUT1_TONREF_49_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_49_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_49,
			   RG_CLH_LUT1_NSEG_49_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_49_SFT);
	/*
	 * Step 179:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.557V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_50,
			   RG_CLH_LUT1_TONREF_50_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_50_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_50,
			   RG_CLH_LUT1_NSEG_50_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_50_SFT);
	/*
	 * Step 180:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.568V (10mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_51,
			   RG_CLH_LUT1_TONREF_51_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_51_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_51,
			   RG_CLH_LUT1_NSEG_51_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_51_SFT);
	/*
	 * Step 181:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.579V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_52,
			   RG_CLH_LUT1_TONREF_52_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_52_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_52,
			   RG_CLH_LUT1_NSEG_52_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_52_SFT);
	/*
	 * Step 182:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.590V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_53,
			   RG_CLH_LUT1_TONREF_53_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_53_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_53,
			   RG_CLH_LUT1_NSEG_53_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_53_SFT);
	/*
	 * Step 183:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.601V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_54,
			   RG_CLH_LUT1_TONREF_54_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_54_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_54,
			   RG_CLH_LUT1_NSEG_54_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_54_SFT);
	/*
	 * Step 184:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.612V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_55,
			   RG_CLH_LUT1_TONREF_55_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_55_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_55,
			   RG_CLH_LUT1_NSEG_55_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_55_SFT);
	/*
	 * Step 185:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.624V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_56,
			   RG_CLH_LUT1_TONREF_56_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_56_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_56,
			   RG_CLH_LUT1_NSEG_56_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_56_SFT);
	/*
	 * Step 186:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.635V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_57,
			   RG_CLH_LUT1_TONREF_57_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_57_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_57,
			   RG_CLH_LUT1_NSEG_57_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_57_SFT);
	/*
	 * Step 187:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.646V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_58,
			   RG_CLH_LUT1_TONREF_58_MASK_SFT,
			   0x7 << RG_CLH_LUT1_TONREF_58_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_58,
			   RG_CLH_LUT1_NSEG_58_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_58_SFT);
	/*
	 * Step 188:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.657V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_59,
			   RG_CLH_LUT1_TONREF_59_MASK_SFT,
			   0x8 << RG_CLH_LUT1_TONREF_59_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_59,
			   RG_CLH_LUT1_NSEG_59_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_59_SFT);
	/*
	 * Step 189:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.668V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_60,
			   RG_CLH_LUT1_TONREF_60_MASK_SFT,
			   0x8 << RG_CLH_LUT1_TONREF_60_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_60,
			   RG_CLH_LUT1_NSEG_60_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_60_SFT);
	/*
	 * Step 190:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.679V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_61,
			   RG_CLH_LUT1_TONREF_61_MASK_SFT,
			   0x8 << RG_CLH_LUT1_TONREF_61_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_61,
			   RG_CLH_LUT1_NSEG_61_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_61_SFT);
	/*
	 * Step 191:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.690V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_62,
			   RG_CLH_LUT1_TONREF_62_MASK_SFT,
			   0x9 << RG_CLH_LUT1_TONREF_62_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_62,
			   RG_CLH_LUT1_NSEG_62_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_62_SFT);
	/*
	 * Step 192:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.702V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_63,
			   RG_CLH_LUT1_TONREF_63_MASK_SFT,
			   0x9 << RG_CLH_LUT1_TONREF_63_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_63,
			   RG_CLH_LUT1_NSEG_63_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_63_SFT);
	/*
	 * Step 193:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.713V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_64,
			   RG_CLH_LUT1_TONREF_64_MASK_SFT,
			   0x9 << RG_CLH_LUT1_TONREF_64_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_64,
			   RG_CLH_LUT1_NSEG_64_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_64_SFT);
	/*
	 * Step 194:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.724V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_65,
			   RG_CLH_LUT1_TONREF_65_MASK_SFT,
			   0x9 << RG_CLH_LUT1_TONREF_65_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_65,
			   RG_CLH_LUT1_NSEG_65_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_65_SFT);
	/*
	 * Step 195:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.735V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_66,
			   RG_CLH_LUT1_TONREF_66_MASK_SFT,
			   0xa << RG_CLH_LUT1_TONREF_66_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_66,
			   RG_CLH_LUT1_NSEG_66_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_66_SFT);
	/*
	 * Step 196:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.746V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_67,
			   RG_CLH_LUT1_TONREF_67_MASK_SFT,
			   0xa << RG_CLH_LUT1_TONREF_67_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_67,
			   RG_CLH_LUT1_NSEG_67_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_67_SFT);
	/*
	 * Step 197:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.757V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_68,
			   RG_CLH_LUT1_TONREF_68_MASK_SFT,
			   0xa << RG_CLH_LUT1_TONREF_68_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_68,
			   RG_CLH_LUT1_NSEG_68_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_68_SFT);
	/*
	 * Step 198:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.768V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_69,
			   RG_CLH_LUT1_TONREF_69_MASK_SFT,
			   0xb << RG_CLH_LUT1_TONREF_69_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_69,
			   RG_CLH_LUT1_NSEG_69_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_69_SFT);
	/*
	 * Step 199:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.779V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_70,
			   RG_CLH_LUT1_TONREF_70_MASK_SFT,
			   0xb << RG_CLH_LUT1_TONREF_70_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_70,
			   RG_CLH_LUT1_NSEG_70_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_70_SFT);
	/*
	 * Step 200:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.791V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_71,
			   RG_CLH_LUT1_TONREF_71_MASK_SFT,
			   0xb << RG_CLH_LUT1_TONREF_71_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_71,
			   RG_CLH_LUT1_NSEG_71_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_71_SFT);
	/*
	 * Step 201:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.802V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_72,
			   RG_CLH_LUT1_TONREF_72_MASK_SFT,
			   0xc << RG_CLH_LUT1_TONREF_72_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_72,
			   RG_CLH_LUT1_NSEG_72_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_72_SFT);
	/*
	 * Step 202:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.813V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_73,
			   RG_CLH_LUT1_TONREF_73_MASK_SFT,
			   0xc << RG_CLH_LUT1_TONREF_73_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_73,
			   RG_CLH_LUT1_NSEG_73_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_73_SFT);
	/*
	 * Step 203:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.824V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_74,
			   RG_CLH_LUT1_TONREF_74_MASK_SFT,
			   0xc << RG_CLH_LUT1_TONREF_74_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_74,
			   RG_CLH_LUT1_NSEG_74_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_74_SFT);
	/*
	 * Step 204:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.835V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_75,
			   RG_CLH_LUT1_TONREF_75_MASK_SFT,
			   0xc << RG_CLH_LUT1_TONREF_75_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_75,
			   RG_CLH_LUT1_NSEG_75_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_75_SFT);
	/*
	 * Step 205:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.846V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_76,
			   RG_CLH_LUT1_TONREF_76_MASK_SFT,
			   0xd << RG_CLH_LUT1_TONREF_76_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_76,
			   RG_CLH_LUT1_NSEG_76_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_76_SFT);
	/*
	 * Step 206:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.857V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_77,
			   RG_CLH_LUT1_TONREF_77_MASK_SFT,
			   0xd << RG_CLH_LUT1_TONREF_77_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_77,
			   RG_CLH_LUT1_NSEG_77_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_77_SFT);
	/*
	 * Step 207:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.869V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_78,
			   RG_CLH_LUT1_TONREF_78_MASK_SFT,
			   0xd << RG_CLH_LUT1_TONREF_78_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_78,
			   RG_CLH_LUT1_NSEG_78_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_78_SFT);
	/*
	 * Step 208:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.880V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_79,
			   RG_CLH_LUT1_TONREF_79_MASK_SFT,
			   0xe << RG_CLH_LUT1_TONREF_79_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_79,
			   RG_CLH_LUT1_NSEG_79_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_79_SFT);
	/*
	 * Step 209:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.891V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_80,
			   RG_CLH_LUT1_TONREF_80_MASK_SFT,
			   0xe << RG_CLH_LUT1_TONREF_80_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_80,
			   RG_CLH_LUT1_NSEG_80_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_80_SFT);
	/*
	 * Step 210:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.902V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_81,
			   RG_CLH_LUT1_TONREF_81_MASK_SFT,
			   0xe << RG_CLH_LUT1_TONREF_81_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_81,
			   RG_CLH_LUT1_NSEG_81_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_81_SFT);
	/*
	 * Step 211:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.913V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_82,
			   RG_CLH_LUT1_TONREF_82_MASK_SFT,
			   0xf << RG_CLH_LUT1_TONREF_82_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_82,
			   RG_CLH_LUT1_NSEG_82_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_82_SFT);
	/*
	 * Step 212:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.924V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_83,
			   RG_CLH_LUT1_TONREF_83_MASK_SFT,
			   0xf << RG_CLH_LUT1_TONREF_83_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_83,
			   RG_CLH_LUT1_NSEG_83_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_83_SFT);
	/*
	 * Step 213:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.935V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_84,
			   RG_CLH_LUT1_TONREF_84_MASK_SFT,
			   0xf << RG_CLH_LUT1_TONREF_84_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_84,
			   RG_CLH_LUT1_NSEG_84_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_84_SFT);
	/*
	 * Step 214:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.947V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_85,
			   RG_CLH_LUT1_TONREF_85_MASK_SFT,
			   0x10 << RG_CLH_LUT1_TONREF_85_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_85,
			   RG_CLH_LUT1_NSEG_85_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_85_SFT);
	/*
	 * Step 215:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.958V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_86,
			   RG_CLH_LUT1_TONREF_86_MASK_SFT,
			   0x10 << RG_CLH_LUT1_TONREF_86_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_86,
			   RG_CLH_LUT1_NSEG_86_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_86_SFT);
	/*
	 * Step 216:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.969V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_87,
			   RG_CLH_LUT1_TONREF_87_MASK_SFT,
			   0x11 << RG_CLH_LUT1_TONREF_87_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_87,
			   RG_CLH_LUT1_NSEG_87_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_87_SFT);
	/*
	 * Step 217:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.980V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_88,
			   RG_CLH_LUT1_TONREF_88_MASK_SFT,
			   0x11 << RG_CLH_LUT1_TONREF_88_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_88,
			   RG_CLH_LUT1_NSEG_88_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_88_SFT);
	/*
	 * Step 218:
	 * [5:1] Set class-H TONref at frame Vaudmax = 0.991V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_89,
			   RG_CLH_LUT1_TONREF_89_MASK_SFT,
			   0x11 << RG_CLH_LUT1_TONREF_89_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_89,
			   RG_CLH_LUT1_NSEG_89_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_89_SFT);
	/*
	 * Step 219:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.002V (31mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_90,
			   RG_CLH_LUT1_TONREF_90_MASK_SFT,
			   0x12 << RG_CLH_LUT1_TONREF_90_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_90,
			   RG_CLH_LUT1_NSEG_90_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_90_SFT);
	/*
	 * Step 220:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.013V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_91,
			   RG_CLH_LUT1_TONREF_91_MASK_SFT,
			   0x12 << RG_CLH_LUT1_TONREF_91_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_91,
			   RG_CLH_LUT1_NSEG_91_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_91_SFT);
	/*
	 * Step 221:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.024V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_92,
			   RG_CLH_LUT1_TONREF_92_MASK_SFT,
			   0x12 << RG_CLH_LUT1_TONREF_92_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_92,
			   RG_CLH_LUT1_NSEG_92_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_92_SFT);
	/*
	 * Step 222:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.036V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_93,
			   RG_CLH_LUT1_TONREF_93_MASK_SFT,
			   0x13 << RG_CLH_LUT1_TONREF_93_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_93,
			   RG_CLH_LUT1_NSEG_93_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_93_SFT);
	/*
	 * Step 223:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.047V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_94,
			   RG_CLH_LUT1_TONREF_94_MASK_SFT,
			   0x13 << RG_CLH_LUT1_TONREF_94_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_94,
			   RG_CLH_LUT1_NSEG_94_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_94_SFT);
	/*
	 * Step 224:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.058V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_95,
			   RG_CLH_LUT1_TONREF_95_MASK_SFT,
			   0x13 << RG_CLH_LUT1_TONREF_95_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_95,
			   RG_CLH_LUT1_NSEG_95_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_95_SFT);
	/*
	 * Step 225:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.069V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_96,
			   RG_CLH_LUT1_TONREF_96_MASK_SFT,
			   0x14 << RG_CLH_LUT1_TONREF_96_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_96,
			   RG_CLH_LUT1_NSEG_96_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_96_SFT);
	/*
	 * Step 226:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.080V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_97,
			   RG_CLH_LUT1_TONREF_97_MASK_SFT,
			   0x14 << RG_CLH_LUT1_TONREF_97_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_97,
			   RG_CLH_LUT1_NSEG_97_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_97_SFT);
	/*
	 * Step 227:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.091V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_98,
			   RG_CLH_LUT1_TONREF_98_MASK_SFT,
			   0x15 << RG_CLH_LUT1_TONREF_98_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_98,
			   RG_CLH_LUT1_NSEG_98_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_98_SFT);
	/*
	 * Step 228:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.102V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_99,
			   RG_CLH_LUT1_TONREF_99_MASK_SFT,
			   0x15 << RG_CLH_LUT1_TONREF_99_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_99,
			   RG_CLH_LUT1_NSEG_99_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_99_SFT);
	/*
	 * Step 229:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.114V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_100,
			   RG_CLH_LUT1_TONREF_100_MASK_SFT,
			   0x15 << RG_CLH_LUT1_TONREF_100_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_100,
			   RG_CLH_LUT1_NSEG_100_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_100_SFT);
	/*
	 * Step 230:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.125V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_101,
			   RG_CLH_LUT1_TONREF_101_MASK_SFT,
			   0x16 << RG_CLH_LUT1_TONREF_101_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_101,
			   RG_CLH_LUT1_NSEG_101_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_101_SFT);
	/*
	 * Step 231:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.136V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_102,
			   RG_CLH_LUT1_TONREF_102_MASK_SFT,
			   0x16 << RG_CLH_LUT1_TONREF_102_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_102,
			   RG_CLH_LUT1_NSEG_102_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_102_SFT);
	/*
	 * Step 232:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.147V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_103,
			   RG_CLH_LUT1_TONREF_103_MASK_SFT,
			   0x17 << RG_CLH_LUT1_TONREF_103_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_103,
			   RG_CLH_LUT1_NSEG_103_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_103_SFT);
	/*
	 * Step 233:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.158V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_104,
			   RG_CLH_LUT1_TONREF_104_MASK_SFT,
			   0x17 << RG_CLH_LUT1_TONREF_104_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_104,
			   RG_CLH_LUT1_NSEG_104_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_104_SFT);
	/*
	 * Step 234:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.169V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_105,
			   RG_CLH_LUT1_TONREF_105_MASK_SFT,
			   0x17 << RG_CLH_LUT1_TONREF_105_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_105,
			   RG_CLH_LUT1_NSEG_105_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_105_SFT);
	/*
	 * Step 235:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.180V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_106,
			   RG_CLH_LUT1_TONREF_106_MASK_SFT,
			   0x18 << RG_CLH_LUT1_TONREF_106_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_106,
			   RG_CLH_LUT1_NSEG_106_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_106_SFT);
	/*
	 * Step 236:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.192V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_107,
			   RG_CLH_LUT1_TONREF_107_MASK_SFT,
			   0x18 << RG_CLH_LUT1_TONREF_107_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_107,
			   RG_CLH_LUT1_NSEG_107_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_107_SFT);
	/*
	 * Step 237:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.203V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_108,
			   RG_CLH_LUT1_TONREF_108_MASK_SFT,
			   0x19 << RG_CLH_LUT1_TONREF_108_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_108,
			   RG_CLH_LUT1_NSEG_108_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_108_SFT);
	/*
	 * Step 238:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.214V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_109,
			   RG_CLH_LUT1_TONREF_109_MASK_SFT,
			   0x19 << RG_CLH_LUT1_TONREF_109_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_109,
			   RG_CLH_LUT1_NSEG_109_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_109_SFT);
	/*
	 * Step 239:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.225V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_110,
			   RG_CLH_LUT1_TONREF_110_MASK_SFT,
			   0x1a << RG_CLH_LUT1_TONREF_110_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_110,
			   RG_CLH_LUT1_NSEG_110_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_110_SFT);
	/*
	 * Step 240:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.236V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_111,
			   RG_CLH_LUT1_TONREF_111_MASK_SFT,
			   0x1a << RG_CLH_LUT1_TONREF_111_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_111,
			   RG_CLH_LUT1_NSEG_111_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_111_SFT);
	/*
	 * Step 241:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.247V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_112,
			   RG_CLH_LUT1_TONREF_112_MASK_SFT,
			   0x1a << RG_CLH_LUT1_TONREF_112_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_112,
			   RG_CLH_LUT1_NSEG_112_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_112_SFT);
	/*
	 * Step 242:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.258V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_113,
			   RG_CLH_LUT1_TONREF_113_MASK_SFT,
			   0x1b << RG_CLH_LUT1_TONREF_113_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_113,
			   RG_CLH_LUT1_NSEG_113_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_113_SFT);
	/*
	 * Step 243:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.269V (50mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_114,
			   RG_CLH_LUT1_TONREF_114_MASK_SFT,
			   0x1b << RG_CLH_LUT1_TONREF_114_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_114,
			   RG_CLH_LUT1_NSEG_114_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_114_SFT);
	/*
	 * Step 244:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.281V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_115,
			   RG_CLH_LUT1_TONREF_115_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_115_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_115,
			   RG_CLH_LUT1_NSEG_115_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_115_SFT);
	/*
	 * Step 245:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.292V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_116,
			   RG_CLH_LUT1_TONREF_116_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_116_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_116,
			   RG_CLH_LUT1_NSEG_116_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_116_SFT);
	/*
	 * Step 246:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.303V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_117,
			   RG_CLH_LUT1_TONREF_117_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_117_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_117,
			   RG_CLH_LUT1_NSEG_117_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_117_SFT);
	/*
	 * Step 247:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.314V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_118,
			   RG_CLH_LUT1_TONREF_118_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_118_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_118,
			   RG_CLH_LUT1_NSEG_118_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_118_SFT);
	/*
	 * Step 248:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.325V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_119,
			   RG_CLH_LUT1_TONREF_119_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_119_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_119,
			   RG_CLH_LUT1_NSEG_119_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_119_SFT);
	/*
	 * Step 249:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.336V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_120,
			   RG_CLH_LUT1_TONREF_120_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_120_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_120,
			   RG_CLH_LUT1_NSEG_120_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_120_SFT);
	/*
	 * Step 250:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.347V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_121,
			   RG_CLH_LUT1_TONREF_121_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_121_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_121,
			   RG_CLH_LUT1_NSEG_121_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_121_SFT);
	/*
	 * Step 251:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.359V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_122,
			   RG_CLH_LUT1_TONREF_122_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_122_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_122,
			   RG_CLH_LUT1_NSEG_122_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_122_SFT);
	/*
	 * Step 252:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.370V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_123,
			   RG_CLH_LUT1_TONREF_123_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_123_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_123,
			   RG_CLH_LUT1_NSEG_123_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_123_SFT);
	/*
	 * Step 253:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.381V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_124,
			   RG_CLH_LUT1_TONREF_124_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_124_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_124,
			   RG_CLH_LUT1_NSEG_124_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_124_SFT);
	/*
	 * Step 254:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.392V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_125,
			   RG_CLH_LUT1_TONREF_125_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_125_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_125,
			   RG_CLH_LUT1_NSEG_125_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_125_SFT);
	/*
	 * Step 255:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.403V
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_126,
			   RG_CLH_LUT1_TONREF_126_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_126_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_126,
			   RG_CLH_LUT1_NSEG_126_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_126_SFT);
	/*
	 * Step 256:
	 * [5:1] Set class-H TONref at frame Vaudmax = 1.414V (62mW)
	 * [0] Set class-H IL-charging path to single path
	 */
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_127,
			   RG_CLH_LUT1_TONREF_127_MASK_SFT,
			   0x1c << RG_CLH_LUT1_TONREF_127_SFT);
	regmap_update_bits(priv->regmap, MT6681_CLH_LUT1_LSB_127,
			   RG_CLH_LUT1_NSEG_127_MASK_SFT,
			   0x1 << RG_CLH_LUT1_NSEG_127_SFT);
	/* Step 1: Set PVDDref coefficient 1 */
	regmap_update_bits(priv->regmap, MT6681_CLH_REFGEN_CON3,
			   RG_CLH_DYN_PVDDREFCOEF1_MASK_SFT,
			   0x7a << RG_CLH_DYN_PVDDREFCOEF1_SFT);
	/* Step 2: Set PVDDref coefficient 0's LSB */
	regmap_update_bits(priv->regmap, MT6681_CLH_REFGEN_CON4,
			   RG_CLH_DYN_PVDDREFCOEF0_LSB_MASK_SFT,
			   0xcc << RG_CLH_DYN_PVDDREFCOEF0_LSB_SFT);
	/* Step 3: Set PVDDref coefficient 0's MSB */
	regmap_update_bits(priv->regmap, MT6681_CLH_REFGEN_CON5,
			   RG_CLH_DYN_PVDDREFCOEF0_MSB_MASK_SFT,
			   0x4 << RG_CLH_DYN_PVDDREFCOEF0_MSB_SFT);
	/* Step 4: Set frame Vaudmax boundary with 1/2 IL-charging paths */
	regmap_update_bits(priv->regmap, MT6681_CLH_REFGEN_CON6,
			   RG_CLH_DYN_PWRSWSEGCOEF_MASK_SFT,
			   0x18 << RG_CLH_DYN_PWRSWSEGCOEF_SFT);
	/* Step 5: Set TONref coefficient 1 */
	regmap_update_bits(priv->regmap, MT6681_CLH_TONREF_CON2,
			   RG_CLH_DYN_TONREFCOEF1_MASK_SFT,
			   0x1d << RG_CLH_DYN_TONREFCOEF1_SFT);
	/* Step 6: Set TONref coefficient 0's LSB */
	regmap_update_bits(priv->regmap, MT6681_CLH_TONREF_CON3,
			   RG_CLH_DYN_TONREFCOEF0_LSB_MASK_SFT,
			   0x66 << RG_CLH_DYN_TONREFCOEF0_LSB_SFT);
	/* Step 7: Set TONref coefficient 0's MSB */
	regmap_update_bits(priv->regmap, MT6681_CLH_TONREF_CON4,
			   RG_CLH_DYN_TONREFCOEF0_MSB_MASK_SFT,
			   0x0 << RG_CLH_DYN_TONREFCOEF0_MSB_SFT);
	/* Step 8: [4:0] Set minimum Tonref to 6T in Calculator */
	regmap_update_bits(priv->regmap, MT6681_CLH_TONREFTUNER_CON0,
			   RG_CLH_TONREFLB_MASK_SFT,
			   0x7 << RG_CLH_TONREFLB_SFT);
	/* Step 9: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x0 << RG_CLH_DYN_DYNRG_SYNC_SFT);
	/* Step 10: Toggle class-H dynamic RGs */
	regmap_update_bits(priv->regmap, MT6681_CLH_COM_CON0,
			   RG_CLH_DYN_DYNRG_SYNC_MASK_SFT,
			   0x1 << RG_CLH_DYN_DYNRG_SYNC_SFT);

	dev_info(priv->dev, "%s()--\n", __func__);
}

static void mt6681_adc_init(struct mt6681_priv *priv)
{
	dev_info(priv->dev, "%s() %d\n", __func__, priv->mic_hifi_mode);

	if (priv->vow_setup) {
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON21,
				   RG_AUD5ADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUD5ADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON22,
				   RG_AUD6ADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUD6ADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
				   RG_AUDPREAMP5OUTSTAGE0P25BIAS_MASK_SFT,
				   0x1 << RG_AUDPREAMP5OUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
				   RG_AUDPREAMP6OUTSTAGE0P25BIAS_MASK_SFT,
				   0x1 << RG_AUDPREAMP6OUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
				   RG_ADC5FLASHOFFSETCAL_MASK_SFT,
				   0x1 << RG_ADC5FLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON27,
				   RG_ADC5FLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x1 << RG_ADC5FLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				   RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
				   RG_ADC6FLASHOFFSETCAL_MASK_SFT,
				   0x1 << RG_ADC6FLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON28,
				   RG_ADC6FLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x1 << RG_ADC6FLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON43,
				   RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
	} else if (priv->mic_hifi_mode) {
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON9,
				   RG_AUDADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUDADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON17,
				   RG_AUDRADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUDRADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON42,
				   RG_AUD3ADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUD3ADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON43,
				   RG_AUD4ADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUD4ADC1STSTAGEIDDTEST_SFT);
		if(priv->vow_enable == 0) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON21,
					   RG_AUD5ADC1STSTAGEIDDTEST_MASK_SFT,
					   0x0 << RG_AUD5ADC1STSTAGEIDDTEST_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON22,
					   RG_AUD6ADC1STSTAGEIDDTEST_MASK_SFT,
					   0x0 << RG_AUD6ADC1STSTAGEIDDTEST_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON17,
				   RG_AUDPREAMPLOUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMPLOUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON18,
				   RG_AUDPREAMPROUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMPROUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON19,
				   RG_AUDPREAMP3OUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMP3OUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON20,
				   RG_AUDPREAMP4OUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMP4OUTSTAGE0P25BIAS_SFT);
		if(priv->vow_enable == 0) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
					   RG_AUDPREAMP5OUTSTAGE0P25BIAS_MASK_SFT,
					   0x0 << RG_AUDPREAMP5OUTSTAGE0P25BIAS_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
					   RG_AUDPREAMP6OUTSTAGE0P25BIAS_MASK_SFT,
					   0x0 << RG_AUDPREAMP6OUTSTAGE0P25BIAS_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON17,
				   RG_ADCLFLASHOFFSETCAL_MASK_SFT,
				   0x0 << RG_ADCLFLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON23,
				   RG_ADCLFLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x0 << RG_ADCLFLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON18,
				   RG_ADCRFLASHOFFSETCAL_MASK_SFT,
				   0x0 << RG_ADCRFLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON24,
				   RG_ADCRFLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x0 << RG_ADCRFLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON19,
				   RG_ADC3FLASHOFFSETCAL_MASK_SFT,
				   0x0 << RG_ADC3FLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON25,
				   RG_ADC3FLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x0 << RG_ADC3FLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON20,
				   RG_ADC4FLASHOFFSETCAL_MASK_SFT,
				   0x0 << RG_ADC4FLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON26,
				   RG_ADC4FLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x0 << RG_ADC4FLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
		if(priv->vow_enable == 0) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
					   RG_ADC5FLASHOFFSETCAL_MASK_SFT,
					   0x0 << RG_ADC5FLASHOFFSETCAL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON27,
					   RG_ADC5FLASHOFFSETCAL_TRIM_MASK_SFT,
					   0x0 << RG_ADC5FLASHOFFSETCAL_TRIM_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					   RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					   0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
					   RG_ADC6FLASHOFFSETCAL_MASK_SFT,
					   0x0 << RG_ADC6FLASHOFFSETCAL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON28,
					   RG_ADC6FLASHOFFSETCAL_TRIM_MASK_SFT,
					   0x0 << RG_ADC6FLASHOFFSETCAL_TRIM_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					   RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					   0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
		}
	} else {
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON9,
				   RG_AUDADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUDADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON17,
				   RG_AUDRADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUDRADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON42,
				   RG_AUD3ADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUD3ADC1STSTAGEIDDTEST_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_PMU_CON43,
				   RG_AUD4ADC1STSTAGEIDDTEST_MASK_SFT,
				   0x0 << RG_AUD4ADC1STSTAGEIDDTEST_SFT);
		if(priv->vow_enable == 0) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON21,
					   RG_AUD5ADC1STSTAGEIDDTEST_MASK_SFT,
					   0x0 << RG_AUD5ADC1STSTAGEIDDTEST_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON22,
					   RG_AUD6ADC1STSTAGEIDDTEST_MASK_SFT,
					   0x0 << RG_AUD6ADC1STSTAGEIDDTEST_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON17,
				   RG_AUDPREAMPLOUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMPLOUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON18,
				   RG_AUDPREAMPROUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMPROUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON19,
				   RG_AUDPREAMP3OUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMP3OUTSTAGE0P25BIAS_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON20,
				   RG_AUDPREAMP4OUTSTAGE0P25BIAS_MASK_SFT,
				   0x0 << RG_AUDPREAMP4OUTSTAGE0P25BIAS_SFT);
		if(priv->vow_enable == 0) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
					   RG_AUDPREAMP5OUTSTAGE0P25BIAS_MASK_SFT,
					   0x0 << RG_AUDPREAMP5OUTSTAGE0P25BIAS_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
					   RG_AUDPREAMP6OUTSTAGE0P25BIAS_MASK_SFT,
					   0x0 << RG_AUDPREAMP6OUTSTAGE0P25BIAS_SFT);
		}
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON17,
				   RG_ADCLFLASHOFFSETCAL_MASK_SFT,
				   0x1 << RG_ADCLFLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON23,
				   RG_ADCLFLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x1 << RG_ADCLFLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUDLADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUDLADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON18,
				   RG_ADCRFLASHOFFSETCAL_MASK_SFT,
				   0x1 << RG_ADCRFLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON24,
				   RG_ADCRFLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x1 << RG_ADCRFLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUDRADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUDRADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON19,
				   RG_ADC3FLASHOFFSETCAL_MASK_SFT,
				   0x1 << RG_ADC3FLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON25,
				   RG_ADC3FLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x1 << RG_ADC3FLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUD3ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUD3ADCFLASHFFCAPVREF_SEL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON20,
				   RG_ADC4FLASHOFFSETCAL_MASK_SFT,
				   0x1 << RG_ADC4FLASHOFFSETCAL_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON26,
				   RG_ADC4FLASHOFFSETCAL_TRIM_MASK_SFT,
				   0x1 << RG_ADC4FLASHOFFSETCAL_TRIM_SFT);
		regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON42,
				   RG_AUD4ADCFLASHFFCAPVREF_SEL_MASK_SFT,
				   0x1 << RG_AUD4ADCFLASHFFCAPVREF_SEL_SFT);
		if(priv->vow_enable == 0) {
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21,
					   RG_ADC5FLASHOFFSETCAL_MASK_SFT,
					   0x1 << RG_ADC5FLASHOFFSETCAL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON27,
					   RG_ADC5FLASHOFFSETCAL_TRIM_MASK_SFT,
					   0x1 << RG_ADC5FLASHOFFSETCAL_TRIM_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					   RG_AUD5ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					   0x1 << RG_AUD5ADCFLASHFFCAPVREF_SEL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22,
					   RG_ADC6FLASHOFFSETCAL_MASK_SFT,
					   0x1 << RG_ADC6FLASHOFFSETCAL_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_2_PMU_CON28,
					   RG_ADC6FLASHOFFSETCAL_TRIM_MASK_SFT,
					   0x1 << RG_ADC6FLASHOFFSETCAL_TRIM_SFT);
			regmap_update_bits(priv->regmap, MT6681_AUDENC_2_PMU_CON43,
					   RG_AUD6ADCFLASHFFCAPVREF_SEL_MASK_SFT,
					   0x1 << RG_AUD6ADCFLASHFFCAPVREF_SEL_SFT);
		}
	}
}

static int mt6681_codec_init_reg(struct mt6681_priv *priv)
{
#if !defined(MTKAIFV4_SUPPORT)
	unsigned int sample_rate = MT6681_AFE_ETDM_48000HZ;
#endif
	unsigned int value = 0;
	struct i2c_adapter *adap = priv->i2c_client->adapter;


	dev_info(priv->dev, "%s() successfully done", __func__);
	scp_wake_request(adap);
#if IS_ENABLED(CONFIG_MT6685_AUDCLK)
	mt6685_set_dcxo_mode(0);
	mt6685_set_dcxo(true);
#endif

	keylock_reset(priv);

#if IS_ENABLED(CONFIG_MT6681_EFUSE)
	//set_idac_trim_val(priv);
#ifdef NLE_IMP
	mt6681_get_ln_gain(priv);
#endif
#endif
	codec_gpio_init(priv);

#if !defined(MTKAIFV4_SUPPORT)
	regmap_update_bits(priv->regmap, MT6681_AFE_TOP_CON0, 0x1, 0x1);
	regmap_update_bits(priv->regmap, MT6681_AUDIO_TOP_CON0, 0x1 << 0x7,
			   0x0 << 0x7);

	/* reg_lrck_reset */
	// disable ETDM OUT0
	regmap_update_bits(priv->regmap, MT6681_ETDM_OUT0_CON1_1, 0xff, 0x95);
	// disable ETDM IN0
	regmap_update_bits(priv->regmap, MT6681_ETDM_IN0_CON1_1, 0xff, 0x95);
	/* Disable ETDM (PMIC part) first */
	// disable ETDM OUT0
	regmap_update_bits(priv->regmap, MT6681_ETDM_OUT0_CON0_0, 0x1, 0x0);
	// disable ETDM IN0
	regmap_update_bits(priv->regmap, MT6681_ETDM_IN0_CON0_0, 0x1, 0x0);

	// ETDM_IN0_CON2
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON2_0, 0x42);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON2_1, 0x80);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON2_2, 0x10);
	// [31] reg_multi_ip_mode : 0: one pin multi ch, 1: multi input 2ch
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON2_3, 0x84);

	// reg_lelatch_1x_en_sel : 48k
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON4_0, 0x00);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON4_1, 0x01);
	// bit[0]: reg_slave_bck_inv[0]
	// mt6681_i2c_write_word(priv->i2c, MT6681_ETDM_IN0_CON4_2, 0xA1);
	if (priv->dl_rate[0] != 0)
		sample_rate = mt6681_etdm_rate_transform(priv->dl_rate[0]);
	dev_info(priv->dev, "%s() dl sample_rate = %d", __func__, sample_rate);
	// bit[7:4]: reg_relatch_1x_en_sel[3:0]
	regmap_update_bits(priv->regmap, MT6681_ETDM_IN0_CON4_2, 0xF << 0x4,
			   (sample_rate % 16) << 0x4);
	regmap_update_bits(priv->regmap, MT6681_ETDM_IN0_CON4_3, 0xF,
			   sample_rate / 16);


	// [8] use aifo enable: 0 disable, 1 enable
	// [7:0] afifo mode: 48k
	// bit[4:0]: reg_afifo_mode[4:0]
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON8_0, 0x0A);
	// bit[4:0]: reg_afifo_mode[4:0]
	regmap_update_bits(priv->regmap, MT6681_ETDM_IN0_CON8_0, 0x1F,
			   sample_rate);
	// bit[0]: 1: use aifo enable, 0: disable
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON8_1, 0x41);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON8_2, 0x00);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON8_3, 0x40);

	// config ETDM IN0
	//[27:23] : channel number 1:2CH 3:4CH
	/* [30:28] : relatch_clock_source_sel 0/3: etdm_in0 relatch 1x_en 26m
	 * 1: IN0 slave lrck sync 26m 1x en
	 * 2: OUT0 slave lrck sync 26m 1x_en
	 */
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON0_1, 0xF9);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON0_2, 0x9F);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON0_3, 0x10);
	regmap_write(priv->regmap, MT6681_ETDM_IN0_CON0_0, 0x60);

	// reg_lelatch_1x_en_sel : 48k
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON4_0, 0x00);
	// bit[3] : reg_async_reset, "0: Normal work, 1: Asynchronous reset
	// valid"
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON4_1, 0x04);
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON4_2, 0x00);
	// bit[5:1]: reg_relatch_en_sel
	// mt6681_i2c_write_word(priv->i2c, MT6681_ETDM_OUT0_CON4_3, 0x0A);
	// bit[5:1]: reg_relatch_en_sel
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON4_3, 0x00);

	if (priv->ul_rate[0] != 0)
		sample_rate = mt6681_etdm_rate_transform(priv->ul_rate[0]);

	dev_info(priv->dev, "%s() ul sample_rate = %d", __func__, sample_rate);
	regmap_update_bits(priv->regmap, MT6681_ETDM_OUT0_CON4_3, 0x1F,
			   sample_rate); // bit[5:1]: reg_relatch_en_sel

	// ETDM slave BCK inverse or not.
	// [7]reg_slave_bck_inv: 0 not inv, 1 inverse
	// mt6681_i2c_write_word(priv->i2c, MT6681_ETDM_OUT0_CON5_0, 0x80);

	// [8] use aifo enable: 0 disable, 1 enable
	// [7:0] afifo mode: 48k
	// bit[4:0]: reg_afifo_mode[4:0]
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON9_0, 0x0A);
	// bit[4:0]: reg_afifo_mode[4:0]
	regmap_update_bits(priv->regmap, MT6681_ETDM_OUT0_CON9_0, 0x1F,
			   sample_rate);
	// bit[0]: 1: use aifo enable, 0: disable
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON9_1, 0x41);
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON9_2, 0x00);
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON9_3, 0x40);

	// enable ETDM OUT0
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON0_1, 0xF9);
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON0_2, 0x9F);
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON0_3, 0x00);
	regmap_write(priv->regmap, MT6681_ETDM_OUT0_CON0_0, 0x60);

	// config loopback :
	// ETDM_0_3_COWORK_CON0_0 [3:0] eTDM OUT0 data sel
	// 0: eTDM in0
	regmap_update_bits(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_0, 0xF,
			   0x8);
	// vETDM_InOutLoopback(is_lpbk);
	regmap_update_bits(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_0, 0xF,
			   0x0);

	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_1, 0x59);
	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_2, 0x01);
	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_3, 0x11);

	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_0, 0x88);
	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_1, 0x00);
	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_2, 0x00);
	regmap_write(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_3, 0x00);

	// Enable ETDM (PMIC part)
	// enable ETDM IN0
	regmap_update_bits(priv->regmap, MT6681_ETDM_IN0_CON0_0, 0x1, 0x1);
	// enable ETDM OUT0
	regmap_update_bits(priv->regmap, MT6681_ETDM_OUT0_CON0_0, 0x1, 0x1);
#else
	regmap_update_bits(priv->regmap, MT6681_AUD_TOP_CKSEL_CON0, 0x3 << 0x2,
			   0x0 << 0x2);
#ifdef MTKAIF_DEBUG
	/* afe on */
	regmap_update_bits(priv->regmap, MT6681_AFE_TOP_CON0, 0x1, 0x1);
	/* power on afe ctl*/
	regmap_update_bits(priv->regmap, MT6681_AUDIO_TOP_CON0, 0x1 << 0x7,
			   0x0 << 0x7);

	regmap_write(priv->regmap, MT6681_AFE_AUD_PAD_TOP, 0x39);
	/* txif mtkaifv4_txif_protocol3 */
	regmap_update_bits(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG, 0x1 << 0x2,
			   0x1 << 0x2);

	/* config mtkaif_rx1 (pmic), 2ch */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0, 0x1,
			   0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
			   0x1 << 0x1, 0x0 << 0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
			   0x1 << 0x2, 0x0 << 0x2);
	if (priv->dl_rate[0] != 0)
		sample_rate = mt6681_etdm_rate_transform(priv->dl_rate[0]);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0,
			   0x1F << 0x3, sample_rate << 0x3);

	/* config mtkaif_rx2 (pmic), 2ch */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0, 0x1,
			   0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
			   0x1 << 0x1, 0x0 << 0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
			   0x1 << 0x2, 0x0 << 0x2);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0,
			   0x1F << 0x3, sample_rate << 0x3);

	/* config mtkaif_tx1 (pmic), 4ch */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0, 0x1,
			   0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0,
			   0x1 << 0x1, 0x1 << 0x1);
	if (priv->ul_rate[0] != 0)
		sample_rate = mt6681_etdm_rate_transform(priv->ul_rate[0]);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0,
			   0x1F << 0x3, sample_rate << 0x3);

	/* config mtkaif_tx2 (pmic), 4ch */
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0, 0x1,
			   0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0,
			   0x1 << 0x1, 0x1 << 0x1);
	regmap_update_bits(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0,
			   0x1F << 0x3, sample_rate << 0x3);
#endif
#endif

	/* set gpio */
	mt6681_set_gpio_smt(priv);
	mt6681_set_gpio_driving(priv);

	/* hp gain ctl default choose ZCD */
	priv->hp_gain_ctl = HP_GAIN_CTL_ZCD;
#ifdef NLE_IMP
	hp_gain_ctl_select(priv, priv->hp_gain_ctl);
#endif
	/* hp hifi mode, default normal mode */
	priv->hp_hifi_mode = 1;
	/* mic hifi mode, default hifi mode */
	priv->mic_hifi_mode = 1;
	/* vow */
	priv->vow_enable = 0;
	priv->vow_setup = 0;
	priv->vow_pbuf_active_bit = 0;
	priv->vow_hdr_concurrent = 0;
	priv->vow_cic_type = 0;
	priv->bypass_hpdet_dump = 1;
	priv->hdr_record = 0;
	/* mic type setting */
	mic_type_default_init(priv);
	regmap_read(priv->regmap, MT6681_STRUP_ELR_1, &value);

	priv->vd105 = ((value >> 0x3) & 0x1f) + 0xc;

	/* this will trigger widget "DC trim" power down event */
	enable_trim_buf(priv, true);


/* disable clk buf */
#if IS_ENABLED(CONFIG_MT6685_AUDCLK)
	mt6685_set_dcxo(false);
#endif

	/* disable sw control vaud18 en1, en2, we only use en0 to control ldo */
	regmap_write(priv->regmap, MT6681_LDO_VAUD18_MULTI_SW_0, 0x0);
	regmap_write(priv->regmap, MT6681_LDO_VAUD18_MULTI_SW_1, 0x0);
	keylock_set(priv);
	scp_wake_release(adap);
	return 0;
}

static int mt6681_codec_probe(struct snd_soc_component *cmpnt)
{
	struct mt6681_priv *priv = snd_soc_component_get_drvdata(cmpnt);
	struct snd_soc_card *sndcard = cmpnt->card;
	struct snd_card *card = sndcard->snd_card;
	int ret = 0;

	dev_info(priv->dev, "%s(), priv->dev name %s\n", __func__,
		 dev_name(priv->dev));

	codec_dev_attr_reg.private = priv;
	ret = snd_card_add_dev_attr(card, &codec_bin_attr_group);
	if (ret)
		pr_info("%s snd_card_add_dev_attr fail\n", __func__);

	snd_soc_component_init_regmap(cmpnt, priv->regmap);

	/* add codec misc controls */
	snd_soc_add_component_controls(cmpnt, mt6681_snd_misc_controls,
				       ARRAY_SIZE(mt6681_snd_misc_controls));
	/* add vow controls */
	snd_soc_add_component_controls(cmpnt, mt6681_snd_vow_controls,
				       ARRAY_SIZE(mt6681_snd_vow_controls));

	return mt6681_codec_init_reg(priv);
}

static void mt6681_codec_remove(struct snd_soc_component *cmpnt)
{
	snd_soc_component_exit_regmap(cmpnt);
}

static const struct snd_soc_component_driver mt6681_soc_component_driver = {
	.name = CODEC_MT6681_NAME,
	.probe = mt6681_codec_probe,
	.remove = mt6681_codec_remove,
	.controls = mt6681_snd_controls,
	.num_controls = ARRAY_SIZE(mt6681_snd_controls),
	.dapm_widgets = mt6681_dapm_widgets,
	.num_dapm_widgets = ARRAY_SIZE(mt6681_dapm_widgets),
	.dapm_routes = mt6681_dapm_routes,
	.num_dapm_routes = ARRAY_SIZE(mt6681_dapm_routes),
};

/* debugfs */
static void codec_write_reg(struct mt6681_priv *priv, void *arg)
{
	char *token1 = NULL, *token2 = NULL;
	char *temp = arg;
	char delim[] = " ,";
	unsigned int reg_addr = 0;
	unsigned int reg_value = 0;
	int ret = 0;
	struct i2c_adapter *adap = priv->i2c_client->adapter;

	token1 = strsep(&temp, delim);
	token2 = strsep(&temp, delim);
	dev_info(priv->dev, "%s(), token1 = %s, token2 = %s, temp = %s\n",
		 __func__, token1, token2, temp);

	scp_wake_request(adap);
	if ((token1 != NULL) && (token2 != NULL)) {
		ret = kstrtouint(token1, 16, &reg_addr);
		ret = kstrtouint(token2, 16, &reg_value);
		dev_info(priv->dev, "%s(), reg_addr = 0x%x, reg_value = 0x%x\n",
			 __func__, reg_addr, reg_value);
		regmap_write(priv->regmap, reg_addr, reg_value);
		regmap_read(priv->regmap, reg_addr, &reg_value);
		dev_info(priv->dev, "%s(), reg_addr = 0x%x, reg_value = 0x%x\n",
			 __func__, reg_addr, reg_value);
	} else {
		dev_info(priv->dev, "token1 or token2 is NULL!\n");
	}
	scp_wake_release(adap);
}

static void debug_write_reg(struct file *file, void *arg)
{
	struct mt6681_priv *priv = file->private_data;

	return codec_write_reg(priv, arg);
}

struct command_function {
	const char *cmd;
	void (*fn)(struct file *file, void *arg);
};

#define CMD_FN(_cmd, _fn)                                                      \
	{                                                                      \
		.cmd = _cmd, .fn = _fn,                                        \
	}

static const struct command_function debug_cmds[] = {
	CMD_FN("write_reg", debug_write_reg),
	{}};

static int mt6681_debugfs_open(struct inode *inode, struct file *file)
{
	file->private_data = inode->i_private;
	return 0;
}

static ssize_t mt6681_codec_read(struct mt6681_priv *priv, char *buffer,
				 size_t size)

{
	int n = 0;
	unsigned int value = 0;
	struct i2c_adapter *adap = priv->i2c_client->adapter;

	if (!buffer)
		return -ENOMEM;

	scp_wake_request(adap);
	n += scnprintf(buffer + n, size - n, "mtkaif_protocol = %d\n",
		       priv->mtkaif_protocol);
	n += scnprintf(buffer + n, size - n, "dc_trim_data:\n");
	n += scnprintf(buffer + n, size - n, "\tcalibrated = %d\n",
		       priv->dc_trim.calibrated);
	n += scnprintf(buffer + n, size - n, "\tmic_vinp_mv = %d\n",
		       priv->dc_trim.mic_vinp_mv);
	n += scnprintf(buffer + n, size - n, "\ttrim_code L = 0x%x|0x%x",
		       priv->hp_trim_3_pole.hp_fine_trim_l,
		       priv->hp_trim_3_pole.hp_trim_l);
	n += scnprintf(buffer + n, size - n, "\ttrim_code R = 0x%x|0x%x\n",
		       priv->hp_trim_3_pole.hp_fine_trim_r,
		       priv->hp_trim_3_pole.hp_trim_r);

	n += scnprintf(buffer + n, size - n, "codec_ops:\n");
	n += scnprintf(buffer + n, size - n, "\tenable_dc_compensation = %p\n",
		       priv->ops.enable_dc_compensation);
	n += scnprintf(buffer + n, size - n, "\tset_lch_dc_compensation = %p\n",
		       priv->ops.set_lch_dc_compensation);
	n += scnprintf(buffer + n, size - n, "\tset_rch_dc_compensation = %p\n",
		       priv->ops.set_rch_dc_compensation);

	n += scnprintf(buffer + n, size - n, "priv->hp_ecid = %llx\n",
		       priv->hw_ecid);
	n += scnprintf(buffer + n, size - n, "hp_impedance = %d\n",
		       priv->hp_impedance);
	n += scnprintf(buffer + n, size - n, "hp_current_calibrate_val = %d\n",
		       priv->hp_current_calibrate_val);
	n += scnprintf(buffer + n, size - n, "mic_hifi_mode = %d\n",
		       priv->mic_hifi_mode);
	n += scnprintf(buffer + n, size - n, "hp_hifi_mode = %d\n",
		       priv->hp_hifi_mode);

	regmap_read(priv->regmap, MT6681_AUD_TOP_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_REV0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_REV0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_TPM0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_TPM0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_TPM0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_TPM0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_TPM1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_TPM1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_TPM1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_TPM1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_CON0_H_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKPDN_CON0_H_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKPDN_CON0_H_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKSEL_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKSEL_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKSEL_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKSEL_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKSEL_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKSEL_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKTST_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKTST_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CKTST_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CKTST_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CLK_HWEN_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CLK_HWEN_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CLK_HWEN_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CLK_HWEN_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_CLK_HWEN_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_CLK_HWEN_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_RST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_RST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_RST_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_RST_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_RST_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_RST_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_RST_BANK_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_RST_BANK_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_INT_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_MASK_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_MASK_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_MASK_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_MASK_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_MASK_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_MASK_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_STATUS0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_STATUS0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_RAW_STATUS0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_RAW_STATUS0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_INT_MISC_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_INT_MISC_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_MON_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_MON_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_MON_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUD_TOP_MON_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_CFG, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_DIG_CFG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_CFG_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_DIG_CFG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_DIG_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_AUD_PAD_TOP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_AUD_PAD_TOP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_AUD_PAD_TOP_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AUD_PAD_TOP_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AUD_PAD_TOP_MON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AUD_PAD_TOP_MON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AUD_PAD_TOP_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AUD_PAD_TOP_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AUD_PAD_TOP_MON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AUD_PAD_TOP_MON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AUD_PAD_TOP_MON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AUD_PAD_TOP_MON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUD_TOP_SRAM_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUD_TOP_SRAM_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK1_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK1_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK1_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK1_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK1_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK1_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK2_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK2_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK2_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK2_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK2_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK2_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK3_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK3_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK3_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK3_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK3_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK3_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK4_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK4_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK4_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK4_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK4_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK4_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK5_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK5_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK5_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK5_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK5_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK5_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK6_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK6_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK6_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK6_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DCCLK6_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DCCLK6_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON3_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON4_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON4_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON7_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON7_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON8_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON8_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFUNC_AUD_CON8_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFUNC_AUD_CON8_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFE_DMIC_ARRAY_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFE_DMIC_ARRAY_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFE_DMIC_ARRAY_CFG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFE_DMIC_ARRAY_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFE_DMIC_ARRAY_CFG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFE_DMIC_ARRAY_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_VOW_DMIC_ARRAY_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_VOW_DMIC_ARRAY_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_VOW_DMIC_ARRAY_CFG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_VOW_DMIC_ARRAY_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_DMIC_CLK_SEL_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_DMIC_CLK_SEL_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AFE_ADC_ASYNC_FIFO_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AFE_ADC_ASYNC_FIFO_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AO_AUDIO_TOP_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AO_AUDIO_TOP_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_DIG_DSN_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_TOP_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_TOP_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_TOP_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_TOP_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_TOP_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_TOP_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_TOP_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDIO_TOP_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_TOP_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_TOP_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_MON_DEBUG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_MON_DEBUG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_MON_DEBUG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_MON_DEBUG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIF_MUX_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_MTKAIF_MUX_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIF_MUX_CFG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_MTKAIF_MUX_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIF_MUX_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_MTKAIF_MUX_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_SINEGEN_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_SINEGEN_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_SINEGEN_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_SINEGEN_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_SINEGEN_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_SINEGEN_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_SINEGEN_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_SINEGEN_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_SINEGEN_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_SINEGEN_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_CON0_M, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_CON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_CON0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_CON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_CON1_M, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_CON1_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_COEFF, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_COEFF = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_COEFF_M, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_COEFF_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_COEFF_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_COEFF_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_GAIN, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_GAIN = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_GAIN_M, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_GAIN_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_GAIN_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_GAIN_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_COEFF_RD, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_COEFF_RD = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_MON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_MON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_MON_M, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_MON_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_MON_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_MON_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_STF_MON_H1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_STF_MON_H1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NCP_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NCP_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NCP_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NCP_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NCP_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NCP_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NCP_CFG3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NCP_CFG3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NCP_CFG4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NCP_CFG4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_TOP_DEBUG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_TOP_DEBUG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_TOP_DEBUG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_TOP_DEBUG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_TOP_DEBUG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_TOP_DEBUG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIF_IN_MUX_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_MTKAIF_IN_MUX_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_CG_EN_MON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_CG_EN_MON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_2ND_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_2ND_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GENERAL_ASRC_EN_ON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_GENERAL_ASRC_EN_ON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GASRC1_MODE, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GASRC1_MODE = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GASRC2_MODE, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GASRC2_MODE = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GASRC3_MODE, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GASRC3_MODE = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GASRC4_MODE, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GASRC4_MODE = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GASRC5_MODE, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GASRC5_MODE = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON5_H0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON5_H0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON5_H1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON5_H1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON8_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON8_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON8_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON8_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON9_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON9_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON9_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON9_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON10_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON10_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON10_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON10_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON11_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON11_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON12_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON12_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON12_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON12_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON14_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON14_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON14_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC1_CON14_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC1_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC1_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON5_H0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON5_H0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON5_H1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON5_H1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON8_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON8_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON8_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON8_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON9_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON9_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON9_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON9_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON10_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON10_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON10_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON10_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON11_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON11_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON12_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON12_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON12_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON12_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON14_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON14_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON14_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC2_CON14_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC2_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC2_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC_CK_SEL, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC_CK_SEL = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_3RD_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_3RD_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON5_H0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON5_H0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON5_H1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON5_H1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON8_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON8_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON8_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON8_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON9_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON9_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON9_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON9_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON10_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON10_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON10_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON10_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON11_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON11_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON12_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON12_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON12_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON12_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON14_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON14_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON14_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC3_CON14_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC3_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC3_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON5_H0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON5_H0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON5_H1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON5_H1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON8_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON8_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON8_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON8_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON9_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON9_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON9_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON9_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON10_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON10_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON10_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON10_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON11_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON11_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON12_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON12_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON12_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON12_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON14_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON14_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON14_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC4_CON14_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC4_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC4_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON5_H0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON5_H0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON5_H1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON5_H1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON8_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON8_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON8_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON8_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON9_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON9_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON9_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON9_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON10_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON10_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON10_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON10_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON11_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON11_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON12_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON12_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON12_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON12_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON14_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON14_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON14_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GASRC5_CON14_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GASRC5_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GASRC5_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_4TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_4TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_DL_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_DL_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_DL_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_DL_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_DL_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_DL_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON2_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON2_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON2_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON2_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON2_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON2_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_CON2_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_CON2_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_IIR_COEF_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_IIR_COEF_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_12_11_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_12_11_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_12_11_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_12_11_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_12_11_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_14_13_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_14_13_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_14_13_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_14_13_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_14_13_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_16_15_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_16_15_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_16_15_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_16_15_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_16_15_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_18_17_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_18_17_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_18_17_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_18_17_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_18_17_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_20_19_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_20_19_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_20_19_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_20_19_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_20_19_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_22_21_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_22_21_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_22_21_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_22_21_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_22_21_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_24_23_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_24_23_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_24_23_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_24_23_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_24_23_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_26_25_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_26_25_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_26_25_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_26_25_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_26_25_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_28_27_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_28_27_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_28_27_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_28_27_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_28_27_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_30_29_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_30_29_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_30_29_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_30_29_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_30_29_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_32_31_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_32_31_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_32_31_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_ULCF_CFG_32_31_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_ULCF_CFG_32_31_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_UL_SRC_MON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_UL_SRC_MON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_SRC_DEBUG_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_SRC_DEBUG_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_SRC_DEBUG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_SRC_DEBUG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_SRC_DEBUG_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_SRC_DEBUG_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_SRC_DEBUG_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_SRC_DEBUG_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_AMIC_CFG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_AMIC_CFG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_5TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_5TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON2_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON2_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON2_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON2_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON2_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON2_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_CON2_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_CON2_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_IIR_COEF_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_IIR_COEF_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_12_11_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_12_11_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_12_11_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_12_11_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_12_11_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_12_11_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_12_11_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_12_11_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_14_13_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_14_13_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_14_13_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_14_13_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_14_13_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_14_13_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_14_13_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_14_13_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_16_15_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_16_15_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_16_15_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_16_15_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_16_15_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_16_15_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_16_15_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_16_15_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_18_17_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_18_17_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_18_17_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_18_17_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_18_17_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_18_17_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_18_17_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_18_17_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_20_19_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_20_19_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_20_19_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_20_19_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_20_19_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_20_19_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_20_19_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_20_19_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_22_21_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_22_21_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_22_21_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_22_21_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_22_21_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_22_21_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_22_21_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_22_21_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_24_23_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_24_23_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_24_23_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_24_23_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_24_23_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_24_23_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_24_23_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_24_23_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_26_25_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_26_25_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_26_25_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_26_25_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_26_25_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_26_25_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_26_25_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_26_25_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_28_27_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_28_27_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_28_27_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_28_27_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_28_27_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_28_27_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_28_27_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_28_27_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_30_29_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_30_29_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_30_29_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_30_29_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_30_29_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_30_29_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_30_29_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_30_29_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_32_31_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_32_31_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_32_31_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_32_31_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_32_31_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_32_31_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_ULCF_CFG_32_31_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_ULCF_CFG_32_31_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_UL_SRC_MON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_UL_SRC_MON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_SRC_DEBUG_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_SRC_DEBUG_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_SRC_DEBUG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_SRC_DEBUG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_SRC_DEBUG_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_SRC_DEBUG_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_SRC_DEBUG_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_SRC_DEBUG_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_AMIC_CFG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_AMIC_CFG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_6TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_6TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_NLE_CF_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DL_NLE_CF_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DL_NLE_CFG_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DL_NLE_CFG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DL_NLE_MON_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DL_NLE_MON_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_DL_NLE_MON_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_DL_NLE_MON_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON0_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON1_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON2_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON2_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON3_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON3_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON4_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON4_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON4_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON4_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON5_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON5_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON5_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON5_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON6_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON6_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON6_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON6_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON7_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON7_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON7_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON7_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON9_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON9_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON9_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON9_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON10_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON10_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON10_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON10_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON11_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON11_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON11_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON11_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON12_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON12_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON12_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON12_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_MON1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_MON1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_MON1_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_MON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADC_ASYNC_FIFO_CFG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADC_ASYNC_FIFO_CFG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADC_ASYNC_FIFO_CFG_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADC_ASYNC_FIFO_CFG_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AMIC_ARRAY_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AMIC_ARRAY_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AMIC_ARRAY_CFG1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AMIC_ARRAY_CFG1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_AMIC_ARRAY_CFG2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_AMIC_ARRAY_CFG2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON19_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON19_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON19_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON19_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON20_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON20_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON20_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON20_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON21_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON21_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON21_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON21_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON22_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON22_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON22_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON22_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON23_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON23_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON23_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON23_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_CON27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_MON2_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_MON2_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_MON2_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFUNC_AUD_MON2_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON30_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON30_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFUNC_AUD_CON30_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFUNC_AUD_CON30_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN1_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN1_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN1_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN1_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN1_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN1_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN2_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN2_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN2_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN2_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN2_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN2_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_7TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_7TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_DEBUG_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_DEBUG_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_DEBUG_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_DEBUG_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON2_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON3_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_PREDIS_CON3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_PREDIS_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_DCCOMP_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_TEST_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_TEST_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_TEST, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_TEST = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_DC_COMP_CFG1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_DC_COMP_CFG1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_OUT_MON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_OUT_MON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_OUT_MON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_OUT_MON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_OUT_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_OUT_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_OUT_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_OUT_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_LCH_MON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_LCH_MON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_LCH_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_LCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_LCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_LCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_RCH_MON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_RCH_MON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_RCH_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_RCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_RCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_RCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_DEBUG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_DEBUG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SRC_DEBUG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SRC_DEBUG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DITHER_CON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_DITHER_CON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_DITHER_CON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_DITHER_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SDM_AUTO_RESET_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1R2L_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H1L2R_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON2_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON2_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON3_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON3_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON4_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON4_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON4_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2R2L_CON4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2R2L_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON2_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON2_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON3_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON3_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON4_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON4_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON4_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DL_XTALK_COMP_H2L2R_CON4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DL_XTALK_COMP_H2L2R_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_DAC_CHOP_CLK_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_DAC_CHOP_CLK_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_8TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_8TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_CFG_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NLE_CFG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_CFG, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NLE_CFG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PRE_BUF_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PRE_BUF_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PRE_BUF_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PRE_BUF_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PRE_BUF_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_LCH_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_LCH_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_LCH_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_LCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_LCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_LCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_LCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_LCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_LCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_LCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_LCH_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LCH_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LCH_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LCH_MON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LCH_MON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LCH_MON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LCH_MON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LCH_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NLE_LCH_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_RCH_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_RCH_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_RCH_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_RCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_RCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_RCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_IMP_RCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_RCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_PWR_DET_RCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_PWR_DET_RCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_GAIN_ADJ_RCH_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_RCH_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_RCH_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_RCH_MON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_RCH_MON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_RCH_MON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_RCH_MON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_RCH_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_NLE_RCH_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_LCH_G7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_9TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_9TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG_MON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG_MON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG_MON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_PREDIS_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_DCCOMP_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_TEST_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_TEST_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_TEST, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_TEST = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_DC_COMP_CFG1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_DEBUG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_LCH_MON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_LCH_MON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_LCH_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_LCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_LCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_LCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_RCH_MON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_RCH_MON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_RCH_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_RCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SRC_RCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SRC_RCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_OUT_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_DITHER_CON_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_DITHER_CON_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_DITHER_CON,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_DITHER_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_SDM_AUTO_RESET_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1R2L_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H1L2R_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON1_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON2_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON2_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON2_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON2_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON3_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON3_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON3_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON3_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON4_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON4_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON4_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON4_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON4,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2R2L_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON1_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON2_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON2_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON2_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON2_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON3_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON3_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON3_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON3_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON4_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON4_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON4_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON4_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON4,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_2ND_DL_XTALK_COMP_H2L2R_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_LNGAIN_COMP_RCH_G7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_D2A_DEBUG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_D2A_DEBUG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_D2A_DEBUG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_D2A_DEBUG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_D2A_DEBUG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_LOGAIN, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_LOGAIN = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_HSGAIN, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_HSGAIN = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_HPLGAIN, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_HPLGAIN = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_HPRGAIN, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_HPRGAIN = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_DA_HPL_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_DA_HPL_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_DA_HPL_MON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_DA_HPL_MON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_DA_HPR_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_DA_HPR_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_DA_HPR_MON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_DA_HPR_MON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_DA_LCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_DA_LCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_DA_RCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_DA_RCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_COUNT_TH_LCH, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_COUNT_TH_LCH = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_NLE_ZCD_COUNT_TH_RCH, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_NLE_ZCD_COUNT_TH_RCH = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_10TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_10TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_CONFIG = 0x%x\n", value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP1_TAP2_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP3_TAP4_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP5_TAP6_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP7_TAP8_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP9_TAP10_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP11_TAP12_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP13_TAP14_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP15_TAP16_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP17_TAP18_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP19_TAP20_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP21_TAP22_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP23_TAP24_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP25_TAP26_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP27_TAP28_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP29_TAP30_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP31_TAP32_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP33_TAP34_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP35_TAP36_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP37_TAP38_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP39_TAP40_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP41_TAP42_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP43_TAP44_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP45_TAP46_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP47_TAP48_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP49_TAP50_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP51_TAP52_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP53_TAP54_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_HBF1_SCF1_TAP55_TAP56_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP57_TAP58_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_11TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_11TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP59_TAP60_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP61_TAP62_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP63_TAP64_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP65_TAP66_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP67_TAP68_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP69_TAP70_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP71_TAP72_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP73_TAP74_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP75_TAP76_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP77_TAP78_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP79_TAP80_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP81_TAP82_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP83_TAP84_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP85_TAP86_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP87_TAP88_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP89_TAP90_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP91_TAP92_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP93_TAP94_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP95_TAP96_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP97_TAP98_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP99_TAP100_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP101_TAP102_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP103_TAP104_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP105_TAP106_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP107_TAP108_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP109_TAP110_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP111_TAP112_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP113_TAP114_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP115_TAP116_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP117_TAP118_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_12TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_12TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP119_TAP120_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP121_TAP122_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP123_TAP124_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP125_TAP126_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP127_TAP128_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP129_TAP130_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP131_TAP132_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP133_TAP134_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP135_TAP136_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP137_TAP138_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP139_TAP140_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP141_TAP142_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP143_TAP144_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP145_TAP146_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP147_TAP148_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP149_TAP150_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP151_TAP152_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP153_TAP154_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP155_TAP156_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP157_TAP158_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP159_TAP160_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP161_TAP162_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP163_TAP164_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP165_TAP166_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP167_TAP168_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP169_TAP170_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP171_TAP172_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP173_TAP174_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP175_TAP176_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP177_TAP178_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_13TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_13TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP179_TAP180_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP181_TAP182_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP183_TAP184_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP185_TAP186_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP187_TAP188_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP189_TAP190_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_DL_SCF1_TAP191_TAP192_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP179_TAP180_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP181_TAP182_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP183_TAP184_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP185_TAP186_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP187_TAP188_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP189_TAP190_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP191_TAP192_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_CFG, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_HSLO_NLE_CFG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PRE_BUF_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PRE_BUF_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PRE_BUF_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_LCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_ZCD_LCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_ZCD_LCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_LCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_MON_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_LCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_LCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_LCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_LCH_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_LCH_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_LCH_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_LCH_MON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_LCH_MON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_LCH_MON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_LCH_MON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_LCH_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_LCH_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_RCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_ZCD_RCH_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_ZCD_RCH_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_IMP_RCH_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_MON_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_RCH_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_PWR_DET_RCH_MON, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_PWR_DET_RCH_MON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_GAIN_ADJ_RCH_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_RCH_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_RCH_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_RCH_MON0_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_RCH_MON0_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_RCH_MON0_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_RCH_MON0_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_RCH_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_RCH_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_D2A_DEBUG_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_M, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_D2A_DEBUG_M = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_D2A_DEBUG_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_HSLO_NLE_D2A_DEBUG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_HSLO_NLE_D2A_DEBUG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_14TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_14TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG_H,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG_M,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG_M = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG_L,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_CONFIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP1_TAP2_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP3_TAP4_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP5_TAP6_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP7_TAP8_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP9_TAP10_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP11_TAP12_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP13_TAP14_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP15_TAP16_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP17_TAP18_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP19_TAP20_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP21_TAP22_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP23_TAP24_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP25_TAP26_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP27_TAP28_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP29_TAP30_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP31_TAP32_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP33_TAP34_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP35_TAP36_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP37_TAP38_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP39_TAP40_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP41_TAP42_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP43_TAP44_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP45_TAP46_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP47_TAP48_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP49_TAP50_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP51_TAP52_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP53_TAP54_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_H,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_M,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_L,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG,
		    &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_HBF1_SCF1_TAP55_TAP56_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP57_TAP58_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_15TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_15TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP59_TAP60_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP61_TAP62_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP63_TAP64_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP65_TAP66_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP67_TAP68_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP69_TAP70_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP71_TAP72_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP73_TAP74_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP75_TAP76_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP77_TAP78_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP79_TAP80_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP81_TAP82_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP83_TAP84_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP85_TAP86_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP87_TAP88_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP89_TAP90_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP91_TAP92_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP93_TAP94_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP95_TAP96_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP97_TAP98_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP99_TAP100_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP101_TAP102_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP103_TAP104_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP105_TAP106_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP107_TAP108_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP109_TAP110_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP111_TAP112_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP113_TAP114_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP115_TAP116_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP117_TAP118_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_16TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_16TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP119_TAP120_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP121_TAP122_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP123_TAP124_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP125_TAP126_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP127_TAP128_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP129_TAP130_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP131_TAP132_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP133_TAP134_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP135_TAP136_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP137_TAP138_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP139_TAP140_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP141_TAP142_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP143_TAP144_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP145_TAP146_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP147_TAP148_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP149_TAP150_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP151_TAP152_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP153_TAP154_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP155_TAP156_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP157_TAP158_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP159_TAP160_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP161_TAP162_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP163_TAP164_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP165_TAP166_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP167_TAP168_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP169_TAP170_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP171_TAP172_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP173_TAP174_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP175_TAP176_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG_H, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG_H = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG_M, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG_M = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG_L, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG_L = 0x%x\n",
		value);
	regmap_read(priv->regmap,
		    MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG, &value);
	n += scnprintf(
		buffer + n, size - n,
		"MT6681_AFE_ADDA_2ND_DL_SCF1_TAP177_TAP178_CONFIG = 0x%x\n",
		value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_17TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_17TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_MON_SEL, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_MON_SEL = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_MON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_MON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON2_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON2_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON2_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON2_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON3_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON3_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON3_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON3_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON4_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON4_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON4_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON4_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON5_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON5_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON5_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON5_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON6_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON6_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_CON6_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_CON6_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_WPTR_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_WPTR_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_WPTR_MON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_WPTR_MON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_RPTR_MON_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_RPTR_MON_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_RPTR_MON_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_RPTR_MON_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_RSV_L, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_RSV_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_VAD_PBUF_RSV_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_VAD_PBUF_RSV_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_TOP_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON10, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TOP_CON10 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON11, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TOP_CON11 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON12, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TOP_CON12 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON13, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TOP_CON13 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TOP_CON14, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TOP_CON14 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_CFG9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG10, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG10 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG11, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG11 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG12, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG12 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG13, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG13 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG14, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG14 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG15, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG15 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG16, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG16 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG17, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG17 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG18, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG18 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG19, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG19 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG20, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG20 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG21, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG21 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG22, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG22 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG23, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG23 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG24, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG24 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG25, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG25 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG26, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG26 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG27, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG27 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG28, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG28 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG29, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG29 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG30, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG30 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG31, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG31 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG32, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG32 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG33, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG33 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG34, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG34 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG35, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG35 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG36, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG36 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG37, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG37 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG38, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG38 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG39, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG39 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG40, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG40 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG41, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG41 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG42, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG42 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG43, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG43 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG44, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG44 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG45, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG45 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG46, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG46 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG47, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG47 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG48, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG48 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG49, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG49 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG50, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG50 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG51, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG51 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG52, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG52 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG53, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG53 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG54, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG54 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG55, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG55 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG56, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG56 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG57, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG57 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG58, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG58 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG59, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG59 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG60, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG60 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG61, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG61 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG62, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG62 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG63, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG63 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG64, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG64 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_CFG65, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_CFG65 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG5, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG6, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_TGEN_CFG7, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_TGEN_CFG7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_HPF_CFG7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_HPF_CFG7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_INTR_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_INTR_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_UL_PATH_SEL, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_UL_PATH_SEL = 0x%x\n", value);
/* DO NOT READ 18TH range reg, these VOW reg should be read from SCP */
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_19TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_19TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_TX_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_TX_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIFV4_TX_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_MTKAIFV4_TX_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_CFG1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_RX_CFG1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_MTKAIFV4_RX_CFG, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_MTKAIFV4_RX_CFG = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_TX_SYNCWORD_CFG_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_RX_SYNCWORD_CFG_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_MON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_MON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_MON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_MON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_MON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_MON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA_MTKAIFV4_MON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA_MTKAIFV4_MON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA6_MTKAIFV4_MON0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA6_MTKAIFV4_MON0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_20TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_20TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON0_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON0_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON0_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON0_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON2_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON2_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON3_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON3_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON4_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON4_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON4_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON4_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON4_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON4_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON4_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON4_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON5_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON5_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON5_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON5_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON5_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON5_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON5_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON5_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON6_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON6_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON6_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON6_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON6_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON6_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON6_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON6_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON7_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON7_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON7_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON7_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON7_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON7_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON7_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON7_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON8_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON8_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON8_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON8_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON8_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON8_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_CON8_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_CON8_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON0_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON0_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON0_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON0_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON2_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON2_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON3_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON3_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON4_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON4_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON4_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON4_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON4_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON4_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON4_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON4_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON5_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON5_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON5_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON5_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON5_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON5_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON5_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON5_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON6_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON6_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON6_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON6_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON6_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON6_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON6_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON6_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON7_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON7_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON7_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON7_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON7_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON7_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON7_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON7_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON8_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON8_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON8_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON8_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON8_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON8_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON8_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON8_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON9_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON9_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON9_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON9_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON9_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON9_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_CON9_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_CON9_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_0_3_COWORK_CON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ETDM_0_3_COWORK_CON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ETDM_IN0_MON_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN0_MON_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN1_MON_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN1_MON_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN2_MON_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN2_MON_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_IN3_MON_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_IN3_MON_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT0_MON_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT0_MON_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT1_MON_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT1_MON_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT2_MON_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT2_MON_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ETDM_OUT3_MON_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ETDM_OUT3_MON_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_21TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_21TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN3_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN3_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN3_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN3_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN3_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN3_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN4_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN4_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN4_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN4_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN4_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN4_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN5_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN5_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN5_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN5_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN5_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN5_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN6_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN6_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN6_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN6_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN6_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN6_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON0_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON0_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON0_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON0_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON1_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON1_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON1_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON1_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON1_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON1_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON1_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON1_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON2_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON2_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON2_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON2_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON2_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON2_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON3_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON3_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON3_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON3_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CON3_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CON3_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CUR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CUR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CUR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_GAIN7_CUR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_PRE_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN7_CUR_PRE_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_PRE_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN7_CUR_PRE_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_PRE_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN7_CUR_PRE_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_GAIN7_CUR_PRE_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_GAIN7_CUR_PRE_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_22TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_22TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AFE_VOW_VAD_MON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON10, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON10 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON11, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON11 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON12, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON12 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON13, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON13 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON14, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON14 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON15, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON15 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON16, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON16 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON17, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON17 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON18, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON18 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON19, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON19 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON20, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON20 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON21, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON21 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON22, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON22 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON23, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON23 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON24, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON24 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON25, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON25 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON26, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON26 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON27, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON27 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON28, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON28 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON29, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON29 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON30, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON30 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON31, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON31 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON32, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON32 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON33, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON33 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON34, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON34 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON35, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON35 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON36, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON36 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON37, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON37 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON38, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON38 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON39, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON39 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON40, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON40 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON41, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON41 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON42, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON42 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON43, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON43 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON44, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON44 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON45, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON45 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON46, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON46 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_VOW_VAD_MON47, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_VOW_VAD_MON47 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_23TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_23TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON2_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON2_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON2_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON2_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON2_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON2_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_CON2_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_CON2_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_IIR_COEF_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_12_11_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_14_13_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_16_15_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_18_17_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_20_19_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_22_21_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_24_23_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_26_25_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_28_27_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_30_29_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_ULCF_CFG_32_31_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_UL_SRC_MON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_UL_SRC_MON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_SRC_DEBUG_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_SRC_DEBUG_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_SRC_DEBUG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_SRC_DEBUG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_SRC_DEBUG_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_SRC_DEBUG_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_SRC_DEBUG_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_SRC_DEBUG_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA_AMIC_CFG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA_AMIC_CFG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_24TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_24TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_CON2_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_IIR_COEF_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_12_11_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_14_13_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_16_15_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_18_17_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_20_19_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_22_21_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_24_23_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_26_25_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_28_27_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_30_29_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_3,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_2,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_ULCF_CFG_32_31_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_UL_SRC_MON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_SRC_DEBUG_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_SRC_DEBUG_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_SRC_DEBUG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_SRC_DEBUG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_SRC_DEBUG_MON0_1,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_SRC_DEBUG_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_SRC_DEBUG_MON0_0,
		    &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_SRC_DEBUG_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VOW_AFE_ADDA6_AMIC_CFG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_VOW_AFE_ADDA6_AMIC_CFG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_25TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_25TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON2_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON2_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON2_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON2_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON2_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON2_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_CON2_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_CON2_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_IIR_COEF_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_IIR_COEF_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_02_01_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_02_01_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_02_01_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_02_01_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_02_01_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_02_01_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_02_01_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_02_01_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_04_03_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_04_03_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_04_03_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_04_03_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_04_03_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_04_03_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_04_03_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_04_03_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_06_05_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_06_05_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_06_05_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_06_05_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_06_05_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_06_05_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_06_05_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_06_05_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_08_07_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_08_07_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_08_07_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_08_07_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_08_07_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_08_07_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_08_07_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_08_07_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_10_09_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_10_09_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_10_09_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_10_09_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_10_09_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_10_09_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_10_09_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_10_09_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_12_11_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_12_11_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_12_11_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_12_11_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_12_11_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_12_11_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_12_11_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_12_11_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_14_13_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_14_13_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_14_13_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_14_13_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_14_13_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_14_13_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_14_13_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_14_13_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_16_15_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_16_15_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_16_15_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_16_15_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_16_15_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_16_15_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_16_15_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_16_15_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_18_17_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_18_17_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_18_17_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_18_17_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_18_17_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_18_17_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_18_17_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_18_17_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_20_19_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_20_19_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_20_19_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_20_19_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_20_19_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_20_19_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_20_19_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_20_19_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_22_21_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_22_21_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_22_21_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_22_21_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_22_21_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_22_21_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_22_21_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_22_21_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_24_23_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_24_23_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_24_23_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_24_23_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_24_23_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_24_23_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_24_23_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_24_23_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_26_25_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_26_25_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_26_25_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_26_25_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_26_25_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_26_25_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_26_25_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_26_25_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_28_27_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_28_27_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_28_27_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_28_27_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_28_27_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_28_27_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_28_27_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_28_27_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_30_29_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_30_29_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_30_29_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_30_29_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_30_29_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_30_29_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_30_29_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_30_29_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_32_31_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_32_31_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_32_31_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_32_31_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_32_31_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_32_31_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_ULCF_CFG_32_31_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_ULCF_CFG_32_31_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON0_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON0_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON0_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON0_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON1_3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON1_3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON1_2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON1_2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON1_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON1_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_UL_SRC_MON1_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_UL_SRC_MON1_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_SRC_DEBUG_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_SRC_DEBUG_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_SRC_DEBUG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_SRC_DEBUG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_SRC_DEBUG_MON0_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_SRC_DEBUG_MON0_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_SRC_DEBUG_MON0_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_SRC_DEBUG_MON0_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_ADDA7_AMIC_CFG_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_ADDA7_AMIC_CFG_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_26TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_26TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_COM_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_COM_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_V18N_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_V18N_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_V18N_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_V18N_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_TONREF_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_TONREF_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_TONREF_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_TONREF_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_TONREF_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_TONREF_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_TONREF_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_TONREF_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_TONREF_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_TONREF_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_TONREFTUNER_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_CLH_TONREFTUNER_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_TONREFTUNER_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_CLH_TONREFTUNER_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_TONEND_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_TONEND_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_OV_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_OV_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_OV_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_OV_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_OV_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_OV_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DA_MON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DA_MON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_AD_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_AD_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_COM_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_COM_MON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_MON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_COM_MON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_MON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_COM_MON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_MON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_COM_MON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_COM_MON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_DEBUG_MON_SEL, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_CLH_DEBUG_MON_SEL = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_DEBUG_IN, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_DEBUG_IN = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT_SEL, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT_SEL = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_RESERVE_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_RESERVE_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_RESERVE_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_RESERVE_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_RESERVE_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_RESERVE_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_FORCEZCD_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_CLH_FORCEZCD_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_REFGEN_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_REFGEN_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_27TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_27TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_16, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_16 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_23, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_23 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_34, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_34 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_43, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_43 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_46, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_46 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_47, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_47 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_48, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_48 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_49, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_49 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_53, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_53 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_54, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_54 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_55, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_55 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_56, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_56 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_57, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_57 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_58, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_58 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_59, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_59 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_60, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_60 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_61, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_61 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_62, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_62 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_63, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_63 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_64, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_64 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_65, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_65 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_66, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_66 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_67, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_67 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_68, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_68 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_69, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_69 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_70, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_70 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_71, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_71 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_72, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_72 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_73, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_73 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_74, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_74 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_75, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_75 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_76, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_76 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_77, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_77 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_78, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_78 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_79, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_79 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_80, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_80 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_81, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_81 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_82, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_82 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_83, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_83 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_84, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_84 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_85, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_85 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_86, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_86 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_87, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_87 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_88, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_88 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_89, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_89 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_90, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_90 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_91, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_91 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_92, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_92 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_93, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_93 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_94, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_94 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_95, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_95 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_96, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_96 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_97, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_97 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_98, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_98 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_99, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_99 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_100, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_100 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_101, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_101 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_102, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_102 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_103, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_103 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_104, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_104 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_105, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_105 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_106, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_106 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_107, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_107 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_108, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_108 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_109, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_109 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_110, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_110 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_111, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_111 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_112, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_112 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_113, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_113 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_114, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_114 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_115, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_115 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_116, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_116 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_117, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_117 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_118, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_118 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_119, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_119 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_120, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_120 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_28TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_28TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_16, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_16 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_23, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_23 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_34, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_34 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_43, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_43 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_46, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_46 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_47, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_47 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_48, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_48 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_49, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_49 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_53, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_53 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_54, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_54 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_55, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_55 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_56, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_56 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_57, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_57 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_58, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_58 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_59, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_59 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_60, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_60 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_61, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_61 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_62, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_62 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_63, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_63 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_64, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_64 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_65, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_65 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_66, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_66 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_67, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_67 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_68, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_68 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_69, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_69 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_70, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_70 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_71, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_71 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_72, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_72 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_73, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_73 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_74, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_74 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_75, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_75 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_76, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_76 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_77, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_77 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_78, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_78 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_79, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_79 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_80, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_80 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_81, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_81 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_82, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_82 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_83, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_83 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_84, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_84 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_85, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_85 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_86, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_86 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_87, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_87 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_88, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_88 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_89, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_89 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_90, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_90 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_91, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_91 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_92, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_92 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_93, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_93 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_94, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_94 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_95, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_95 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_96, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_96 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_97, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_97 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_98, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_98 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_99, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_99 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_100, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_100 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_101, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_101 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_102, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_102 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_103, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_103 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_104, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_104 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_105, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_105 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_106, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_106 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_107, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_107 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_108, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_108 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_109, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_109 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_110, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_110 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_111, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_111 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_112, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_112 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_113, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_113 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_114, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_114 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_115, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_115 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_116, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_116 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_117, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_117 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_118, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_118 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_119, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_119 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_120, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_120 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_29TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_29TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_121, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_121 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_122, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_122 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_123, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_123 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_124, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_124 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_125, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_125 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_126, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_126 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_MSB_127, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_MSB_127 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_121, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_121 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_122, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_122 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_123, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_123 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_124, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_124 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_125, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_125 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_126, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_126 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT0_LSB_127, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT0_LSB_127 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_30TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_30TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_16, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_16 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_23, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_23 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_34, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_34 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_43, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_43 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_46, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_46 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_47, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_47 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_48, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_48 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_49, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_49 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_53, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_53 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_54, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_54 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_55, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_55 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_56, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_56 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_57, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_57 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_58, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_58 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_59, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_59 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_60, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_60 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_61, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_61 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_62, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_62 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_63, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_63 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_64, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_64 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_65, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_65 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_66, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_66 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_67, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_67 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_68, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_68 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_69, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_69 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_70, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_70 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_71, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_71 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_72, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_72 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_73, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_73 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_74, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_74 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_75, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_75 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_76, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_76 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_77, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_77 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_78, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_78 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_79, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_79 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_80, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_80 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_81, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_81 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_82, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_82 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_83, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_83 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_84, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_84 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_85, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_85 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_86, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_86 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_87, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_87 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_88, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_88 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_89, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_89 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_90, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_90 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_91, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_91 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_92, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_92 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_93, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_93 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_94, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_94 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_95, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_95 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_96, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_96 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_97, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_97 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_98, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_98 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_99, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_99 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_100, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_100 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_101, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_101 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_102, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_102 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_103, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_103 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_104, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_104 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_105, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_105 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_106, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_106 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_107, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_107 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_108, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_108 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_109, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_109 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_110, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_110 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_111, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_111 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_112, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_112 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_113, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_113 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_114, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_114 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_115, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_115 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_116, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_116 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_117, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_117 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_118, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_118 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_119, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_119 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_120, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_120 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_31TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_31TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_16, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_16 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_23, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_23 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_34, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_34 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_43, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_43 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_46, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_46 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_47, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_47 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_48, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_48 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_49, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_49 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_53, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_53 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_54, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_54 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_55, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_55 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_56, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_56 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_57, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_57 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_58, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_58 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_59, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_59 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_60, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_60 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_61, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_61 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_62, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_62 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_63, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_63 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_64, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_64 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_65, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_65 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_66, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_66 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_67, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_67 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_68, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_68 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_69, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_69 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_70, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_70 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_71, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_71 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_72, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_72 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_73, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_73 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_74, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_74 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_75, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_75 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_76, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_76 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_77, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_77 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_78, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_78 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_79, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_79 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_80, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_80 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_81, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_81 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_82, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_82 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_83, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_83 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_84, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_84 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_85, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_85 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_86, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_86 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_87, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_87 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_88, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_88 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_89, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_89 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_90, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_90 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_91, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_91 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_92, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_92 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_93, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_93 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_94, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_94 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_95, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_95 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_96, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_96 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_97, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_97 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_98, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_98 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_99, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_99 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_100, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_100 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_101, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_101 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_102, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_102 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_103, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_103 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_104, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_104 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_105, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_105 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_106, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_106 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_107, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_107 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_108, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_108 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_109, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_109 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_110, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_110 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_111, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_111 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_112, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_112 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_113, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_113 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_114, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_114 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_115, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_115 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_116, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_116 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_117, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_117 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_118, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_118 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_119, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_119 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_120, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_120 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_32TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_32TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_121, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_121 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_122, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_122 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_123, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_123 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_124, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_124 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_125, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_125 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_126, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_126 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_MSB_127, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_MSB_127 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_121, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_121 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_122, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_122 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_123, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_123 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_124, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_124 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_125, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_125 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_126, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_126 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLH_LUT1_LSB_127, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLH_LUT1_LSB_127 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AFE_CLH_HP_FIFO_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_CLH_HP_FIFO_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_CLH_HP_FIFO_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_CLH_HP_FIFO_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_CLH_HP_FIFO_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_CLH_HP_FIFO_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_CLH_HSLO_FIFO_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_MON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_CLH_HSLO_FIFO_MON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AFE_CLH_HSLO_FIFO_MON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AFE_CLH_HSLO_FIFO_MON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_33TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_33TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDIO_DIG_34TH_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDIO_DIG_34TH_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON16, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON16 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON23, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON23 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON34, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON34 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON43, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON43 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON46, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON46 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON47, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON47 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON48, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON48 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON49, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON49 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON53, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON53 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON54, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON54 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON55, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON55 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON56, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON56 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON57, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON57 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON58, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON58 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON59, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON59 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON60, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON60 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON61, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON61 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON62, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON62 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON63, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON63 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON64, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON64 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON65, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON65 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON66, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON66 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON67, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON67 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON68, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON68 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON69, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON69 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON70, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON70 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON71, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON71 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON72, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON72 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON73, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON73 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON74, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON74 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON75, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON75 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON76, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON76 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON77, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON77 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON78, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON78 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON79, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON79 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON80, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON80 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_PMU_CON81, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_PMU_CON81 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDENC_2_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON5, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON6, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON7, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON8, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON8 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON9, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON9 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON10, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON10 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON11, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON11 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON12, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON12 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON13, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON13 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON14, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON14 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON15, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON15 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON16, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON16 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON17, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON17 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON18, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON18 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON19, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON19 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON20, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON20 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON21, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON21 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON22, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON22 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON23, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON23 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON24, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON24 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON25, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON25 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON26, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON26 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON27, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON27 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON28, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON28 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON29, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON29 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON30, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON30 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON31, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON31 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON32, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON32 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON33, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON33 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON34, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON34 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON35, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON35 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON36, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON36 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON37, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON37 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON38, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON38 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON39, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON39 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON40, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON40 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON41, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON41 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON42, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON42 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON43, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON43 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON44, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON44 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON45, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON45 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON46, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON46 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON47, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON47 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON48, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON48 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON49, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON49 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON50, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON50 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON51, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON51 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON52, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON52 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON53, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON53 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON54, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON54 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON55, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON55 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON56, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON56 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON57, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON57 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON58, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON58 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON59, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON59 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON60, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON60 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON61, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON61 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON62, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON62 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON63, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON63 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON64, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON64 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON65, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON65 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON66, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON66 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON67, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON67 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON68, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON68 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON69, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON69 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON70, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON70 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_PMU_CON71, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_PMU_CON71 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON4, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON5, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON6, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON7, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON8, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON8 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON9, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON9 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON10, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON10 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON11, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON11 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON12, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON12 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON13, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON13 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON14, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON14 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON15, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON15 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON16, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON16 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON17, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON17 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON18, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON18 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON19, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON19 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON20, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON20 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON21, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON21 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON22, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON22 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON23, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON23 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON24, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON24 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON25, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON25 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON26, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON26 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON27, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON27 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON28, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON28 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON29, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON29 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDENC_2_2_PMU_CON30, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDENC_2_2_PMU_CON30 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDDEC_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON16, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON16 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON23, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON23 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON25, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON25 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON26, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON26 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON27, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON27 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON34, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON34 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON43, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON43 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON46, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON46 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON47, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON47 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON48, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON48 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON49, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON49 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON53, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON53 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON54, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON54 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON55, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON55 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON56, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON56 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON57, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON57 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON58, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON58 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON59, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON59 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON60, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON60 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON61, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON61 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON62, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON62 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON63, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON63 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON64, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON64 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON65, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON65 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON66, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON66 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON67, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON67 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON68, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON68 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON69, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON69 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON70, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON70 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON71, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON71 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON72, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON72 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON73, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON73 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON74, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON74 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON75, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON75 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON76, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON76 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON77, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON77 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON78, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON78 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON79, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON79 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON80, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON80 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON81, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON81 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON82, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON82 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON83, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON83 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON84, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON84 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON85, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON85 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON86, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON86 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON87, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON87 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON88, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON88 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON89, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON89 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDDEC_PMU_CON90, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDDEC_PMU_CON90 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDZCD_DSN_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDZCD_DSN_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDZCD_DSN_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUDZCD_DSN_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDZCD_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDZCD_DSN_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUDZCD_DSN_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUDZCD_DSN_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ZCD_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ZCD_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ZCD_CON1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ZCD_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ZCD_CON2_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON2_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ZCD_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ZCD_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ZCD_CON4_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON4_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ZCD_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ZCD_CON5_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ZCD_CON5_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ACCDET_DSN_DIG_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_DIG_ID_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ACCDET_DSN_DIG_ID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_DIG_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ACCDET_DSN_DIG_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_DIG_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_ACCDET_DSN_DIG_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_DSN_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_DSN_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_DSN_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON0_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON1_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON2_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON2_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON2_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON2_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON3_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON3_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON3_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON3_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON4_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON4_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON4_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON4_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON5_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON5_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON5_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON5_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON7_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON7_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON7_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON7_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON8_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON8_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON8_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON8_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON9_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON9_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON9_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON9_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON10_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON10_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON10_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON10_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON11_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON11_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON11_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON11_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON12_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON12_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON12_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON12_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON13_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON13_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON13_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON13_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON14_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON14_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON14_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON14_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON16_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON16_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON16_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON16_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON18_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON18_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON18_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON18_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON19_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON19_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON19_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON19_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON20_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON20_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON20_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON20_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON21_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON21_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON21_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON21_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON22_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON22_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON22_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON22_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON23_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON23_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON23_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON23_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON24, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON24 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON25_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON25_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON25_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON25_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON26_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON26_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON26_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON26_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON27_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON27_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON27_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON27_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON28_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON28_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON28_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON28_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON29_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON29_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON29_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON29_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON30_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON30_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON30_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON30_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON31_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON31_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON31_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON31_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON32_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON32_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON32_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON32_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON33_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON33_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON33_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON33_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON34_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON34_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON34_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON34_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON35_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON35_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON35_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON35_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON38_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON38_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON38_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON38_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACCDET_CON40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACCDET_CON40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_DSN_ID0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_DSN_ID0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_DSN_ID1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_DSN_ID1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_REV1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_REV1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TPM0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TPM0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TPM1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TPM1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TPM2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TPM2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TPM3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TPM3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TOP_CLK_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_CLK_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_CLK_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_CLK_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_RST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_RST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_MON_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_MON_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_MON_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_MON_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_STRUP_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_HK_TOP_STRUP_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TOP_STRUP_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_HK_TOP_STRUP_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TOP_LDO_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_LDO_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_LDO_STATUS, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_HK_TOP_LDO_STATUS = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HK_TOP_WKEY_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_WKEY_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_WKEY_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_WKEY_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_HK_TOP_TEST_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HK_TOP_TEST_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_PMU_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_ID0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_ID0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_ID1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_ID1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_REV1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_REV1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_ESP, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_ESP = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_FPI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_FPI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_1_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_1_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC4_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC4_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC4_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC4_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC5_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC5_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC5_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC5_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC9_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC9_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC9_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC9_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC10_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC10_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC10_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC10_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC30_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC30_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC30_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC30_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC45_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC45_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC45_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC45_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC46_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC46_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ADC46_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ADC46_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_STA0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_STA0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_STA1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_STA1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_STA3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_STA3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_STA4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_STA4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_LIST_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_SPL_LIST_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_ID0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_ID0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_ID1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_ID1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_REV1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_REV1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_ESP, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_ESP = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_2_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_2_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_RQST0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_RQST0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_ID0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_ID0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_ID1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_ID1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_REV0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_REV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_REV1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_REV1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_ESP, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_ESP = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_SPL_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_SPL_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AVG_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AVG_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AVG_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AVG_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AVG_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AVG_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AVG_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AVG_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AVG_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AVG_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_TRIM_SEL2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_TRIM_SEL2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON28, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON28 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON29, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON29 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON33, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON33 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON35, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON35 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON36, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON36 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON37, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON37 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON38, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON38 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON39, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON39 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON44, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON44 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_CON45, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_CON45 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AUTORPT0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AUTORPT0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AUTORPT1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AUTORPT1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_AUTORPT2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_AUTORPT2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ACCDET0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ACCDET0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_ACCDET1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_ACCDET1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DBG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_DBG0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DBG1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_DBG1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_PRI_NEW, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AUXADC_PRI_NEW = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR_NUM = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR8, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR8 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR9, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR9 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR10, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR10 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR11, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR11 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR12, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR12 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR13, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR13 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR14, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR14 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR15, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR15 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR16, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR16 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR17, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR17 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR18, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR18 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR19, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR19 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR36, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR36 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR37, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR37 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR38, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR38 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR39, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR39 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR40, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR40 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR41, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR41 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR42, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR42 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR43, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR43 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR44, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR44 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR45, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR45 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR46, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR46 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR47, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR47 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR48, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR48 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR49, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR49 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR50, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR50 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR51, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR51 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR52, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR52 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR53, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR53 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR54, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR54 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_AUXADC_DIG_3_ELR55, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_AUXADC_DIG_3_ELR55 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TPM0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TPM0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_TPM0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TPM0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TPM1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TPM1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_TPM1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TPM1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_CKPDN_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_TOP_CKPDN_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_TOP_CKHWEN_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_TOP_CKHWEN_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_CLK_DCM_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_TOP_CLK_DCM_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_VR_CLK_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_TOP_VR_CLK_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VD105_OC_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_VD105_OC_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TEST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TEST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TEST_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TEST_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VAUD18_ACK, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VAUD18_ACK = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_ELR_NUM = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_TOP_ELR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_TOP_ELR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_DSN_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_DSN_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_GNR0_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_GNR0_DSN_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_VAUD18_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_VAUD18_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_VAUD18_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_MON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_VAUD18_MON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_EN0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_EN0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_EN0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_EN0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_EN0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_EN0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_EN1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_EN1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_EN1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_EN1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_EN1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_EN1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_CFG0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_CFG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_CFG0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_CFG0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_CFG0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_CFG0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_CFG1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_CFG1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_CFG1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_CFG1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_OP_CFG1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_OP_CFG1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_MULTI_SW_0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_MULTI_SW_0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_VAUD18_MULTI_SW_1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_LDO_VAUD18_MULTI_SW_1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VD105_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VD105_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VAUD18_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VAUD18_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VAUD18_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VAUD18_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VAUD18_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VAUD18_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VPLL18_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VPLL18_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VPLL18_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VPLL18_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VPLL18_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VPLL18_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_LDO_ANA0_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_LDO_ANA0_ELR_NUM = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VD105_ELR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VD105_ELR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_ID_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_ID_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_ID_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_ID_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_REV1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_REV1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_REV2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_REV2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_REV3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_REV3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_DSN_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CLK_TRIM_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CLK_TRIM_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CLK_TRIM_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CLK_TRIM_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CLK_TRIM_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CLK_TRIM_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CLK_TRIM_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CLK_TRIM_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PLT_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON8 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON9 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_OTP_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON17, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON17 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON18, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON18 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON19, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON19 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_OTP_CON21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_OTP_CON21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_TMA_KEY, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_TMA_KEY = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_TMA_KEY_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_TMA_KEY_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_ANA_KEY, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_ANA_KEY = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_ANA_KEY_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_ANA_KEY_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_MDB_CONF0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_MDB_CONF0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_MDB_CONF0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_MDB_CONF0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_MDB_CONF1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_MDB_CONF1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_MDB_CONF1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_MDB_CONF1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_MDB_CONF2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_MDB_CONF2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_DIG_WPK, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_DIG_WPK = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_DIG_WPK_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_DIG_WPK_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_ELR_NUM = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_ELR0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_ELR0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLT0_ELR1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLT0_ELR1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_ID_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_I2CRECORD_ID_ANA_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_ID_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_I2CRECORD_ID_DIG_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_I2CRECORD_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_REV1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_I2CRECORD_REV1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_REV2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_I2CRECORD_REV2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_REV3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_I2CRECORD_REV3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_I2CRECORD_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_I2CRECORD_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD0_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD0_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD1_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD1_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD2_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD2_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD2_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD2_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD3_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD3_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD3_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD3_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD4_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD4_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD4_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD4_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD5_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD5_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD5_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD5_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD6_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD6_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD6_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD6_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD7_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD7_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD7_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD7_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD8_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD8_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD8_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD8_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD9_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD9_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD9_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD9_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD10_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD10_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD10_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD10_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD11_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD11_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD11_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD11_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD12_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD12_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD12_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD12_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD13_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD13_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD13_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD13_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD14_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD14_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD14_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD14_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD15_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD15_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CMD15_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CMD15_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA13, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA13 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA14, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA14 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_DATA15, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_DATA15 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_INT_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON7 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON8 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON9 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_INT_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_INT_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_INT_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_INT_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_INT_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RECORD_INT_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RECORD_INT_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_DEW_WRITE_TEST_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DEW_WRITE_TEST_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_DEW_WRITE_TEST_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DEW_WRITE_TEST_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_I2C_TEST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_I2C_TEST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_ID_ANA, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_ID_ANA = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_ID_DIG, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_ID_DIG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_REV1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_REV1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_DBI0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_DBI0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_DBI1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_DBI1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_TOP_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_TOP_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PSC_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PSC_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PSC_WPK_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_WPK_L = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_WPK_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_WPK_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_DBG0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_DBG0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PSC_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_ELR_NUM = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PSC_ELR0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_ELR0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PSC_ELR1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PSC_ELR1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ANATOP_ANA_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_ANA_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_DIG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_DIG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_ANA_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_ANA_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_DIG_REV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_DIG_REV = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_ESP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_ESP = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_FPI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_FPI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TSBG_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TSBG_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TSBG_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TSBG_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TSBG_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TSBG_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_IVGEN_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_IVGEN_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_IVGEN_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_IVGEN_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_CLKSQ_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_CLKSQ_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPIOSC_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPIOSC_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLL208M_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLL208M_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLL208M_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLL208M_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLL208M_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLL208M_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLL208M_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLL208M_PMU_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLL208M_PMU_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLL208M_PMU_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PLL208M_PMU_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PLL208M_PMU_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VOWPLL_PMU_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VOWPLL_PMU_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ANATOP_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ANATOP_ELR_NUM = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_ELR_0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_ELR_0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_ELR_1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_ELR_1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_ELR_2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_ELR_2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_ELR_3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_ELR_3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_STRUP_ELR_4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_STRUP_ELR_4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP0_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_REV0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_REV0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_DSN_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_DSN_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP0_DMY, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP0_DMY = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HWCID_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HWCID_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_HWCID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_HWCID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SWCID_L, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SWCID_L = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SWCID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SWCID_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TEST_OUT, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_OUT = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TEST_OUT_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_OUT_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON9, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON9 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TEST_CON11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TEST_CON11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TESTMODE_SW, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TESTMODE_SW = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TDSEL_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TDSEL_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TDSEL_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TDSEL_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TDSEL_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TDSEL_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_RDSEL_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_RDSEL_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SMT_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SMT_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SMT_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SMT_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RSV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RSV0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RSV1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RSV1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_DRV_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DRV_CON6 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_STATUS, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_STATUS = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_STATUS_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_STATUS_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_STATUS_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_STATUS_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_PWOFF_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_PWOFF_CON = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_TRAP, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_TRAP = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_ACDIF_MON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACDIF_MON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_ACDIF_MON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_ACDIF_MON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG00, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG00 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG01, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG01 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG02, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG02 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG10, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG10 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG11, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG11 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG12, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG12 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG20, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG20 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG21, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG21 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG22, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG22 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG30, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG30 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG31, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG31 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG32, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG32 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG40, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG40 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG41, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG41 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG42, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG42 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG50, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG50 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG51, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG51 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TMBIST_CFG52, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TMBIST_CFG52 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP1_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP1_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP1_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP1_REV0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_REV0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP1_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP1_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_DSN_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP1_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP1_DSN_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DIR0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DIR0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DIR0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DIR0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DIR0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DIR0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DIR1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DIR1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DIR1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DIR1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DIR1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DIR1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLEN0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLEN0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLEN0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLEN0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLEN0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLEN0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLEN1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLEN1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLEN1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLEN1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLEN1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLEN1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLSEL0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLSEL0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLSEL0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_GPIO_PULLSEL0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLSEL0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_GPIO_PULLSEL0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLSEL1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PULLSEL1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLSEL1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_GPIO_PULLSEL1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_PULLSEL1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_GPIO_PULLSEL1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_DINV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DINV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DINV0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DINV0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DINV0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DINV0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DINV1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DINV1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DINV1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DINV1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DINV1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DINV1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DOUT0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DOUT0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DOUT0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DOUT0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DOUT0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DOUT0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DOUT1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DOUT1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DOUT1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DOUT1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_DOUT1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_DOUT1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_PI0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PI0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_PI1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_PI1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_POE0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_POE0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_POE1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_POE1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE2_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE2_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE2_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE2_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE3_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE3_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE3_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE3_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE4_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE4_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE4_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE4_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE5_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE5_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE5_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE5_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE6_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE6_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_MODE6_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_MODE6_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_GPIO_RSV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_RSV = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_GPIO_CON, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_GPIO_CON = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP2_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP2_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_REV0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_REV0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_DSN_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_DSN_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_PAM0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_PAM0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_PAM0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_PAM0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_PAM1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_PAM1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_PAM1_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_PAM1_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKPDN_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CKPDN_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKPDN_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKPDN_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKPDN_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKPDN_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKPDN_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CKPDN_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKPDN_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKPDN_CON1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKPDN_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKPDN_CON1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKSEL_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CKSEL_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKSEL_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKSEL_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKSEL_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKSEL_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKDIVSEL_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKDIVSEL_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKDIVSEL_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKDIVSEL_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKDIVSEL_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKDIVSEL_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKHWEN_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CKHWEN_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKHWEN_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKHWEN_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_CKHWEN_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_CKHWEN_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_SMPS_OSC_DBG, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_SMPS_OSC_DBG = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKTST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CKTST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CKTST_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CKTST_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_CLK_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_CLK_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_STATUS, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_STATUS = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_STATUS_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_STATUS_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_STATUS_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_STATUS_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_FQMTR_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_FQMTR_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_FQMTR_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_FQMTR_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_FQMTR_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_FQMTR_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_FQMTR_DAT0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_FQMTR_DAT0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_FQMTR_DAT1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_FQMTR_DAT1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR_NUM, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR_NUM = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP2_ELR7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP2_ELR7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP3_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_ID = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP3_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP3_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP3_REV0_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_REV0_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP3_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_DSN_DBI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP3_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_DSN_DBI_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP3_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP3_DSN_DXI = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_MASK_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_MASK_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_MASK_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_MASK_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_MASK_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_MASK_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_MASK_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_MASK_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_MASK_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_MASK_CON1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_MASK_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_MASK_CON1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_STATUS0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_STATUS0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_STATUS1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT_STATUS1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT_RAW_STATUS0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_RAW_STATUS0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT_RAW_STATUS1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT_RAW_STATUS1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_PMRC_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PMRC_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PMRC_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PMRC_CON0_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PMRC_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PMRC_CON0_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PMRC_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PMRC_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PMRC_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PMRC_CON1_SET = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_PMRC_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_PMRC_CON1_CLR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VDIG18_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VDIG18_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_VDIG18_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VDIG18_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_WR_ADDR_MASK, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_SPMI_WR_ADDR_MASK = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SPMI_WR_ADDR_MASK_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_SPMI_WR_ADDR_MASK_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SPMI_RD_ADDR, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_RD_ADDR = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_RD_ADDR_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_RD_ADDR_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_RD_ADDR_MASK, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_SPMI_RD_ADDR_MASK = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SPMI_RD_ADDR_MASK_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_SPMI_RD_ADDR_MASK_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SPMI_WR_DATA, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_WR_DATA = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_WR_DATA_MASK, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_SPMI_WR_DATA_MASK = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SPMI_RD_DATA, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_RD_DATA = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_RD_DATA_MASK, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_SPMI_RD_DATA_MASK = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_SPMI_INT_STS, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_INT_STS = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_INT_EN, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_INT_EN = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_RCS_BUS_SEL, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_RCS_BUS_SEL = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_SPMI_RCS_CLK_SEL, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_SPMI_RCS_CLK_SEL = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_DA_INTF_STTING0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DA_INTF_STTING0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_DA_INTF_STTING1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DA_INTF_STTING1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_DA_INTF_STTING2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DA_INTF_STTING2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_DA_INTF_STTING3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_DA_INTF_STTING3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_AD_STATUS0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_AD_STATUS0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_CTL0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_CTL0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_CTL1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_CTL1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_CTL2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_CTL2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_CTL3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_CTL3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_STS0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_STS0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_STS1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_STS1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_STS2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_STS2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_CTL0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_CTL0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_CTL1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_CTL1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_CTL2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_CTL2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_CTL3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_CTL3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_STS0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_STS0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_STS1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_STS1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_MTC_VOW_STS2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_MTC_VOW_STS2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT1_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT1_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_CON1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_CON1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT1_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_MASK_CON0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_MASK_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_MASK_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_MASK_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_MASK_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_MASK_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_MASK_CON1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_MASK_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_MASK_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_MASK_CON1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_MASK_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_MASK_CON1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_STATUS0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT1_STATUS0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_STATUS1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT1_STATUS1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_STATUS2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_INT1_STATUS2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_RAW_STATUS0, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_RAW_STATUS0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_INT1_RAW_STATUS1, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_INT1_RAW_STATUS1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_CON0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_CON1 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_CON2 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_CON3 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_CON4 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_CON5 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_VCC_STS0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_VCC_STS0 = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_ID, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_ID = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_ID_H, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_ID_H = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_REV0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_REV0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_REV0_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_REV0_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_DSN_DBI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_DSN_DBI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_DSN_DBI_H, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_DSN_DBI_H = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_DSN_DXI, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_DSN_DXI = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_KEY0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_KEY0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_KEY1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_KEY1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_KEY2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_KEY2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_KEY3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_KEY3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON0, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON0 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON0_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON0_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON0_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON0_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON1, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON1 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON1_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON1_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON1_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON1_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON2, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON2 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON2_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON2_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON2_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON2_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON3, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON3 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON3_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON3_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON3_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON3_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON4, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON4 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON4_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON4_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON4_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON4_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON5, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON5 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON5_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON5_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON5_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON5_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON6, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON6 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON6_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON6_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON6_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON6_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON7, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON7 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON7_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON7_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON7_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON7_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON8, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_CON8 = 0x%x\n",
		       value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON8_SET, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON8_SET = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_CON8_CLR, &value);
	n += scnprintf(buffer + n, size - n,
		       "MT6681_TOP_RST_REG_CON8_CLR = 0x%x\n", value);
	regmap_read(priv->regmap, MT6681_TOP_RST_REG_RSV, &value);
	n += scnprintf(buffer + n, size - n, "MT6681_TOP_RST_REG_RSV = 0x%x\n",
		       value);
	scp_wake_release(adap);
	return n;
}
static ssize_t mt6681_debugfs_read(struct file *file, char __user *buf,
				   size_t count, loff_t *pos)
{
	struct mt6681_priv *priv = file->private_data;
	const int size = 80000;
	char *buffer = NULL; /* for reduce kernel stack */
	int n = 0, ret = 0;

	buffer = kmalloc(size, GFP_KERNEL);
	if (!buffer)
		return -ENOMEM;

	n = mt6681_codec_read(priv, buffer, size);

	ret = simple_read_from_buffer(buf, count, pos, buffer, n);
	kfree(buffer);
	return ret;
}

static ssize_t mt6681_codec_sysfs_write(struct file *filp, struct kobject *kobj,
					struct bin_attribute *bin_attr,
					char *buf, loff_t off, size_t count)
{
	struct mt6681_priv *priv = (struct mt6681_priv *)bin_attr->private;

	char input[MAX_DEBUG_WRITE_INPUT];
	char *temp, *command, *str_begin;
	char delim[] = " ,";

	if (!count) {
		dev_info(priv->dev, "%s(), count is 0, return directly\n",
			 __func__);
		goto exit;
	}

	if (count >= MAX_DEBUG_WRITE_INPUT)
		count = MAX_DEBUG_WRITE_INPUT - 1;

	memset((void *)input, 0, MAX_DEBUG_WRITE_INPUT);
	memcpy(input, buf, count);
	input[count] = '\0';

	str_begin = kstrndup(input, MAX_DEBUG_WRITE_INPUT - 1, GFP_KERNEL);
	if (!str_begin) {
		dev_info(priv->dev, "%s(), kstrdup fail\n", __func__);
		goto exit;
	}
	temp = str_begin;
	command = strsep(&temp, delim);
	dev_info(priv->dev, "%s(), temp=%s, command = %s\n", __func__, temp,
		 command);

	if (strcmp("write_reg", command) == 0)
		codec_write_reg(priv, temp);

exit:
	return count;
}

static u32 copy_from_buffer_request(void *dest, size_t destsize,
				    const void *src, size_t srcsize, u32 offset,
				    size_t request)
{
	/* if request == -1, offset == 0, copy full srcsize */
	if (offset + request > srcsize)
		request = srcsize - offset;

	/* if destsize == -1, don't check the request size */
	if (!dest || destsize < request) {
		pr_info("%s, buffer null or not enough space", __func__);
		return 0;
	}

	memcpy(dest, src + offset, request);

	return request;
}

/*
 * sysfs bin_attribute node
 */
static ssize_t mt6681_codec_sysfs_read(struct file *filep, struct kobject *kobj,
				       struct bin_attribute *attr, char *buf,
				       loff_t offset, size_t size)
{
	size_t read_size, ceil_size, page_mask;
	ssize_t ret;

	struct mt6681_priv *priv = (struct mt6681_priv *)attr->private;
	char *buffer = NULL; /* for reduce kernel stack */

	buffer = kzalloc(CODEC_SYS_DEBUG_SIZE, GFP_KERNEL);
	if (!buffer)
		return -ENOMEM;

	/* here read size may be different because of reg return may different
	 */
	read_size = mt6681_codec_read(priv, buffer, CODEC_SYS_DEBUG_SIZE);
	page_mask = ~(PAGE_SIZE - 1);
	ceil_size = (read_size & page_mask) + PAGE_SIZE;

	pr_info("%s buf[%p] offset = %lld size = %zu read_size[%zu]\n",
		__func__, buf, offset, size, read_size);

	ret = copy_from_buffer_request(buf, -1, buffer, ceil_size, offset,
				       size);
	if (ret < 0)
		ret = 0;

	kfree(buffer);

	return ret;
}

static ssize_t mt6681_debugfs_write(struct file *f, const char __user *buf,
				    size_t count, loff_t *offset)
{
	struct mt6681_priv *priv = f->private_data;
	char input[MAX_DEBUG_WRITE_INPUT];
	char *temp = NULL;
	char *command = NULL;
	char *str_begin = NULL;
	char delim[] = " ,";
	const struct command_function *cf;

	if (!count) {
		dev_info(priv->dev, "%s(), count is 0, return directly\n",
			 __func__);
		goto exit;
	}

	if (count >= MAX_DEBUG_WRITE_INPUT)
		count = MAX_DEBUG_WRITE_INPUT - 1;

	memset((void *)input, 0, MAX_DEBUG_WRITE_INPUT);

	if (copy_from_user(input, buf, count))
		dev_info(priv->dev, "%s(), copy_from_user fail, count = %zu\n",
			 __func__, count);
	input[count] = '\0';

	str_begin = kstrndup(input, MAX_DEBUG_WRITE_INPUT - 1, GFP_KERNEL);
	if (!str_begin) {
		dev_info(priv->dev, "%s(), kstrdup fail\n", __func__);
		goto exit;
	}
	temp = str_begin;

	command = strsep(&temp, delim);

	dev_info(priv->dev, "%s(), command %s, content %s\n", __func__, command,
		 temp);

	for (cf = debug_cmds; cf->cmd; cf++) {
		if (strcmp(cf->cmd, command) == 0) {
			cf->fn(f, temp);
			break;
		}
	}

	kfree(str_begin);
exit:
	return count;
}

static const struct file_operations mt6681_debugfs_ops = {
	.open = mt6681_debugfs_open,
	.write = mt6681_debugfs_write,
	.read = mt6681_debugfs_read,
};

static int mt6681_parse_dt(struct mt6681_priv *priv)
{
	int ret, i;
	const int mux_num = 3;
	unsigned int mic_type_mux[3];
	struct device *dev = priv->dev;
	struct device_node *np;

	np = of_get_child_by_name(dev->parent->of_node, "mt6681-sound");
	if (!np)
		return -EINVAL;

	/* get mic type */
	ret = of_property_read_u32(np, "mediatek,dmic-mode",
				   &priv->dmic_one_wire_mode);
	if (ret) {
		dev_dbg(dev, "%s() failed to read dmic-mode, default 2 wire\n",
			__func__);
		priv->dmic_one_wire_mode = 0;
	}

	ret = of_property_read_u32(np, "audio-r-miso1-enable",
				   &priv->audio_r_miso1_enable);

	if (ret) {
		dev_dbg(priv->dev, "%s() failed to read audio_r_miso1_enable\n",
			__func__);
		priv->audio_r_miso1_enable = 0;
	}
	ret = of_property_read_u32(np, "miso-only",
				   &priv->miso_only);

	if (ret) {
		dev_dbg(priv->dev, "%s() failed to read miso_only\n",
			__func__);
		priv->miso_only = 0;
	}

	ret = of_property_read_u32_array(np, "mediatek,mic-type", mic_type_mux,
					 mux_num);
	if (ret) {
		dev_dbg(dev, "%s() failed to read mic-type, default DCC\n",
			__func__);
		priv->mux_select[MUX_MIC_TYPE_0] = MIC_TYPE_MUX_DCC;
		priv->mux_select[MUX_MIC_TYPE_1] = MIC_TYPE_MUX_DCC;
		priv->mux_select[MUX_MIC_TYPE_2] = MIC_TYPE_MUX_DCC;
		priv->mux_select[MUX_MIC_TYPE_3] = MIC_TYPE_MUX_DCC;
	} else {
		for (i = MUX_MIC_TYPE_0; i <= MUX_MIC_TYPE_3; ++i)
			priv->mux_select[i] = mic_type_mux[i];
	}

	ret = of_property_read_bool(dev->of_node, "vow_dmic_lp");
	if (ret) {
		priv->vow_dmic_lp = 1;
	} else {
		dev_info(dev, "%s() vow_dmic_lp node not exist, default off.\n",
			 __func__);
		priv->vow_dmic_lp = 0;
	}

	/* get auxadc channel */
	priv->hpofs_cal_auxadc = devm_iio_channel_get(dev, "pmic_hpofs_cal");

	ret = PTR_ERR_OR_ZERO(priv->hpofs_cal_auxadc);
	if (ret) {
		if (ret != -EPROBE_DEFER) // EPROBE_DEFER:517
			dev_info(dev,
				 "%s() Get pmic_hpofs_cal iio ch failed (%d)\n",
				 __func__, ret);
		else
			dev_info(
				dev,
				"%s() Get pmic_hpofs_cal iio ch failed (%d), will retry ...\n",
				__func__, ret);
	}

#if IS_ENABLED(CONFIG_MT6681_EFUSE)
	/* get pmic efuse handler */
	priv->hp_efuse = devm_nvmem_device_get(dev, "pmic-hp-efuse");
	ret = PTR_ERR_OR_ZERO(priv->hp_efuse);
	if (ret) {
		if (ret != -EPROBE_DEFER)
			dev_info(dev, "%s() Get efuse failed (%d)\n", __func__,
				 ret);
		else
			dev_info(dev,
				 "%s() Get efuse failed (%d), will retry ...\n",
				 __func__, ret);
	}
#endif

	/* get pmic regulator handler */
#if IS_ENABLED(CONFIG_REGULATOR_MT6681)
	priv->reg_vaud18 = devm_regulator_get_optional(dev, "reg-vaud18");
	ret = IS_ERR(priv->reg_vaud18);
	if (ret) {
		dev_info(dev, "%s() Get regulator failed (%d)\n",
			 __func__, ret);
		return ret;
	}
#endif
	return 0;
}

static int mt6681_platform_driver_probe(struct platform_device *pdev)
{
	struct mt6681_priv *priv = NULL;
	struct mt6681_pmic_info *mpi = NULL;
	int ret;

	dev_info(&pdev->dev, "%s(), dev name %s\n", __func__,
		 dev_name(&pdev->dev));

	priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	dev_set_drvdata(&pdev->dev, priv);
	priv->dev = &pdev->dev;

	/* get parent regmap */
	priv->regmap = dev_get_regmap(pdev->dev.parent, NULL);
	if (!priv->regmap) {
		dev_info(&pdev->dev, "Faled to get parent regmap\n");
		mt6681_probe_done = false;
		return -ENODEV;
	}
	/* get i2c client for scp_request/release */
	mpi = dev_get_drvdata(pdev->dev.parent);
	if (!mpi) {
		dev_info(&pdev->dev, "Faled to get parent driver data\n");
		return -ENODEV;
	}
	priv->i2c_client = mpi->i2c;
	if (!priv->i2c_client) {
		dev_info(&pdev->dev, "Faled to get i2c_client\n");
		return -ENODEV;
	}

	/* create debugfs file */
	priv->debugfs = debugfs_create_file("mtksocanaaudio", S_IFREG | 0444,
					    NULL, priv, &mt6681_debugfs_ops);

	ret = mt6681_parse_dt(priv);
	if (ret) {
		dev_info(&pdev->dev, "%s() fail to parse dts: %d\n", __func__,
			 ret);
		mt6681_probe_done = false;
		return -ENODEV;
	}

	return devm_snd_soc_register_component(
		&pdev->dev, &mt6681_soc_component_driver, mt6681_dai_driver,
		ARRAY_SIZE(mt6681_dai_driver));
}

static const struct of_device_id mt6681_of_match[] = {
	{
		.compatible = "mediatek,mt6681-sound",
	},
	{}};
MODULE_DEVICE_TABLE(of, mt6681_of_match);

static struct platform_driver mt6681_platform_driver = {
	.driver = {
			.name = DEVICE_MT6681_NAME,
			.of_match_table = mt6681_of_match,
		},
	.probe = mt6681_platform_driver_probe,
};

module_platform_driver(mt6681_platform_driver)

	/* Module information */
	MODULE_DESCRIPTION("mt6681 ALSA SoC codec driver");
MODULE_AUTHOR("KaiChieh Chuang <kaichieh.chuang@mediatek.com>");
MODULE_AUTHOR("Eason Yen <eason.yen@mediatek.com>");
MODULE_AUTHOR("Shane Chien <shane.chien@mediatek.com>");
MODULE_AUTHOR("Ting-Fang Hou <Ting-Fang.Hou@mediatek.com>");
MODULE_LICENSE("GPL");
