INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/mini_labs/Binary_to_Gray/Binary_to_Gray.srcs/sources_1/new/Binary_Gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/mini_labs/Binary_to_Gray/Binary_to_Gray.srcs/sim_1/new/Binary_Gray_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_Gray_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/mini_labs/Binary_to_Gray/Binary_to_Gray.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
