Subsystems:
	Basic node block diagram. Status: In development
	Internal memory:
		Architecture. Status: Not initiated
		Word seperation and instruction decoding. Status: Conceptualised	
	Comparator (JEZ, JNZ, JLZ, JGZ). Status: Design complete
	SWP module. Status: Not initiated
	Communication protocol handler. Status: In development
	Internal bus:
		Bus Control. Status: Conceptualised
	ALU:
		ALU functions. Status: Conceptualised
		ALU IC. Status: Not initiated
	RAM node. Status: Not initiated
	Stack node:
		Architecture. Status: Conceptualised
	Display node. Status: Not initiated