Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Sat Feb 07 04:22:21 2026

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |  15975
    Number of guided Components               |  13454 out of  15975  84.2%
    Number of re-implemented Components       |   1899 out of  15975  11.9%
    Number of new/changed Components          |    622 out of  15975   3.9%
  Number of Nets in the input design          |  39364
    Number of guided Nets                     |  26704 out of  39364  67.8%
    Number of partially guided Nets           |   3751 out of  39364   9.5%
    Number of re-routed Nets                  |   6422 out of  39364  16.3%
    Number of new/changed Nets                |   2487 out of  39364   6.3%


The following Components were re-implemented.
---------------------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(0) :
SLICE_X46Y101.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(3) : SLICE_X71Y78.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack : SLICE_X29Y118.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(10) : SLICE_X86Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0) : SLICE_X26Y64.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta : SLICE_X59Y84.
 nf2_core/wr_0_data(25) : SLICE_X32Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)186_1 :
SLICE_X99Y78.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N14271 : SLICE_X112Y36.
 nf2_core/user_data_path/output_queues/removed_oq(2) : SLICE_X24Y114.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(0) : SLICE_X47Y84.
 nf2_core/user_data_path/output_port_lookup/eth_parser/state : SLICE_X108Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b : SLICE_X34Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b : SLICE_X15Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(4) : SLICE_X18Y114.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1) : SLICE_X35Y104.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(22) : SLICE_X90Y56.
 nf2_core/core_256kb_0_reg_wr_data(453) : SLICE_X41Y55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X73Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X81Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X43Y72.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(23) : SLICE_X91Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22)0 :
SLICE_X37Y102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000 : SLICE_X76Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1) : SLICE_X55Y31.
 nf2_core/user_data_path/oq_in_data(2) : SLICE_X83Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0)5_2 : SLICE_X37Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(21) : SLICE_X98Y78.
 nf2_core/core_256kb_0_reg_wr_data(278) : SLICE_X40Y50.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)19 :
SLICE_X99Y74.
 nf2_core/core_256kb_0_reg_wr_data(270) : SLICE_X39Y47.
 nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1 : SLICE_X16Y61.
 nf2_core/user_data_path/output_port_lookup/mac_1(18) : SLICE_X97Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(25) : SLICE_X97Y83.
 nf2_core/user_data_path/output_queues/src_oq_empty(1) : SLICE_X30Y86.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(7) : SLICE_X98Y58.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(15) : SLICE_X98Y59.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(36) : SLICE_X99Y60.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(23) : SLICE_X96Y78.
 nf2_core/user_data_path/output_port_lookup/mac_2(18) : SLICE_X98Y82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en : SLICE_X34Y72.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(0) : SLICE_X99Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(15) : SLICE_X26Y110.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(28) : SLICE_X99Y58.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(2) : SLICE_X99Y59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(6) : SLICE_X99Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/dvld_d1 : SLICE_X99Y77.
 nf2_core/user_data_path/output_port_lookup/mac_1(8) : SLICE_X95Y76.
 nf2_core/user_data_path/output_queues/enable_send_pkt(4) : SLICE_X28Y105.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue10/SP : SLICE_X64Y97.
 nf2_core/user_data_path/ids/in_fifo_data(9) : SLICE_X65Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue11/SP : SLICE_X66Y91.
 nf2_core/user_data_path/ids/in_fifo_data(10) : SLICE_X67Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue20/SP : SLICE_X58Y96.
 nf2_core/user_data_path/ids/in_fifo_data(19) : SLICE_X59Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue12/SP : SLICE_X64Y98.
 nf2_core/user_data_path/ids/in_fifo_data(11) : SLICE_X65Y98.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24) : SLICE_X100Y11.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue21/SP : SLICE_X58Y97.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X100Y9.
 nf2_core/user_data_path/ids/in_fifo_data(20) : SLICE_X59Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue13/SP : SLICE_X66Y86.
 nf2_core/user_data_path/ids/in_fifo_data(12) : SLICE_X67Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue30/SP : SLICE_X56Y99.
 nf2_core/user_data_path/ids/in_fifo_data(29) : SLICE_X57Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue22/SP : SLICE_X54Y96.
 nf2_core/user_data_path/ids/in_fifo_data(21) : SLICE_X55Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue14/SP : SLICE_X60Y96.
 nf2_core/user_data_path/ids/in_fifo_data(13) : SLICE_X61Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue31/SP : SLICE_X64Y99.
 nf2_core/user_data_path/ids/in_fifo_data(30) : SLICE_X65Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue23/SP : SLICE_X56Y92.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta : SLICE_X29Y66.
 nf2_core/user_data_path/ids/in_fifo_data(22) : SLICE_X57Y92.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue15/SP : SLICE_X68Y96.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(10) : SLICE_X98Y61.
 nf2_core/user_data_path/ids/in_fifo_data(14) : SLICE_X69Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(16) : SLICE_X29Y105.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue40/SP : SLICE_X76Y94.
 nf2_core/user_data_path/ids/in_fifo_data(39) : SLICE_X77Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue32/SP : SLICE_X54Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N539 : SLICE_X100Y70.
 nf2_core/user_data_path/ids/in_fifo_data(31) : SLICE_X55Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue24/SP : SLICE_X56Y90.
 nf2_core/user_data_path/op_lut_in_reg_addr(2) : SLICE_X104Y75.
 nf2_core/user_data_path/ids/in_fifo_data(23) : SLICE_X57Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue16/SP : SLICE_X76Y95.
 nf2_core/user_data_path/output_port_lookup/mac_3(42) : SLICE_X101Y78.
 nf2_core/user_data_path/ids/in_fifo_data(15) : SLICE_X77Y95.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue41/SP : SLICE_X66Y80.
 nf2_core/user_data_path/ids/in_fifo_data(40) : SLICE_X67Y80.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue33/SP : SLICE_X56Y91.
 nf2_core/user_data_path/ids/in_fifo_data(32) : SLICE_X57Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue25/SP : SLICE_X54Y91.
 nf2_core/user_data_path/ids/in_fifo_data(24) : SLICE_X55Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue17/SP : SLICE_X56Y86.
 nf2_core/user_data_path/ids/in_fifo_data(16) : SLICE_X57Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue50/SP : SLICE_X74Y98.
 nf2_core/user_data_path/ids/in_fifo_data(49) : SLICE_X75Y98.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue42/SP : SLICE_X76Y96.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)51 : SLICE_X13Y12.
 nf2_core/user_data_path/ids/in_fifo_data(41) : SLICE_X77Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue34/SP : SLICE_X76Y97.
 nf2_core/user_data_path/ids/in_fifo_data(33) : SLICE_X77Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue26/SP : SLICE_X52Y93.
 nf2_core/user_data_path/ids/in_fifo_data(25) : SLICE_X53Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en :
SLICE_X38Y62.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue18/SP : SLICE_X52Y91.
 nf2_core/user_data_path/ids/in_fifo_data(17) : SLICE_X53Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue51/SP : SLICE_X76Y98.
 nf2_core/user_data_path/ids/in_fifo_data(50) : SLICE_X77Y98.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en :
SLICE_X28Y45.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue43/SP : SLICE_X78Y97.
 nf2_core/user_data_path/ids/in_fifo_data(42) : SLICE_X79Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en :
SLICE_X51Y59.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue35/SP : SLICE_X52Y94.
 nf2_core/user_data_path/ids/in_fifo_data(34) : SLICE_X53Y94.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en :
SLICE_X39Y31.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue27/SP : SLICE_X52Y88.
 nf2_core/user_data_path/ids/in_fifo_data(26) : SLICE_X53Y88.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue19/SP : SLICE_X52Y89.
 nf2_core/user_data_path/ids/in_fifo_data(18) : SLICE_X53Y89.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue44/SP : SLICE_X78Y99.
 nf2_core/user_data_path/ids/in_fifo_data(43) : SLICE_X79Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue36/SP : SLICE_X58Y80.
 nf2_core/user_data_path/ids/in_fifo_data(35) : SLICE_X59Y80.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue28/SP : SLICE_X52Y99.
 nf2_core/user_data_path/ids/in_fifo_data(27) : SLICE_X53Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue37/SP : SLICE_X80Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)4 :
SLICE_X99Y75.
 nf2_core/user_data_path/ids/in_fifo_data(36) : SLICE_X81Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6) : SLICE_X103Y73.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue29/SP : SLICE_X56Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)23 :
SLICE_X101Y73.
 nf2_core/user_data_path/ids/in_fifo_data(28) : SLICE_X57Y82.
 nf2_core/cpu_q_dma_wr_data(1)(30) : SLICE_X100Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N50 : SLICE_X38Y105.
 nf2_core/user_data_path/output_port_lookup/mac_1(41) : SLICE_X101Y76.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack : SLICE_X16Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(26) :
SLICE_X14Y121.
 nf2_core/user_data_path/output_port_lookup/mac_0(46) : SLICE_X101Y75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46) : SLICE_X104Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N60 : SLICE_X38Y103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2) : SLICE_X71Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2) : SLICE_X68Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2) : SLICE_X27Y67.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)51 : SLICE_X79Y13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N42 : SLICE_X36Y109.
 rgmii_3_io/rgmii_rx_dv_reg : SLICE_X105Y10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X104Y8.
 nf2_core/user_data_path/output_queues/enable_send_pkt(2) : SLICE_X33Y108.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(28) : SLICE_X104Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_req_cmp_eq0000 : SLICE_X33Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(1) : SLICE_X5Y64.
 nf2_core/cpu_q_dma_wr_data(1)(25) : SLICE_X105Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9) : SLICE_X105Y75.
 nf2_core/user_data_path/output_port_lookup/mac_3(3) : SLICE_X102Y83.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11) : SLICE_X103Y8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0) : SLICE_X25Y60.
 nf2_core/user_data_path/output_port_lookup/mac_1(32) : SLICE_X100Y76.
 nf2_core/user_data_path/output_port_lookup/mac_3(46) : SLICE_X107Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta : SLICE_X71Y81.
 nf2_core/core_256kb_0_reg_wr_data(431) : SLICE_X37Y40.
 nf2_core/core_256kb_0_reg_wr_data(434) : SLICE_X38Y47.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(11) : SLICE_X83Y88.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5> :
SLICE_X104Y77.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1 : SLICE_X99Y11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1) :
SLICE_X23Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000 : SLICE_X35Y127.
 nf2_core/in_data(5)(35) : SLICE_X127Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(0) : SLICE_X100Y64.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1 : SLICE_X26Y26.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X101Y64.
 nf2_core/user_data_path/op_lut_in_reg_addr(1) : SLICE_X109Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131 : SLICE_X13Y21.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(29) : SLICE_X109Y56.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(4) : SLICE_X109Y57.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched : SLICE_X106Y58.
 nf2_core/user_data_path/output_port_lookup/mac_3(45) : SLICE_X107Y74.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N2 : SLICE_X70Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N2 : SLICE_X66Y47.
 nf2_core/in_data(5)(0) : SLICE_X108Y98.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28) : SLICE_X107Y98.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1) : SLICE_X99Y15.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state(1) : SLICE_X130Y95.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(2) : SLICE_X108Y57.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(0) : SLICE_X108Y58.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112 : SLICE_X16Y20.
 nf2_core/user_data_path/output_port_lookup/mac_0(5) : SLICE_X105Y80.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2 : SLICE_X68Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1 : SLICE_X18Y21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13 : SLICE_X35Y120.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10 : SLICE_X90Y25.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27) : SLICE_X18Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26) : SLICE_X16Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X14Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X12Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length10 : SLICE_X77Y8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X12Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X10Y61.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta : SLICE_X30Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X14Y67.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta : SLICE_X8Y82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24) : SLICE_X10Y68.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr(0) : SLICE_X114Y31.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X12Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X18Y66.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X46Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5) : SLICE_X15Y25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5) : SLICE_X100Y10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X44Y34.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X44Y41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X44Y42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X44Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1) : SLICE_X44Y33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X42Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X42Y43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X44Y40.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_24/B10 : RAMB16_X5Y12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X44Y32.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25) : SLICE_X42Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26) : SLICE_X44Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_not0001 : SLICE_X39Y70.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<4> : SLICE_X115Y30.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X42Y41.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N14011 : SLICE_X114Y34.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13) : SLICE_X15Y23.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13) : SLICE_X101Y10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X44Y48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X56Y40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X62Y48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0) : SLICE_X32Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X46Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5) : SLICE_X58Y38.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<1> : SLICE_X114Y30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X58Y59.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<0> : SLICE_X114Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12) : SLICE_X18Y25.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X48Y82.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_24/B6 : RAMB16_X4Y11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X56Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
: SLICE_X114Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12) : SLICE_X103Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(1) : SLICE_X50Y70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X60Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12) : SLICE_X73Y18.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6) : SLICE_X60Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24) : SLICE_X56Y52.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7) : SLICE_X56Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X58Y58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X62Y52.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112 : SLICE_X16Y25.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10) : SLICE_X35Y126.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X60Y48.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N277 : SLICE_X118Y57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X46Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N52 : SLICE_X39Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X46Y87.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X56Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<6> :
SLICE_X114Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X48Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X60Y50.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3) : SLICE_X102Y10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25) : SLICE_X62Y53.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X48Y88.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA : SLICE_X64Y33.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X48Y89.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X56Y57.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N280 : SLICE_X118Y48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X52Y79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X46Y79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X52Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4) : SLICE_X50Y73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X46Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2) : SLICE_X50Y72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X48Y78.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5) : SLICE_X46Y75.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X48Y81.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6) : SLICE_X52Y78.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X48Y79.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N259 : SLICE_X116Y48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X46Y85.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(2) : SLICE_X114Y44.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(1) : SLICE_X55Y65.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(1) : SLICE_X29Y37.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2) : SLICE_X18Y22.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X34Y29.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X89Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X68Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X101Y29.
 nf2_core/user_data_path/ids/matcher_match : SLICE_X68Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)10 : SLICE_X18Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(17) : SLICE_X14Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)63 :
SLICE_X99Y76.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N298 : SLICE_X120Y44.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N306 : SLICE_X117Y53.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4) : SLICE_X51Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4) : SLICE_X21Y57.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(39) : SLICE_X26Y107.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51 : SLICE_X48Y39.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51 : SLICE_X54Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51 : SLICE_X25Y35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_rd_wr_L_internal : SLICE_X76Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000 : SLICE_X20Y128.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N301 : SLICE_X116Y46.
 nf2_core/core_reg_rd_data(29) : SLICE_X13Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5 : SLICE_X38Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(1) : SLICE_X27Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1) : SLICE_X26Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117 : SLICE_X18Y6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16) : SLICE_X30Y104.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001 : SLICE_X73Y21.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(2) : SLICE_X103Y119.
 nf2_core/core_reg_rd_data(13) : SLICE_X23Y66.
 nf2_core/core_reg_rd_data(15) : SLICE_X13Y89.
 nf2_core/core_reg_rd_data(17) : SLICE_X30Y84.
 nf2_core/core_reg_rd_data(18) : SLICE_X30Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3> :
SLICE_X110Y62.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N43 : SLICE_X53Y39.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5 : SLICE_X52Y57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5 : SLICE_X22Y30.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f5 : SLICE_X63Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N516 : SLICE_X110Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5 : SLICE_X55Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5 : SLICE_X61Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)21_2 : SLICE_X84Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5 : SLICE_X48Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5 : SLICE_X55Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(11) : SLICE_X12Y120.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5 : SLICE_X23Y32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N531 : SLICE_X30Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N57 : SLICE_X58Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N57 : SLICE_X66Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N57 : SLICE_X31Y62.
 nf2_core/in_data(5)(32) : SLICE_X129Y94.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N47 : SLICE_X40Y59.
 nf2_core/core_reg_rd_data(0) : SLICE_X21Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000056 : SLICE_X33Y109.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X60Y77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X61Y37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X78Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X24Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47 : SLICE_X62Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47 : SLICE_X60Y34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47 : SLICE_X28Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X60Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X54Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X74Y39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X29Y60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47 : SLICE_X61Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47 : SLICE_X59Y37.
 nf2_core/in_data(5)(1) : SLICE_X108Y100.
 nf2_core/user_data_path/udp_reg_master/count(7) : SLICE_X36Y97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N53 : SLICE_X58Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N53 : SLICE_X21Y60.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2_or0000 : SLICE_X133Y95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001 : SLICE_X31Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0) : SLICE_X38Y96.
 nf2_core/user_data_path/op_lut_in_reg_data(6) : SLICE_X71Y110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_ack_internal : SLICE_X82Y88.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N13491 : SLICE_X114Y33.
 nf2_core/in_data(3)(39) : SLICE_X126Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44 : SLICE_X133Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44 : SLICE_X132Y85.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i : SLICE_X17Y51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2) : SLICE_X69Y31.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i : SLICE_X61Y49.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i : SLICE_X33Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2) : SLICE_X21Y64.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i : SLICE_X51Y42.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack : SLICE_X16Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000056 : SLICE_X28Y104.
 nf2_core/core_256kb_0_reg_rd_data(26) : SLICE_X15Y66.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N26 : SLICE_X69Y119.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA : SLICE_X56Y79.
 nf2_core/device_id_reg/reg_rd_data_mux0000(5)24 : SLICE_X1Y67.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(7) : SLICE_X58Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000054 : SLICE_X35Y106.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132 : SLICE_X70Y42.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N116 : SLICE_X82Y59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132 : SLICE_X26Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N12 : SLICE_X82Y116.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N3 : SLICE_X13Y84.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N8 : SLICE_X88Y117.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1 : SLICE_X49Y85.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N14531 : SLICE_X115Y31.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2 : SLICE_X127Y93.
 nf2_core/core_reg_wr_data(16) : SLICE_X31Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(7) : SLICE_X113Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)192 :
SLICE_X102Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)192 :
SLICE_X107Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N81 : SLICE_X88Y92.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0) : SLICE_X61Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084 :
SLICE_X25Y151.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0) : SLICE_X30Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0) : SLICE_X8Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)131 :
SLICE_X105Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)63 :
SLICE_X96Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)63 :
SLICE_X97Y75.
 nf2_core/user_data_path/output_queues/src_oq(1) : SLICE_X30Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N10 : SLICE_X84Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N70 : SLICE_X32Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)128 : SLICE_X103Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2 : SLICE_X39Y77.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0) : SLICE_X36Y46.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(1) : SLICE_X50Y59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0) : SLICE_X23Y67.
 nf2_core/core_256kb_0_reg_wr_data(476) : SLICE_X47Y56.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(3) : SLICE_X32Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N68 : SLICE_X38Y109.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(4) : SLICE_X29Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X48Y52.
 nf2_core/user_data_path/output_queues/src_oq(2) : SLICE_X30Y88.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6) : SLICE_X25Y57.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(7) : SLICE_X38Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(3) :
SLICE_X24Y108.
 nf2_core/user_data_path/udp_reg_data_in(13) : SLICE_X45Y125.
 nf2_core/user_data_path/udp_reg_data_in(15) : SLICE_X46Y117.
 nf2_core/core_256kb_0_reg_rd_data(11) : SLICE_X9Y73.
 nf2_core/user_data_path/udp_reg_data_in(5) : SLICE_X48Y115.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(10) : SLICE_X74Y12.
 nf2_core/user_data_path/udp_reg_data_in(7) : SLICE_X50Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)115 : SLICE_X78Y107.
 nf2_core/in_data(7)(6) : SLICE_X70Y125.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X31Y76.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X38Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X38Y70.
 nf2_core/user_data_path/oq_in_reg_data(31) : SLICE_X50Y130.
 nf2_core/user_data_path/oq_in_reg_data(29) : SLICE_X64Y126.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3) : SLICE_X26Y63.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N17 : SLICE_X83Y86.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(6) : SLICE_X30Y57.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(0) : SLICE_X49Y89.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3) : SLICE_X18Y55.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N14 : SLICE_X16Y0.
 nf2_core/user_data_path/ids/matches(30) : SLICE_X63Y123.
 nf2_core/user_data_path/ids/matches(31) : SLICE_X61Y119.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA : SLICE_X82Y84.
 nf2_core/user_data_path/ids/matches(28) : SLICE_X61Y118.
 nf2_core/core_256kb_0_reg_addr(177) : SLICE_X1Y66.
 nf2_core/core_256kb_0_reg_rd_data(284) : SLICE_X28Y58.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1 : SLICE_X12Y21.
 nf2_core/user_data_path/ids/matches_next_addsub0000(0) : SLICE_X59Y142.
 nf2_core/user_data_path/ids/matches_next_addsub0000(2) : SLICE_X59Y143.
 nf2_core/user_data_path/ids/matches_next_addsub0000(4) : SLICE_X59Y144.
 nf2_core/user_data_path/ids/matches_next_addsub0000(6) : SLICE_X59Y145.
 nf2_core/user_data_path/ids/matches_next_addsub0000(8) : SLICE_X59Y146.
 nf2_core/user_data_path/ids/matches_next_addsub0000(10) : SLICE_X59Y147.
 nf2_core/user_data_path/ids/matches_next_addsub0000(12) : SLICE_X59Y148.
 nf2_core/user_data_path/ids/matches_next_addsub0000(14) : SLICE_X59Y149.
 nf2_core/user_data_path/ids/matches_next_addsub0000(18) : SLICE_X59Y151.
 nf2_core/user_data_path/ids/matches_next_addsub0000(22) : SLICE_X59Y153.
 nf2_core/user_data_path/ids/matches_next_addsub0000(24) : SLICE_X59Y154.
 nf2_core/user_data_path/oq_in_reg_data(2) : SLICE_X50Y103.
 nf2_core/user_data_path/ids/matches_next_addsub0000(28) : SLICE_X59Y156.
 nf2_core/user_data_path/ids/matches_next_addsub0000(30) : SLICE_X59Y157.
 nf2_core/user_data_path/oq_in_reg_data(7) : SLICE_X47Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_cmp_eq0001 :
SLICE_X105Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1) : SLICE_X53Y74.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_or0000 : SLICE_X33Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3 : SLICE_X73Y9.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2 : SLICE_X87Y97.
 nf2_core/user_data_path/oq_in_data(9) : SLICE_X78Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(7) : SLICE_X71Y96.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_wr : SLICE_X33Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(1) : SLICE_X13Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_wr : SLICE_X38Y77.
 nf2_core/user_data_path/ids/drop_fifo/data_in(30) : SLICE_X52Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000110 :
SLICE_X23Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000 :
SLICE_X48Y108.
 nf2_core/sram_reg_wr_data(8) : SLICE_X12Y121.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(0) : SLICE_X57Y63.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(0) : SLICE_X21Y37.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X9Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N59 : SLICE_X113Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_2 : SLICE_X90Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(8) : SLICE_X51Y39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9) : SLICE_X54Y41.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_oq(7) : SLICE_X98Y64.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(48) : SLICE_X88Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0) : SLICE_X20Y56.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2) : SLICE_X20Y57.
 nf2_core/core_256kb_0_reg_wr_data(486) : SLICE_X20Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6) : SLICE_X20Y59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8) : SLICE_X20Y60.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_2 : SLICE_X86Y104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10) : SLICE_X20Y61.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12) : SLICE_X20Y62.
 nf2_core/core_256kb_0_reg_wr_data(493) : SLICE_X20Y63.
 nf2_core/nf2_dma/cpci_txfifo_wr_valid_bytes(0) : SLICE_X117Y145.
 nf2_core/core_256kb_0_reg_wr_data(498) : SLICE_X20Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18) : SLICE_X20Y65.
 nf2_core/core_256kb_0_reg_wr_data(501) : SLICE_X20Y66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N129 : SLICE_X53Y76.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21) : SLICE_X20Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24) : SLICE_X20Y68.
 nf2_core/core_256kb_0_reg_wr_data(509) : SLICE_X20Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10 :
SLICE_X93Y92.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(54) : SLICE_X20Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10 :
SLICE_X92Y91.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(44) : SLICE_X20Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N129 : SLICE_X21Y58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)10 :
SLICE_X93Y85.
 nf2_core/core_256kb_0_reg_ack(4) : SLICE_X34Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1 :
SLICE_X10Y58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X57Y79.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X58Y35.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X71Y41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X27Y62.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(24)56 : SLICE_X79Y15.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N10 : SLICE_X21Y3.
 nf2_core/user_data_path/oq_in_data(47) : SLICE_X67Y90.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_41/free/I_36_41_2 : SLICE_X72Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2 : SLICE_X84Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1 : SLICE_X66Y41.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5> :
SLICE_X10Y24.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_42 : SLICE_X70Y90.
 nf2_core/core_256kb_0_reg_addr(240) : SLICE_X10Y60.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1) : SLICE_X33Y94.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X18Y34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a : SLICE_X29Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a :
SLICE_X29Y114.
 nf2_core/cpu_q_dma_rd_data(3)(0) : SLICE_X48Y57.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31) : SLICE_X15Y18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10) : SLICE_X15Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(10) : SLICE_X12Y117.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(41) : SLICE_X9Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(20) :
SLICE_X24Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a : SLICE_X16Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)19 : SLICE_X84Y89.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(5) : SLICE_X11Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> : SLICE_X14Y20.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)18 : SLICE_X6Y113.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000 : SLICE_X59Y36.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000 : SLICE_X8Y86.
 nf2_core/core_4mb_reg_wr_data(40) : SLICE_X10Y85.
 nf2_core/core_4mb_reg_addr(37) : SLICE_X13Y85.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N279 : SLICE_X119Y48.
 nf2_core/core_256kb_0_reg_req(5) : SLICE_X19Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(14) :
SLICE_X13Y119.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<5> : SLICE_X74Y158.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<5> :
SLICE_X76Y37.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(11) : SLICE_X14Y9.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_SW0_2 : SLICE_X86Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N44 : SLICE_X90Y115.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1 : SLICE_X71Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1 : SLICE_X29Y59.
 nf2_core/user_data_path/ids/drop_fifo/wadd(2) : SLICE_X61Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)18 : SLICE_X19Y105.
 nf2_core/core_256kb_0_reg_rd_data(503) : SLICE_X13Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5) : SLICE_X40Y78.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(2) : SLICE_X15Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b : SLICE_X15Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update : SLICE_X14Y111.
 nf2_core/core_reg_addr(20) : SLICE_X19Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)18 : SLICE_X19Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(8) : SLICE_X15Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14) :
SLICE_X20Y119.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N671 : SLICE_X70Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X63Y72.
 nf2_core/user_data_path/output_queues/enable_send_pkt(1) : SLICE_X27Y105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X33Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)9 :
SLICE_X93Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(6) : SLICE_X15Y5.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5) : SLICE_X18Y7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(8) : SLICE_X15Y7.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(8) : SLICE_X2Y65.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1 : SLICE_X15Y9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21) : SLICE_X14Y24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state : SLICE_X12Y60.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0008 :
SLICE_X121Y68.
 nf2_core/core_256kb_0_reg_wr_data(503) : SLICE_X17Y66.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8> :
SLICE_X34Y31.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22) : SLICE_X17Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30) : SLICE_X15Y22.
 nf2_core/user_data_path/ids/drop_fifo/wadd(3) : SLICE_X64Y90.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_8_or0000 : SLICE_X37Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a : SLICE_X14Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(2) : SLICE_X15Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_ack : SLICE_X14Y108.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(2) : SLICE_X14Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16) : SLICE_X17Y113.
 nf2_core/core_reg_addr(19) : SLICE_X15Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(4) : SLICE_X13Y124.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta : SLICE_X55Y51.
 nf2_core/core_256kb_0_reg_rd_data(10) : SLICE_X13Y66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N10 : SLICE_X70Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(4) : SLICE_X28Y131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N10 : SLICE_X66Y38.
 nf2_core/device_id_reg/N101 : SLICE_X8Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N10 : SLICE_X30Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0) : SLICE_X16Y2.
 gmii_0_txd_int(5) : SLICE_X16Y3.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(9) : SLICE_X108Y59.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10) : SLICE_X16Y24.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(9) : SLICE_X98Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18) : SLICE_X16Y23.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11) : SLICE_X20Y23.
 nf2_core/core_256kb_0_reg_wr_data(358) : SLICE_X31Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2) : SLICE_X14Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(5) : SLICE_X17Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(11) : SLICE_X16Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(24) :
SLICE_X14Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(24) :
SLICE_X16Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(14) :
SLICE_X19Y123.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(38) : SLICE_X16Y127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2 : SLICE_X85Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held : SLICE_X22Y126.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4) : SLICE_X17Y131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<2> :
SLICE_X115Y58.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N73 : SLICE_X75Y38.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7 : SLICE_X19Y7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length3 : SLICE_X18Y5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N48 : SLICE_X31Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2 :
SLICE_X32Y134.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20) : SLICE_X16Y22.
 nf2_core/out_wr(6) : SLICE_X16Y53.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1 : SLICE_X32Y47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X59Y81.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64) : SLICE_X21Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1> :
SLICE_X14Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(16) : SLICE_X19Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17) : SLICE_X16Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1) : SLICE_X16Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(8) : SLICE_X16Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6) : SLICE_X36Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(10) : SLICE_X17Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X25Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(14) : SLICE_X17Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(1) : SLICE_X17Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N1 : SLICE_X17Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b : SLICE_X17Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N82 : SLICE_X15Y124.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X50Y45.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X54Y70.
 gmii_0_txd_int(7) : SLICE_X18Y4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4 : SLICE_X17Y7.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N801 : SLICE_X62Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg : SLICE_X19Y9.
 nf2_core/user_data_path/ids/drop_fifo/wadd(5) : SLICE_X67Y92.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_txclk : SLICE_X19Y52.
 nf2_core/core_256kb_0_reg_addr(136) : SLICE_X21Y46.
 nf2_core/core_256kb_0_reg_wr_data(497) : SLICE_X18Y62.
 nf2_core/core_256kb_0_reg_wr_data(506) : SLICE_X19Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b : SLICE_X14Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(9) : SLICE_X18Y115.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0) : SLICE_X69Y78.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2) : SLICE_X69Y79.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4) : SLICE_X69Y80.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6) : SLICE_X69Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8) : SLICE_X69Y82.
 nf2_core/core_4mb_reg_addr(31) : SLICE_X10Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6) : SLICE_X16Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(2) : SLICE_X20Y118.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6 : SLICE_X19Y4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N371 : SLICE_X70Y45.
 nf2_core/user_data_path/ids/drop_fifo/wadd(6) : SLICE_X63Y93.
 nf2_core/core_256kb_0_reg_rd_data(348) : SLICE_X18Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(0) : SLICE_X18Y54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i : SLICE_X35Y65.
 nf2_core/core_256kb_0_reg_wr_data(511) : SLICE_X16Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(18) : SLICE_X17Y115.
 nf2_core/user_data_path/ids/matches(9) : SLICE_X58Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a : SLICE_X14Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(17) : SLICE_X19Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed : SLICE_X17Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(15) :
SLICE_X21Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(15) :
SLICE_X18Y122.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(13) : SLICE_X20Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)32_2 : SLICE_X85Y87.
 nf2_core/core_256kb_0_reg_rd_data(342) : SLICE_X21Y51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N103 : SLICE_X27Y55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3) : SLICE_X21Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8 : SLICE_X40Y119.
 nf2_core/core_4mb_reg_wr_data(35) : SLICE_X17Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)10 : SLICE_X22Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)59 : SLICE_X20Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95 : SLICE_X32Y130.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(3) : SLICE_X2Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004 : SLICE_X27Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(13) :
SLICE_X19Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(21) :
SLICE_X19Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21) : SLICE_X51Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(13) : SLICE_X20Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(1) :
SLICE_X21Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(4) : SLICE_X21Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(7) :
SLICE_X17Y126.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0) : SLICE_X20Y127.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30) : SLICE_X45Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8) : SLICE_X45Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012 : SLICE_X36Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12 : SLICE_X71Y40.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0> : SLICE_X21Y39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X60Y71.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg : SLICE_X23Y38.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X58Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X77Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X24Y65.
 nf2_core/core_256kb_0_reg_rd_data(330) : SLICE_X19Y51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1) : SLICE_X21Y67.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(45) : SLICE_X16Y69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N70 : SLICE_X17Y57.
 nf2_core/core_4mb_reg_wr_data(46) : SLICE_X16Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N51 : SLICE_X21Y56.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X57Y71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X57Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X70Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X18Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(1) : SLICE_X23Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0) : SLICE_X23Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(3) :
SLICE_X18Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(7) : SLICE_X21Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(15) : SLICE_X22Y129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X57Y34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X71Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391 : SLICE_X69Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X19Y60.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(2) : SLICE_X50Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25) : SLICE_X14Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411 : SLICE_X68Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4) : SLICE_X22Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a : SLICE_X25Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(7) : SLICE_X22Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(31) : SLICE_X91Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(1) : SLICE_X22Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(12) : SLICE_X24Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(16) :
SLICE_X24Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(17) : SLICE_X21Y127.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48 : SLICE_X61Y39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28) : SLICE_X47Y88.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(8) : SLICE_X23Y131.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29) : SLICE_X51Y88.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X73Y42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67) : SLICE_X107Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65) : SLICE_X108Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X24Y39.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N3 : SLICE_X19Y5.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N3 : SLICE_X73Y7.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(6) : SLICE_X27Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0) : SLICE_X21Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)54 : SLICE_X22Y108.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(17) : SLICE_X22Y107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_not0001 : SLICE_X122Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2) : SLICE_X23Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(9) : SLICE_X23Y104.
 nf2_core/core_256kb_0_reg_req(13) : SLICE_X42Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update :
SLICE_X22Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0) : SLICE_X24Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(0) :
SLICE_X21Y125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)50 :
SLICE_X100Y65.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X11Y19.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25) : SLICE_X100Y13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(9) : SLICE_X25Y125.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(3) : SLICE_X7Y81.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(4) : SLICE_X30Y113.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5) : SLICE_X19Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a : SLICE_X49Y120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N81 : SLICE_X28Y69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1) : SLICE_X26Y65.
 nf2_core/user_data_path/oq_in_reg_data(10).122612 : SLICE_X72Y114.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2> : SLICE_X30Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a(3) :
SLICE_X20Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(2) :
SLICE_X26Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6) :
SLICE_X26Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(7) :
SLICE_X27Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(20) :
SLICE_X26Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(22) :
SLICE_X22Y109.
 nf2_core/user_data_path/oq_in_reg_data(12).122628 : SLICE_X74Y112.
 nf2_core/user_data_path/oq_in_reg_data(21).122632 : SLICE_X59Y112.
 nf2_core/user_data_path/oq_in_reg_data(13).122633 : SLICE_X76Y111.
 nf2_core/user_data_path/oq_in_reg_data(22).122636 : SLICE_X77Y111.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(1) : SLICE_X35Y107.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/N23 : SLICE_X28Y22.
 nf2_core/user_data_path/oq_in_reg_data(24).122649 : SLICE_X74Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(23) : SLICE_X20Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X25Y150.
 nf2_core/user_data_path/oq_in_reg_data(25).122656 : SLICE_X75Y113.
 nf2_core/user_data_path/oq_in_reg_data(26).122657 : SLICE_X71Y120.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19)1_2 : SLICE_X125Y104.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(1) : SLICE_X46Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X30Y120.
 nf2_core/user_data_path/ids/module_regs/hw_reg_rd_wr_L_out : SLICE_X58Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N14 : SLICE_X59Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N14 : SLICE_X24Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N54 : SLICE_X51Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0 : SLICE_X74Y102.
 nf2_core/device_id_reg/N11 : SLICE_X10Y74.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68) : SLICE_X29Y65.
 nf2_core/core_256kb_0_reg_wr_data(480) : SLICE_X29Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)49 :
SLICE_X96Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(0) : SLICE_X27Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)77 :
SLICE_X108Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8) : SLICE_X29Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N52 : SLICE_X23Y108.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X50Y48.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c2/carrynet<1> : SLICE_X29Y40.
 nf2_core/core_256kb_0_reg_wr_data(324) : SLICE_X29Y41.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(4) : SLICE_X29Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(17) :
SLICE_X22Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4) :
SLICE_X29Y112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2 : SLICE_X65Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22) :
SLICE_X23Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(13) :
SLICE_X26Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14) :
SLICE_X28Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)129 :
SLICE_X109Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(1) :
SLICE_X27Y120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1 : SLICE_X17Y23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)49 :
SLICE_X107Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<4> : SLICE_X56Y35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10) : SLICE_X28Y133.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5> : SLICE_X57Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N75 : SLICE_X30Y110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)49 :
SLICE_X102Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)77 :
SLICE_X109Y67.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg : SLICE_X14Y12.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA : SLICE_X26Y25.
 nf2_core/core_256kb_0_reg_rd_data(2) : SLICE_X18Y56.
 nf2_core/core_256kb_0_reg_rd_data(507) : SLICE_X27Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack : SLICE_X26Y109.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N577 : SLICE_X103Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1) :
SLICE_X23Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)135 :
SLICE_X104Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(16) :
SLICE_X23Y113.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1> : SLICE_X29Y43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)49 :
SLICE_X106Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29) :
SLICE_X26Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(2) :
SLICE_X29Y122.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)165 :
SLICE_X106Y68.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(3) : SLICE_X55Y80.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(4) : SLICE_X55Y81.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<8> : SLICE_X30Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1 : SLICE_X72Y19.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18) : SLICE_X29Y130.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(7) : SLICE_X30Y135.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(11) : SLICE_X31Y136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> :
SLICE_X14Y71.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21 : SLICE_X98Y15.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1> :
SLICE_X81Y38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)135 :
SLICE_X105Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N625 : SLICE_X102Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)49 :
SLICE_X100Y73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X13Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24) : SLICE_X12Y18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000 : SLICE_X35Y58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N30 : SLICE_X28Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N46 : SLICE_X26Y116.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N50 : SLICE_X49Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8) :
SLICE_X31Y133.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17) : SLICE_X13Y18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12) : SLICE_X56Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(6) : SLICE_X26Y129.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12) : SLICE_X77Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11) : SLICE_X29Y128.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26) : SLICE_X11Y25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27) : SLICE_X103Y5.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1 : SLICE_X102Y13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)77 :
SLICE_X105Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a : SLICE_X26Y118.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X11Y18.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(2) : SLICE_X32Y41.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1 : SLICE_X30Y51.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71) : SLICE_X28Y62.
 nf2_core/core_4mb_reg_wr_data(53) : SLICE_X31Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<7> :
SLICE_X32Y29.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)49 :
SLICE_X99Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2) : SLICE_X16Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X62Y50.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X28Y48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N44 : SLICE_X30Y48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N44 : SLICE_X8Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)135 :
SLICE_X102Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)17 : SLICE_X78Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N15 : SLICE_X29Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1 : SLICE_X17Y22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_and0000 : SLICE_X111Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13 : SLICE_X33Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13 : SLICE_X33Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a : SLICE_X28Y134.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)165 :
SLICE_X102Y68.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
: SLICE_X35Y29.
 nf2_core/core_256kb_0_reg_wr_data(440) : SLICE_X31Y51.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X32Y64.
 nf2_core/wr_0_data(21) : SLICE_X32Y82.
 nf2_core/core_256kb_0_reg_wr_data(257) : SLICE_X47Y59.
 nf2_core/wr_0_data(23) : SLICE_X30Y76.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(9) : SLICE_X8Y52.
 nf2_core/core_4mb_reg_wr_data(39) : SLICE_X32Y87.
 nf2_core/user_data_path/output_queues/src_oq_empty(4) : SLICE_X30Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13 : SLICE_X30Y130.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6) : SLICE_X31Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)13 : SLICE_X35Y133.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011 : SLICE_X29Y63.
 nf2_core/core_256kb_0_reg_wr_data(428) : SLICE_X36Y41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N191 : SLICE_X61Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2 : SLICE_X30Y92.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(7) : SLICE_X30Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)135 :
SLICE_X105Y70.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C7 : SLICE_X130Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)10 : SLICE_X34Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)19 : SLICE_X32Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(24) : SLICE_X94Y77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X70Y80.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack : SLICE_X28Y125.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X70Y81.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X70Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X70Y83.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X70Y84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X70Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X67Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N3 : SLICE_X71Y51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X67Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X67Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X67Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X67Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X67Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7_1 : SLICE_X21Y130.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed : SLICE_X127Y90.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(26) : SLICE_X66Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(0) : SLICE_X67Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(27) : SLICE_X69Y114.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(20) : SLICE_X69Y108.
 nf2_core/wr_0_data(36) : SLICE_X30Y98.
 nf2_core/user_data_path/output_queues/oq_regs/addr(0) : SLICE_X34Y122.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1) : SLICE_X34Y127.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62 : SLICE_X56Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(0) : SLICE_X37Y133.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001 : SLICE_X71Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001 : SLICE_X25Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117 : SLICE_X60Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7> :
SLICE_X35Y28.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1) : SLICE_X29Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0) : SLICE_X60Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0) : SLICE_X61Y36.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)163 : SLICE_X62Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)148 : SLICE_X74Y38.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208 : SLICE_X62Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208 : SLICE_X66Y37.
 nf2_core/user_data_path/output_queues/src_oq(0) : SLICE_X31Y89.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208 : SLICE_X77Y45.
 nf2_core/core_reg_wr_data(18) : SLICE_X36Y103.
 nf2_core/udp_reg_wr_data(29) : SLICE_X37Y111.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14) : SLICE_X102Y14.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(2) : SLICE_X32Y116.
 nf2_core/user_data_path/output_queues/oq_regs/addr(4) : SLICE_X35Y118.
 nf2_core/user_data_path/output_queues/oq_regs/addr(3) : SLICE_X34Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8 : SLICE_X35Y123.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(27) : SLICE_X38Y130.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14) : SLICE_X34Y133.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N65 : SLICE_X62Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205 : SLICE_X71Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205 : SLICE_X18Y61.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0) : SLICE_X37Y12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000 : SLICE_X66Y45.
 nf2_core/core_256kb_0_reg_wr_data(260) : SLICE_X33Y42.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X56Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X50Y39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14) : SLICE_X36Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X27Y61.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(22) : SLICE_X69Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)135 :
SLICE_X100Y71.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(23) : SLICE_X70Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)19 : SLICE_X95Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)165 :
SLICE_X98Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(17) : SLICE_X41Y99.
 nf2_core/core_256kb_0_reg_addr(76) : SLICE_X37Y101.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In12 : SLICE_X125Y172.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1) : SLICE_X31Y45.
 nf2_core/user_data_path/output_queues/input_fifo_empty : SLICE_X36Y98.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(31) : SLICE_X63Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23) :
SLICE_X41Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)19 : SLICE_X99Y79.
 nf2_core/udp_reg_wr_data(26) : SLICE_X41Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)19 : SLICE_X96Y79.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(4) : SLICE_X67Y101.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld : SLICE_X28Y64.
 nf2_core/udp_reg_rd_data(8) : SLICE_X37Y117.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(22) : SLICE_X38Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)19 : SLICE_X97Y81.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10) : SLICE_X30Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(16) : SLICE_X37Y132.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(0) : SLICE_X81Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(28) : SLICE_X36Y139.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(1) : SLICE_X82Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(22) : SLICE_X39Y136.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(24) : SLICE_X38Y14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N21 : SLICE_X134Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2 : SLICE_X18Y2.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2 :
SLICE_X64Y143.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116 : SLICE_X10Y22.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(15) : SLICE_X0Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116 : SLICE_X100Y12.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X31Y36.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X31Y37.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X31Y38.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X31Y39.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X31Y40.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0> : SLICE_X54Y42.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2> : SLICE_X54Y43.
 nf2_core/udp_reg_req : SLICE_X36Y101.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4> : SLICE_X54Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a : SLICE_X37Y99.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6> : SLICE_X54Y45.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)19 : SLICE_X97Y76.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8> : SLICE_X54Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N2 : SLICE_X29Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71 : SLICE_X39Y120.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(30) : SLICE_X38Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2) : SLICE_X35Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data(0) : SLICE_X35Y134.
 nf2_core/out_wr(2) : SLICE_X57Y38.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2) : SLICE_X36Y15.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27) : SLICE_X38Y51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0) : SLICE_X31Y47.
 nf2_core/core_256kb_0_reg_rd_data(288) : SLICE_X37Y58.
 nf2_core/core_256kb_0_reg_addr(238) : SLICE_X37Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta : SLICE_X6Y67.
 nf2_core/core_256kb_0_reg_wr_data(394) : SLICE_X39Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16) : SLICE_X39Y96.
 nf2_core/device_id_reg/N7 : SLICE_X10Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(5) : SLICE_X38Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12) : SLICE_X38Y102.
 nf2_core/user_data_path/ids/drop_fifo/wadd(4) : SLICE_X64Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8) : SLICE_X38Y100.
 nf2_core/user_data_path/ids/drop_fifo/wadd(7) : SLICE_X63Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15) : SLICE_X38Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
9) : SLICE_X41Y103.
 nf2_core/core_256kb_0_reg_rd_data(25) : SLICE_X10Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(16) :
SLICE_X39Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13) :
SLICE_X41Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12) :
SLICE_X32Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10) :
SLICE_X39Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(0) : SLICE_X111Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta_xor(3)11_1 : SLICE_X19Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(23)0 : SLICE_X38Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(15) : SLICE_X39Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(24) : SLICE_X40Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked : SLICE_X40Y125.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21) : SLICE_X39Y131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(3) : SLICE_X98Y65.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3> : SLICE_X39Y36.
 nf2_core/core_256kb_0_reg_wr_data(268) : SLICE_X39Y49.
 nf2_core/core_256kb_0_reg_wr_data(269) : SLICE_X38Y49.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1 : SLICE_X39Y46.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0) : SLICE_X39Y44.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19) : SLICE_X20Y20.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11) : SLICE_X38Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(1) : SLICE_X38Y97.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4 : SLICE_X50Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10) : SLICE_X39Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)200 :
SLICE_X105Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(11) : SLICE_X39Y100.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch : SLICE_X36Y105.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f514 : SLICE_X22Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(1) :
SLICE_X38Y101.
 nf2_core/core_4mb_reg_rd_data(53) : SLICE_X22Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4) :
SLICE_X41Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20) :
SLICE_X37Y104.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f529 : SLICE_X23Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)200 :
SLICE_X104Y73.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_6_f514 : SLICE_X23Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(9) :
SLICE_X39Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30) :
SLICE_X37Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(18) : SLICE_X36Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(31)0 :
SLICE_X37Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked : SLICE_X41Y121.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(0) : SLICE_X19Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b : SLICE_X36Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(1) : SLICE_X38Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(0) : SLICE_X34Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(22) : SLICE_X37Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4) : SLICE_X36Y135.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en :
SLICE_X71Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2 : SLICE_X55Y41.
 nf2_core/udp_reg_rd_data(13) : SLICE_X16Y110.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2 : SLICE_X18Y64.
 nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta : SLICE_X58Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)2 : SLICE_X73Y47.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N21 : SLICE_X18Y3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(5) : SLICE_X41Y45.
 nf2_core/core_256kb_0_reg_wr_data(279) : SLICE_X40Y51.
 nf2_core/core_256kb_0_reg_wr_data(282) : SLICE_X41Y49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13) : SLICE_X15Y6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13) : SLICE_X72Y11.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f530 : SLICE_X18Y58.
 nf2_core/core_4mb_reg_rd_data(40) : SLICE_X18Y59.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5) : SLICE_X46Y56.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f561 : SLICE_X19Y58.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_6_f530 : SLICE_X19Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N48 : SLICE_X80Y102.
 nf2_core/core_256kb_0_reg_rd_data(300) : SLICE_X30Y67.
 nf2_core/core_256kb_0_reg_rd_data(365) : SLICE_X12Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7) : SLICE_X40Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed :
SLICE_X45Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(25)0 : SLICE_X41Y119.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f55 : SLICE_X22Y64.
 nf2_core/user_data_path/output_queues/enable_send_pkt(7) : SLICE_X27Y104.
 nf2_core/core_4mb_reg_rd_data(45) : SLICE_X22Y65.
 nf2_core/user_data_path/ids/drop_fifo/radd(4) : SLICE_X66Y95.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f511 : SLICE_X23Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(3) : SLICE_X38Y124.
 nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1 : SLICE_X23Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(2) : SLICE_X40Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(0) : SLICE_X16Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)112 : SLICE_X110Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(12) : SLICE_X43Y126.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f57 : SLICE_X26Y68.
 nf2_core/core_4mb_reg_rd_data(47) : SLICE_X26Y69.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f515 : SLICE_X27Y68.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X129Y78.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(66) : SLICE_X27Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X132Y80.
 nf2_core/core_256kb_0_reg_rd_data(271) : SLICE_X37Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1 : SLICE_X133Y82.
 nf2_core/core_256kb_0_reg_rd_data(311) : SLICE_X37Y70.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1717 : SLICE_X82Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N5 : SLICE_X15Y106.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_4_f5 : SLICE_X22Y62.
 nf2_core/core_4mb_reg_ack(1) : SLICE_X22Y63.
 nf2_core/core_256kb_0_reg_rd_data(280) : SLICE_X26Y61.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_5_f51 : SLICE_X23Y62.
 nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1 : SLICE_X23Y63.
 nf2_core/core_256kb_0_reg_wr_data(265) : SLICE_X40Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X52Y32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X67Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X20Y55.
 nf2_core/core_256kb_0_reg_rd_data(433) : SLICE_X41Y50.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11) : SLICE_X72Y111.
 nf2_core/core_256kb_0_reg_wr_data(436) : SLICE_X42Y52.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12) : SLICE_X63Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)40 : SLICE_X84Y100.
 nf2_core/user_data_path/ids_in_data(50) : SLICE_X81Y97.
 nf2_core/user_data_path/ids_in_data(51) : SLICE_X80Y98.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1714 : SLICE_X81Y59.
 nf2_core/user_data_path/ids_in_data(52) : SLICE_X82Y95.
 nf2_core/user_data_path/ids_in_data(60) : SLICE_X79Y94.
 nf2_core/user_data_path/ids_in_data(53) : SLICE_X87Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7) : SLICE_X38Y99.
 nf2_core/user_data_path/ids_in_data(61) : SLICE_X80Y93.
 nf2_core/core_256kb_0_reg_rd_data(306) : SLICE_X39Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X48Y42.
 nf2_core/user_data_path/ids_in_data(54) : SLICE_X81Y92.
 nf2_core/user_data_path/ids_in_data(62) : SLICE_X85Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(27) :
SLICE_X36Y102.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N6 : SLICE_X109Y99.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X59Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a : SLICE_X31Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22) :
SLICE_X39Y103.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f51 : SLICE_X59Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(5) :
SLICE_X37Y109.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X24Y40.
 nf2_core/user_data_path/ids_in_data(55) : SLICE_X76Y99.
 nf2_core/user_data_path/ids_in_data(63) : SLICE_X82Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(24) :
SLICE_X42Y108.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X4Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X51Y40.
 nf2_core/user_data_path/ids_in_data(48) : SLICE_X81Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3) : SLICE_X45Y112.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X58Y66.
 nf2_core/user_data_path/ids_in_data(56) : SLICE_X78Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52 : SLICE_X58Y67.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(13) : SLICE_X72Y112.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X27Y38.
 nf2_core/user_data_path/ids_in_data(49) : SLICE_X80Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X8Y72.
 nf2_core/user_data_path/ids_in_data(57) : SLICE_X77Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(31) : SLICE_X37Y121.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52 : SLICE_X8Y73.
 nf2_core/user_data_path/ids_in_data(58) : SLICE_X83Y94.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X50Y40.
 nf2_core/user_data_path/ids_in_data(59) : SLICE_X83Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10) : SLICE_X38Y119.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X57Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53 : SLICE_X57Y65.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X24Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(18) : SLICE_X43Y135.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53 : SLICE_X24Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X7Y68.
 nf2_core/core_256kb_0_reg_rd_data(349) : SLICE_X23Y53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X49Y46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54 : SLICE_X49Y47.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X57Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54 : SLICE_X57Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X26Y42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(0) : SLICE_X47Y58.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X4Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X49Y42.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X49Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_b : SLICE_X14Y107.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X56Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X56Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X27Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X27Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X5Y72.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X5Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta : SLICE_X32Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X50Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56 : SLICE_X50Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X57Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56 : SLICE_X57Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X34Y129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14) : SLICE_X45Y41.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X26Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56 : SLICE_X26Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X7Y72.
 nf2_core/core_256kb_0_reg_wr_data(281) : SLICE_X42Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1) : SLICE_X41Y53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X52Y46.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X58Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6) : SLICE_X48Y45.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57 : SLICE_X58Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X26Y48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2) : SLICE_X43Y68.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57 : SLICE_X26Y49.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X5Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X52Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5 : SLICE_X52Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X58Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5 : SLICE_X58Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3) : SLICE_X13Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X28Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5 : SLICE_X28Y47.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X9Y78.
 nf2_core/core_4mb_reg_wr_data(59) : SLICE_X32Y85.
 nf2_core/device_id_reg/Mrom__varindex000041_f6 : SLICE_X1Y80.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_96 : SLICE_X11Y102.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_96_4_f5 : SLICE_X11Y103.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_97 : SLICE_X33Y86.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_97_4_f5 : SLICE_X33Y87.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_98 : SLICE_X33Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_98_4_f5 : SLICE_X33Y105.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_99 : SLICE_X33Y82.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(7) : SLICE_X15Y14.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_99_4_f5 : SLICE_X33Y83.
 nf2_core/core_256kb_0_reg_addr(211) : SLICE_X45Y36.
 nf2_core/core_256kb_0_reg_wr_data(426) : SLICE_X45Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N2 : SLICE_X47Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N2 : SLICE_X41Y108.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(9) : SLICE_X51Y50.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8) : SLICE_X42Y66.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(0) : SLICE_X19Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)147 : SLICE_X114Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001 : SLICE_X22Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4 : SLICE_X17Y5.
 nf2_core/user_data_path/oq_in_reg_addr(1).123585 : SLICE_X61Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(1) : SLICE_X112Y60.
 nf2_core/user_data_path/oq_in_reg_addr(2).123588 : SLICE_X61Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(16) : SLICE_X39Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(6) : SLICE_X43Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2) : SLICE_X45Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(1) : SLICE_X66Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(30) : SLICE_X45Y124.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(10) : SLICE_X25Y42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14) : SLICE_X44Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_req_cmp_eq0000 : SLICE_X35Y122.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(11) : SLICE_X47Y43.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(11) : SLICE_X55Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(11) : SLICE_X25Y41.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg : SLICE_X59Y32.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7) : SLICE_X45Y33.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(10) : SLICE_X46Y33.
 nf2_core/core_256kb_0_reg_addr(146) : SLICE_X45Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1> :
SLICE_X132Y64.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23) : SLICE_X119Y56.
 nf2_core/udp_reg_addr(16) : SLICE_X44Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_b_lut(0) :
SLICE_X46Y110.
 nf2_core/user_data_path/udp_reg_data_in(4) : SLICE_X44Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(9) : SLICE_X40Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86 : SLICE_X19Y118.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(7) : SLICE_X117Y56.
 nf2_core/device_id_reg/Mrom__varindex000020_f6 : SLICE_X1Y76.
 nf2_core/device_id_reg/Mrom__varindex000020_f51 : SLICE_X1Y77.
 nf2_core/device_id_reg/Mrom__varindex000033_f6 : SLICE_X4Y76.
 nf2_core/device_id_reg/Mrom__varindex000029_f6 : SLICE_X0Y84.
 nf2_core/user_data_path/ids/module_regs/hw_reg_src_out(0) : SLICE_X55Y95.
 nf2_core/device_id_reg/Mrom__varindex000029_f51 : SLICE_X0Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_111 : SLICE_X34Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_111_4_f5 : SLICE_X34Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)132 : SLICE_X80Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31 : SLICE_X44Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack : SLICE_X27Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(7) : SLICE_X102Y64.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(11) : SLICE_X52Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0) : SLICE_X53Y80.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0)35 : SLICE_X53Y81.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(10) : SLICE_X57Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(0) : SLICE_X9Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)127 : SLICE_X78Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)112 : SLICE_X78Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2> :
SLICE_X45Y40.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4) : SLICE_X43Y34.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20) : SLICE_X47Y40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8) : SLICE_X47Y45.
 nf2_core/core_256kb_0_reg_rd_data(457) : SLICE_X45Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(2) : SLICE_X47Y47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12) : SLICE_X47Y48.
 nf2_core/core_256kb_0_reg_rd_data(460) : SLICE_X47Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28) : SLICE_X43Y62.
 nf2_core/core_256kb_0_reg_wr_data(300) : SLICE_X44Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2 : SLICE_X64Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000 : SLICE_X35Y121.
 nf2_core/udp_reg_addr(18) : SLICE_X43Y112.
 nf2_core/udp_reg_addr(6) : SLICE_X44Y116.
 nf2_core/udp_reg_wr_data(10) : SLICE_X47Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(31) : SLICE_X45Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(25) : SLICE_X47Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31 : SLICE_X40Y127.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(3) : SLICE_X103Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3) : SLICE_X44Y35.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(16) : SLICE_X121Y59.
 nf2_core/core_256kb_0_reg_wr_data(312) : SLICE_X47Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13) : SLICE_X49Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(0) : SLICE_X47Y110.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(0) : SLICE_X43Y110.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_txclk : SLICE_X38Y42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1) : SLICE_X46Y30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(16) : SLICE_X75Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59 : SLICE_X18Y113.
 nf2_core/core_256kb_0_reg_rd_data(451) : SLICE_X45Y44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2 : SLICE_X45Y46.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31) : SLICE_X45Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0) : SLICE_X44Y58.
 nf2_core/core_256kb_0_reg_rd_data(416) : SLICE_X46Y57.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2) : SLICE_X45Y62.
 nf2_core/core_256kb_0_reg_wr_data(311) : SLICE_X47Y71.
 nf2_core/core_256kb_0_reg_wr_data(313) : SLICE_X47Y70.
 nf2_core/core_256kb_0_reg_wr_data(308) : SLICE_X49Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2) :
SLICE_X46Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(8) : SLICE_X49Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(25) :
SLICE_X46Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_underrun : SLICE_X109Y63.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18) : SLICE_X48Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a : SLICE_X51Y113.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1 : SLICE_X47Y32.
 nf2_core/core_256kb_0_reg_wr_data(384) : SLICE_X47Y73.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(2) : SLICE_X49Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26) : SLICE_X51Y82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28) : SLICE_X51Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state(4) : SLICE_X101Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1) : SLICE_X47Y114.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12 : SLICE_X51Y46.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1726 : SLICE_X83Y52.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Mram_queue4/SP : SLICE_X80Y80.
 nf2_core/user_data_path/output_port_lookup/output_port(1) : SLICE_X81Y80.
 nf2_core/core_256kb_0_reg_addr(228) : SLICE_X52Y44.
 nf2_core/user_data_path/output_queues/store_pkt/eop : SLICE_X47Y100.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_13_or0000 : SLICE_X31Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15) :
SLICE_X53Y116.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4) : SLICE_X104Y12.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N181 : SLICE_X30Y49.
 nf2_core/cpu_q_dma_wr_data(3)(5) : SLICE_X81Y86.
 nf2_core/cpu_q_dma_wr_data(3)(6) : SLICE_X80Y81.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(13) : SLICE_X14Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack : SLICE_X38Y106.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4 : SLICE_X77Y9.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X50Y47.
 nf2_core/core_256kb_0_reg_addr(226) : SLICE_X51Y45.
 nf2_core/core_256kb_0_reg_rd_wr_L(14) : SLICE_X53Y48.
 nf2_core/nf2_dma/iface_disable : SLICE_X49Y81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20) : SLICE_X51Y85.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14) : SLICE_X51Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0) : SLICE_X49Y114.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1 : SLICE_X13Y20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46 : SLICE_X54Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(8) : SLICE_X54Y115.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b : SLICE_X54Y47.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(2) : SLICE_X55Y44.
 nf2_core/cpu_q_dma_rd_data(3)(25) : SLICE_X60Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2 : SLICE_X30Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(5) : SLICE_X50Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(2) : SLICE_X55Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41_2 : SLICE_X33Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59 : SLICE_X20Y121.
 nf2_core/user_data_path/oq_in_data(21) : SLICE_X56Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7) : SLICE_X52Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0) : SLICE_X17Y114.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(4) : SLICE_X57Y32.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6> : SLICE_X56Y51.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_dvld : SLICE_X53Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_dvld : SLICE_X99Y63.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(1) : SLICE_X102Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13 : SLICE_X37Y131.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1730 : SLICE_X83Y55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X59Y34.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_q_underrun : SLICE_X59Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2 : SLICE_X32Y129.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_not0001 : SLICE_X59Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)91 : SLICE_X31Y131.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1 : SLICE_X56Y33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2 : SLICE_X32Y135.
 nf2_core/cpu_q_dma_rd_data(3)(20) : SLICE_X57Y74.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6) : SLICE_X31Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1147 :
SLICE_X109Y65.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4) : SLICE_X26Y62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3) : SLICE_X33Y65.
 nf2_core/user_data_path/oq_in_data(16) : SLICE_X58Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_11 : SLICE_X58Y37.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5) : SLICE_X98Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2 : SLICE_X60Y91.
 nf2_core/user_data_path/oq_in_reg_addr(3).129311 : SLICE_X58Y115.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(8) : SLICE_X57Y47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25) : SLICE_X60Y51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N81 : SLICE_X61Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9 : SLICE_X17Y6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(17) : SLICE_X39Y135.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(41) : SLICE_X62Y74.
 nf2_core/user_data_path/oq_in_reg_addr(15).129378 : SLICE_X64Y105.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB : SLICE_X64Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1 : SLICE_X64Y84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(7) : SLICE_X64Y86.
 nf2_core/user_data_path/oq_in_reg_addr(13).129399 : SLICE_X62Y96.
 nf2_core/user_data_path/oq_in_reg_addr(20).129400 : SLICE_X60Y105.
 nf2_core/user_data_path/oq_in_reg_data(18).129401 : SLICE_X67Y108.
 nf2_core/user_data_path/oq_in_reg_data(4).129403 : SLICE_X69Y105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1) : SLICE_X55Y50.
 nf2_core/user_data_path/oq_in_reg_data(16).129405 : SLICE_X70Y111.
 nf2_core/user_data_path/oq_in_reg_data(23).129411 : SLICE_X68Y120.
 nf2_core/user_data_path/oq_in_reg_data(27).129412 : SLICE_X69Y112.
 nf2_core/user_data_path/oq_in_reg_data(30).129413 : SLICE_X66Y114.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X42Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(2) : SLICE_X65Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X44Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X18Y41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X42Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X50Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X18Y44.
 nf2_core/user_data_path/oq_in_data(30) : SLICE_X65Y87.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(28) : SLICE_X42Y53.
 nf2_core/user_data_path/oq_in_data(20) : SLICE_X66Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(28) : SLICE_X50Y68.
 nf2_core/user_data_path/oq_in_reg_addr(10).129437 : SLICE_X62Y108.
 nf2_core/user_data_path/oq_in_reg_addr(11).129438 : SLICE_X66Y104.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(27) : SLICE_X40Y53.
 nf2_core/user_data_path/oq_in_reg_addr(21).129439 : SLICE_X66Y105.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(27) : SLICE_X44Y69.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(27) : SLICE_X2Y69.
 nf2_core/user_data_path/oq_in_reg_data(0).129443 : SLICE_X69Y103.
 nf2_core/user_data_path/oq_in_reg_data(20).129444 : SLICE_X68Y114.
 nf2_core/user_data_path/oq_in_reg_data(15).129445 : SLICE_X71Y111.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(29) : SLICE_X40Y46.
 gmii_0_txd_int(1) : SLICE_X20Y7.
 nf2_core/user_data_path/oq_in_reg_data(29).129453 : SLICE_X68Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25) : SLICE_X40Y48.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg : SLICE_X64Y41.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(14) : SLICE_X16Y62.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(24) : SLICE_X40Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10) : SLICE_X67Y97.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_ack : SLICE_X39Y132.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(24) : SLICE_X18Y42.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(15) : SLICE_X16Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(22) : SLICE_X40Y47.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5 : SLICE_X67Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N25 : SLICE_X97Y78.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(22) : SLICE_X2Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(12) :
SLICE_X68Y123.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(23) : SLICE_X42Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg : SLICE_X19Y8.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(36) : SLICE_X12Y119.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(20) : SLICE_X38Y50.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(20) : SLICE_X70Y89.
 nf2_core/user_data_path/oq_in_data(36) : SLICE_X69Y92.
 nf2_core/user_data_path/oq_in_data(40) : SLICE_X69Y93.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(1) : SLICE_X49Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_wr_req_good_d1 :
SLICE_X70Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(3) :
SLICE_X70Y123.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(16) : SLICE_X36Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(16) : SLICE_X44Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20) : SLICE_X65Y130.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(15) : SLICE_X38Y48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4) : SLICE_X68Y31.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_goodframe : SLICE_X71Y48.
 nf2_core/core_256kb_0_reg_rd_data(0) : SLICE_X21Y70.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(16) : SLICE_X71Y79.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(32) : SLICE_X71Y80.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(17) : SLICE_X38Y46.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6 : SLICE_X69Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt : SLICE_X68Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(13) : SLICE_X17Y110.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue1/SP : SLICE_X56Y83.
 nf2_core/user_data_path/ids/in_fifo_data(0) : SLICE_X57Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not0001 : SLICE_X31Y87.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(6) : SLICE_X68Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(14) : SLICE_X17Y111.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(34) : SLICE_X68Y80.
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(3) : SLICE_X81Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state : SLICE_X27Y63.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0) : SLICE_X71Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1 : SLICE_X103Y9.
 nf2_core/user_data_path/oq_in_data(42) : SLICE_X70Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9 : SLICE_X72Y6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15) : SLICE_X16Y111.
 nf2_core/user_data_path/oq_in_data(12) : SLICE_X72Y95.
 nf2_core/core_256kb_0_reg_rd_data(495) : SLICE_X19Y67.
 nf2_core/core_256kb_0_reg_rd_data(432) : SLICE_X43Y57.
 nf2_core/core_256kb_0_reg_rd_data(473) : SLICE_X46Y61.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7 : SLICE_X72Y7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1 : SLICE_X73Y8.
 nf2_core/core_256kb_0_reg_rd_data(498) : SLICE_X26Y67.
 nf2_core/user_data_path/oq_in_data(8) : SLICE_X74Y94.
 nf2_core/core_256kb_0_reg_rd_data(508) : SLICE_X15Y69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10) : SLICE_X51Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25 : SLICE_X74Y9.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0) : SLICE_X74Y5.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2) : SLICE_X74Y7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X93Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X66Y32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(11) : SLICE_X74Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N103 : SLICE_X74Y43.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file20/SP :
SLICE_X68Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(19) :
SLICE_X69Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mram_reg_file21/SP :
SLICE_X64Y131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(20) :
SLICE_X65Y131.
 nf2_core/core_256kb_0_reg_rd_data(480) : SLICE_X33Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2) : SLICE_X27Y65.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16) : SLICE_X78Y14.
 nf2_core/core_256kb_0_reg_rd_data(48) : SLICE_X17Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N5 : SLICE_X64Y20.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X70Y40.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0) : SLICE_X76Y42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N8 : SLICE_X76Y40.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X59Y75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X54Y29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X70Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57)22 : SLICE_X76Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)22 : SLICE_X76Y89.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1 : SLICE_X15Y21.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(4) : SLICE_X76Y100.
 nf2_core/core_256kb_0_reg_rd_data(359) : SLICE_X11Y60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17) : SLICE_X53Y77.
 nf2_core/user_data_path/output_queues/enable_send_pkt(5) : SLICE_X32Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N419 : SLICE_X77Y84.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(29) : SLICE_X77Y86.
 nf2_core/user_data_path/oq_in_data(13) : SLICE_X74Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)22 : SLICE_X87Y93.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(1) : SLICE_X77Y99.
 nf2_core/user_data_path/oq_in_data(11) : SLICE_X78Y91.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27) : SLICE_X75Y15.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(0) : SLICE_X81Y10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8 : SLICE_X74Y6.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(22) : SLICE_X80Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N42 : SLICE_X33Y125.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1716 : SLICE_X81Y60.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id(0) : SLICE_X83Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held : SLICE_X15Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N24 : SLICE_X33Y126.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(2) : SLICE_X19Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(0) : SLICE_X37Y126.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(6) : SLICE_X82Y85.
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word : SLICE_X82Y86.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA : SLICE_X82Y87.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(4) : SLICE_X82Y90.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(12) : SLICE_X83Y89.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(2) : SLICE_X83Y90.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(4) : SLICE_X83Y91.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N285 : SLICE_X115Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>
: SLICE_X4Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0> :
SLICE_X5Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>
: SLICE_X6Y66.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3 : SLICE_X15Y4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N801 : SLICE_X16Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(4) : SLICE_X18Y128.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8 : SLICE_X19Y6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1) : SLICE_X19Y56.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118 : SLICE_X19Y61.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16) : SLICE_X16Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71 : SLICE_X21Y61.
 nf2_core/core_256kb_0_reg_wr_data(496) : SLICE_X16Y64.
 nf2_core/core_256kb_0_reg_wr_data(507) : SLICE_X21Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15) : SLICE_X21Y69.
 nf2_core/core_256kb_0_reg_ack(15) : SLICE_X21Y59.
 nf2_core/core_256kb_0_reg_rd_data(501) : SLICE_X21Y68.
 nf2_core/core_256kb_0_reg_ack(0) : SLICE_X25Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7_1 : SLICE_X22Y133.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8> : SLICE_X23Y33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001 : SLICE_X16Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27) : SLICE_X19Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N111 : SLICE_X19Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N94 : SLICE_X23Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86 : SLICE_X24Y111.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48 : SLICE_X28Y68.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next34 : SLICE_X28Y65.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i : SLICE_X27Y64.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(65) : SLICE_X25Y64.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld_and0000 : SLICE_X26Y59.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70) : SLICE_X28Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6) :
SLICE_X28Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7_1 : SLICE_X28Y132.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69) : SLICE_X29Y62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12 : SLICE_X27Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N62 : SLICE_X29Y132.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<4> : SLICE_X30Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)95 : SLICE_X30Y127.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4> : SLICE_X31Y44.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0> : SLICE_X31Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b : SLICE_X31Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95 : SLICE_X32Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95 : SLICE_X33Y129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<0> :
SLICE_X34Y26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X34Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)95 : SLICE_X34Y128.
 nf2_core/core_reg_wr_data(6) : SLICE_X35Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(1) : SLICE_X35Y130.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(18) : SLICE_X36Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(0) :
SLICE_X38Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update : SLICE_X38Y133.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13) : SLICE_X39Y134.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25 : SLICE_X40Y16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)3 : SLICE_X41Y135.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(6) : SLICE_X43Y38.
 nf2_core/udp_reg_addr(20) : SLICE_X44Y114.
 nf2_core/core_256kb_0_reg_wr_data(314) : SLICE_X46Y73.
 nf2_core/user_data_path/oq_in_reg_data(3).131792 : SLICE_X46Y106.
 nf2_core/core_256kb_0_reg_wr_data(454) : SLICE_X48Y41.
 nf2_core/user_data_path/ids/drop_fifo/data_in(29) : SLICE_X48Y95.
 nf2_core/udp_reg_addr(2) : SLICE_X48Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0) : SLICE_X49Y38.
 nf2_core/cpu_q_dma_rd_data(3)(5) : SLICE_X49Y59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2) : SLICE_X50Y30.
 nf2_core/core_256kb_0_reg_wr_data(452) : SLICE_X50Y44.
 nf2_core/core_256kb_0_reg_wr_data(390) : SLICE_X51Y74.
 nf2_core/user_data_path/oq_in_reg_data(8).131795 : SLICE_X51Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N441.129138 : SLICE_X51Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6) : SLICE_X52Y45.
 nf2_core/user_data_path/ids/drop_fifo/data_in(43) : SLICE_X52Y98.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(7) : SLICE_X53Y47.
 nf2_core/user_data_path/ids/drop_fifo/data_in(4) : SLICE_X53Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(0) : SLICE_X54Y39.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(1) : SLICE_X54Y81.
 nf2_core/user_data_path/ids/drop_fifo/data_in(15) : SLICE_X54Y85.
 nf2_core/user_data_path/ids/drop_fifo/data_in(19) : SLICE_X54Y86.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(12) : SLICE_X54Y106.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(6) : SLICE_X55Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(8) : SLICE_X55Y83.
 nf2_core/user_data_path/ids/drop_fifo/data_in(8) : SLICE_X55Y86.
 nf2_core/user_data_path/ids/drop_fifo/data_in(26) : SLICE_X55Y93.
 nf2_core/user_data_path/ids/drop_fifo/data_in(61) : SLICE_X55Y97.
 nf2_core/user_data_path/oq_in_reg_addr(8).132911 : SLICE_X55Y105.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(14) : SLICE_X55Y107.
 nf2_core/user_data_path/oq_in_reg_data(28) : SLICE_X55Y119.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N671 : SLICE_X56Y34.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_or0000 : SLICE_X56Y85.
 nf2_core/user_data_path/ids/drop_fifo/data_in(16) : SLICE_X56Y87.
 nf2_core/user_data_path/oq_in_reg_src(0).123770 : SLICE_X56Y94.
 nf2_core/user_data_path/ids/drop_fifo/data_in(68) : SLICE_X56Y97.
 nf2_core/user_data_path/oq_in_ctrl(5) : SLICE_X56Y98.
 nf2_core/user_data_path/ids/matcher/XLXN_43(85) : SLICE_X56Y100.
 nf2_core/user_data_path/ids/drop_fifo/data_in(64) : SLICE_X56Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(7) : SLICE_X56Y104.
 nf2_core/user_data_path/oq_in_reg_addr(16) : SLICE_X56Y105.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1) : SLICE_X56Y107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(1) : SLICE_X57Y35.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N48 : SLICE_X57Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2 : SLICE_X57Y77.
 nf2_core/user_data_path/ids/drop_fifo/data_in(1) : SLICE_X57Y80.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_not0001 : SLICE_X57Y85.
 nf2_core/user_data_path/ids/drop_fifo/data_in(23) : SLICE_X57Y87.
 nf2_core/user_data_path/oq_in_reg_src(1).123772 : SLICE_X57Y95.
 nf2_core/user_data_path/ids/drop_fifo/radd(2) : SLICE_X57Y96.
 nf2_core/user_data_path/ids/drop_fifo/data_in(13) : SLICE_X57Y105.
 nf2_core/user_data_path/oq_in_reg_req.123877 : SLICE_X57Y106.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3) : SLICE_X57Y108.
 nf2_core/user_data_path/oq_in_reg_addr(19) : SLICE_X57Y109.
 nf2_core/user_data_path/ids/state_FSM_FFd2 : SLICE_X58Y98.
 nf2_core/user_data_path/oq_in_reg_addr(12).124862 : SLICE_X58Y101.
 nf2_core/user_data_path/ids/matches(2) : SLICE_X58Y104.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1) : SLICE_X58Y107.
 nf2_core/user_data_path/ids/matches(5) : SLICE_X58Y110.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(17) : SLICE_X58Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(16) : SLICE_X58Y112.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg : SLICE_X59Y35.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1 : SLICE_X59Y71.
 nf2_core/core_256kb_0_reg_wr_data(289) : SLICE_X59Y74.
 nf2_core/user_data_path/ids/drop_fifo/wadd(1) : SLICE_X59Y99.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12) : SLICE_X59Y104.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(14) : SLICE_X59Y105.
 nf2_core/user_data_path/oq_in_reg_addr(6).133211 : SLICE_X59Y106.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6) : SLICE_X59Y107.
 nf2_core/user_data_path/ids/matches(1) : SLICE_X59Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)48 : SLICE_X60Y39.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch : SLICE_X60Y76.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(39) : SLICE_X60Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)0 : SLICE_X60Y94.
 nf2_core/user_data_path/ids/module_regs/software_regs(65) : SLICE_X60Y108.
 nf2_core/user_data_path/ids/module_regs/software_regs(67) : SLICE_X60Y109.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(4) : SLICE_X60Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(3) : SLICE_X60Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(14) : SLICE_X60Y112.
 nf2_core/user_data_path/ids/matches(15) : SLICE_X60Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(9) : SLICE_X60Y114.
 nf2_core/user_data_path/ids/matches(10) : SLICE_X60Y115.
 nf2_core/user_data_path/ids/module_regs/sw_reg_rd_wr_L_out : SLICE_X60Y116.
 nf2_core/user_data_path/ids/module_regs/software_regs(81) : SLICE_X60Y117.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N801 : SLICE_X61Y71.
 nf2_core/user_data_path/ids/drop_fifo/data_in(58) : SLICE_X61Y90.
 nf2_core/user_data_path/ids/drop_fifo/radd(3) : SLICE_X61Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/rd_ptr(1) : SLICE_X61Y93.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(22) : SLICE_X61Y108.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(16) : SLICE_X61Y109.
 nf2_core/user_data_path/oq_in_reg_addr(0).123582 : SLICE_X61Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5) : SLICE_X61Y111.
 nf2_core/user_data_path/ids/matches(8) : SLICE_X61Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(8) : SLICE_X61Y114.
 nf2_core/user_data_path/ids/matches(20) : SLICE_X61Y115.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta : SLICE_X62Y75.
 nf2_core/user_data_path/ids/matcher/XLXN_43(90) : SLICE_X62Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(2) : SLICE_X62Y94.
 nf2_core/user_data_path/ids/header_counter(1) : SLICE_X62Y98.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(19) : SLICE_X62Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(21) : SLICE_X62Y112.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(28) : SLICE_X62Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(24) : SLICE_X62Y114.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(10) : SLICE_X62Y115.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(30) : SLICE_X62Y116.
 nf2_core/user_data_path/ids/matches(22) : SLICE_X62Y117.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(29) : SLICE_X62Y118.
 nf2_core/user_data_path/ids/matches(26) : SLICE_X62Y119.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(21) : SLICE_X63Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)0 : SLICE_X63Y90.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(2) : SLICE_X63Y100.
 nf2_core/user_data_path/ids/begin_pkt : SLICE_X63Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(7) : SLICE_X63Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(25) : SLICE_X63Y113.
 nf2_core/user_data_path/ids/matches(13) : SLICE_X63Y116.
 nf2_core/user_data_path/ids/matches(21) : SLICE_X63Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11) : SLICE_X64Y89.
 nf2_core/user_data_path/ids/matcher/XLXN_43(94) : SLICE_X64Y93.
 nf2_core/user_data_path/ids/drop_fifo/radd(7) : SLICE_X64Y96.
 nf2_core/user_data_path/ids/header_counter(0) : SLICE_X64Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15) : SLICE_X64Y103.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(17) : SLICE_X64Y109.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(6) : SLICE_X65Y84.
 nf2_core/user_data_path/ids/matcher/XLXN_43(103) : SLICE_X65Y89.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(26) : SLICE_X65Y90.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(9) : SLICE_X65Y96.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(16) : SLICE_X65Y103.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(2) : SLICE_X66Y82.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(4) : SLICE_X66Y83.
 nf2_core/user_data_path/ids/matcher/XLXN_43(80) : SLICE_X66Y88.
 nf2_core/user_data_path/ids/drop_fifo/radd(0) : SLICE_X66Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)0 : SLICE_X66Y97.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(5) : SLICE_X67Y88.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(18) : SLICE_X67Y109.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(29) : SLICE_X67Y123.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X68Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48 : SLICE_X68Y47.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_match_encoded : SLICE_X68Y81.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(11) : SLICE_X68Y83.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/rd_ptr(1) : SLICE_X68Y87.
 nf2_core/user_data_path/ids/matcher/XLXN_43(111) : SLICE_X68Y88.
 nf2_core/user_data_path/ids/matcher/XLXN_43(106) : SLICE_X68Y92.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2) : SLICE_X68Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000 : SLICE_X68Y108.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4 : SLICE_X69Y88.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(3) : SLICE_X69Y97.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2 : SLICE_X69Y99.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2 : SLICE_X69Y100.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2) : SLICE_X69Y101.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(4) : SLICE_X69Y102.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(5) : SLICE_X69Y104.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2) : SLICE_X69Y107.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2 : SLICE_X70Y44.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(6) : SLICE_X70Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N4 : SLICE_X70Y88.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_7/I_36_41/I_36_41_1 : SLICE_X70Y91.
 nf2_core/user_data_path/oq_in_data(10) : SLICE_X70Y94.
 nf2_core/user_data_path/ids/pattern_low(8) : SLICE_X70Y102.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N41 : SLICE_X70Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20) : SLICE_X70Y108.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(3) : SLICE_X71Y45.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(33) : SLICE_X71Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000 : SLICE_X71Y83.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(23) : SLICE_X71Y84.
 nf2_core/user_data_path/ids/matcher/XLXN_43(97) : SLICE_X71Y87.
 nf2_core/user_data_path/ids/pattern_low(0) : SLICE_X71Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(0) :
SLICE_X71Y91.
 nf2_core/user_data_path/op_lut_in_reg_rd_wr_L : SLICE_X71Y93.
 nf2_core/user_data_path/op_lut_in_reg_addr(6) : SLICE_X71Y94.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB : SLICE_X71Y107.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12) : SLICE_X72Y13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X72Y42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_6/I_36_41/free/I_36_41_2 : SLICE_X72Y80.
 nf2_core/user_data_path/oq_in_reg_ack.124184 : SLICE_X72Y86.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(14) : SLICE_X72Y88.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18 : SLICE_X72Y90.
 nf2_core/user_data_path/op_lut_in_reg_addr(16) : SLICE_X72Y91.
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(0) : SLICE_X72Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(19) : SLICE_X72Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(22) : SLICE_X72Y100.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_5/I_36_32/I_36_32_1 : SLICE_X72Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2 : SLICE_X73Y45.
 nf2_core/user_data_path/oq_in_data(14) : SLICE_X73Y90.
 nf2_core/user_data_path/ids/matcher/XLXN_43(75) : SLICE_X73Y91.
 nf2_core/user_data_path/oq_in_data(15) : SLICE_X73Y94.
 nf2_core/cpu_q_dma_wr_ctrl(3)(0) : SLICE_X73Y105.
 nf2_core/user_data_path/ids/pattern_high(13) : SLICE_X73Y106.
 nf2_core/user_data_path/oq_in_reg_data(14).132779 : SLICE_X73Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21) : SLICE_X73Y111.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X74Y8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(5) : SLICE_X74Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(21) : SLICE_X74Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N2 : SLICE_X74Y97.
 nf2_core/user_data_path/ids/pattern_high(0) : SLICE_X74Y99.
 nf2_core/user_data_path/ids/pattern_high(21) : SLICE_X74Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_or0001 : SLICE_X74Y106.
 nf2_core/user_data_path/ids/pattern_low(12) : SLICE_X74Y109.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk : SLICE_X75Y45.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB : SLICE_X75Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(16) : SLICE_X75Y93.
 nf2_core/user_data_path/ids/matcher/XLXN_43(107) : SLICE_X75Y94.
 nf2_core/user_data_path/ids/matcher/XLXN_43(108) : SLICE_X75Y95.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(2) : SLICE_X75Y99.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_4/I_36_41/I_36_41_1 : SLICE_X75Y101.
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.124337 : SLICE_X75Y105.
 nf2_core/user_data_path/ids/pattern_high(22) : SLICE_X75Y106.
 nf2_core/user_data_path/ids/drop_fifo/data_in(49) : SLICE_X75Y107.
 nf2_core/user_data_path/oq_in_reg_data(11).122617 : SLICE_X75Y109.
 nf2_core/user_data_path/ids/pattern_low(4) : SLICE_X76Y93.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6) : SLICE_X76Y101.
 nf2_core/user_data_path/ids/pattern_high(26) : SLICE_X76Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0000 : SLICE_X76Y104.
 nf2_core/cpu_q_dma_wr_data(3)(11) : SLICE_X77Y87.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8) : SLICE_X77Y91.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_32/I_36_32_1 : SLICE_X77Y92.
 nf2_core/user_data_path/ids/pattern_high(6) : SLICE_X77Y100.
 nf2_core/user_data_path/ids/pattern_high(25) : SLICE_X77Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000012 : SLICE_X77Y103.
 nf2_core/user_data_path/ids/drop_fifo/data_in(42) : SLICE_X77Y105.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4 : SLICE_X77Y107.
 nf2_core/user_data_path/op_lut_in_reg_addr(12) : SLICE_X78Y90.
 nf2_core/user_data_path/op_lut_in_reg_addr(17) : SLICE_X78Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held : SLICE_X78Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)5 : SLICE_X78Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)0 : SLICE_X78Y100.
 nf2_core/user_data_path/ids/pattern_low(25) : SLICE_X78Y101.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA : SLICE_X78Y105.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_1/I_36_32/I_36_32_1 : SLICE_X78Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N34 : SLICE_X78Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)5 : SLICE_X79Y92.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB : SLICE_X79Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)5 : SLICE_X79Y96.
 nf2_core/user_data_path/ids/matcher/XLXN_43(110) : SLICE_X79Y98.
 nf2_core/user_data_path/oq_in_wr : SLICE_X79Y100.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_2/I_36_41/I_36_41_1 : SLICE_X79Y101.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_2/I_36_32/free/I_36_32_2 : SLICE_X79Y105.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_41/free/I_36_41_2 : SLICE_X79Y106.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_3/I_36_32/I_36_32_1 : SLICE_X80Y103.
 nf2_core/user_data_path/oq_in_wr.124898 : SLICE_X80Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)40 : SLICE_X80Y105.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(16) : SLICE_X81Y88.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(14) : SLICE_X81Y89.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(6) : SLICE_X81Y90.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_3/I_36_41/I_36_41_1 : SLICE_X81Y91.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(30) : SLICE_X81Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch : SLICE_X81Y95.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_7/I_36_32/I_36_32_1 : SLICE_X81Y103.
 nf2_core/user_data_path/op_lut_in_reg_ack : SLICE_X82Y96.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_3/I_36_41/I_36_41_1 : SLICE_X82Y97.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_41/free/I_36_41_2 : SLICE_X82Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N611 : SLICE_X83Y48.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_32/free/I_36_32_2 : SLICE_X83Y96.
 nf2_core/user_data_path/output_port_lookup/lpm_hit : SLICE_X83Y99.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)40 : SLICE_X83Y100.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_4/I_36_41/free/I_36_41_2 : SLICE_X84Y97.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_41/I_36_41_1 : SLICE_X84Y98.
 nf2_core/nf2_dma/_or0001 : SLICE_X85Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2 : SLICE_X85Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_SW0_2 : SLICE_X86Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)159_2 :
SLICE_X92Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)64_2 :
SLICE_X93Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)64_2 :
SLICE_X96Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)159_2 :
SLICE_X96Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N533 : SLICE_X97Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N563 : SLICE_X97Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)186 :
SLICE_X97Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)64_2 :
SLICE_X98Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)38 :
SLICE_X98Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16) : SLICE_X98Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N613.123339 : SLICE_X99Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)39 :
SLICE_X101Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)159_2 :
SLICE_X102Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state(0) : SLICE_X102Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6011 : SLICE_X103Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6) : SLICE_X104Y76.
 nf2_core/user_data_path/output_port_lookup/mac_2(2) : SLICE_X105Y74.
 nf2_core/user_data_path/output_port_lookup/mac_2(3) : SLICE_X105Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(8) : SLICE_X106Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14) : SLICE_X106Y72.
 nf2_core/user_data_path/output_port_lookup/mac_3(6) : SLICE_X106Y73.
 nf2_core/user_data_path/output_port_lookup/mac_1(6) : SLICE_X106Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad : SLICE_X107Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(14) : SLICE_X107Y72.
 nf2_core/user_data_path/op_lut_in_reg_addr(3) : SLICE_X108Y77.
 nf2_core/cpu_q_dma_wr_data(0)(4) : SLICE_X109Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10) : SLICE_X108Y101.
 nf2_core/cpu_q_dma_can_wr_pkt(2) : SLICE_X109Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)146 : SLICE_X112Y64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)129 : SLICE_X112Y66.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(9) : SLICE_X114Y60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1 : SLICE_X130Y89.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X130Y140.


The following Components are new/changed.
-----------------------------------------
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue10/SP : SLICE_X64Y97.
 nf2_core/user_data_path/ids/in_fifo_data(9) : SLICE_X65Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue11/SP : SLICE_X66Y91.
 nf2_core/user_data_path/ids/in_fifo_data(10) : SLICE_X67Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue20/SP : SLICE_X58Y96.
 nf2_core/user_data_path/ids/in_fifo_data(19) : SLICE_X59Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue12/SP : SLICE_X64Y98.
 nf2_core/user_data_path/ids/in_fifo_data(11) : SLICE_X65Y98.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue21/SP : SLICE_X58Y97.
 nf2_core/user_data_path/ids/in_fifo_data(20) : SLICE_X59Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue13/SP : SLICE_X66Y86.
 nf2_core/user_data_path/ids/in_fifo_data(12) : SLICE_X67Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue30/SP : SLICE_X56Y99.
 nf2_core/user_data_path/ids/in_fifo_data(29) : SLICE_X57Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue22/SP : SLICE_X54Y96.
 nf2_core/user_data_path/ids/in_fifo_data(21) : SLICE_X55Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue14/SP : SLICE_X60Y96.
 nf2_core/user_data_path/ids/in_fifo_data(13) : SLICE_X61Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue31/SP : SLICE_X64Y99.
 nf2_core/user_data_path/ids/in_fifo_data(30) : SLICE_X65Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue23/SP : SLICE_X56Y92.
 nf2_core/user_data_path/ids/in_fifo_data(22) : SLICE_X57Y92.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue15/SP : SLICE_X68Y96.
 nf2_core/user_data_path/ids/in_fifo_data(14) : SLICE_X69Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue40/SP : SLICE_X76Y94.
 nf2_core/user_data_path/ids/in_fifo_data(39) : SLICE_X77Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue32/SP : SLICE_X54Y94.
 nf2_core/user_data_path/ids/in_fifo_data(31) : SLICE_X55Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue24/SP : SLICE_X56Y90.
 nf2_core/user_data_path/ids/in_fifo_data(23) : SLICE_X57Y90.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue16/SP : SLICE_X76Y95.
 nf2_core/user_data_path/ids/in_fifo_data(15) : SLICE_X77Y95.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue41/SP : SLICE_X66Y80.
 nf2_core/user_data_path/ids/in_fifo_data(40) : SLICE_X67Y80.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue33/SP : SLICE_X56Y91.
 nf2_core/user_data_path/ids/in_fifo_data(32) : SLICE_X57Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue25/SP : SLICE_X54Y91.
 nf2_core/user_data_path/ids/in_fifo_data(24) : SLICE_X55Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue17/SP : SLICE_X56Y86.
 nf2_core/user_data_path/ids/in_fifo_data(16) : SLICE_X57Y86.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue50/SP : SLICE_X74Y98.
 nf2_core/user_data_path/ids/in_fifo_data(49) : SLICE_X75Y98.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue42/SP : SLICE_X76Y96.
 nf2_core/user_data_path/ids/in_fifo_data(41) : SLICE_X77Y96.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue34/SP : SLICE_X76Y97.
 nf2_core/user_data_path/ids/in_fifo_data(33) : SLICE_X77Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue26/SP : SLICE_X52Y93.
 nf2_core/user_data_path/ids/in_fifo_data(25) : SLICE_X53Y93.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue18/SP : SLICE_X52Y91.
 nf2_core/user_data_path/ids/in_fifo_data(17) : SLICE_X53Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue51/SP : SLICE_X76Y98.
 nf2_core/user_data_path/ids/in_fifo_data(50) : SLICE_X77Y98.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue43/SP : SLICE_X78Y97.
 nf2_core/user_data_path/ids/in_fifo_data(42) : SLICE_X79Y97.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue35/SP : SLICE_X52Y94.
 nf2_core/user_data_path/ids/in_fifo_data(34) : SLICE_X53Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue27/SP : SLICE_X52Y88.
 nf2_core/user_data_path/ids/in_fifo_data(26) : SLICE_X53Y88.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue19/SP : SLICE_X52Y89.
 nf2_core/user_data_path/ids/in_fifo_data(18) : SLICE_X53Y89.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue44/SP : SLICE_X78Y99.
 nf2_core/user_data_path/ids/in_fifo_data(43) : SLICE_X79Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue36/SP : SLICE_X58Y80.
 nf2_core/user_data_path/ids/in_fifo_data(35) : SLICE_X59Y80.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue28/SP : SLICE_X52Y99.
 nf2_core/user_data_path/ids/in_fifo_data(27) : SLICE_X53Y99.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue37/SP : SLICE_X80Y94.
 nf2_core/user_data_path/ids/in_fifo_data(36) : SLICE_X81Y94.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue29/SP : SLICE_X56Y82.
 nf2_core/user_data_path/ids/in_fifo_data(28) : SLICE_X57Y82.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_24/B10 : RAMB16_X5Y12.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_24/B6 : RAMB16_X4Y11.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(1) : SLICE_X55Y65.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(1) : SLICE_X29Y37.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X34Y29.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X89Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X68Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X101Y29.
 nf2_core/user_data_path/ids/matcher_match : SLICE_X68Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51 : SLICE_X48Y39.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51 : SLICE_X54Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51 : SLICE_X25Y35.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5 : SLICE_X52Y57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5 : SLICE_X22Y30.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f5 : SLICE_X63Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N516 : SLICE_X110Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5 : SLICE_X55Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5 : SLICE_X61Y69.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5 : SLICE_X48Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5 : SLICE_X55Y62.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5 : SLICE_X23Y32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N531 : SLICE_X30Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N57 : SLICE_X58Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N57 : SLICE_X66Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N57 : SLICE_X31Y62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X60Y77.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X61Y37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X78Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84 : SLICE_X24Y64.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47 : SLICE_X62Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47 : SLICE_X60Y34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47 : SLICE_X28Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X60Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X54Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X74Y39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47 : SLICE_X29Y60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47 : SLICE_X61Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47 : SLICE_X59Y37.
 nf2_core/in_data(3)(39) : SLICE_X126Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44 : SLICE_X133Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44 : SLICE_X132Y85.
 nf2_core/core_256kb_0_reg_rd_data(26) : SLICE_X15Y66.
 nf2_core/device_id_reg/reg_rd_data_mux0000(5)24 : SLICE_X1Y67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132 : SLICE_X70Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132 : SLICE_X26Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N12 : SLICE_X82Y116.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N8 : SLICE_X88Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084 :
SLICE_X25Y151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)128 : SLICE_X103Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)115 : SLICE_X78Y107.
 nf2_core/in_data(7)(6) : SLICE_X70Y125.
 nf2_core/user_data_path/oq_in_reg_data(31) : SLICE_X50Y130.
 nf2_core/user_data_path/ids/matches(30) : SLICE_X63Y123.
 nf2_core/user_data_path/ids/matches(31) : SLICE_X61Y119.
 nf2_core/user_data_path/ids/matches(28) : SLICE_X61Y118.
 nf2_core/user_data_path/ids/matches_next_addsub0000(0) : SLICE_X59Y142.
 nf2_core/user_data_path/ids/matches_next_addsub0000(2) : SLICE_X59Y143.
 nf2_core/user_data_path/ids/matches_next_addsub0000(4) : SLICE_X59Y144.
 nf2_core/user_data_path/ids/matches_next_addsub0000(6) : SLICE_X59Y145.
 nf2_core/user_data_path/ids/matches_next_addsub0000(8) : SLICE_X59Y146.
 nf2_core/user_data_path/ids/matches_next_addsub0000(10) : SLICE_X59Y147.
 nf2_core/user_data_path/ids/matches_next_addsub0000(12) : SLICE_X59Y148.
 nf2_core/user_data_path/ids/matches_next_addsub0000(14) : SLICE_X59Y149.
 nf2_core/user_data_path/ids/matches_next_addsub0000(18) : SLICE_X59Y151.
 nf2_core/user_data_path/ids/matches_next_addsub0000(22) : SLICE_X59Y153.
 nf2_core/user_data_path/ids/matches_next_addsub0000(24) : SLICE_X59Y154.
 nf2_core/user_data_path/oq_in_reg_data(2) : SLICE_X50Y103.
 nf2_core/user_data_path/ids/matches_next_addsub0000(28) : SLICE_X59Y156.
 nf2_core/user_data_path/ids/matches_next_addsub0000(30) : SLICE_X59Y157.
 nf2_core/user_data_path/oq_in_reg_data(7) : SLICE_X47Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2 : SLICE_X87Y97.
 nf2_core/user_data_path/ids/drop_fifo/data_in(30) : SLICE_X52Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000110 :
SLICE_X23Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000 :
SLICE_X48Y108.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(0) : SLICE_X57Y63.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(0) : SLICE_X21Y37.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N59 : SLICE_X113Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_2 : SLICE_X90Y104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9) : SLICE_X54Y41.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(48) : SLICE_X88Y118.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_2 : SLICE_X86Y104.
 nf2_core/nf2_dma/cpci_txfifo_wr_valid_bytes(0) : SLICE_X117Y145.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10 :
SLICE_X93Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10 :
SLICE_X92Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)10 :
SLICE_X93Y85.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N10 : SLICE_X21Y3.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_41/free/I_36_41_2 : SLICE_X72Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2 : SLICE_X84Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1 : SLICE_X66Y41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_42 : SLICE_X70Y90.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2 : SLICE_X18Y34.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)18 : SLICE_X6Y113.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<5> : SLICE_X74Y158.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<5> :
SLICE_X76Y37.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_SW0_2 : SLICE_X86Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N44 : SLICE_X90Y115.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1 : SLICE_X71Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1 : SLICE_X29Y59.
 nf2_core/user_data_path/ids/drop_fifo/wadd(2) : SLICE_X61Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)18 : SLICE_X19Y105.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)18 : SLICE_X19Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N671 : SLICE_X70Y41.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X63Y72.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68 : SLICE_X33Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)9 :
SLICE_X93Y93.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(8) : SLICE_X2Y65.
 nf2_core/user_data_path/ids/drop_fifo/wadd(3) : SLICE_X64Y90.
 nf2_core/core_256kb_0_reg_rd_data(10) : SLICE_X13Y66.
 nf2_core/device_id_reg/N101 : SLICE_X8Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2 : SLICE_X85Y103.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N73 : SLICE_X75Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2 :
SLICE_X32Y134.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X50Y45.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14 : SLICE_X54Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N801 : SLICE_X62Y32.
 nf2_core/user_data_path/ids/drop_fifo/wadd(5) : SLICE_X67Y92.
 nf2_core/core_4mb_reg_addr(31) : SLICE_X10Y78.
 nf2_core/user_data_path/ids/drop_fifo/wadd(6) : SLICE_X63Y93.
 nf2_core/user_data_path/ids/matches(9) : SLICE_X58Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8 : SLICE_X40Y119.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8) : SLICE_X45Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012 : SLICE_X36Y104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12 : SLICE_X71Y40.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X60Y71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X58Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X77Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112 : SLICE_X24Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N70 : SLICE_X17Y57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X57Y71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X57Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X70Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N551 : SLICE_X18Y60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X57Y34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X71Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391 : SLICE_X69Y45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N591 : SLICE_X19Y60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411 : SLICE_X68Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(31) : SLICE_X91Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48 : SLICE_X61Y39.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67) : SLICE_X107Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65) : SLICE_X108Y93.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(6) : SLICE_X27Y58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_not0001 : SLICE_X122Y56.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(3) : SLICE_X7Y81.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(4) : SLICE_X30Y113.
 nf2_core/user_data_path/oq_in_reg_data(10).122612 : SLICE_X72Y114.
 nf2_core/user_data_path/oq_in_reg_data(12).122628 : SLICE_X74Y112.
 nf2_core/user_data_path/oq_in_reg_data(21).122632 : SLICE_X59Y112.
 nf2_core/user_data_path/oq_in_reg_data(13).122633 : SLICE_X76Y111.
 nf2_core/user_data_path/oq_in_reg_data(22).122636 : SLICE_X77Y111.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/N23 : SLICE_X28Y22.
 nf2_core/user_data_path/oq_in_reg_data(24).122649 : SLICE_X74Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X25Y150.
 nf2_core/user_data_path/oq_in_reg_data(25).122656 : SLICE_X75Y113.
 nf2_core/user_data_path/oq_in_reg_data(26).122657 : SLICE_X71Y120.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19)1_2 : SLICE_X125Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X30Y120.
 nf2_core/user_data_path/ids/module_regs/hw_reg_rd_wr_L_out : SLICE_X58Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N14 : SLICE_X59Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N14 : SLICE_X24Y57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N54 : SLICE_X51Y73.
 nf2_core/device_id_reg/N11 : SLICE_X10Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)49 :
SLICE_X96Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)77 :
SLICE_X108Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2 : SLICE_X65Y40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)49 :
SLICE_X107Y69.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5> : SLICE_X57Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N75 : SLICE_X30Y110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)49 :
SLICE_X102Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)77 :
SLICE_X109Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N577 : SLICE_X103Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)135 :
SLICE_X104Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)49 :
SLICE_X106Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)165 :
SLICE_X106Y68.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(3) : SLICE_X55Y80.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(4) : SLICE_X55Y81.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1> :
SLICE_X81Y38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)135 :
SLICE_X105Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N625 : SLICE_X102Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)49 :
SLICE_X100Y73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X13Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N50 : SLICE_X49Y39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12) : SLICE_X56Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12) : SLICE_X77Y49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)77 :
SLICE_X105Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)49 :
SLICE_X99Y73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N44 : SLICE_X8Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)135 :
SLICE_X102Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)17 : SLICE_X78Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)165 :
SLICE_X102Y68.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(9) : SLICE_X8Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)135 :
SLICE_X105Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)10 : SLICE_X34Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7_1 : SLICE_X21Y130.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(26) : SLICE_X66Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(0) : SLICE_X67Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(27) : SLICE_X69Y114.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(20) : SLICE_X69Y108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62 : SLICE_X56Y78.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0) : SLICE_X60Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0) : SLICE_X61Y36.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)163 : SLICE_X62Y76.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)148 : SLICE_X74Y38.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208 : SLICE_X62Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208 : SLICE_X66Y37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208 : SLICE_X77Y45.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N65 : SLICE_X62Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205 : SLICE_X71Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205 : SLICE_X18Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X56Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351 : SLICE_X50Y39.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(22) : SLICE_X69Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)135 :
SLICE_X100Y71.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(23) : SLICE_X70Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)165 :
SLICE_X98Y74.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In12 : SLICE_X125Y172.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(31) : SLICE_X63Y115.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(4) : SLICE_X67Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N21 : SLICE_X134Y80.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2 :
SLICE_X64Y143.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(15) : SLICE_X0Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N2 : SLICE_X29Y117.
 nf2_core/device_id_reg/N7 : SLICE_X10Y71.
 nf2_core/user_data_path/ids/drop_fifo/wadd(4) : SLICE_X64Y94.
 nf2_core/user_data_path/ids/drop_fifo/wadd(7) : SLICE_X63Y94.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4 : SLICE_X50Y20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)200 :
SLICE_X105Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)200 :
SLICE_X104Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2 : SLICE_X55Y41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2 : SLICE_X18Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)2 : SLICE_X73Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N48 : SLICE_X80Y102.
 nf2_core/user_data_path/ids/drop_fifo/radd(4) : SLICE_X66Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)112 : SLICE_X110Y65.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X129Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X132Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1 : SLICE_X133Y82.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X52Y32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X67Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1 : SLICE_X20Y55.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11) : SLICE_X72Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12) : SLICE_X63Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)40 : SLICE_X84Y100.
 nf2_core/user_data_path/ids_in_data(50) : SLICE_X81Y97.
 nf2_core/user_data_path/ids_in_data(51) : SLICE_X80Y98.
 nf2_core/user_data_path/ids_in_data(52) : SLICE_X82Y95.
 nf2_core/user_data_path/ids_in_data(60) : SLICE_X79Y94.
 nf2_core/user_data_path/ids_in_data(53) : SLICE_X87Y94.
 nf2_core/user_data_path/ids_in_data(61) : SLICE_X80Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X48Y42.
 nf2_core/user_data_path/ids_in_data(54) : SLICE_X81Y92.
 nf2_core/user_data_path/ids_in_data(62) : SLICE_X85Y95.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X59Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f51 : SLICE_X59Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X24Y40.
 nf2_core/user_data_path/ids_in_data(55) : SLICE_X76Y99.
 nf2_core/user_data_path/ids_in_data(63) : SLICE_X82Y94.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1 : SLICE_X4Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X51Y40.
 nf2_core/user_data_path/ids_in_data(48) : SLICE_X81Y101.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X58Y66.
 nf2_core/user_data_path/ids_in_data(56) : SLICE_X78Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52 : SLICE_X58Y67.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(13) : SLICE_X72Y112.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X27Y38.
 nf2_core/user_data_path/ids_in_data(49) : SLICE_X80Y95.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1 : SLICE_X8Y72.
 nf2_core/user_data_path/ids_in_data(57) : SLICE_X77Y90.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52 : SLICE_X8Y73.
 nf2_core/user_data_path/ids_in_data(58) : SLICE_X83Y94.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X50Y40.
 nf2_core/user_data_path/ids_in_data(59) : SLICE_X83Y95.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X57Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53 : SLICE_X57Y65.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X24Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53 : SLICE_X24Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1 : SLICE_X7Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X49Y46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54 : SLICE_X49Y47.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X57Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54 : SLICE_X57Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X26Y42.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1 : SLICE_X4Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X49Y42.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X49Y43.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X56Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X56Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X27Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X27Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1 : SLICE_X5Y72.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55 : SLICE_X5Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X50Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56 : SLICE_X50Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X57Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56 : SLICE_X57Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X34Y129.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X26Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56 : SLICE_X26Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1 : SLICE_X7Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X52Y46.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X58Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57 : SLICE_X58Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X26Y48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57 : SLICE_X26Y49.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1 : SLICE_X5Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X52Y50.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5 : SLICE_X52Y51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X58Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5 : SLICE_X58Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X28Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5 : SLICE_X28Y47.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6 : SLICE_X9Y78.
 nf2_core/device_id_reg/Mrom__varindex000041_f6 : SLICE_X1Y80.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_96 : SLICE_X11Y102.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_96_4_f5 : SLICE_X11Y103.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_97 : SLICE_X33Y86.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_97_4_f5 : SLICE_X33Y87.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_98 : SLICE_X33Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_98_4_f5 : SLICE_X33Y105.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_99 : SLICE_X33Y82.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_99_4_f5 : SLICE_X33Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N2 : SLICE_X47Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N2 : SLICE_X41Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)147 : SLICE_X114Y66.
 nf2_core/user_data_path/oq_in_reg_addr(1).123585 : SLICE_X61Y116.
 nf2_core/user_data_path/oq_in_reg_addr(2).123588 : SLICE_X61Y117.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(10) : SLICE_X25Y42.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(11) : SLICE_X47Y43.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(11) : SLICE_X55Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(11) : SLICE_X25Y41.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1> :
SLICE_X132Y64.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23) : SLICE_X119Y56.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(7) : SLICE_X117Y56.
 nf2_core/device_id_reg/Mrom__varindex000020_f6 : SLICE_X1Y76.
 nf2_core/device_id_reg/Mrom__varindex000020_f51 : SLICE_X1Y77.
 nf2_core/device_id_reg/Mrom__varindex000033_f6 : SLICE_X4Y76.
 nf2_core/device_id_reg/Mrom__varindex000029_f6 : SLICE_X0Y84.
 nf2_core/user_data_path/ids/module_regs/hw_reg_src_out(0) : SLICE_X55Y95.
 nf2_core/device_id_reg/Mrom__varindex000029_f51 : SLICE_X0Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_111 : SLICE_X34Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_111_4_f5 : SLICE_X34Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)132 : SLICE_X80Y112.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(11) : SLICE_X52Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0) : SLICE_X53Y80.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0)35 : SLICE_X53Y81.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(10) : SLICE_X57Y84.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)127 : SLICE_X78Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)112 : SLICE_X78Y110.
 nf2_core/user_data_path/oq_in_reg_addr(3).129311 : SLICE_X58Y115.
 nf2_core/user_data_path/oq_in_reg_addr(15).129378 : SLICE_X64Y105.
 nf2_core/user_data_path/oq_in_reg_addr(13).129399 : SLICE_X62Y96.
 nf2_core/user_data_path/oq_in_reg_addr(20).129400 : SLICE_X60Y105.
 nf2_core/user_data_path/oq_in_reg_data(18).129401 : SLICE_X67Y108.
 nf2_core/user_data_path/oq_in_reg_data(4).129403 : SLICE_X69Y105.
 nf2_core/user_data_path/oq_in_reg_data(16).129405 : SLICE_X70Y111.
 nf2_core/user_data_path/oq_in_reg_data(23).129411 : SLICE_X68Y120.
 nf2_core/user_data_path/oq_in_reg_data(27).129412 : SLICE_X69Y112.
 nf2_core/user_data_path/oq_in_reg_data(30).129413 : SLICE_X66Y114.
 nf2_core/user_data_path/oq_in_reg_addr(10).129437 : SLICE_X62Y108.
 nf2_core/user_data_path/oq_in_reg_addr(11).129438 : SLICE_X66Y104.
 nf2_core/user_data_path/oq_in_reg_addr(21).129439 : SLICE_X66Y105.
 nf2_core/user_data_path/oq_in_reg_data(0).129443 : SLICE_X69Y103.
 nf2_core/user_data_path/oq_in_reg_data(20).129444 : SLICE_X68Y114.
 nf2_core/user_data_path/oq_in_reg_data(15).129445 : SLICE_X71Y111.
 nf2_core/user_data_path/oq_in_reg_data(29).129453 : SLICE_X68Y129.
 nf2_core/user_data_path/ids/input_fifo/fifo/Mram_queue1/SP : SLICE_X56Y83.
 nf2_core/user_data_path/ids/in_fifo_data(0) : SLICE_X57Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N801 : SLICE_X16Y60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71 : SLICE_X21Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7_1 : SLICE_X22Y133.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48 : SLICE_X28Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7_1 : SLICE_X28Y132.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12 : SLICE_X27Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N62 : SLICE_X29Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95 : SLICE_X32Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X34Y126.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25 : SLICE_X40Y16.
 nf2_core/user_data_path/oq_in_reg_data(3).131792 : SLICE_X46Y106.
 nf2_core/user_data_path/ids/drop_fifo/data_in(29) : SLICE_X48Y95.
 nf2_core/user_data_path/oq_in_reg_data(8).131795 : SLICE_X51Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N441.129138 : SLICE_X51Y123.
 nf2_core/user_data_path/ids/drop_fifo/data_in(43) : SLICE_X52Y98.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(7) : SLICE_X53Y47.
 nf2_core/user_data_path/ids/drop_fifo/data_in(4) : SLICE_X53Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(1) : SLICE_X54Y81.
 nf2_core/user_data_path/ids/drop_fifo/data_in(15) : SLICE_X54Y85.
 nf2_core/user_data_path/ids/drop_fifo/data_in(19) : SLICE_X54Y86.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(12) : SLICE_X54Y106.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(6) : SLICE_X55Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(8) : SLICE_X55Y83.
 nf2_core/user_data_path/ids/drop_fifo/data_in(8) : SLICE_X55Y86.
 nf2_core/user_data_path/ids/drop_fifo/data_in(26) : SLICE_X55Y93.
 nf2_core/user_data_path/ids/drop_fifo/data_in(61) : SLICE_X55Y97.
 nf2_core/user_data_path/oq_in_reg_addr(8).132911 : SLICE_X55Y105.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(14) : SLICE_X55Y107.
 nf2_core/user_data_path/oq_in_reg_data(28) : SLICE_X55Y119.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N671 : SLICE_X56Y34.
 nf2_core/user_data_path/ids/drop_fifo/data_in(16) : SLICE_X56Y87.
 nf2_core/user_data_path/oq_in_reg_src(0).123770 : SLICE_X56Y94.
 nf2_core/user_data_path/ids/drop_fifo/data_in(68) : SLICE_X56Y97.
 nf2_core/user_data_path/ids/matcher/XLXN_43(85) : SLICE_X56Y100.
 nf2_core/user_data_path/ids/drop_fifo/data_in(64) : SLICE_X56Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(7) : SLICE_X56Y104.
 nf2_core/user_data_path/oq_in_reg_addr(16) : SLICE_X56Y105.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1) : SLICE_X56Y107.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2 : SLICE_X57Y77.
 nf2_core/user_data_path/ids/drop_fifo/data_in(1) : SLICE_X57Y80.
 nf2_core/user_data_path/ids/drop_fifo/data_in(23) : SLICE_X57Y87.
 nf2_core/user_data_path/oq_in_reg_src(1).123772 : SLICE_X57Y95.
 nf2_core/user_data_path/ids/drop_fifo/radd(2) : SLICE_X57Y96.
 nf2_core/user_data_path/ids/drop_fifo/data_in(13) : SLICE_X57Y105.
 nf2_core/user_data_path/oq_in_reg_req.123877 : SLICE_X57Y106.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3) : SLICE_X57Y108.
 nf2_core/user_data_path/oq_in_reg_addr(19) : SLICE_X57Y109.
 nf2_core/user_data_path/ids/state_FSM_FFd2 : SLICE_X58Y98.
 nf2_core/user_data_path/oq_in_reg_addr(12).124862 : SLICE_X58Y101.
 nf2_core/user_data_path/ids/matches(2) : SLICE_X58Y104.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1) : SLICE_X58Y107.
 nf2_core/user_data_path/ids/matches(5) : SLICE_X58Y110.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(17) : SLICE_X58Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(16) : SLICE_X58Y112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1 : SLICE_X59Y71.
 nf2_core/core_256kb_0_reg_wr_data(289) : SLICE_X59Y74.
 nf2_core/user_data_path/ids/drop_fifo/wadd(1) : SLICE_X59Y99.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12) : SLICE_X59Y104.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(14) : SLICE_X59Y105.
 nf2_core/user_data_path/oq_in_reg_addr(6).133211 : SLICE_X59Y106.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6) : SLICE_X59Y107.
 nf2_core/user_data_path/ids/matches(1) : SLICE_X59Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)48 : SLICE_X60Y39.
 nf2_core/user_data_path/ids/module_regs/software_regs(65) : SLICE_X60Y108.
 nf2_core/user_data_path/ids/module_regs/software_regs(67) : SLICE_X60Y109.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(4) : SLICE_X60Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(3) : SLICE_X60Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(14) : SLICE_X60Y112.
 nf2_core/user_data_path/ids/matches(15) : SLICE_X60Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(9) : SLICE_X60Y114.
 nf2_core/user_data_path/ids/matches(10) : SLICE_X60Y115.
 nf2_core/user_data_path/ids/module_regs/sw_reg_rd_wr_L_out : SLICE_X60Y116.
 nf2_core/user_data_path/ids/module_regs/software_regs(81) : SLICE_X60Y117.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N801 : SLICE_X61Y71.
 nf2_core/user_data_path/ids/drop_fifo/data_in(58) : SLICE_X61Y90.
 nf2_core/user_data_path/ids/drop_fifo/radd(3) : SLICE_X61Y91.
 nf2_core/user_data_path/ids/input_fifo/fifo/rd_ptr(1) : SLICE_X61Y93.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(22) : SLICE_X61Y108.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(16) : SLICE_X61Y109.
 nf2_core/user_data_path/oq_in_reg_addr(0).123582 : SLICE_X61Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5) : SLICE_X61Y111.
 nf2_core/user_data_path/ids/matches(8) : SLICE_X61Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(8) : SLICE_X61Y114.
 nf2_core/user_data_path/ids/matches(20) : SLICE_X61Y115.
 nf2_core/user_data_path/ids/matcher/XLXN_43(90) : SLICE_X62Y90.
 nf2_core/user_data_path/ids/header_counter(1) : SLICE_X62Y98.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(19) : SLICE_X62Y111.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(21) : SLICE_X62Y112.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(28) : SLICE_X62Y113.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(24) : SLICE_X62Y114.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(10) : SLICE_X62Y115.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(30) : SLICE_X62Y116.
 nf2_core/user_data_path/ids/matches(22) : SLICE_X62Y117.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(29) : SLICE_X62Y118.
 nf2_core/user_data_path/ids/matches(26) : SLICE_X62Y119.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(2) : SLICE_X63Y100.
 nf2_core/user_data_path/ids/begin_pkt : SLICE_X63Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(7) : SLICE_X63Y110.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(25) : SLICE_X63Y113.
 nf2_core/user_data_path/ids/matches(13) : SLICE_X63Y116.
 nf2_core/user_data_path/ids/matches(21) : SLICE_X63Y117.
 nf2_core/user_data_path/ids/matcher/XLXN_43(94) : SLICE_X64Y93.
 nf2_core/user_data_path/ids/drop_fifo/radd(7) : SLICE_X64Y96.
 nf2_core/user_data_path/ids/header_counter(0) : SLICE_X64Y101.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15) : SLICE_X64Y103.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(17) : SLICE_X64Y109.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(6) : SLICE_X65Y84.
 nf2_core/user_data_path/ids/matcher/XLXN_43(103) : SLICE_X65Y89.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(16) : SLICE_X65Y103.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(2) : SLICE_X66Y82.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(4) : SLICE_X66Y83.
 nf2_core/user_data_path/ids/matcher/XLXN_43(80) : SLICE_X66Y88.
 nf2_core/user_data_path/ids/drop_fifo/radd(0) : SLICE_X66Y94.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(18) : SLICE_X67Y109.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(29) : SLICE_X67Y123.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X68Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48 : SLICE_X68Y47.
 nf2_core/user_data_path/ids/matcher/XLXN_43(111) : SLICE_X68Y88.
 nf2_core/user_data_path/ids/matcher/XLXN_43(106) : SLICE_X68Y92.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_7/I_36_41/I_36_41_1 : SLICE_X70Y91.
 nf2_core/user_data_path/ids/pattern_low(8) : SLICE_X70Y102.
 nf2_core/user_data_path/ids/matcher/XLXN_43(97) : SLICE_X71Y87.
 nf2_core/user_data_path/ids/pattern_low(0) : SLICE_X71Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(1) : SLICE_X72Y42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_6/I_36_41/free/I_36_41_2 : SLICE_X72Y80.
 nf2_core/user_data_path/oq_in_reg_ack.124184 : SLICE_X72Y86.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_5/I_36_32/I_36_32_1 : SLICE_X72Y107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2 : SLICE_X73Y45.
 nf2_core/user_data_path/ids/matcher/XLXN_43(75) : SLICE_X73Y91.
 nf2_core/user_data_path/ids/pattern_high(13) : SLICE_X73Y106.
 nf2_core/user_data_path/oq_in_reg_data(14).132779 : SLICE_X73Y107.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18 : SLICE_X74Y8.
 nf2_core/user_data_path/ids/pattern_high(0) : SLICE_X74Y99.
 nf2_core/user_data_path/ids/pattern_high(21) : SLICE_X74Y103.
 nf2_core/user_data_path/ids/pattern_low(12) : SLICE_X74Y109.
 nf2_core/user_data_path/ids/matcher/XLXN_43(107) : SLICE_X75Y94.
 nf2_core/user_data_path/ids/matcher/XLXN_43(108) : SLICE_X75Y95.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(2) : SLICE_X75Y99.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_4/I_36_41/I_36_41_1 : SLICE_X75Y101.
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.124337 : SLICE_X75Y105.
 nf2_core/user_data_path/ids/pattern_high(22) : SLICE_X75Y106.
 nf2_core/user_data_path/ids/drop_fifo/data_in(49) : SLICE_X75Y107.
 nf2_core/user_data_path/oq_in_reg_data(11).122617 : SLICE_X75Y109.
 nf2_core/user_data_path/ids/pattern_low(4) : SLICE_X76Y93.
 nf2_core/user_data_path/ids/pattern_high(26) : SLICE_X76Y103.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_32/I_36_32_1 : SLICE_X77Y92.
 nf2_core/user_data_path/ids/pattern_high(6) : SLICE_X77Y100.
 nf2_core/user_data_path/ids/pattern_high(25) : SLICE_X77Y102.
 nf2_core/user_data_path/ids/drop_fifo/data_in(42) : SLICE_X77Y105.
 nf2_core/user_data_path/ids/pattern_low(25) : SLICE_X78Y101.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_1/I_36_32/I_36_32_1 : SLICE_X78Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N34 : SLICE_X78Y108.
 nf2_core/user_data_path/ids/matcher/XLXN_43(110) : SLICE_X79Y98.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_2/I_36_41/I_36_41_1 : SLICE_X79Y101.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_2/I_36_32/free/I_36_32_2 : SLICE_X79Y105.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_41/free/I_36_41_2 : SLICE_X79Y106.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_3/I_36_32/I_36_32_1 : SLICE_X80Y103.
 nf2_core/user_data_path/oq_in_wr.124898 : SLICE_X80Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)40 : SLICE_X80Y105.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_3/I_36_41/I_36_41_1 : SLICE_X81Y91.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_7/I_36_32/I_36_32_1 : SLICE_X81Y103.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_3/I_36_41/I_36_41_1 : SLICE_X82Y97.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_41/free/I_36_41_2 : SLICE_X82Y101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N611 : SLICE_X83Y48.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_32/free/I_36_32_2 : SLICE_X83Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)40 : SLICE_X83Y100.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_4/I_36_41/free/I_36_41_2 : SLICE_X84Y97.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_41/I_36_41_1 : SLICE_X84Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2 : SLICE_X85Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_SW0_2 : SLICE_X86Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)159_2 :
SLICE_X92Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)64_2 :
SLICE_X93Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)64_2 :
SLICE_X96Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)159_2 :
SLICE_X96Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N563 : SLICE_X97Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)186 :
SLICE_X97Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)64_2 :
SLICE_X98Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N613.123339 : SLICE_X99Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)159_2 :
SLICE_X102Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6011 : SLICE_X103Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6) : SLICE_X104Y76.
 nf2_core/user_data_path/output_port_lookup/mac_2(3) : SLICE_X105Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)146 : SLICE_X112Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1 : SLICE_X130Y89.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2 : SLICE_X130Y140.


The following Nets were re-routed.
----------------------------------
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_req_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(12).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(0).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(0).
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N661.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(44).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_31_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)18.
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(5).
 nf2_core/user_data_path/output_queues/oq_regs/addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack.
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N54.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(4).
 nf2_core/nf2_dma/iface_disable.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N84.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_rd_wr_L_internal.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N641.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N64.
 nf2_core/user_data_path/output_port_lookup/next_hop_ip(21).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(22).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N2034.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack.
 N426.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(10).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(5).
 nf2_core/user_data_path/in_arb_in_reg_data(24).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002050.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000205.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_removed.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001376.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(54).
 nf2_core/user_data_path/oq_in_reg_addr(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(19).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(2).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta.
 nf2_core/nf2_dma/nf2_dma_regs/N25.
 nf2_core/nf2_dma/pkt_ingress.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta_mux0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB.
 nf2_core/wr_0_data(25).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(25).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(25).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_lookup_done.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N35.
 nf2_core/user_data_path/output_queues/input_fifo_data_out(43).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N58.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)186_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)178.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_req.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU438/N12.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N542.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N541.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N543.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N539.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N14271.
 nf2_core/user_data_path/output_port_lookup/in_fifo_rd_en.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(54).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA.
 nf2_core/user_data_path/output_queues/remove_pkt/N4.
 nf2_core/user_data_path/output_queues/src_oq(2).
 nf2_core/user_data_path/output_queues/removed_oq(2).
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(2).
 nf2_core/nf2_dma/_or0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_cmp_eq0001.
 nf2_core/user_data_path/op_lut_in_reg_addr(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held_not0001.
 nf2_core/user_data_path/op_lut_in_reg_addr(3).
 nf2_core/user_data_path/op_lut_in_reg_addr(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq00014.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)26.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)10.
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(0).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/state.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/state_next.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N6.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id(0).
 nf2_core/user_data_path/output_port_lookup/mac_0(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/user_data_path/output_port_lookup/mac_1(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N62.
 nf2_core/user_data_path/output_port_lookup/mac_1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_10_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0008.
 nf2_core/user_data_path/output_port_lookup/mac_2(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N62.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1)10.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(1).
 nf2_core/core_4mb_reg_wr_data(40).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(46).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(2).
 nf2_core/sram_reg_wr_data(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(3).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_13_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(9).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_req.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(22).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N555.
 nf2_core/core_256kb_0_reg_wr_data(452).
 nf2_core/nf2_dma/cpci_txfifo_wr_valid_bytes(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N553.
 nf2_core/user_data_path/op_lut_in_reg_req.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)45.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(28).
 nf2_core/core_256kb_0_reg_wr_data(453).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)10.
 nf2_core/user_data_path/op_lut_in_reg_addr(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N46.
 nf2_core/core_256kb_0_reg_wr_data(454).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_stored.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N3.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/in_data(5)(0).
 nf2_core/in_data(5)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(23).
 nf2_core/user_data_path/op_lut_in_reg_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N01.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(24).
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_dvld.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count<0>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_wr_req_good_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N559.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)9.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N81.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)5.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(15).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)4.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12191.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N13491.
 nf2_core/user_data_path/output_queues/store_pkt/N101.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_or0000.
 nf2_core/user_data_path/output_queues/store_pkt/eop.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0004.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_stored.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and00004.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and00009.
 nf2_core/user_data_path/output_queues/pkt_dropped.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N561.
 nf2_core/user_data_path/oq_in_wr.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N14531.
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)4.
 nf2_core/core_4mb_reg_wr_data(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6).
 nf2_core/core_4mb_reg_wr_data(47).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/user_data_path/output_port_lookup/mac_2(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N291.
 nf2_core/user_data_path/output_queues/oq_regs/addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)67.
 nf2_core/user_data_path/output_port_lookup/mac_0(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(25).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)186_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N557.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/core_256kb_0_reg_req(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_req_d1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_q_dma_wr_data(3)(14).
 nf2_core/core_4mb_reg_wr_data(52).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N60.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)10.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_ctrl_out(0).
 nf2_core/in_data(1)(39).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_8_or0000.
 nf2_core/core_256kb_0_reg_wr_data(276).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2)9.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N2.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(5).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(29).
 nf2_core/user_data_path/output_port_lookup/output_port(7).
 nf2_core/user_data_path/output_port_lookup/output_port(5).
 nf2_core/user_data_path/output_port_lookup/output_port(3).
 nf2_core/user_data_path/output_port_lookup/output_port(1).
 nf2_core/in_data(1)(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)186_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N651.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)45.
 nf2_core/user_data_path/output_port_lookup/mac_2(46).
 nf2_core/core_256kb_0_reg_wr_data(278).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N95.
 nf2_core/user_data_path/op_lut_in_reg_addr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)19.
 nf2_core/core_256kb_0_reg_wr_data(270).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)186_1.
 nf2_core/core_256kb_0_reg_req(7).
 nf2_core/unused_reg_core_256kb_0[7]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N665.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N663.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N657.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_empty.
 nf2_core/cpu_q_dma_wr_data(0)(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack_nxt.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt_and00009.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(3)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N77.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_31_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_1(18).
 nf2_core/user_data_path/output_port_lookup/mac_2(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N649.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)186_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)10.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N643.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N655.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 N422.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not0001.
 nf2_core/user_data_path/output_queues/src_oq_empty(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(30).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/cpu_q_dma_wr_data(2)(3).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(16).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(3).
 N412.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(28).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(7).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(15).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(15).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_mux0000(3).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(36).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(38).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_oq(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N25.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)10.
 nf2_core/user_data_path/output_port_lookup/mac_1(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N78.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)19.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)27.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N659.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N647.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.need_pad.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(6).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_9_or0000.
 nf2_core/core_256kb_0_reg_wr_data(314).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N41.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/N0.
 N420.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<5>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000214.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<4>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU438/N14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1.
 nf2_core/core_4mb_reg_addr(37).
 nf2_core/core_4mb_reg_addr(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(23).
 nf2_core/core_256kb_0_reg_wr_data(316).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(15).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(28).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(2).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(2).
 nf2_core/cpu_q_dma_wr_pkt_vld(3).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(9).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/dvld_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state(4).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(5)1113_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_dvld.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_or000016_1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_or000016.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/user_data_path/output_port_lookup/mac_1(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(18).
 nf2_core/user_data_path/output_port_lookup/mac_1(9).
 nf2_core/user_data_path/output_port_lookup/mac_3(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)19.
 nf2_core/user_data_path/output_queues/enable_send_pkt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000056.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N667.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(31).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(16).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(25).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(11).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/N01.
 nf2_core/user_data_path/oq_in_reg_addr(21).
 nf2_core/user_data_path/oq_in_reg_addr(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(22).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(16).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)45.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)127.
 nf2_core/cpu_q_dma_wr_data(1)(18).
 nf2_core/cpu_q_dma_wr_data(1)(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)45.
 nf2_core/cpu_q_dma_wr_data(1)(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(13).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/cpu_q_dma_wr_data(1)(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(15).
 nf2_core/user_data_path/output_port_lookup/mac_3(42).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/user_data_path/output_port_lookup/mac_3(43).
 nf2_core/cpu_q_dma_wr_data(1)(28).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txfifo_wr.
 nf2_core/cpu_q_dma_wr_data(2)(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_almost_full.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)51.
 nf2_core/cpu_q_dma_wr_data(2)(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/cpu_q_dma_wr_data(2)(22).
 nf2_core/user_data_path/output_queues/store_pkt/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_wr.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N22.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(4).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(12).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(26).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(31).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)31.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)16.
 nf2_core/cpu_q_dma_wr_data(1)(30).
 nf2_core/cpu_q_dma_wr_data(1)(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(8).
 nf2_core/cpu_q_dma_wr_data(1)(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)23.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N563.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N50.
 nf2_core/cpu_q_dma_wr_data(1)(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20).
 nf2_core/user_data_path/output_port_lookup/mac_1(41).
 nf2_core/user_data_path/output_port_lookup/mac_0(5).
 nf2_core/cpu_q_dma_wr_data(1)(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N56.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo_empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<63>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N62.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7.
 nf2_core/core_4mb_reg_grp/int_reg_req_1_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_wr_addr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/max_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)61.
 nf2_core/user_data_path/output_port_lookup/mac_0(46).
 nf2_core/user_data_path/output_queues/oq_header_parser/wr_en.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo_empty.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(40).
 nf2_core/user_data_path/output_port_lookup/mac_3(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)10.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N42.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)58_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N60.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)51.
 nf2_core/cpu_q_dma_wr_data(2)(21).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(2).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(1).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N42.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(3).
 rgmii_3_io/rgmii_rx_dv_ddr.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)120.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 rgmii_3_io/rgmii_rx_dv_reg.
 rgmii_0_io/rgmii_rxd_ddr(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131.
 rgmii_0_io/rgmii_rxd_ddr(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/user_data_path/reset_2.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/enable_send_pkt(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000056.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(30).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N56.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)7.
 nf2_core/cpu_q_dma_wr_data(1)(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)67.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(24)56.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)112.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)10.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(14).
 nf2_core/user_data_path/output_port_lookup/mac_2(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)19.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)10.
 nf2_core/user_data_path/output_port_lookup/mac_2(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(31)0.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)149.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)5.
 nf2_core/user_data_path/output_port_lookup/mac_2(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N541.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N42.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/user_data_path/output_queues/oq_regs/addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_req_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_q_dma_wr_data(2)(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N6.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_clkA.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N01.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N23.
 rgmii_2_io/gmii_txd_falling(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N15.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_stored_delta(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mcount_tx_pkt_stored_delta3.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)129.
 nf2_core/cpu_q_dma_wr_data(1)(25).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)125.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(25)0.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)155.
 nf2_core/cpu_q_dma_wr_data(1)(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)149.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)11.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1>.
 nf2_core/user_data_path/output_port_lookup/mac_1(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)27.
 nf2_core/user_data_path/output_port_lookup/mac_3(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N637.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N653.
 nf2_core/in_data(5)(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(26)0.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(3).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err62.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(27).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(47).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)120.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)143.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(56).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_1(45).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)11.
 nf2_core/core_4mb_reg_wr_data(43).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)61.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)11.
 nf2_core/user_data_path/output_port_lookup/mac_2(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(28)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(54).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/core_256kb_0_reg_wr_data(431).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(55).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N111.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)11.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(64).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/core_4mb_reg_wr_data(50).
 nf2_core/core_256kb_0_reg_wr_data(434).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_q_dma_wr_data(2)(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_oq_dst.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_or0000.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_and000025.
 nf2_core/user_data_path/output_queues/remove_pkt/N3.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(29)0.
 nf2_core/in_data(5)(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N52.
 nf2_core/cpu_q_dma_rd(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_rd.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(10).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(11).
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(1).
 nf2_core/user_data_path/output_port_lookup/mac_3(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)67.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5>.
 nf2_core/user_data_path/op_lut_in_reg_rd_wr_L.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)10.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)11.
 nf2_core/user_data_path/output_port_lookup/mac_0(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)11.
 nf2_core/user_data_path/output_port_lookup/mac_3(44).
 nf2_core/tmp_debug(27).
 nf2_core/core_256kb_0_reg_wr_data(477).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)11.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len(2).
 nf2_core/core_4mb_reg_wr_data(59).
 nf2_core/core_256kb_0_reg_wr_data(507).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(31).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(30).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq000025.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)138.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_req_cmp_eq0000.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(39).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(38).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N141.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(35).
 nf2_core/in_data(5)(35).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N353.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N352.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In42.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In16.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In27.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1-In.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)63.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)44.
 nf2_core/user_data_path/output_port_lookup/mac_3(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(25).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)112.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14)132_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(37).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(34).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(5).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(29).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(29).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)66.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(38).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)68.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(28).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched_and0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)11.
 nf2_core/cpu_q_dma_nearly_full(0).
 nf2_core/cpu_q_dma_nearly_full(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq000012.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<46>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<47>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)125.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req_cmp_eq0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30)125.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(30).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q<21>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N4.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N9.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state_next(1)1.
 nf2_core/user_data_path/in_arb_in_reg_rd_wr_L.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)68.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(24).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/gmii_rxd_in_reg(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)36.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1698.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15)132_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)98.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1)44.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1687.
 nf2_core/core_256kb_0_reg_wr_data(394).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)44.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1694.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N116.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1685.
 nf2_core/user_data_path/output_port_lookup/mac_2(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/user_data_path/output_port_lookup/mac_2(45).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1684.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0)62.
 nf2_core/user_data_path/oq_in_data(54).
 nf2_core/user_data_path/oq_in_data(52).
 nf2_core/user_data_path/oq_in_data(50).
 nf2_core/user_data_path/oq_in_data(48).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/user_data_path/udp_reg_master/state_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1682.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_ack.
 N128.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In21.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In59.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1171.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(1)62.
 nf2_core/user_data_path/oq_in_data(53).
 nf2_core/user_data_path/oq_in_data(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(6).
 nf2_core/udp_reg_wr_data(11).
 nf2_core/user_data_path/udp_reg_data_in(11).
 nf2_core/user_data_path/oq_in_data(55).
 nf2_core/udp_reg_wr_data(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)144_1.
 nf2_core/user_data_path/in_arb_in_reg_data(21).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)112.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU438/N13.
 nf2_core/udp_reg_wr_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N301.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13.
 nf2_core/user_data_path/oq_in_data(51).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q<24>.
 nf2_core/udp_reg_wr_data(17).
 nf2_core/user_data_path/in_arb_in_reg_data(17).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/udp_reg_wr_data(18).
 nf2_core/core_256kb_0_reg_wr_data(511).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_bad.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/core_256kb_0_reg_wr_data(506).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N45.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_good.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<52>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000263_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/user_data_path/input_arbiter/in_arb_queues[3].in_arb_fifo/wr_ptr(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<36>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<38>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<39>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU438/N8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/out_data(3)(53).
 nf2_core/out_data(3)(54).
 nf2_core/out_data(3)(31).
 nf2_core/out_data(3)(41).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N50.
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(1)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/out_data(7)(56).
 nf2_core/out_data(7)(54).
 nf2_core/out_data(7)(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)125.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)125.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26).
 nf2_core/cpci_reg_wr_data(2).
 nf2_core/cpci_reg_wr_data(3).
 nf2_core/cpci_reg_wr_data(14).
 nf2_core/cpci_reg_wr_data(21).
 nf2_core/cpci_reg_wr_data(22).
 nf2_core/cpci_reg_wr_data(27).
 nf2_core/cpci_reg_addr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<6>.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
3>.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<5>.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_match_addr(13).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(11).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(15).
 nf2_core/out_data(7)(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/out_data(5)(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file2/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_reg<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<4>.
 nf2_core/out_data(2)(7).
 nf2_core/out_data(2)(9).
 nf2_core/out_data(2)(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/out_data(1)(1).
 nf2_core/out_data(1)(2).
 nf2_core/out_data(1)(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<3>.
 nf2_core/user_data_path/oq_in_data(36).
 nf2_core/user_data_path/oq_in_data(37).
 nf2_core/user_data_path/oq_in_data(38).
 nf2_core/user_data_path/oq_in_data(39).
 nf2_core/user_data_path/oq_in_data(40).
 nf2_core/user_data_path/oq_in_data(41).
 nf2_core/user_data_path/oq_in_data(42).
 nf2_core/user_data_path/oq_in_data(43).
 nf2_core/user_data_path/oq_in_data(44).
 nf2_core/user_data_path/oq_in_data(45).
 nf2_core/user_data_path/oq_in_data(46).
 nf2_core/user_data_path/oq_in_data(47).
 nf2_core/user_data_path/oq_in_data(56).
 nf2_core/user_data_path/oq_in_data(57).
 nf2_core/user_data_path/oq_in_data(58).
 nf2_core/user_data_path/oq_in_data(59).
 nf2_core/user_data_path/oq_in_data(60).
 nf2_core/user_data_path/oq_in_data(61).
 nf2_core/user_data_path/oq_in_data(62).
 nf2_core/user_data_path/oq_in_data(63).
 nf2_core/user_data_path/oq_in_ctrl(0).
 nf2_core/user_data_path/oq_in_ctrl(1).
 nf2_core/user_data_path/oq_in_ctrl(2).
 nf2_core/user_data_path/oq_in_ctrl(3).
 nf2_core/user_data_path/oq_in_ctrl(4).
 nf2_core/user_data_path/oq_in_ctrl(5).
 nf2_core/user_data_path/oq_in_ctrl(6).
 nf2_core/user_data_path/oq_in_ctrl(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N02.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_wr.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/A4'.
 nf2_core/in_data(2)(27).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/eop.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N02.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_byte_cnt_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(34).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N8551.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N14011.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N13994.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(32).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(33).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<59>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<61>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<63>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18).
 nf2_core/out_data(1)(38).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116.
 nf2_core/out_data(3)(38).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/out_data(5)(43).
 nf2_core/out_data(5)(47).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/out_data(7)(43).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<30>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/user_data_path/output_queues/input_fifo_empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(45).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(46).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(47).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(51).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(54).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(55).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(65).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(66).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(67).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(68).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(44).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(53).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/in_data(3)(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/out_data(4)(47).
 nf2_core/out_data(4)(48).
 nf2_core/out_data(4)(59).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/out_data(2)(41).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rq2_wptr(3).
 nf2_core/core_256kb_0_reg_wr_data(288).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(6).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(1).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(2).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<0>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<1>.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/wr_addr_q<2>.
 nf2_core/core_256kb_0_reg_wr_data(257).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(0).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(1).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(4).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(5).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(6).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(8).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(9).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(10).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(11).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(12).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(13).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(14).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1_1.
 nf2_core/core_256kb_0_reg_wr_data(289).
 nf2_core/user_data_path/oq_in_data(0).
 nf2_core/user_data_path/oq_in_data(1).
 nf2_core/user_data_path/oq_in_data(2).
 nf2_core/user_data_path/oq_in_data(3).
 nf2_core/user_data_path/oq_in_data(4).
 nf2_core/user_data_path/oq_in_data(5).
 nf2_core/user_data_path/oq_in_data(6).
 nf2_core/user_data_path/oq_in_data(7).
 nf2_core/user_data_path/oq_in_data(8).
 nf2_core/user_data_path/oq_in_data(9).
 nf2_core/user_data_path/oq_in_data(10).
 nf2_core/user_data_path/oq_in_data(11).
 nf2_core/user_data_path/oq_in_data(12).
 nf2_core/user_data_path/oq_in_data(13).
 nf2_core/user_data_path/oq_in_data(14).
 nf2_core/user_data_path/oq_in_data(15).
 nf2_core/user_data_path/oq_in_data(16).
 nf2_core/user_data_path/oq_in_data(17).
 nf2_core/user_data_path/oq_in_data(18).
 nf2_core/user_data_path/oq_in_data(19).
 nf2_core/user_data_path/oq_in_data(20).
 nf2_core/user_data_path/oq_in_data(21).
 nf2_core/user_data_path/oq_in_data(22).
 nf2_core/user_data_path/oq_in_data(23).
 nf2_core/user_data_path/oq_in_data(24).
 nf2_core/user_data_path/oq_in_data(25).
 nf2_core/user_data_path/oq_in_data(26).
 nf2_core/user_data_path/oq_in_data(27).
 nf2_core/user_data_path/oq_in_data(28).
 nf2_core/user_data_path/oq_in_data(29).
 nf2_core/user_data_path/oq_in_data(30).
 nf2_core/user_data_path/oq_in_data(31).
 nf2_core/user_data_path/oq_in_data(32).
 nf2_core/user_data_path/oq_in_data(33).
 nf2_core/user_data_path/oq_in_data(34).
 nf2_core/user_data_path/oq_in_data(35).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
4>.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006_
bdd0.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N109.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/A4'.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rq2_wptr(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(2).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(4).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(6).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(7).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(10).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(11).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(14).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(16).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(18).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(20).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(21).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(23).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(27).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(30).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(32).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(33).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(34).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(2).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(7).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(11).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(14).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(16).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(23).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(26).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(27).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(28).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(42).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/A4'.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(4).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(3).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(2).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(8).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(9).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(10).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(11).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(12).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(13).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(14).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(15).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(16).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(17).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(18).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(19).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(20).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(21).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(22).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(23).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(24).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(25).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(26).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(28).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(30).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(31).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(33).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(34).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(35).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/core_256kb_0_reg_wr_data(260).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(36).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(37).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(38).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(39).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(40).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(42).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(43).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(44).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(46).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(47).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(48).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(49).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(50).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(51).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(52).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(53).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(54).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(55).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(56).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(57).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(58).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(59).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(60).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(61).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(62).
 nf2_core/user_data_path/output_port_lookup/in_fifo_data(63).
 nf2_core/user_data_path/output_port_lookup/in_fifo_ctrl(0).
 nf2_core/user_data_path/output_port_lookup/in_fifo_ctrl(1).
 nf2_core/user_data_path/output_port_lookup/in_fifo_ctrl(3).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(9).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(9).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(27).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)112.
 nf2_core/core_256kb_0_reg_wr_data(294).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_data(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N277.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N281.
 nf2_core/core_256kb_0_reg_wr_data(359).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/mac_groups[1].nf2_mac_grp/disable_crc_gen.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(0).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)119.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In144.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/U0/end_next_write.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_clkB.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/output_queues/input_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(2).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(6).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(7).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(8).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(12).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(15).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(21).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(23).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(30).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(32).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(34).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(35).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(36).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(39).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(42).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(46).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(50).
 nf2_core/user_data_path/output_queues/input_fifo_data_out(55).
 nf2_core/user_data_path/output_queues/input_fifo_ctrl_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(6).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N280.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N288.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N286.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(2).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/in_data(0)(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file3/A4'.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1730.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(4).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file6/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU438/N10.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(3).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(2).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file7/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1702.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1419.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N259.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N272.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1714.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1716.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1717.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1719.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1451.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1726.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1730.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1516.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(10).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)110.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_prog_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/_in_pkt_not000119.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(29).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N8.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_wr_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(18).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)63.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N298.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N309.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N306.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N308.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N15.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/core_4mb_reg_addr(38).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/enable_send_pkt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N25.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)19.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N18.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<8>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3_or0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_out_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<7>.
 nf2_core/core_reg_addr(21).
 nf2_core/core_reg_addr(20).
 nf2_core/core_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/core_4mb_reg_rd_data(52).
 nf2_core/user_data_path/oq_in_reg_addr(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(20).
 nf2_core/core_4mb_reg_rd_data(53).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N301.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N307.
 nf2_core/core_4mb_reg_rd_data(61).
 nf2_core/core_4mb_reg_grp/_varindex0000(29).
 nf2_core/core_reg_rd_data(29).
 nf2_core/user_data_path/oq_in_reg_addr(14).
 nf2_core/user_data_path/udp_reg_addr_in(14).
 nf2_core/core_4mb_reg_rd_data(54).
 nf2_core/user_data_path/oq_in_reg_addr(17).
 nf2_core/user_data_path/oq_in_reg_addr(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N44.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)4.
 nf2_core/core_4mb_reg_rd_data(59).
 nf2_core/core_reg_rd_data(27).
 nf2_core/core_reg_rd_data(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en14.
 nf2_core/core_reg_rd_data(7).
 nf2_core/core_4mb_reg_rd_data(40).
 nf2_core/core_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000037.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000016.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<0>.
 N414.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(10).
 nf2_core/core_reg_addr(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_lt0000_cy(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)4.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(10).
 nf2_core/cpu_q_dma_wr_data(3)(6).
 nf2_core/cpu_q_dma_wr_data(3)(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_lt0000_cy(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)4.
 nf2_core/user_data_path/output_queues/remove_pkt/N2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_eq0001_cy(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00017.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or00012.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000117.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(16).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(2).
 nf2_core/sram_reg_addr(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/in_data(5)(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000056.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(13).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(14).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N691.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/depth_not0001.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(2).
 N410.
 nf2_core/core_4mb_reg_rd_data(45).
 nf2_core/core_4mb_reg_grp/_varindex0000(13).
 nf2_core/core_reg_rd_data(13).
 nf2_core/core_4mb_reg_rd_data(47).
 nf2_core/core_4mb_reg_grp/_varindex0000(15).
 nf2_core/core_reg_rd_data(15).
 nf2_core/core_reg_rd_data(16).
 nf2_core/core_4mb_reg_rd_data(49).
 nf2_core/core_4mb_reg_grp/_varindex0000(17).
 nf2_core/core_reg_rd_data(17).
 nf2_core/core_4mb_reg_rd_data(50).
 nf2_core/core_4mb_reg_grp/_varindex0000(18).
 nf2_core/core_reg_rd_data(18).
 nf2_core/cpu_q_dma_rd_data(3)(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2.
 nf2_core/cpu_q_dma_rd_data(0)(16).
 nf2_core/cpu_q_dma_rd_data(2)(17).
 nf2_core/cpu_q_dma_rd_data(3)(17).
 nf2_core/cpu_q_dma_rd_data(0)(17).
 nf2_core/cpu_q_dma_rd_data(1)(17).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp1.
 nf2_core/cpu_q_dma_rd_data(1)(18).
 nf2_core/cpu_q_dma_rd_data(1)(19).
 nf2_core/cpu_q_dma_rd_data(2)(20).
 nf2_core/cpu_q_dma_rd_data(3)(20).
 nf2_core/cpu_q_dma_rd_data(0)(20).
 nf2_core/cpu_q_dma_rd_data(1)(20).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N7234.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(20).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)122.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N151.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(21).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_match_addr(28).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/depth(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(22).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/in_data(5)(34).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(40).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)21_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(24).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N531.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/wr_ptr(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_or000044.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N861.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(32).
 nf2_core/in_data(5)(32).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_goodframe.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_nxt_cmp_ge0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(20).
 nf2_core/core_4mb_reg_rd_data(32).
 nf2_core/core_4mb_reg_grp/_varindex0000(0).
 nf2_core/core_reg_rd_data(0).
 nf2_core/nf2_dma/nf2_dma_regs/egress_pkt_cnt_delta.
 nf2_core/nf2_dma/nf2_dma_regs/N24.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(66).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/core_reg_wr_data(27).
 nf2_core/in_data(3)(29).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(61).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(46).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_and0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(56).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N01.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/user_data_path/udp_reg_master/count(7).
 nf2_core/udp_reg_req.
 nf2_core/user_data_path/udp_reg_master/count_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(49).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_long(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_pkts_in_q_cmp_ge0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(52).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(52).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001422.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0001.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(61).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001622.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(53).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/dif
f_pntr_addsub0000<12>.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2_or0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N18.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(56).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001822.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/user_data_path/in_arb_in_reg_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_not0001.
 nf2_core/nf2_dma/nf2_dma_regs/ingress_byte_cnt_delta_or0000.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(15).
 nf2_core/user_data_path/in_arb_in_reg_data(5).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(23).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002976.
 nf2_core/user_data_path/in_arb_in_reg_data(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)131.
 nf2_core/nf2_dma/pkt_len(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/addr_good.
 nf2_core/user_data_path/oq_in_reg_ack.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/choose_nxt.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)10.
 nf2_core/rd_0_req.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_req.
 nf2_core/cpu_q_dma_rd_data(3)(0).
 nf2_core/cpu_q_dma_rd_data(0)(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_ack_internal.
 nf2_core/user_data_path/op_lut_in_reg_ack.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_ack_out_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(3).
 nf2_core/cpu_q_dma_rd_data(3)(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/cpu_q_dma_rd_data(0)(26).
 nf2_core/cpu_q_dma_rd_data(1)(26).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N1111.
 nf2_core/cpu_q_dma_rd_data(3)(28).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/cpu_q_dma_rd_data(1)(29).
 nf2_core/cpu_q_dma_rd_data(3)(30).
 nf2_core/cpu_q_dma_rd_data(0)(30).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(2).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(3).
 nf2_core/cpu_q_dma_rd_data(3)(31).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/in_data(3)(39).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39).
 nf2_core/in_data(5)(39).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_byte_len_out(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_rd_en(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_comb.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_comb.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_comb.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N129.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_wr_en(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_rd_en(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/ram_full_comb.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/core_256kb_0_reg_addr(2).
 nf2_core/device_id_reg/reg_rd_data_mux0000(26).
 nf2_core/core_256kb_0_reg_rd_data(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(10).
 nf2_core/core_256kb_0_reg_addr(3).
 nf2_core/device_id_reg/reg_rd_data_mux0000(29).
 nf2_core/core_256kb_0_reg_rd_data(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N641.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N661.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_nxt(0)181_SW02_2.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N26.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/cpu_q_dma_rd_data(2)(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(5).
 nf2_core/cpu_q_dma_wr_data(3)(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1C5.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(17).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(17).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N14.
 nf2_core/user_data_path/output_queues/input_fifo/fifo_empty.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(7).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux000054.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1)23.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/din_q<13>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 N418.
 nf2_core/user_data_path/op_lut_in_reg_addr(12).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(2).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(3).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(29).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(48).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N3.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(8).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(10).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/U0/int_reg_en_i_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_04_2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(5).
 nf2_core/user_data_path/output_queues/removed_pkt_data_length(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(0).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<4>.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(7).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)146.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N82.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(47).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(48).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2-In.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N511.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_and000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_mux000054.
 nf2_core/core_reg_wr_data(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1148.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1.
 nf2_core/unused_reg_core_4mb_3/reg_req_d1.
 nf2_core/core_4mb_reg_ack(1).
 nf2_core/unused_reg_core_4mb_0/reg_req_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)192.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(39).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)192.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)10.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3).
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011.
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and00004.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000050.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)17.
 nf2_core/user_data_path/output_queues/store_pkt/input_fifo_ctrl_out_prev_is_0_cmp_eq000025.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N311.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/cpu_q_dma_wr_data(3)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N76.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000036.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)38.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/cpu_q_dma_rd_ctrl(0)(2).
 nf2_core/cpu_q_dma_rd_ctrl(0)(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)131.
 nf2_core/user_data_path/output_queues/src_oq(0).
 nf2_core/user_data_path/output_queues/src_oq(1).
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)131.
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(1).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(2).
 nf2_core/core_256kb_0_reg_ack(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N70.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N35.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N124.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(2).
 nf2_core/core_256kb_0_reg_wr_data(476).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N68.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<7>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N4.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(29).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(4).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4).
 nf2_core/cpu_q_dma_rd_data(1)(4).
 nf2_core/cpu_q_dma_rd_data(3)(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/cpu_q_dma_rd_data(2)(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)4.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5).
 nf2_core/user_data_path/output_queues/remove_pkt/N31.
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(2).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(6).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(59).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(27).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_data_joint(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000.
 nf2_core/device_id_reg/reg_rd_data_mux0000(3).
 nf2_core/core_256kb_0_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(11).
 nf2_core/user_data_path/oq_in_reg_data(11).
 nf2_core/device_id_reg/N0.
 nf2_core/device_id_reg/reg_rd_data_mux0000(6).
 nf2_core/core_256kb_0_reg_rd_data(6).
 nf2_core/user_data_path/oq_in_reg_data(12).
 nf2_core/device_id_reg/reg_rd_data_mux0000(8).
 nf2_core/core_256kb_0_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13).
 nf2_core/user_data_path/oq_in_reg_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(13).
 nf2_core/user_data_path/udp_reg_data_in(13).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21).
 nf2_core/user_data_path/oq_in_reg_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(30).
 nf2_core/user_data_path/oq_in_reg_data(30).
 nf2_core/user_data_path/udp_reg_data_in(30).
 nf2_core/user_data_path/oq_in_reg_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(15).
 nf2_core/user_data_path/udp_reg_data_in(15).
 nf2_core/user_data_path/oq_in_reg_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(31).
 nf2_core/user_data_path/oq_in_reg_data(31).
 nf2_core/user_data_path/udp_reg_data_in(31).
 nf2_core/core_4mb_reg_addr(30).
 nf2_core/core_4mb_reg_addr(31).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(16).
 nf2_core/user_data_path/oq_in_reg_data(16).
 nf2_core/user_data_path/oq_in_reg_data(25).
 nf2_core/user_data_path/oq_in_reg_data(18).
 nf2_core/device_id_reg/reg_rd_data_mux0000(11).
 nf2_core/core_256kb_0_reg_rd_data(11).
 nf2_core/device_id_reg/reg_rd_data_mux0000(20).
 nf2_core/core_256kb_0_reg_rd_data(20).
 nf2_core/user_data_path/oq_in_reg_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(27).
 nf2_core/user_data_path/oq_in_reg_data(27).
 nf2_core/device_id_reg/reg_rd_data_mux0000(14).
 nf2_core/core_256kb_0_reg_rd_data(14).
 nf2_core/user_data_path/oq_in_reg_data(28).
 nf2_core/user_data_path/oq_in_reg_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1).
 nf2_core/user_data_path/oq_in_reg_data(1).
 nf2_core/device_id_reg/reg_rd_data_mux0000(27).
 nf2_core/core_256kb_0_reg_rd_data(27).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(30).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2).
 nf2_core/user_data_path/oq_in_reg_data(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0005.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(3).
 nf2_core/user_data_path/oq_in_reg_data(3).
 nf2_core/user_data_path/oq_in_reg_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(5).
 nf2_core/user_data_path/udp_reg_data_in(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000012.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000025.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(2)128.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6).
 nf2_core/user_data_path/oq_in_reg_data(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(9).
 nf2_core/user_data_path/op_lut_in_reg_addr(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7).
 nf2_core/user_data_path/oq_in_reg_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(7).
 nf2_core/user_data_path/udp_reg_data_in(7).
 nf2_core/user_data_path/op_lut_in_reg_addr(14).
 nf2_core/user_data_path/op_lut_in_reg_addr(15).
 nf2_core/user_data_path/op_lut_in_reg_addr(7).
 nf2_core/user_data_path/op_lut_in_reg_addr(16).
 nf2_core/user_data_path/op_lut_in_reg_addr(17).
 nf2_core/user_data_path/op_lut_in_reg_addr(18).
 nf2_core/user_data_path/op_lut_in_reg_addr(6).
 nf2_core/user_data_path/op_lut_in_reg_addr(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(13).
 nf2_core/user_data_path/oq_in_reg_data(9).
 nf2_core/user_data_path/in_arb_in_reg_addr(15).
 nf2_core/user_data_path/op_lut_in_reg_addr(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(7).
 nf2_core/user_data_path/oq_in_rdy.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(9).
 nf2_core/core_reg_wr_data(21).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(63).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(58).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<6>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(62).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(70).
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta_not0001.
 nf2_core/nf2_dma/nf2_dma_regs/N4.
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta(2).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(71).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/wr_rst_d
1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta(4).
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux00033.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_prog_full.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/nf2_dma/nf2_dma_regs/egress_byte_cnt_delta(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000313.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(6).
 nf2_core/in_data(7)(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/oq_in_reg_data(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)9.
 nf2_core/user_data_path/oq_in_reg_data(14).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU351/U0/blkmem_match_disable<27>.
 nf2_core/user_data_path/oq_in_reg_data(17).
 nf2_core/user_data_path/oq_in_reg_data(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta9.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/core_256kb_0_reg_req(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(22).
 nf2_core/wr_0_data(23).
 nf2_core/wr_0_data(30).
 nf2_core/core_256kb_0_reg_addr(177).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty.
 nf2_core/user_data_path/output_queues/src_oq_empty(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N17.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(31).
 nf2_core/core_256kb_0_reg_wr_data(377).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N82.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta9.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(3)(40).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(5)(40).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(7)(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(34).
 nf2_core/in_data(3)(34).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(71).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)186_1.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/reg_ack_nxt.
 nf2_core/wr_0_data(32).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N14.
 nf2_core/core_256kb_0_reg_addr(182).
 nf2_core/core_256kb_0_reg_addr(184).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(15).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(60).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(54).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(55).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_or0001.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(25).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(25).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(25).
 nf2_core/core_256kb_0_reg_wr_data(358).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(19).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(19).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>.
 nf2_core/core_256kb_0_reg_addr(178).
 nf2_core/core_256kb_0_reg_wr_data(355).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(3).
 nf2_core/core_256kb_0_reg_wr_data(380).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001.
 nf2_core/core_256kb_0_reg_wr_data(356).
 nf2_core/core_256kb_0_reg_wr_data(362).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001.
 nf2_core/user_data_path/in_arb_in_reg_ack.
 nf2_core/core_256kb_0_reg_wr_data(361).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(22).
 nf2_core/core_256kb_0_reg_rd_data(278).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(28).
 nf2_core/core_256kb_0_reg_rd_data(284).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/addr_good62.
 nf2_core/user_data_path/oq_in_reg_addr(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(16).
 nf2_core/core_4mb_reg_wr_data(53).
 nf2_core/core_256kb_0_reg_wr_data(375).
 nf2_core/user_data_path/in_arb_in_reg_addr(7).
 nf2_core/user_data_path/in_arb_in_reg_addr(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(9).
 nf2_core/core_256kb_0_reg_wr_data(372).
 nf2_core/core_256kb_0_reg_rd_data(376).
 nf2_core/core_256kb_0_reg_rd_data(380).
 nf2_core/user_data_path/oq_in_reg_src(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(28).
 nf2_core/sram_reg_wr_data(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)116_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(19).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/core_reg_addr(10).
 nf2_core/core_reg_addr(11).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(0).
 nf2_core/user_data_path/oq_in_reg_data(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(1).
 nf2_core/user_data_path/oq_in_reg_data(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i53.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(3).
 nf2_core/core_256kb_0_reg_rd_data(356).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_ack_del(3).
 nf2_core/core_256kb_0_reg_rd_data(373).
 nf2_core/core_256kb_0_reg_wr_data(366).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(8).
 nf2_core/wr_0_data(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)95.
 nf2_core/cpu_q_dma_can_wr_pkt(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_word_cnt(4).
 nf2_core/wr_0_data(55).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(54).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(55).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/core_256kb_0_reg_addr(134).
 nf2_core/core_256kb_0_reg_addr(135).
 nf2_core/core_256kb_0_reg_addr(228).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(46).
 nf2_core/wr_0_data(46).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/core_256kb_0_reg_rd_data(426).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/new_reg_req.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/core_256kb_0_reg_rd_data(488).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(8).
 nf2_core/core_256kb_0_reg_rd_data(296).
 nf2_core/user_data_path/output_queues/store_pkt/N8.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0000_cy(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0014.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(14).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_state_cmp_gt0000_cy(12).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0014.
 nf2_core/sram_reg_wr_data(8).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ack_nxt_cmp_ne0000.
 nf2_core/user_data_path/oq_in_reg_src(1).
 nf2_core/sram_reg_wr_data(18).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(50).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
12).
 nf2_core/core_256kb_0_reg_wr_data(390).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(0).
 nf2_core/core_4mb_reg_wr_data(39).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(30).
 nf2_core/core_256kb_0_reg_grp/N0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i123
.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N3.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r000054.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(3).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(56).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(24).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(58).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(26).
 nf2_core/sram_reg_wr_data(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(15).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(69).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_SW0_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_wr.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/user_data_path/output_queues/oq_header_parser/N01.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/in_state_nxt138_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(15).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(16).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(16).
 nf2_core/core_256kb_0_reg_wr_data(267).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(20).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(25).
 nf2_core/core_256kb_0_reg_wr_data(283).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(29).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/core_256kb_0_reg_wr_data(478).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(26)72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000263_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/core_256kb_0_reg_wr_data(297).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/core_256kb_0_reg_wr_data(302).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000263_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/core_256kb_0_reg_wr_data(305).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000263_2
.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000263_S
W0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(18).
 nf2_core/core_256kb_0_reg_wr_data(384).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(20).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(23).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r0000124.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N46.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(27).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(26).
 nf2_core/core_256kb_0_reg_wr_data(318).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/core_256kb_0_reg_wr_data(319).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(28).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(7).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(57).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/core_256kb_0_reg_wr_data(330).
 nf2_core/core_256kb_0_reg_wr_data(351).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(24).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(18).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(42).
 nf2_core/core_256kb_0_reg_wr_data(474).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(8).
 nf2_core/core_256kb_0_reg_wr_data(475).
 nf2_core/core_256kb_0_reg_wr_data(496).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(26).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N46.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(27).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_f
ull_i_mux0000132_SW0/O.
 nf2_core/core_256kb_0_reg_wr_data(490).
 nf2_core/core_256kb_0_reg_wr_data(491).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/c2/dout_i93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(31).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta_mux0000.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(24).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)51.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/wr_0_data(68).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N16.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_oq_mux0000(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/core_256kb_0_reg_rd_wr_L(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/user_data_path/oq_in_reg_addr(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/user_data_path/oq_in_reg_addr(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/user_data_path/oq_in_reg_addr(18).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/core_256kb_0_reg_wr_data(417).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/core_256kb_0_reg_wr_data(486).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(5).
 nf2_core/core_256kb_0_reg_wr_data(487).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N411.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(15).
 nf2_core/core_256kb_0_reg_wr_data(493).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/core_256kb_0_reg_wr_data(498).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(17).
 nf2_core/core_256kb_0_reg_wr_data(499).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/core_256kb_0_reg_wr_data(501).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/core_256kb_0_reg_wr_data(509).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Madd_reg_file_in_addsub0000_cy(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(30).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(30).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(31).
 nf2_core/core_256kb_0_reg_rd_data(372).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)9.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(27).
 nf2_core/nf2_dma/nf2_dma_regs/new_reg_req.
 nf2_core/core_256kb_0_reg_ack(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(25).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(12).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(1).
 gmii_0_txd_int(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_f
ull_i_not0001.
 nf2_core/core_256kb_0_reg_addr(241).
 nf2_core/core_256kb_0_reg_addr(240).
 nf2_core/core_256kb_0_reg_ack(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/core_reg_addr(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(24)12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_counter_next_addsub0000(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)186_1.
 nf2_core/core_4mb_reg_grp/int_reg_req_0_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(24)12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(24)16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(24)37.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_pkt_stored_sync/ackA_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(4).
 nf2_core/core_256kb_0_reg_addr(216).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N11.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N34.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(24).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N285.
 rgmii_0_io/gmii_rxd_reg(3).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N279.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)131.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)116_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5)146_1.
 nf2_core/in_data(0)(55).
 nf2_core/core_256kb_0_reg_rd_wr_L(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mmux_reg_rd_data_mux0000101_2.
 nf2_core/user_data_path/output_queues/remove_pkt/N211.
 nf2_core/user_data_path/output_queues/remove_pkt/N221.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(1)1.
 nf2_core/core_256kb_0_reg_rd_data(375).
 nf2_core/core_256kb_0_reg_rd_data(369).
 nf2_core/core_reg_wr_data(14).
 nf2_core/core_reg_wr_data(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_src_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N8.
 nf2_core/core_reg_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(26).
 gmii_0_txd_int(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In.
 nf2_core/core_256kb_0_reg_ack(2).
 nf2_core/out_wr(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(26)50.
 nf2_core/udp_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(11).
 nf2_core/udp_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N40.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(41).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(41).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N441.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)26.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N38.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(26).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)116_2.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N19.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)131.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N58.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(1).
 nf2_core/core_256kb_0_reg_wr_data(492).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(38).
 nf2_core/core_256kb_0_reg_rd_data(352).
 nf2_core/core_256kb_0_reg_rd_data(505).
 nf2_core/core_reg_wr_data(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)26.
 nf2_core/core_reg_wr_data(8).
 nf2_core/core_reg_addr(16).
 nf2_core/core_reg_addr(17).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_bad.
 nf2_core/user_data_path/output_queues/remove_pkt/Result(3).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(5).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(7).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(39).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(7).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_5_or0000.
 nf2_core/core_256kb_0_reg_req(5).
 nf2_core/udp_reg_rd_data(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)10.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N10.
 nf2_core/user_data_path/udp_reg_data_in(4).
 nf2_core/udp_reg_rd_data(10).
 nf2_core/udp_reg_rd_data(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(43).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000043_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<4>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)26.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)22.
 gmii_0_txd_int(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)26.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(12).
 nf2_core/user_data_path/output_queues/store_pkt/N2.
 rgmii_0_io/rgmii_rxd_reg(6).
 rgmii_0_io/rgmii_rxd_reg(7).
 rgmii_0_io/gmii_rxd_reg(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(20).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(23).
 nf2_core/core_256kb_0_reg_rd_data(503).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected_and0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N7.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update_and0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held_not0001.
 nf2_core/user_data_path/output_queues/dst_oq_full(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/enable_send_pkt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(7).
 nf2_core/nf2_dma/nf2_dma_regs/N9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)26.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In10.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0011.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(10).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)32_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt.
 nf2_core/core_256kb_0_reg_rd_data(493).
 nf2_core/core_256kb_0_reg_wr_data(495).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N6.
 nf2_core/core_256kb_0_reg_wr_data(503).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N558.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57)10.
 nf2_core/user_data_path/output_queues/dst_oq_full(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N6.
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(3).
 nf2_core/core_256kb_0_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N41.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_bad.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000149.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)26.
 nf2_core/device_id_reg/reg_rd_data_mux0000(10).
 nf2_core/core_256kb_0_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N12.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(9).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(1).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20).
 nf2_core/core_4mb_reg_wr_data(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(18).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N545.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N181.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0006.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<2>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(33).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0017.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In8.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)131.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(37).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<9>.
 nf2_core/sram_reg_addr(4).
 nf2_core/sram_reg_addr(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/core_256kb_0_reg_rd_data(482).
 nf2_core/core_256kb_0_reg_rd_data(489).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pnt
r_pad<8>.
 nf2_core/core_256kb_0_reg_wr_data(480).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_q_dma_wr_ctrl(3)(3).
 nf2_core/cpu_q_dma_wr_ctrl(3)(2).
 nf2_core/cpu_q_dma_wr_ctrl(3)(1).
 nf2_core/cpu_q_dma_wr_ctrl(3)(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/core_256kb_0_reg_rd_data(486).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N333.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N25.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/store_pkt/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(7).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(17).
 nf2_core/nf2_dma/nf2_dma_regs/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000125.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N16.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N801.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N801.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(8).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C7.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N801.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N801.
 nf2_core/mac_groups[0].nf2_mac_grp/disable_crc_gen.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_en_reg_next.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg_next.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)131.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/core_256kb_0_reg_addr(136).
 nf2_core/core_256kb_0_reg_addr(137).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(2).
 nf2_core/core_256kb_0_reg_wr_data(497).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_not0001.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N62.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)59.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(9).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)59.
 nf2_core/udp_reg_addr(0).
 nf2_core/udp_reg_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(11).
 nf2_core/udp_reg_wr_data(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/udp_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0018.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)146_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/core_256kb_0_reg_wr_data(326).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N8.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N11.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good49.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(28).
 nf2_core/core_256kb_0_reg_rd_data(348).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(6).
 nf2_core/core_256kb_0_reg_rd_data(326).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FW
FT1/O.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/core_256kb_0_reg_rd_data(497).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0)5_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N52.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N547.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)95.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)13.
 nf2_core/user_data_path/output_queues/remove_pkt/Result(0).
 nf2_core/core_reg_wr_data(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(22).
 nf2_core/core_256kb_0_reg_rd_data(342).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(3).
 nf2_core/core_256kb_0_reg_rd_data(323).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(28)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta_xor(3)11_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N73.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(0).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_and0004_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_wr_addr_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25.
 nf2_core/core_256kb_0_reg_wr_data(481).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In10.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/core_256kb_0_reg_rd_data(33).
 nf2_core/core_256kb_0_reg_wr_data(324).
 nf2_core/core_256kb_0_reg_wr_data(325).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(10).
 nf2_core/core_256kb_0_reg_rd_data(330).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/core_256kb_0_reg_rd_data(341).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_underruns_delta6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next14.
 nf2_core/udp_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/dst_oq_full(4).
 nf2_core/udp_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)59.
 nf2_core/udp_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(4
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(21).
 nf2_core/in_data(5)(29).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_SW0_2.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0014.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(14).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In24_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0014.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU351/U0/blkmem_match_disable<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N61.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/core_256kb_0_reg_rd_data(333).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)59.
 nf2_core/core_256kb_0_reg_wr_data(456).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(3
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(5
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N68.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N23.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N3.
 nf2_core/core_256kb_0_reg_wr_data(335).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N23.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(17).
 nf2_core/user_data_path/output_queues/enable_send_pkt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(1
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N78.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000172.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0019.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0015.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0013.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0012.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0019.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0017.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_cmp_eq0012.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_dvld_in_reg.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_a.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N32.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)126.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/Mcompar_tx_counter_next_cmp_ne0000_cy(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(1).
 nf2_core/nf2_dma/timeout_synchronizer/ackB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/write_a_or0000_inv.
 nf2_core/core_256kb_0_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/reset_shift5.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/core_256kb_0_reg_rd_data(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(2
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N541.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(9
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
6).
 nf2_core/nf2_dma/nf2_dma_regs/N5.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63.
 nf2_core/user_data_path/output_queues/dst_oq_full(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)63.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/cpu_q_dma_wr_data(1)(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N14.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(8).
 nf2_core/core_reg_wr_data(30).
 nf2_core/core_reg_wr_data(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)138.
 nf2_core/core_256kb_0_reg_wr_data(444).
 nf2_core/core_256kb_0_reg_rd_data(268).
 nf2_core/core_256kb_0_reg_rd_data(264).
 nf2_core/core_256kb_0_reg_rd_data(350).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N613.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(11).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N617.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c2/carrynet<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/c2/carrynet<3>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N82.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(22)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(19).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)116_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N607.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N541.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N611.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N605.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(22).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N10.
 nf2_core/device_id_reg/reg_rd_data_mux0000(2).
 nf2_core/core_256kb_0_reg_rd_data(2).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(27).
 nf2_core/core_256kb_0_reg_rd_data(507).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N577.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N631.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N635.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_src_internal(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(13).
 nf2_core/cpu_q_dma_wr_data(1)(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(8
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)116_2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)146_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N441.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(17).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N571.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N625.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err99.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err75.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)132_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err112.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_err62.
 nf2_core/core_256kb_0_reg_rd_data(269).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(7).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N52.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N62.
 nf2_core/user_data_path/udp_reg_master/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(25)0.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)116_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(23)146_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N629.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(5).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_queue_en_txclk.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(3).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<7>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/udp_reg_wr_data(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N619.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_or00013.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(1).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)173.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(3).
 N416.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N623.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_wr.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/core_256kb_0_reg_rd_data(291).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N565.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00002.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_cmp_eq0001.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)116_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)59.
 nf2_core/user_data_path/oq_in_reg_addr(0).
 nf2_core/user_data_path/oq_in_reg_addr(1).
 nf2_core/user_data_path/oq_in_reg_addr(2).
 nf2_core/user_data_path/oq_in_reg_addr(3).
 nf2_core/udp_reg_wr_data(31).
 nf2_core/user_data_path/oq_in_reg_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/oq_in_reg_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67.
 nf2_core/user_data_path/oq_in_reg_addr(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13.
 nf2_core/user_data_path/oq_in_reg_addr(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13.
 nf2_core/user_data_path/oq_in_reg_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N569.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1)9.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/core_256kb_0_reg_rd_data(428).
 nf2_core/core_256kb_0_reg_rd_data(429).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N63.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N1.
 nf2_core/core_256kb_0_reg_wr_data(440).
 nf2_core/core_256kb_0_reg_wr_data(441).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<7>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/wr_0_data(21).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(21).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(30).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(23).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(32).
 nf2_core/core_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not0001.
 nf2_core/user_data_path/output_queues/src_oq_empty(6).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000116.
 nf2_core/user_data_path/output_queues/src_oq_empty(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_2.
 nf2_core/user_data_path/output_queues/src_oq_empty(3).
 nf2_core/user_data_path/output_queues/src_oq_empty(5).
 nf2_core/user_data_path/output_queues/src_oq_empty(7).
 nf2_core/core_256kb_0_reg_addr(236).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_cnt_or0000_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_cmp_eq0001.
 nf2_core/core_reg_wr_data(4).
 nf2_core/core_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux00004.
 nf2_core/core_256kb_0_reg_addr(225).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)46.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(2).
 nf2_core/user_data_path/output_queues/remove_pkt/ld_pkt_len_and000011_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/core_256kb_0_reg_wr_data(261).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N20.
 nf2_core/core_256kb_0_reg_wr_data(428).
 nf2_core/core_256kb_0_reg_wr_data(429).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/core_256kb_0_reg_rd_data(302).
 nf2_core/core_256kb_0_reg_rd_data(305).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000126_SW0_2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/user_data_path/output_queues/src_oq_empty(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/device_id_reg/reg_ack_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N595.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(7).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(55).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(11).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(8).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)95.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)19.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)91.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(5)31.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/device_id_reg/reg_rd_data_mux0000(13).
 nf2_core/core_256kb_0_reg_rd_data(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/core_256kb_0_reg_rd_data(420).
 nf2_core/core_256kb_0_reg_rd_data(132).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/core_256kb_0_reg_rd_data(142).
 nf2_core/core_256kb_0_reg_rd_data(143).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(23).
 nf2_core/core_256kb_0_reg_rd_data(151).
 nf2_core/core_256kb_0_reg_rd_data(153).
 nf2_core/core_256kb_0_reg_rd_data(136).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next34.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next14.
 nf2_core/wr_0_data(36).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(1).
 nf2_core/core_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta3.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(22).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(17).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(23).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(16).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(15).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(14).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(13).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(12).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(25).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(9).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(7).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(6).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(5).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(4).
 nf2_core/core_256kb_0_reg_rd_data(301).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(3).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(2).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(1).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(0).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(31).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(29).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(30).
 nf2_core/nf2_dma/iface_reset.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(15).
 nf2_core/core_256kb_0_reg_rd_data(309).
 nf2_core/core_256kb_0_reg_rd_data(303).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000116.
 nf2_core/user_data_path/output_queues/parsed_dst_oq(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/core_256kb_0_reg_addr(76).
 nf2_core/core_256kb_0_reg_addr(74).
 nf2_core/user_data_path/output_queues/remove_pkt/src_oq_next(0).
 nf2_core/core_reg_wr_data(18).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)161_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N66.
 nf2_core/udp_reg_wr_data(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)161_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)34.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)128.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/core_256kb_0_reg_wr_data(430).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/core_256kb_0_reg_rd_data(430).
 nf2_core/core_256kb_0_reg_rd_data(431).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)129.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22).
 nf2_core/core_256kb_0_reg_wr_data(436).
 nf2_core/core_256kb_0_reg_wr_data(437).
 nf2_core/core_256kb_0_reg_rd_data(144).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/core_256kb_0_reg_rd_data(405).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_synch.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N589.
 nf2_core/udp_reg_addr(3).
 nf2_core/user_data_path/udp_reg_addr_in(3).
 nf2_core/core_256kb_0_reg_rd_data(156).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N593.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(18).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N25.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)0.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/input_fifo/empty_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23).
 nf2_core/udp_reg_addr(7).
 nf2_core/user_data_path/udp_reg_addr_in(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)19.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)10.
 nf2_core/user_data_path/udp_reg_addr_in(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N48.
 nf2_core/udp_reg_rd_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)71.
 nf2_core/udp_reg_wr_data(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)71.
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(8).
 nf2_core/udp_reg_rd_data(8).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N583.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N48.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)19.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N25.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N18.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)19.
 nf2_core/core_256kb_0_reg_rd_data(406).
 nf2_core/core_256kb_0_reg_rd_data(407).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/core_256kb_0_reg_rd_data(149).
 nf2_core/core_256kb_0_reg_rd_data(141).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)116_2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(2).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count3.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<3>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count4.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count5.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count7.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count_cy<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N441.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)19.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
Mcount_count8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(34).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/Madd_wr_data_joint11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N561.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)19.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(35).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)5.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(23)31.
 nf2_core/out_wr(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(2).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(3).
 nf2_core/core_256kb_0_reg_wr_data(443).
 nf2_core/core_256kb_0_reg_wr_data(435).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(19).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(0).
 nf2_core/core_256kb_0_reg_rd_data(288).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(6).
 nf2_core/core_256kb_0_reg_rd_data(294).
 nf2_core/core_256kb_0_reg_addr(238).
 nf2_core/core_256kb_0_reg_addr(239).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N24.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta_mux0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0)119.
 nf2_core/core_256kb_0_reg_wr_data(395).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)19.
 nf2_core/core_256kb_0_reg_rd_data(410).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/core_256kb_0_reg_rd_data(139).
 nf2_core/core_256kb_0_reg_rd_data(145).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)5.
 nf2_core/core_256kb_0_reg_rd_data(412).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)19.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(18).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(24)0.
 nf2_core/device_id_reg/reg_rd_data_mux0000(25).
 nf2_core/core_256kb_0_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(27)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(26)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N561.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(24)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N262.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_dropped_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N70.
 nf2_core/user_data_path/oq_in_reg_rd_wr_L.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)186_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N461.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(22)16.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)172.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/Mrom_max_data_length4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)172.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)116_2.
 nf2_core/core_256kb_0_reg_wr_data(426).
 nf2_core/core_256kb_0_reg_wr_data(269).
 nf2_core/core_256kb_0_reg_wr_data(272).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/core_256kb_0_reg_wr_data(268).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(16).
 nf2_core/core_256kb_0_reg_wr_data(271).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)172.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/core_256kb_0_reg_rd_data(397).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(12).
 nf2_core/core_256kb_0_reg_rd_data(467).
 nf2_core/core_256kb_0_reg_rd_data(499).
 nf2_core/core_256kb_0_reg_rd_data(403).
 nf2_core/core_256kb_0_reg_rd_data(275).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)172.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/core_256kb_0_reg_rd_data(450).
 nf2_core/core_256kb_0_reg_rd_data(386).
 nf2_core/core_256kb_0_reg_rd_data(418).
 nf2_core/core_256kb_0_reg_rd_data(290).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(11).
 nf2_core/core_256kb_0_reg_rd_data(436).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N181.
 nf2_core/core_256kb_0_reg_rd_data(148).
 nf2_core/core_256kb_0_reg_rd_data(508).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)200.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)172.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N32.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch.
 nf2_core/core_256kb_0_reg_rd_data(469).
 nf2_core/core_256kb_0_reg_rd_data(501).
 nf2_core/core_256kb_0_reg_rd_data(437).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f514.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f528.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_3_f614.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N40.
 nf2_core/core_256kb_0_reg_rd_data(277).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f614.
 nf2_core/core_256kb_0_reg_grp/_varindex0001(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)200.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f529.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_6_f514.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)172.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(30)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(18).
 nf2_core/core_256kb_0_reg_rd_data(349).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(31)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(28)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000025.
 nf2_core/core_256kb_0_reg_ack(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(18).
 nf2_core/core_256kb_0_reg_rd_data(310).
 nf2_core/core_256kb_0_reg_rd_data(451).
 nf2_core/core_256kb_0_reg_rd_data(387).
 nf2_core/core_256kb_0_reg_rd_data(419).
 nf2_core/core_256kb_0_reg_rd_data(355).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd6-In2.
 nf2_core/core_256kb_0_reg_rd_data(131).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked_mux0000.
 nf2_core/core_256kb_0_reg_rd_data(457).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_overruns_delta.
 nf2_core/core_256kb_0_reg_rd_data(471).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N49.
 nf2_core/core_256kb_0_reg_rd_data(311).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N40.
 nf2_core/core_256kb_0_reg_rd_data(478).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(22)0.
 nf2_core/core_256kb_0_reg_rd_data(318).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(4).
 nf2_core/core_256kb_0_reg_rd_data(472).
 nf2_core/core_256kb_0_reg_rd_data(408).
 nf2_core/core_256kb_0_reg_rd_data(280).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N52.
 nf2_core/core_256kb_0_reg_rd_data(473).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(13).
 nf2_core/udp_reg_rd_data(13).
 nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta.
 nf2_core/nf2_dma/sys_timeout.
 nf2_core/nf2_dma/nf2_dma_regs/timeout_cnt_delta_mux0000.
 nf2_core/core_256kb_0_reg_rd_data(388).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N21.
 nf2_core/udp_reg_rd_data(23).
 nf2_core/core_256kb_0_reg_rd_data(485).
 nf2_core/core_256kb_0_reg_rd_data(389).
 nf2_core/core_256kb_0_reg_rd_data(293).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(6).
 nf2_core/core_256kb_0_reg_wr_data(279).
 nf2_core/core_256kb_0_reg_wr_data(273).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/core_256kb_0_reg_wr_data(286).
 nf2_core/core_256kb_0_reg_wr_data(287).
 nf2_core/core_256kb_0_reg_wr_data(285).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/core_256kb_0_reg_wr_data(282).
 nf2_core/core_256kb_0_reg_rd_data(454).
 nf2_core/core_256kb_0_reg_rd_data(390).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30).
 nf2_core/core_256kb_0_reg_rd_data(134).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(13).
 nf2_core/core_256kb_0_reg_rd_data(362).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(13).
 nf2_core/core_256kb_0_reg_rd_data(327).
 nf2_core/core_256kb_0_reg_rd_data(359).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good12.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/addr_good25.
 nf2_core/core_256kb_0_reg_rd_data(331).
 nf2_core/core_256kb_0_reg_rd_data(135).
 nf2_core/core_256kb_0_reg_rd_data(363).
 nf2_core/core_256kb_0_reg_rd_data(456).
 nf2_core/core_256kb_0_reg_rd_data(392).
 nf2_core/core_256kb_0_reg_rd_data(424).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f530.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f560.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_3_f630.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/core_256kb_0_reg_rd_data(328).
 nf2_core/core_256kb_0_reg_rd_data(360).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f630.
 nf2_core/core_256kb_0_reg_grp/_varindex0001(8).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f561.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_6_f530.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(12).
 nf2_core/core_256kb_0_reg_rd_data(300).
 nf2_core/core_256kb_0_reg_rd_data(427).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(13).
 nf2_core/core_256kb_0_reg_rd_data(365).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7).
 nf2_core/core_256kb_0_reg_rd_data(460).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(25)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N48.
 nf2_core/core_256kb_0_reg_rd_data(461).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f55.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f510.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_3_f65.
 nf2_core/user_data_path/output_queues/enable_send_pkt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux0000.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f65.
 nf2_core/core_256kb_0_reg_grp/_varindex0001(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(29).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f511.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_6_f55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(7).
 nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N4.
 nf2_core/core_256kb_0_reg_rd_data(462).
 nf2_core/core_256kb_0_reg_rd_data(366).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15).
 nf2_core/core_256kb_0_reg_rd_data(463).
 nf2_core/core_256kb_0_reg_rd_data(495).
 nf2_core/core_256kb_0_reg_rd_data(399).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f57.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f514.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_3_f67.
 nf2_core/core_256kb_0_reg_rd_data(335).
 nf2_core/core_256kb_0_reg_rd_data(367).
 nf2_core/core_256kb_0_reg_rd_data(271).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_4_f67.
 nf2_core/core_256kb_0_reg_grp/_varindex0001(15).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_5_f515.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0001_6_f57.
 nf2_core/core_256kb_0_reg_rd_data(432).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(15).
 nf2_core/core_256kb_0_reg_rd_data(16).
 nf2_core/core_256kb_0_reg_rd_data(48).
 nf2_core/core_256kb_0_reg_rd_data(433).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N19.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(23).
 nf2_core/core_256kb_0_reg_rd_data(498).
 nf2_core/core_256kb_0_reg_rd_data(306).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>.
 nf2_core/core_256kb_0_reg_ack(14).
 nf2_core/core_256kb_0_reg_ack(15).
 nf2_core/core_256kb_0_reg_ack(12).
 nf2_core/core_256kb_0_reg_ack(13).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_4_f5.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_5_f5.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_3_f6.
 nf2_core/core_256kb_0_reg_ack(10).
 nf2_core/core_256kb_0_reg_ack(8).
 nf2_core/core_256kb_0_reg_ack(9).
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_4_f6.
 nf2_core/core_256kb_0_reg_grp/Mmux__index0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(24).
 nf2_core/unused_reg_core_256kb_0[5]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_5_f51.
 nf2_core/core_256kb_0_reg_grp/Mmux__varindex0000(0)_6_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/core_256kb_0_reg_rd_data(480).
 nf2_core/core_256kb_0_reg_rd_data(416).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/core_256kb_0_reg_rd_data(320).
 nf2_core/core_256kb_0_reg_wr_data(265).
 nf2_core/core_256kb_0_reg_wr_data(277).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/core_256kb_0_reg_rd_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)186_1.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU351/U0/blkmem_match_disable<5>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(31)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N32.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N62.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(18).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N441.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N671.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(16).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/core_256kb_0_reg_wr_data(281).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/core_256kb_0_reg_wr_data(386).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/core_256kb_0_reg_wr_data(391).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N01.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/user_data_path/output_queues/enable_send_pkt(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N23.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mmux_reg_rd_data_mux0000101_2.
 nf2_core/core_256kb_0_reg_addr(209).
 nf2_core/core_256kb_0_reg_addr(208).
 nf2_core/core_256kb_0_reg_addr(211).
 nf2_core/user_data_path/udp_reg_addr_in(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(21).
 nf2_core/core_256kb_0_reg_wr_data(393).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(31).
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(16).
 nf2_core/udp_reg_wr_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N461.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/input_arbiter/fifo_out_data(3)(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(19)0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N11.
 nf2_core/cpu_q_dma_wr_data(3)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)0.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)186_1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N62.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)0.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good.
 nf2_core/core_256kb_0_reg_addr(146).
 nf2_core/core_256kb_0_reg_addr(145).
 nf2_core/core_256kb_0_reg_addr(144).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_in_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)71.
 nf2_core/udp_reg_addr(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)5.
 nf2_core/user_data_path/output_port_lookup/lpm_hit.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)31.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/depth(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_a_lut(0).
 nf2_core/udp_reg_addr(13).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(29).
 nf2_core/core_256kb_0_reg_wr_data(300).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_addr(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/core_256kb_0_reg_wr_data(309).
 nf2_core/core_256kb_0_reg_wr_data(310).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N251.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(19).
 nf2_core/udp_reg_addr(18).
 nf2_core/udp_reg_wr_data(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_or0001.
 nf2_core/udp_reg_addr(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(11).
 nf2_core/udp_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(17).
 nf2_core/core_256kb_0_reg_wr_data(312).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/core_256kb_0_reg_wr_data(315).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/core_256kb_0_reg_wr_data(311).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/core_256kb_0_reg_wr_data(306).
 nf2_core/core_256kb_0_reg_wr_data(313).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(18).
 nf2_core/core_256kb_0_reg_wr_data(308).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/core_256kb_0_reg_wr_data(317).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/udp_reg_addr(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(20).
 nf2_core/udp_reg_addr(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N60.
 nf2_core/udp_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N72.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(16).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(17).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(16).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(6).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/rd_ptr(1).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(29).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(5).
 nf2_core/nf2_reg_grp_u/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N68.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)115.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/parsed_pkt_word_len(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N66.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_nxt(4)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N68.
 nf2_core/udp_reg_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N40.
 nf2_core/core_256kb_0_reg_addr(227).
 nf2_core/core_256kb_0_reg_addr(226).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N561.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(3).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/_varindex0000(3).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/_varindex0000(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mmux_reg_rd_data_mux0000101_2.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/user_data_path/in_arb_in_reg_data(22).
 nf2_core/udp_reg_addr(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(20)0.
 nf2_core/udp_reg_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(21)0.
 nf2_core/udp_reg_addr(5).
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N38.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(47).
 nf2_core/udp_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(24)0.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(29).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N72.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N48.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N52.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(6).
 nf2_core/nf2_reg_grp_u/N52.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(13).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack_nxt.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N18.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(0).
 nf2_core/udp_reg_rd_data(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_clkA.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(31).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N18.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_tx_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N461.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_fifo/fifo/rd_ptr(2).
 nf2_core/user_data_path/output_queues/parsed_pkt_byte_len(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N54.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(23).
 nf2_core/nf2_reg_grp_u/N121.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(2).
 nf2_core/udp_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N70.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_match_encoded.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)26.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(17).
 nf2_core/nf2_reg_grp_u/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(23)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)26.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N6.
 nf2_core/cpu_q_dma_wr_data(3)(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)22.
 nf2_core/cpu_q_dma_wr_data(3)(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(8).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(5).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N541.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7).
 nf2_core/cpu_q_dma_wr_data(3)(15).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1.
 nf2_core/user_data_path/in_arb_in_reg_src(0).
 nf2_core/user_data_path/in_arb_in_reg_src(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_cmp_eq0006.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_cmp_eq0006.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/user_data_path/in_arb_in_reg_data(28).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In37.
 nf2_core/user_data_path/input_arbiter/in_arb_queues[5].in_arb_fifo/Result(1)2.
 N424.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N513.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(1).
 nf2_core/user_data_path/in_arb_in_reg_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)82.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)26.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(6).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(0).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(6).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(16).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/user_data_path/in_arb_in_reg_data(26).
 nf2_core/user_data_path/in_arb_in_reg_data(10).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new(4).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(2).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_11.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(45).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_synch.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_rx_delay_dvld_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_next(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N50.
 rgmii_1_io/gmii_rxd_reg(0).
 rgmii_1_io/gmii_rxd_reg(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In48.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(21).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(41).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(2).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(2).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(9).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(9).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(27).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)0.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(34).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_15
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_16
.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc_x<1>.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(7).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_d1.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(14).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(45).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(21).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)0.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(29).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_13
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_14
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_20
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_19
.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(7)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(7
).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(44).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(4
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(6
).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(43).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/num_pkts_in_q_mux0000(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(5
).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(42).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(19).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(3
0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(3
1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(40).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(40).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(38).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(29).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(37).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(36).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(4).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(14).
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(30).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)0.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_10
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_17
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_11
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_22
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_21
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_18
.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(33).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(0
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/gmii_txd_out_reg_next(1).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(2
9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(28).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(17).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(27).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_jumbo_en_reg_next.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(27).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(2).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7.
 nf2_core/user_data_path/output_queues/input_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_wr_req_good.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next.
 nf2_core/device_id_reg/reg_rd_data_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(45).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(15).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(43).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000155.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N53.
 nf2_core/nf2_reg_grp_u/N16.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_6_not000110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N31.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(41).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(40).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N51.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lookup_port_result(3).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(3).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(6).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N30.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next34.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta3.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)120.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3)132_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(16).
 nf2_core/cpu_q_dma_wr_data(3)(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(28).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N16.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N92.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(3).
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(7)120.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/N2.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(4)1.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch.
 nf2_core/cpu_q_dma_wr_data(3)(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_29_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34).
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/output_port_lookup/input_fifo/fifo/Result(2)1.
 nf2_core/cpu_q_dma_wr_data(3)(19).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(8)120.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4)146_1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_id_nxt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000162.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta6.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N26.
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word_nxt.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(71).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(3).
 nf2_core/user_data_path/output_queues/remove_pkt/N411.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(16).
 nf2_core/user_data_path/output_queues/remove_pkt/N39.
 nf2_core/user_data_path/output_queues/remove_pkt/N37.
 nf2_core/user_data_path/output_queues/remove_pkt/N35.
 nf2_core/user_data_path/output_queues/remove_pkt/N33.
 nf2_core/user_data_path/output_queues/remove_pkt/N43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000040.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)76.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0007.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/in_fifo_ctrl(5)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/pkt_len_fifo/fifo/Result(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_src_out_1.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)144.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_12
.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg_next.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta_mux0000.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_51.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(36).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_fifo/fifo/Result(1)1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_31.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(3).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(14).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(24).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_out_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(33).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_ctrl_nxt(3)(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N101.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_rd_wr_L_out
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(11).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_wr_next.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N42.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(2)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)186_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N587.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(10).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_need_pad_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N575.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N599.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>.


The following Nets are new/changed.
-----------------------------------
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N488.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N496.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N442.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N494.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N444.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N354.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N128.
 nf2_core/user_data_path/reset_3.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N492.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N374.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N486.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)14_SW0_2.
 nf2_core/user_data_path/ids_in_data(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N364.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N368.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N356.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N677.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N172.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N170.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N168.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N166.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N158.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N164.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N358.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)14_SW0_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/ids_in_reg_addr(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N186.
 nf2_core/user_data_path/ids_in_reg_addr(5).
 nf2_core/user_data_path/ids_in_reg_addr(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/user_data_path/ids_in_reg_addr(7).
 nf2_core/user_data_path/ids_in_reg_addr(8).
 nf2_core/user_data_path/ids_in_reg_addr(9).
 nf2_core/user_data_path/ids_in_data(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N178.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N176.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N182.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N188.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N152.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N536.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N138.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N160.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N532.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N526.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N126.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N192.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N154.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N180.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N150.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N174.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N190.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N198.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N194.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N522.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N538.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N621.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N184.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N204.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N142.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N456.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N202.
 nf2_core/user_data_path/ids_in_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)10.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N318.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N136.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N282.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N292.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(12)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N639.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N372.
 nf2_core/user_data_path/ids_in_data(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N290.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N316.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N296.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N284.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6411.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(1)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N324.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N288.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N320.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N314.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/tx_pkt_len_nxt(5)8_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N334.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N278.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N294.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N322.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N645.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N336.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N304.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N280.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N312.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N274.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux000012.
 nf2_core/user_data_path/ids_in_data(9).
 nf2_core/user_data_path/ids_in_data(8).
 nf2_core/user_data_path/ids_in_wr.
 nf2_core/user_data_path/ids/input_fifo/fifo/wr_ptr(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/wr_ptr(1).
 nf2_core/user_data_path/ids/input_fifo/fifo_rd_en.
 nf2_core/user_data_path/ids/input_fifo/fifo/rd_ptr(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/rd_ptr(1).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(9).
 nf2_core/user_data_path/ids/in_fifo_data(9).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(8).
 nf2_core/user_data_path/ids/in_fifo_data(8).
 nf2_core/user_data_path/ids_in_data(10).
 nf2_core/user_data_path/ids_in_data(7).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(10).
 nf2_core/user_data_path/ids/in_fifo_data(10).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(7).
 nf2_core/user_data_path/ids/in_fifo_data(7).
 nf2_core/user_data_path/ids_in_data(19).
 nf2_core/user_data_path/ids_in_ctrl(7).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(19).
 nf2_core/user_data_path/ids/in_fifo_data(19).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(71).
 nf2_core/user_data_path/ids/in_fifo_ctrl(7).
 nf2_core/user_data_path/ids_in_data(11).
 nf2_core/user_data_path/ids_in_ctrl(6).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(11).
 nf2_core/user_data_path/ids/in_fifo_data(11).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(70).
 nf2_core/user_data_path/ids/in_fifo_ctrl(6).
 nf2_core/user_data_path/ids_in_data(20).
 nf2_core/user_data_path/ids_in_ctrl(5).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(20).
 nf2_core/user_data_path/ids/in_fifo_data(20).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(69).
 nf2_core/user_data_path/ids/in_fifo_ctrl(5).
 nf2_core/user_data_path/ids_in_data(12).
 nf2_core/user_data_path/ids_in_data(6).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(12).
 nf2_core/user_data_path/ids/in_fifo_data(12).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(6).
 nf2_core/user_data_path/ids/in_fifo_data(6).
 nf2_core/user_data_path/ids_in_data(29).
 nf2_core/user_data_path/ids_in_ctrl(4).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(29).
 nf2_core/user_data_path/ids/in_fifo_data(29).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(68).
 nf2_core/user_data_path/ids/in_fifo_ctrl(4).
 nf2_core/user_data_path/ids_in_data(21).
 nf2_core/user_data_path/ids_in_ctrl(3).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(21).
 nf2_core/user_data_path/ids/in_fifo_data(21).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(67).
 nf2_core/user_data_path/ids/in_fifo_ctrl(3).
 nf2_core/user_data_path/ids_in_data(13).
 nf2_core/user_data_path/ids_in_ctrl(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N330.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N326.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(13).
 nf2_core/user_data_path/ids/in_fifo_data(13).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(66).
 nf2_core/user_data_path/ids/in_fifo_ctrl(2).
 nf2_core/user_data_path/ids_in_data(30).
 nf2_core/user_data_path/ids_in_ctrl(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N328.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N306.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(30).
 nf2_core/user_data_path/ids/in_fifo_data(30).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(65).
 nf2_core/user_data_path/ids/in_fifo_ctrl(1).
 nf2_core/user_data_path/ids_in_data(22).
 nf2_core/user_data_path/ids_in_ctrl(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(22).
 nf2_core/user_data_path/ids/in_fifo_data(22).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(64).
 nf2_core/user_data_path/ids/in_fifo_ctrl(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N308.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N302.
 nf2_core/user_data_path/ids_in_data(14).
 nf2_core/user_data_path/ids_in_data(63).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N332.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N310.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(14).
 nf2_core/user_data_path/ids/in_fifo_data(14).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(63).
 nf2_core/user_data_path/ids/in_fifo_data(63).
 nf2_core/user_data_path/ids_in_data(39).
 nf2_core/user_data_path/ids_in_data(62).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(39).
 nf2_core/user_data_path/ids/in_fifo_data(39).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(62).
 nf2_core/user_data_path/ids/in_fifo_data(62).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N276.
 nf2_core/user_data_path/ids_in_data(31).
 nf2_core/user_data_path/ids_in_data(61).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N534.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(31).
 nf2_core/user_data_path/ids/in_fifo_data(31).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(61).
 nf2_core/user_data_path/ids/in_fifo_data(61).
 nf2_core/user_data_path/ids_in_data(23).
 nf2_core/user_data_path/ids_in_data(60).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(23).
 nf2_core/user_data_path/ids/in_fifo_data(23).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(60).
 nf2_core/user_data_path/ids/in_fifo_data(60).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N518.
 nf2_core/user_data_path/ids_in_data(15).
 nf2_core/user_data_path/ids_in_data(59).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(15).
 nf2_core/user_data_path/ids/in_fifo_data(15).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(59).
 nf2_core/user_data_path/ids/in_fifo_data(59).
 nf2_core/user_data_path/ids_in_data(40).
 nf2_core/user_data_path/ids_in_data(5).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(40).
 nf2_core/user_data_path/ids/in_fifo_data(40).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(5).
 nf2_core/user_data_path/ids/in_fifo_data(5).
 nf2_core/user_data_path/ids_in_data(32).
 nf2_core/user_data_path/ids_in_data(58).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(32).
 nf2_core/user_data_path/ids/in_fifo_data(32).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(58).
 nf2_core/user_data_path/ids/in_fifo_data(58).
 nf2_core/user_data_path/ids_in_data(24).
 nf2_core/user_data_path/ids_in_data(57).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(24).
 nf2_core/user_data_path/ids/in_fifo_data(24).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(57).
 nf2_core/user_data_path/ids/in_fifo_data(57).
 nf2_core/user_data_path/ids_in_data(16).
 nf2_core/user_data_path/ids_in_data(56).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(16).
 nf2_core/user_data_path/ids/in_fifo_data(16).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(56).
 nf2_core/user_data_path/ids/in_fifo_data(56).
 nf2_core/user_data_path/ids_in_data(49).
 nf2_core/user_data_path/ids_in_data(55).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(49).
 nf2_core/user_data_path/ids/in_fifo_data(49).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(55).
 nf2_core/user_data_path/ids/in_fifo_data(55).
 nf2_core/user_data_path/ids_in_data(41).
 nf2_core/user_data_path/ids_in_data(54).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(41).
 nf2_core/user_data_path/ids/in_fifo_data(41).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(54).
 nf2_core/user_data_path/ids/in_fifo_data(54).
 nf2_core/user_data_path/ids_in_data(33).
 nf2_core/user_data_path/ids_in_data(53).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(33).
 nf2_core/user_data_path/ids/in_fifo_data(33).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(53).
 nf2_core/user_data_path/ids/in_fifo_data(53).
 nf2_core/user_data_path/ids_in_data(25).
 nf2_core/user_data_path/ids_in_data(52).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(25).
 nf2_core/user_data_path/ids/in_fifo_data(25).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(52).
 nf2_core/user_data_path/ids/in_fifo_data(52).
 nf2_core/user_data_path/ids_in_data(17).
 nf2_core/user_data_path/ids_in_data(51).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(17).
 nf2_core/user_data_path/ids/in_fifo_data(17).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(51).
 nf2_core/user_data_path/ids/in_fifo_data(51).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N206.
 nf2_core/user_data_path/ids_in_data(50).
 nf2_core/user_data_path/ids_in_data(4).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(50).
 nf2_core/user_data_path/ids/in_fifo_data(50).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(4).
 nf2_core/user_data_path/ids/in_fifo_data(4).
 nf2_core/user_data_path/ids_in_data(42).
 nf2_core/user_data_path/ids_in_data(48).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(42).
 nf2_core/user_data_path/ids/in_fifo_data(42).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(48).
 nf2_core/user_data_path/ids/in_fifo_data(48).
 nf2_core/user_data_path/ids_in_data(34).
 nf2_core/user_data_path/ids_in_data(47).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(34).
 nf2_core/user_data_path/ids/in_fifo_data(34).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(47).
 nf2_core/user_data_path/ids/in_fifo_data(47).
 nf2_core/user_data_path/ids_in_data(26).
 nf2_core/user_data_path/ids_in_data(46).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(26).
 nf2_core/user_data_path/ids/in_fifo_data(26).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(46).
 nf2_core/user_data_path/ids/in_fifo_data(46).
 nf2_core/user_data_path/ids_in_data(18).
 nf2_core/user_data_path/ids_in_data(45).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(18).
 nf2_core/user_data_path/ids/in_fifo_data(18).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(45).
 nf2_core/user_data_path/ids/in_fifo_data(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N148.
 nf2_core/user_data_path/ids_in_data(43).
 nf2_core/user_data_path/ids_in_data(44).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(43).
 nf2_core/user_data_path/ids/in_fifo_data(43).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(44).
 nf2_core/user_data_path/ids/in_fifo_data(44).
 nf2_core/user_data_path/ids_in_data(35).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(35).
 nf2_core/user_data_path/ids/in_fifo_data(35).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(3).
 nf2_core/user_data_path/ids/in_fifo_data(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N200.
 nf2_core/user_data_path/ids_in_data(27).
 nf2_core/user_data_path/ids_in_data(38).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(27).
 nf2_core/user_data_path/ids/in_fifo_data(27).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(38).
 nf2_core/user_data_path/ids/in_fifo_data(38).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N298.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N196.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N286.
 nf2_core/user_data_path/ids_in_data(36).
 nf2_core/user_data_path/ids_in_data(37).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(36).
 nf2_core/user_data_path/ids/in_fifo_data(36).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(37).
 nf2_core/user_data_path/ids/in_fifo_data(37).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)18.
 nf2_core/user_data_path/ids_in_data(28).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(28).
 nf2_core/user_data_path/ids/in_fifo_data(28).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(2).
 nf2_core/user_data_path/ids/in_fifo_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N254.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N216.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N220.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N218.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N01.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_2_mux000012.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N214.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N272.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N248.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N450.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N270.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N242.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N226.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N338.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N256.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N260.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N252.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N250.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N238.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N232.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N234.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N230.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N228.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N669.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N100.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N100.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N246.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N266.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N264.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N258.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N212.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N693.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N675.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N244.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N240.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N262.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N224.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N268.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N350.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N222.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6811.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N500.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N673.
 nf2_core/user_data_path/ids/drop_fifo/curr_write.
 nf2_core/user_data_path/ids/drop_fifo/radd(7).
 nf2_core/user_data_path/ids/drop_fifo/radd(6).
 nf2_core/user_data_path/ids/drop_fifo/radd(5).
 nf2_core/user_data_path/ids/drop_fifo/radd(4).
 nf2_core/user_data_path/ids/drop_fifo/radd(3).
 nf2_core/user_data_path/ids/drop_fifo/radd(2).
 nf2_core/user_data_path/ids/drop_fifo/radd(1).
 nf2_core/user_data_path/ids/drop_fifo/radd(0).
 nf2_core/user_data_path/ids/drop_fifo/wadd(7).
 nf2_core/user_data_path/ids/drop_fifo/wadd(6).
 nf2_core/user_data_path/ids/drop_fifo/wadd(5).
 nf2_core/user_data_path/ids/drop_fifo/wadd(4).
 nf2_core/user_data_path/ids/drop_fifo/wadd(3).
 nf2_core/user_data_path/ids/drop_fifo/wadd(2).
 nf2_core/user_data_path/ids/drop_fifo/wadd(1).
 nf2_core/user_data_path/ids/drop_fifo/wadd(0).
 nf2_core/user_data_path/ids/drop_fifo/data_in(36).
 nf2_core/user_data_path/ids/drop_fifo/data_in(37).
 nf2_core/user_data_path/ids/drop_fifo/data_in(38).
 nf2_core/user_data_path/ids/drop_fifo/data_in(39).
 nf2_core/user_data_path/ids/drop_fifo/data_in(40).
 nf2_core/user_data_path/ids/drop_fifo/data_in(41).
 nf2_core/user_data_path/ids/drop_fifo/data_in(42).
 nf2_core/user_data_path/ids/drop_fifo/data_in(43).
 nf2_core/user_data_path/ids/drop_fifo/data_in(44).
 nf2_core/user_data_path/ids/drop_fifo/data_in(45).
 nf2_core/user_data_path/ids/drop_fifo/data_in(46).
 nf2_core/user_data_path/ids/drop_fifo/data_in(47).
 nf2_core/user_data_path/ids/drop_fifo/data_in(48).
 nf2_core/user_data_path/ids/drop_fifo/data_in(49).
 nf2_core/user_data_path/ids/drop_fifo/data_in(50).
 nf2_core/user_data_path/ids/drop_fifo/data_in(51).
 nf2_core/user_data_path/ids/drop_fifo/data_in(52).
 nf2_core/user_data_path/ids/drop_fifo/data_in(53).
 nf2_core/user_data_path/ids/drop_fifo/data_in(54).
 nf2_core/user_data_path/ids/drop_fifo/data_in(55).
 nf2_core/user_data_path/ids/drop_fifo/data_in(56).
 nf2_core/user_data_path/ids/drop_fifo/data_in(57).
 nf2_core/user_data_path/ids/drop_fifo/data_in(58).
 nf2_core/user_data_path/ids/drop_fifo/data_in(59).
 nf2_core/user_data_path/ids/drop_fifo/data_in(60).
 nf2_core/user_data_path/ids/drop_fifo/data_in(61).
 nf2_core/user_data_path/ids/drop_fifo/data_in(62).
 nf2_core/user_data_path/ids/drop_fifo/data_in(63).
 nf2_core/user_data_path/ids/drop_fifo/data_in(64).
 nf2_core/user_data_path/ids/drop_fifo/data_in(65).
 nf2_core/user_data_path/ids/drop_fifo/data_in(66).
 nf2_core/user_data_path/ids/drop_fifo/data_in(67).
 nf2_core/user_data_path/ids/drop_fifo/data_in(68).
 nf2_core/user_data_path/ids/drop_fifo/data_in(69).
 nf2_core/user_data_path/ids/drop_fifo/data_in(70).
 nf2_core/user_data_path/ids/drop_fifo/data_in(71).
 nf2_core/user_data_path/ids/drop_fifo/data_in(0).
 nf2_core/user_data_path/ids/drop_fifo/data_in(1).
 nf2_core/user_data_path/ids/drop_fifo/data_in(2).
 nf2_core/user_data_path/ids/drop_fifo/data_in(3).
 nf2_core/user_data_path/ids/drop_fifo/data_in(4).
 nf2_core/user_data_path/ids/drop_fifo/data_in(5).
 nf2_core/user_data_path/ids/drop_fifo/data_in(6).
 nf2_core/user_data_path/ids/drop_fifo/data_in(7).
 nf2_core/user_data_path/ids/drop_fifo/data_in(8).
 nf2_core/user_data_path/ids/drop_fifo/data_in(9).
 nf2_core/user_data_path/ids/drop_fifo/data_in(10).
 nf2_core/user_data_path/ids/drop_fifo/data_in(11).
 nf2_core/user_data_path/ids/drop_fifo/data_in(12).
 nf2_core/user_data_path/ids/drop_fifo/data_in(13).
 nf2_core/user_data_path/ids/drop_fifo/data_in(14).
 nf2_core/user_data_path/ids/drop_fifo/data_in(15).
 nf2_core/user_data_path/ids/drop_fifo/data_in(16).
 nf2_core/user_data_path/ids/drop_fifo/data_in(17).
 nf2_core/user_data_path/ids/drop_fifo/data_in(18).
 nf2_core/user_data_path/ids/drop_fifo/data_in(19).
 nf2_core/user_data_path/ids/drop_fifo/data_in(20).
 nf2_core/user_data_path/ids/drop_fifo/data_in(21).
 nf2_core/user_data_path/ids/drop_fifo/data_in(22).
 nf2_core/user_data_path/ids/drop_fifo/data_in(23).
 nf2_core/user_data_path/ids/drop_fifo/data_in(24).
 nf2_core/user_data_path/ids/drop_fifo/data_in(25).
 nf2_core/user_data_path/ids/drop_fifo/data_in(26).
 nf2_core/user_data_path/ids/drop_fifo/data_in(27).
 nf2_core/user_data_path/ids/drop_fifo/data_in(28).
 nf2_core/user_data_path/ids/drop_fifo/data_in(29).
 nf2_core/user_data_path/ids/drop_fifo/data_in(30).
 nf2_core/user_data_path/ids/drop_fifo/data_in(31).
 nf2_core/user_data_path/ids/drop_fifo/data_in(32).
 nf2_core/user_data_path/ids/drop_fifo/data_in(33).
 nf2_core/user_data_path/ids/drop_fifo/data_in(34).
 nf2_core/user_data_path/ids/drop_fifo/data_in(35).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N687.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N506.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_28.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_30.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_32.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_27.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_29.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_8_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_33.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXN_26.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_26/S1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_26/S0.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_39.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_40.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_42.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_41.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_43.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_44.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_45.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/OR_CE_L.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_46.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(0).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/ids/matcher/XLXN_52.
 nf2_core/user_data_path/ids/matcher/XLXN_55.
 nf2_core/user_data_path/ids/matcher/XLXN_49.
 nf2_core/user_data_path/ids/matcher_match.
 nf2_core/user_data_path/ids/in_pkt_body.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_44.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/T4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6611.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_36_28/free/I_36_28_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)46_G_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux00005.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N31.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)121_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N689.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N84.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N679.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)17.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N21.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N516.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_9_f5.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth_not0001.
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(2).
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(1).
 nf2_core/user_data_path/ids/input_fifo/fifo/depth(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info62_G_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info24_1.
 nf2_core/user_data_path/ids/in_fifo_nearly_full.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N514.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N685.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N683.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N781.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N122.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N1001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N94.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)145.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)41.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)19.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(6).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(10).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(8).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(5).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(9).
 nf2_core/user_data_path/ids/module_regs/reg_ack_out_and0000_wg_cy(1).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(11).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(15).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(13).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(14).
 nf2_core/user_data_path/ids/module_regs/hw_reg_ack_out.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(16).
 nf2_core/user_data_path/ids/module_regs/reg_ack_out_and0000_wg_cy(3).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(17).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(20).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(18).
 nf2_core/user_data_path/ids/module_regs/hw_reg_req_out.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(19).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(21).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(4).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(22).
 nf2_core/user_data_path/ids/module_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(5).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(2).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(6).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(7).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(10).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(8).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(9).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(0).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_ack_out_and0000_wg_cy(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)125.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(13).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(11).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(4).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(12).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(16).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(14).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(3).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_ack_out_and0000_wg_cy(3).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(19).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(17).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(18).
 nf2_core/user_data_path/ids/module_regs/sw_reg_req_out.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(22).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(20).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(21).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(1).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N821.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N701.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)351_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW1_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)352_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)28_SW0_2.
 nf2_core/user_data_path/ids_in_reg_data(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)44.
 nf2_core/user_data_path/ids_in_reg_data(3).
 nf2_core/user_data_path/ids_in_reg_data(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_F_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_SW1_1.
 nf2_core/device_id_reg/N11.
 nf2_core/device_id_reg/N10.
 nf2_core/device_id_reg/N111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N681.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N761.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N801.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N98.
 nf2_core/device_id_reg/Mrom__varindex0000201.
 nf2_core/device_id_reg/N8.
 nf2_core/device_id_reg/reg_rd_data_mux0000(5)24.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N671.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N701.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N53.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N12.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N6.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N741.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux00002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_mux000017.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N49.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N110.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N110.
 nf2_core/user_data_path/output_queues/remove_pkt/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084.
 nf2_core/device_id_reg/Mrom__varindex000051_f5.
 nf2_core/device_id_reg/Mrom__varindex000070_f5.
 nf2_core/device_id_reg/Mrom__varindex000054_f5.
 nf2_core/user_data_path/ids/ids_cmd(0).
 nf2_core/user_data_path/ids/end_of_pkt.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)128.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(10).
 nf2_core/user_data_path/ids/module_regs/sw_reg_rd_wr_L_out.
 nf2_core/user_data_path/ids/matches(10).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(10).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11).
 nf2_core/user_data_path/ids/matches(11).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(11).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(20).
 nf2_core/user_data_path/ids/matches(20).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(20).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12).
 nf2_core/user_data_path/ids/matches(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(12).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(21).
 nf2_core/user_data_path/ids/matches(21).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(13).
 nf2_core/user_data_path/ids/matches(13).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(13).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(30).
 nf2_core/user_data_path/ids/matches(30).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(30).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(22).
 nf2_core/user_data_path/ids/matches(22).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7)14_SW0_2.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(14).
 nf2_core/user_data_path/ids/matches(14).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(14).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(31).
 nf2_core/user_data_path/ids/matches(31).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(31).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(23).
 nf2_core/user_data_path/ids/matches(23).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(23).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15).
 nf2_core/user_data_path/ids/matches(15).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(15).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(24).
 nf2_core/user_data_path/ids/matches(24).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(24).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(16).
 nf2_core/user_data_path/ids/matches(16).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(16).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(25).
 nf2_core/user_data_path/ids/matches(25).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(25).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(17).
 nf2_core/user_data_path/ids/matches(17).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(17).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(26).
 nf2_core/user_data_path/ids/matches(26).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(26).
 nf2_core/user_data_path/output_queues/remove_pkt/N59.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(18).
 nf2_core/user_data_path/ids/matches(18).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(18).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(27).
 nf2_core/user_data_path/ids/matches(27).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(27).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(19).
 nf2_core/user_data_path/ids/matches(19).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(19).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(28).
 nf2_core/user_data_path/ids/matches(28).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(28).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(29).
 nf2_core/user_data_path/ids/matches(29).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(29).
 nf2_core/device_id_reg/N13.
 nf2_core/device_id_reg/N12.
 nf2_core/device_id_reg/N3.
 nf2_core/device_id_reg/Mrom__varindex000020_f6.
 nf2_core/user_data_path/ids/state_FSM_FFd1.
 nf2_core/user_data_path/ids/state_cmp_eq0000.
 nf2_core/user_data_path/ids/in_fifo_rd_en.
 nf2_core/user_data_path/ids/state_FSM_FFd2.
 nf2_core/user_data_path/ids/begin_pkt.
 nf2_core/user_data_path/ids/N2.
 nf2_core/user_data_path/ids/in_fifo_empty.
 nf2_core/user_data_path/ids/input_fifo/fifo_empty.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_SW0_1.
 nf2_core/device_id_reg/N112.
 nf2_core/device_id_reg/Mrom__varindex000033_f6.
 nf2_core/device_id_reg/N101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)115.
 nf2_core/user_data_path/ids/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N47.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_ful
l_i_mux000327_SW0/O.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_SW0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N504.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N27.
 nf2_core/user_data_path/ids/module_regs/hw_reg_rd_wr_L_out.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N502.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(0).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/ids/matches_or0000.
 nf2_core/user_data_path/ids/matches(0).
 nf2_core/user_data_path/ids/matches_next_addsub0000(0).
 nf2_core/user_data_path/ids/N01.
 nf2_core/user_data_path/ids/matches(1).
 nf2_core/user_data_path/ids/matches_next_addsub0000(1).
 nf2_core/user_data_path/ids/matches(2).
 nf2_core/user_data_path/ids/matches_next_addsub0000(2).
 nf2_core/user_data_path/ids/matches(3).
 nf2_core/user_data_path/ids/matches_next_addsub0000(3).
 nf2_core/user_data_path/ids/matches(4).
 nf2_core/user_data_path/ids/matches_next_addsub0000(4).
 nf2_core/user_data_path/ids/matches(5).
 nf2_core/user_data_path/ids/matches_next_addsub0000(5).
 nf2_core/user_data_path/ids/matches(6).
 nf2_core/user_data_path/ids/matches_next_addsub0000(6).
 nf2_core/user_data_path/ids/matches(7).
 nf2_core/user_data_path/ids/matches_next_addsub0000(7).
 nf2_core/user_data_path/ids/matches(8).
 nf2_core/user_data_path/ids/matches_next_addsub0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N510.
 nf2_core/device_id_reg/Mrom__varindex000051.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N508.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N530.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N110.
 nf2_core/user_data_path/ids/matches_next_addsub0000(10).
 nf2_core/user_data_path/ids/matches_next_addsub0000(11).
 nf2_core/user_data_path/ids/matches_next_addsub0000(20).
 nf2_core/user_data_path/ids/matches_next_addsub0000(12).
 nf2_core/user_data_path/ids/matches_next_addsub0000(21).
 nf2_core/user_data_path/ids/matches_next_addsub0000(13).
 nf2_core/user_data_path/ids/matches_next_addsub0000(30).
 nf2_core/user_data_path/ids/matches_next(30).
 nf2_core/user_data_path/ids/matches_next_addsub0000(22).
 nf2_core/user_data_path/ids/matches_next_addsub0000(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N416.
 nf2_core/user_data_path/ids/matches_next_addsub0000(31).
 nf2_core/user_data_path/ids/matches_next(31).
 nf2_core/user_data_path/ids/matches_next_addsub0000(23).
 nf2_core/user_data_path/ids/matches_next_addsub0000(15).
 nf2_core/user_data_path/ids/matches_next_addsub0000(24).
 nf2_core/user_data_path/ids/matches_next_addsub0000(16).
 nf2_core/user_data_path/ids/matches_next_addsub0000(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N362.
 nf2_core/user_data_path/ids/matches_next_addsub0000(17).
 nf2_core/user_data_path/ids/matches_next_addsub0000(26).
 nf2_core/user_data_path/ids/matches_next_addsub0000(18).
 nf2_core/user_data_path/ids/matches_next_addsub0000(27).
 nf2_core/user_data_path/ids/matches_next_addsub0000(19).
 nf2_core/user_data_path/ids/matches_next_addsub0000(28).
 nf2_core/user_data_path/ids/matches_next(28).
 nf2_core/user_data_path/ids/matches_next_addsub0000(29).
 nf2_core/user_data_path/ids/header_counter(2).
 nf2_core/user_data_path/ids/N4.
 nf2_core/user_data_path/ids/N9.
 nf2_core/user_data_path/ids/N11.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(2).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(2).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(3).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(4).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(4).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(8).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(8).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(9).
 nf2_core/user_data_path/ids/matches(9).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(9).
 nf2_core/device_id_reg/Mrom__varindex0000542.
 nf2_core/device_id_reg/N81.
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(1).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(3).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(5).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(7).
 nf2_core/user_data_path/ids/matches_next_addsub0000(9).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(9).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(11).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(13).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(15).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(17).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(19).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(21).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(23).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(25).
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(27).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N524.
 nf2_core/user_data_path/ids/Madd_matches_next_addsub0000_cy(29).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(24).
 nf2_core/user_data_path/ids/state_cmp_eq0001.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/user_data_path/ids/matcher/XLXN_43(82).
 nf2_core/user_data_path/ids/pattern_low(26).
 nf2_core/user_data_path/ids/matcher/XLXN_43(83).
 nf2_core/user_data_path/ids/pattern_low(27).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/module_regs/hw_reg_src_out(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_src_out(1).
 nf2_core/user_data_path/ids/pattern_low(10).
 nf2_core/user_data_path/ids/pattern_low(11).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_SW0_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(78).
 nf2_core/user_data_path/ids/pattern_high(14).
 nf2_core/user_data_path/ids/matcher/XLXN_43(79).
 nf2_core/user_data_path/ids/pattern_high(15).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N432.
 nf2_core/user_data_path/ids/pattern_low(30).
 nf2_core/user_data_path/ids/pattern_low(31).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(1).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(2).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(3).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(4).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000_2.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(6).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(7).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(8).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(9).
 nf2_core/user_data_path/ids/pattern_high(29).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(10).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(11).
 nf2_core/user_data_path/ids/matcher/XLXN_43(74).
 nf2_core/user_data_path/ids/pattern_high(10).
 nf2_core/user_data_path/ids/matcher/XLXN_43(75).
 nf2_core/user_data_path/ids/pattern_high(11).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32.
 nf2_core/user_data_path/ids/pattern_high(25).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N43.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)32.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)37.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_215(11).
 nf2_core/user_data_path/output_queues/oq_header_parser/N02.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000110.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000110.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000110.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_215(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000110.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_215(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(3)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(4)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(5)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(6)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(7)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(8)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(9)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_215(11).
 nf2_core/user_data_path/ids/pattern_high(28).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_5_f6.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N50.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(0)4.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(8)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(9)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/user_data_path/ids/pattern_high(24).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)16.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(8)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(9)48.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)14_SW0_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/user_data_path/ids/matcher/XLXN_43(70).
 nf2_core/user_data_path/ids/pattern_low(22).
 nf2_core/user_data_path/ids/matcher/XLXN_43(71).
 nf2_core/user_data_path/ids/pattern_low(23).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/pattern_low(6).
 nf2_core/user_data_path/ids/pattern_low(7).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/pattern_low(4).
 nf2_core/user_data_path/ids/pattern_low(5).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)14_SW0_2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(8)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(9)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/user_data_path/ids/pattern_high(27).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)14_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(66).
 nf2_core/user_data_path/ids/pattern_low(18).
 nf2_core/user_data_path/ids/matcher/XLXN_43(67).
 nf2_core/user_data_path/ids/pattern_low(19).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/pattern_high(30).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/pattern_low(2).
 nf2_core/user_data_path/ids/pattern_low(3).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)205.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N551.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N591.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(7)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(8)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(9)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N611.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)14_SW0_2.
 nf2_core/user_data_path/ids/header_counter(1).
 nf2_core/user_data_path/ids/header_counter(0).
 nf2_core/user_data_path/ids/pattern_low(0).
 nf2_core/user_data_path/ids/pattern_low(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)14_SW0_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(110).
 nf2_core/user_data_path/ids/pattern_high(22).
 nf2_core/user_data_path/ids/matcher/XLXN_43(111).
 nf2_core/user_data_path/ids/pattern_high(23).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/pattern_high(6).
 nf2_core/user_data_path/ids/pattern_high(7).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)10.
 nf2_core/user_data_path/ids/matcher/XLXN_43(68).
 nf2_core/user_data_path/ids/pattern_low(20).
 nf2_core/user_data_path/ids/matcher/XLXN_43(69).
 nf2_core/user_data_path/ids/pattern_low(21).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(106).
 nf2_core/user_data_path/ids/pattern_high(18).
 nf2_core/user_data_path/ids/matcher/XLXN_43(107).
 nf2_core/user_data_path/ids/pattern_high(19).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/pattern_high(2).
 nf2_core/user_data_path/ids/pattern_high(3).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXN_43(80).
 nf2_core/user_data_path/ids/pattern_low(24).
 nf2_core/user_data_path/ids/matcher/XLXN_43(81).
 nf2_core/user_data_path/ids/pattern_low(25).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_47.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(2).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(3).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(4).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(5).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(6).
 nf2_core/user_data_path/ids/drop_fifo/XLXN_41(7).
 nf2_core/device_id_reg/N7.
 nf2_core/user_data_path/ids/pattern_high(26).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/pattern_low(12).
 nf2_core/user_data_path/ids/pattern_low(13).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N528.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)186.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000013.
 nf2_core/user_data_path/ids/pattern_low(16).
 nf2_core/user_data_path/ids/pattern_low(17).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/N10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/N10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/N10.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N41.
 nf2_core/user_data_path/ids/matcher/XLXN_43(100).
 nf2_core/user_data_path/ids/pattern_high(12).
 nf2_core/user_data_path/ids/matcher/XLXN_43(101).
 nf2_core/user_data_path/ids/pattern_high(13).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/pattern_low(8).
 nf2_core/user_data_path/ids/pattern_low(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055.
 nf2_core/user_data_path/ids/matcher/XLXN_43(76).
 nf2_core/user_data_path/ids/pattern_high(4).
 nf2_core/user_data_path/ids/matcher/XLXN_43(77).
 nf2_core/user_data_path/ids/pattern_high(5).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(88).
 nf2_core/user_data_path/ids/pattern_high(8).
 nf2_core/user_data_path/ids/matcher/XLXN_43(89).
 nf2_core/user_data_path/ids/pattern_high(9).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)51_SW0_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/pattern_low(28).
 nf2_core/user_data_path/ids/pattern_low(29).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_8/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_20.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXN_43(64).
 nf2_core/user_data_path/ids/pattern_high(0).
 nf2_core/user_data_path/ids/matcher/XLXN_43(65).
 nf2_core/user_data_path/ids/pattern_high(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_8/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_97.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_99.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_98.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/pattern_low(14).
 nf2_core/user_data_path/ids/pattern_low(15).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)114.
 nf2_core/user_data_path/ids/matcher/XLXN_43(84).
 nf2_core/user_data_path/ids/pattern_high(20).
 nf2_core/user_data_path/ids/matcher/XLXN_43(85).
 nf2_core/user_data_path/ids/pattern_high(21).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N2.
 nf2_core/user_data_path/ids_in_reg_data(10).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_0_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N2.
 nf2_core/user_data_path/ids_in_reg_data(11).
 nf2_core/user_data_path/ids_in_reg_data(20).
 nf2_core/user_data_path/ids_in_reg_data(12).
 nf2_core/user_data_path/ids_in_reg_data(21).
 nf2_core/user_data_path/ids_in_reg_data(13).
 nf2_core/user_data_path/ids_in_reg_data(30).
 nf2_core/user_data_path/ids_in_reg_data(22).
 nf2_core/user_data_path/ids_in_reg_data(14).
 nf2_core/user_data_path/ids_in_reg_data(31).
 nf2_core/user_data_path/ids/pattern_high(31).
 nf2_core/user_data_path/ids_in_reg_data(23).
 nf2_core/user_data_path/ids_in_reg_data(15).
 nf2_core/user_data_path/ids_in_reg_data(24).
 nf2_core/user_data_path/ids_in_reg_data(16).
 nf2_core/user_data_path/ids/pattern_high(16).
 nf2_core/user_data_path/ids_in_reg_data(25).
 nf2_core/user_data_path/ids_in_reg_data(17).
 nf2_core/user_data_path/ids/pattern_high(17).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_1_not0001.
 nf2_core/user_data_path/ids_in_reg_data(26).
 nf2_core/user_data_path/ids_in_reg_data(18).
 nf2_core/user_data_path/ids_in_reg_data(27).
 nf2_core/user_data_path/ids_in_reg_data(19).
 nf2_core/user_data_path/ids_in_reg_data(28).
 nf2_core/user_data_path/ids_in_reg_data(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N96.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_2_not0001.
 nf2_core/user_data_path/ids/module_regs/software_regs(74).
 nf2_core/user_data_path/ids/module_regs/software_regs(75).
 nf2_core/user_data_path/ids/module_regs/software_regs(84).
 nf2_core/user_data_path/ids/module_regs/software_regs(76).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/module_regs/software_regs(85).
 nf2_core/user_data_path/ids/module_regs/software_regs(77).
 nf2_core/user_data_path/ids/module_regs/software_regs(94).
 nf2_core/user_data_path/ids/module_regs/software_regs(86).
 nf2_core/user_data_path/ids/module_regs/software_regs(78).
 nf2_core/user_data_path/ids/module_regs/software_regs(95).
 nf2_core/user_data_path/ids/module_regs/software_regs(87).
 nf2_core/user_data_path/ids/module_regs/software_regs(79).
 nf2_core/user_data_path/ids/module_regs/software_regs(88).
 nf2_core/user_data_path/ids/module_regs/software_regs(80).
 nf2_core/user_data_path/ids/module_regs/software_regs(89).
 nf2_core/user_data_path/ids/module_regs/software_regs(81).
 nf2_core/user_data_path/ids/module_regs/software_regs(90).
 nf2_core/user_data_path/ids/module_regs/software_regs(82).
 nf2_core/user_data_path/ids/module_regs/software_regs(91).
 nf2_core/user_data_path/ids/module_regs/software_regs(83).
 nf2_core/user_data_path/ids/module_regs/software_regs(92).
 nf2_core/user_data_path/ids/module_regs/software_regs(93).
 nf2_core/user_data_path/output_queues/remove_pkt/N45.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/N23.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N236.
 nf2_core/user_data_path/ids/matcher/XLXN_43(72).
 nf2_core/user_data_path/ids/matcher/XLXN_43(73).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N96.
 nf2_core/user_data_path/ids/matcher/XLXN_43(94).
 nf2_core/user_data_path/ids/matcher/XLXN_43(95).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)41.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(90).
 nf2_core/user_data_path/ids/matcher/XLXN_43(91).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/state_cmp_eq000025.
 nf2_core/user_data_path/ids/state_cmp_eq000012.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)37.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)51_SW0_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q2/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q2/MD.
 nf2_core/user_data_path/output_queues/remove_pkt/N49.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)49_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7_1.
 nf2_core/user_data_path/output_queues/remove_pkt/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)7_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N340.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N111.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)7_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q3/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q3/MD.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/device_id_reg/N141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N87.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N210.
 nf2_core/user_data_path/ids_in_reg_addr(10).
 nf2_core/user_data_path/ids_in_reg_addr(11).
 nf2_core/user_data_path/ids_in_reg_addr(20).
 nf2_core/user_data_path/ids_in_reg_addr(12).
 nf2_core/user_data_path/ids_in_reg_addr(21).
 nf2_core/user_data_path/ids_in_reg_addr(13).
 nf2_core/user_data_path/ids_in_reg_addr(22).
 nf2_core/user_data_path/ids_in_reg_addr(14).
 nf2_core/user_data_path/ids_in_reg_addr(15).
 nf2_core/user_data_path/ids_in_reg_addr(16).
 nf2_core/user_data_path/ids_in_reg_addr(17).
 nf2_core/user_data_path/ids_in_reg_addr(18).
 nf2_core/user_data_path/ids_in_reg_addr(19).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N73.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N83.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N92.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N91.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N101.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q5/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/T4.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q5/MD.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0_Madd_lut(19)_1.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19)1_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N97.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_8/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q6/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q6/MD.
 nf2_core/user_data_path/ids/matches_next(9).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N107.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N546.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)7_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N98.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)7_1.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd8-In31_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N370.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N352.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)27.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)27.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)112.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next19.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)73.
 nf2_core/user_data_path/ids/matcher/XLXN_43(96).
 nf2_core/user_data_path/ids/matcher/XLXN_43(97).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(3)73.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)17.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)73.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd3-In4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(5)17.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)17.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N434.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(6)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N94.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N30.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(92).
 nf2_core/user_data_path/ids/matcher/XLXN_43(93).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N76.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)132.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids_in_reg_addr(1).
 nf2_core/user_data_path/ids_in_reg_addr(0).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001016.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001116.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001216.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002016.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001161.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001316.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002116.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001416.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N106.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002216.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003016.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002161.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001516.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002316.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003116.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001616.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002416.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003216.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003161.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001716.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002516.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001816.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002616.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00001916.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002716.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002816.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002916.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_36.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_8/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/ids_in_reg_rd_wr_L.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/N23.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/N23.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/N23.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(86).
 nf2_core/user_data_path/ids/matcher/XLXN_43(87).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N520.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N614.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)49.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N616.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)77.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_10.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N608.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)49.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)77.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N6011.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N602.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)49.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N604.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)77.
 nf2_core/device_id_reg/N131.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N578.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N632.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)49.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N74.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N580.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N581.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)165.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)15.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N9.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N360.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(2).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(3).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N572.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)135.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N626.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)49.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N628.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)77.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N574.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)165.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N376.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/in_fifo_data(0).
 nf2_core/user_data_path/ids/in_fifo_data(1).
 nf2_core/user_data_path/ids/matcher/XLXN_43(102).
 nf2_core/user_data_path/ids/matcher/XLXN_43(103).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N620.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)49.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N81.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXN_43(98).
 nf2_core/user_data_path/ids/matcher/XLXN_43(99).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)77.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N566.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N79.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N95.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N568.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)165.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_2/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)159_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_5/I_36_32/free/I_36_32_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000036.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(2)164_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)159_2.
 nf2_core/device_id_reg/Mrom__varindex000041_f6/F5.I0.
 nf2_core/user_data_path/ids_in_reg_data(0).
 nf2_core/user_data_path/ids_in_reg_data(2).
 nf2_core/user_data_path/ids_in_reg_data(4).
 nf2_core/user_data_path/ids_in_reg_data(5).
 nf2_core/user_data_path/output_queues/store_pkt/N58.
 nf2_core/user_data_path/ids_in_reg_data(6).
 nf2_core/user_data_path/ids_in_reg_data(7).
 nf2_core/user_data_path/ids_in_reg_data(9).
 nf2_core/user_data_path/ids/module_regs/software_regs(65).
 nf2_core/user_data_path/ids/module_regs/software_regs(66).
 nf2_core/user_data_path/ids/module_regs/software_regs(67).
 nf2_core/user_data_path/ids/module_regs/software_regs(68).
 nf2_core/user_data_path/ids/module_regs/software_regs(69).
 nf2_core/user_data_path/ids/module_regs/software_regs(70).
 nf2_core/user_data_path/ids/module_regs/software_regs(71).
 nf2_core/user_data_path/ids/module_regs/software_regs(72).
 nf2_core/user_data_path/ids/module_regs/software_regs(73).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(4)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(5)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N596.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(7)164_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N598.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)165.
 nf2_core/user_data_path/ids/module_regs/sw_reg_ack_out.
 nf2_core/device_id_reg/N15.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(8)159_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_7/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_7/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(9)164_2.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N38.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(26).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N62.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(0).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N36.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(27).
 nf2_core/user_data_path/ids_in_reg_src(0).
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(0).
 nf2_core/user_data_path/ids_in_reg_src(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next19.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N52.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N74.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(1).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(3).
 nf2_core/user_data_path/ids_in_reg_addr(2).
 nf2_core/user_data_path/ids_in_reg_req.
 nf2_core/user_data_path/ids_in_reg_addr(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)232.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)148.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)163.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)232.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)148.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)163.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)148.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)163.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)163.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)208.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)196.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)196.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)196.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)150.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)186.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)186.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(5)136.
 nf2_core/user_data_path/ids/N6.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)114.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N48.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(1)1215.
 nf2_core/user_data_path/output_queues/oq_header_parser/N8.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(1)1225_1.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(1)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N590.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N109.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N46.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N512.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N592.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)165.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N26.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_2/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_2/I_36_32/I_36_32_1.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)18.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N24.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N586.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)165.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000416.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000516.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000616.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000716.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000816.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000916.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N77.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_4/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_6/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_6/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXN_43(108).
 nf2_core/user_data_path/ids/matcher/XLXN_43(109).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_6/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_5/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_4/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_5/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_5/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_4/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_3/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_queues/oq_header_parser/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N144.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_2/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q4/MD.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/T7.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q7/MD.
 nf2_core/user_data_path/ids_in_reg_ack.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_6/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N76.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_3/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_3/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(10)159_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N140.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N134.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_4/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_next_or000132.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_1/I_36_32/I_36_32_1.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)143.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)158.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_1/I_36_41/I_36_41_1.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q4/TQ.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(11)164_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(14)164_2.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N10.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N8.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)40.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)36.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)40.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)36.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)40.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N300.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)43.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N74.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N6.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(13).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f52.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)36.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f53.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)36.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f53.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_7/I_36_32/free/I_36_32_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(15)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N19.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_3_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_4_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_6_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_215_7_f5.
 nf2_core/user_data_path/ids/matcher/XLXN_43(104).
 nf2_core/user_data_path/ids/matcher/XLXN_43(105).
 nf2_core/device_id_reg/Mrom__varindex000041_f5.
 nf2_core/device_id_reg/Mrom__varindex000041_f6.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_96_3_f5.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_96_4_f5.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_1/I_36_32/free/I_36_32_2.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_97_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_97_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_98_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_98_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_99_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_99_4_f5.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(2)130.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)158.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_1/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)151.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_3/I_36_41/free/I_36_41_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N76.
 nf2_core/device_id_reg/Mrom__varindex000020_f5.
 nf2_core/device_id_reg/Mrom__varindex000020_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N55.
 nf2_core/device_id_reg/Mrom__varindex000033_f5.
 nf2_core/device_id_reg/Mrom__varindex000033_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)121.
 nf2_core/device_id_reg/Mrom__varindex000029_f5.
 nf2_core/device_id_reg/Mrom__varindex000029_f51.
 nf2_core/device_id_reg/Mrom__varindex000029_f6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_111_3_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_111_4_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_111.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N544.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0)30.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0)35.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_205(0)15.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N21.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N17.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N430.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N426.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N15.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N404.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N386.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N384.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N382.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N542.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N106.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N490.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N468.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N448.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N466.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N484.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N478.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N458.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N476.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N452.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N410.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N388.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N348.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N540.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N98.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N94.
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(0).
 nf2_core/user_data_path/ids/input_fifo/fifo/_varindex0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N422.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N400.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N408.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N394.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N392.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N344.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N446.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N462.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N346.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N406.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N424.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N90.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N412.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N414.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N460.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N366.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N398.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N390.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N454.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N378.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N420.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N428.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N482.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N438.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N474.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N380.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N396.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N100.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N418.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N342.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N402.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N464.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N146.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N440.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N436.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N470.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N472.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N480.
 nf2_core/device_id_reg/N17.
 nf2_core/user_data_path/output_queues/remove_pkt/N47.
 nf2_core/user_data_path/output_queues/remove_pkt/N55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N51.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)16_2.
 nf2_core/user_data_path/output_queues/remove_pkt/N53.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)196.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)232.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)7_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000110.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state_FSM_FFd9-In18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000110.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(28).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(25).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N51.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(30).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(23).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)186.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(26).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(4)73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)186.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1191.
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(19).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q2/TQ.
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(3).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(6).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/ids/module_regs/sw_reg_src_out(1).
 nf2_core/user_data_path/ids/state_FSM_FFd2-In.
 nf2_core/user_data_path/ids/matches_next(2).
 nf2_core/user_data_path/ids/matches_next(3).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N40.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/ids/matches_next(5).
 nf2_core/user_data_path/ids/matches_next(7).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(17).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(31).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q1/MD.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N20.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(6).
 nf2_core/user_data_path/ids/matches_next(1).
 nf2_core/user_data_path/ids/matches_next(6).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(28).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)130.
 nf2_core/user_data_path/ids/header_counter_next(2).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N30.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(3).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N4.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/ids/matches_next(15).
 nf2_core/user_data_path/ids/matches_next(17).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N12.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/ids/matches_next(10).
 nf2_core/user_data_path/ids/matches_next(12).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(25).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(27).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(1).
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q3/TQ.
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(1)1.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_19.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N22.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/ids/matches_next(14).
 nf2_core/user_data_path/ids/matches_next(8).
 nf2_core/user_data_path/ids/matches_next(19).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N14.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/ids/matches_next(20).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_35.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_10/I_Q0/MD.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_31.
 nf2_core/user_data_path/ids/header_counter_next(1)27.
 nf2_core/user_data_path/ids/header_counter_next(1).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_20.
 nf2_core/user_data_path/ids/matches_next(18).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N56.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(19).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N50.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N34.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(28).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N44.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(24).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N18.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N28.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(30).
 nf2_core/user_data_path/ids/matches_next(22).
 nf2_core/user_data_path/ids/matches_next(23).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N32.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(29).
 nf2_core/user_data_path/ids/matches_next(26).
 nf2_core/user_data_path/ids/matches_next(27).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(23).
 nf2_core/user_data_path/ids/matches_next(29).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(17).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(24).
 nf2_core/user_data_path/ids/state_FSM_FFd1-In.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_7/I_36_32/I_36_32_1.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N54.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/ids/begin_pkt_next.
 nf2_core/user_data_path/ids/matches_next(0).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N16.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/ids/matches_next(16).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(21).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N42.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(25).
 nf2_core/user_data_path/ids/matches_next(13).
 nf2_core/user_data_path/ids/matches_next(25).
 nf2_core/user_data_path/ids/matches_next(21).
 nf2_core/user_data_path/ids/matches_next(24).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(6).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(18).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)150.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_35.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q7/TQ.
 nf2_core/user_data_path/ids/_and0000.
 nf2_core/user_data_path/ids/header_counter_next(0).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N2.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(0).
 nf2_core/user_data_path/ids/matches_next(11).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N60.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(17).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(20).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(27).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_20.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_23.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N02.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(16).
 nf2_core/user_data_path/ids/matches_next(4).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(16).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(31).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(16).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(30).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_23.
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(18).
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(1).
 nf2_core/user_data_path/ids/in_pkt_body_next.
 nf2_core/user_data_path/ids/input_fifo/empty_nxt.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_19.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_19.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_25.
 nf2_core/user_data_path/ids/end_of_pkt_next.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N58.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(18).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(29).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_20.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q5/TQ.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_23.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q1/TQ.
 nf2_core/user_data_path/ids/drop_fifo/XLXI_21/I_Q6/TQ.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_25.
 nf2_core/user_data_path/ids/matcher_reset.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_25.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_19.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(2)73.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_19.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_23.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(0)232.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_25.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_20.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_23.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_25.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_233(1)150.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_20.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_32.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_25.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_1/XLXN_25.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_31.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_7/XLXI_15/I36.
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(2).
 nf2_core/user_data_path/ids/input_fifo/fifo/Result(1)2.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_19.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_35.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_3/XLXN_23.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_23.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_5/XLXN_19.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_4/XLXN_20.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_23.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXI_15/I36.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_25.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_19.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_6/XLXN_32.
 nf2_core/user_data_path/ids/drop_fifo/XLXN_37.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_2/XLXN_20.
 nf2_core/user_data_path/ids/matcher/XLXI_17/XLXI_8/XLXN_31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(13)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(6)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(0)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(3)64_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N622.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N584.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N634.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N610.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)4.
