|Arena_16bitMultiplier_withSegmentDisplay
Arena_segment1_A <= Arena_Seg1Decoder:inst1.Arena_segment1_A
Arena_32bitMultiplier_Out[0] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[0]
Arena_32bitMultiplier_Out[1] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[1]
Arena_32bitMultiplier_Out[2] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[2]
Arena_32bitMultiplier_Out[3] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[3]
Arena_32bitMultiplier_Out[4] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[4]
Arena_32bitMultiplier_Out[5] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[5]
Arena_32bitMultiplier_Out[6] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[6]
Arena_32bitMultiplier_Out[7] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[7]
Arena_32bitMultiplier_Out[8] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[8]
Arena_32bitMultiplier_Out[9] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[9]
Arena_32bitMultiplier_Out[10] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[10]
Arena_32bitMultiplier_Out[11] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[11]
Arena_32bitMultiplier_Out[12] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[12]
Arena_32bitMultiplier_Out[13] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[13]
Arena_32bitMultiplier_Out[14] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[14]
Arena_32bitMultiplier_Out[15] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[15]
Arena_32bitMultiplier_Out[16] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[16]
Arena_32bitMultiplier_Out[17] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[17]
Arena_32bitMultiplier_Out[18] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[18]
Arena_32bitMultiplier_Out[19] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[19]
Arena_32bitMultiplier_Out[20] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[20]
Arena_32bitMultiplier_Out[21] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[21]
Arena_32bitMultiplier_Out[22] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[22]
Arena_32bitMultiplier_Out[23] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[23]
Arena_32bitMultiplier_Out[24] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[24]
Arena_32bitMultiplier_Out[25] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[25]
Arena_32bitMultiplier_Out[26] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[26]
Arena_32bitMultiplier_Out[27] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[27]
Arena_32bitMultiplier_Out[28] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[28]
Arena_32bitMultiplier_Out[29] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[29]
Arena_32bitMultiplier_Out[30] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[30]
Arena_32bitMultiplier_Out[31] <= Arena_16bitMultiplier_using_registers_v1:inst.Arena_32bitMultiplier_Out[31]
Arena_clk => Arena_16bitMultiplier_using_registers_v1:inst.Arena_clk
Arena_button[0] => Arena_32bitInput:inst2.Arena_button[0]
Arena_button[1] => Arena_32bitInput:inst2.Arena_button[1]
Arena_octalBits[0] => Arena_32bitInput:inst2.Arena_octalBits[0]
Arena_octalBits[1] => Arena_32bitInput:inst2.Arena_octalBits[1]
Arena_octalBits[2] => Arena_32bitInput:inst2.Arena_octalBits[2]
Arena_octalBits[3] => Arena_32bitInput:inst2.Arena_octalBits[3]
Arena_octalBits[4] => Arena_32bitInput:inst2.Arena_octalBits[4]
Arena_octalBits[5] => Arena_32bitInput:inst2.Arena_octalBits[5]
Arena_octalBits[6] => Arena_32bitInput:inst2.Arena_octalBits[6]
Arena_octalBits[7] => Arena_32bitInput:inst2.Arena_octalBits[7]
Arena_octalBits[8] => Arena_32bitInput:inst2.Arena_octalBits[8]
Arena_octalBits[9] => Arena_32bitInput:inst2.Arena_octalBits[9]
Arena_octalBits[10] => Arena_32bitInput:inst2.Arena_octalBits[10]
Arena_octalBits[11] => Arena_32bitInput:inst2.Arena_octalBits[11]
Arena_octalBits[12] => Arena_32bitInput:inst2.Arena_octalBits[12]
Arena_octalBits[13] => Arena_32bitInput:inst2.Arena_octalBits[13]
Arena_octalBits[14] => Arena_32bitInput:inst2.Arena_octalBits[14]
Arena_octalBits[15] => Arena_32bitInput:inst2.Arena_octalBits[15]
Arena_segment1_B <= Arena_Seg1Decoder:inst1.Arena_segment1_B
Arena_segment1_C <= Arena_Seg1Decoder:inst1.Arena_segment1_C
Arena_segment1_D <= Arena_Seg1Decoder:inst1.Arena_segment1_D
Arena_segment1_E <= Arena_Seg1Decoder:inst1.Arena_segment1_E
Arena_segment1_F <= Arena_Seg1Decoder:inst1.Arena_segment1_F
Arena_segment1_G <= Arena_Seg1Decoder:inst1.Arena_segment1_G
Arena_segment2_A <= Arena_Seg2Decoder:inst3.Arena_segment2_A
Arena_segment2_B <= Arena_Seg2Decoder:inst3.Arena_segment2_B
Arena_segment2_C <= Arena_Seg2Decoder:inst3.Arena_segment2_C
Arena_segment2_D <= Arena_Seg2Decoder:inst3.Arena_segment2_D
Arena_segment2_E <= Arena_Seg2Decoder:inst3.Arena_segment2_E
Arena_segment2_F <= Arena_Seg2Decoder:inst3.Arena_segment2_F
Arena_segment2_G <= Arena_Seg2Decoder:inst3.Arena_segment2_G
Arena_segment3_A <= Arena_Seg3Decoder:inst4.Arena_segment3_A
Arena_segment3_C <= Arena_Seg3Decoder:inst4.Arena_segment3_C
Arena_segment3_D <= Arena_Seg3Decoder:inst4.Arena_segment3_D
Arena_segment3_E <= Arena_Seg3Decoder:inst4.Arena_segment3_E
Arena_segment3_F <= Arena_Seg3Decoder:inst4.Arena_segment3_F
Arena_segment3_G <= Arena_Seg3Decoder:inst4.Arena_segment3_G
Arena_segment3_B <= Arena_Seg3Decoder:inst4.Arena_segment3_B
Arena_segment4_A <= Arena_Seg4Decoder:inst5.Arena_segment4_A
Arena_segment4_B <= Arena_Seg4Decoder:inst5.Arena_segment4_B
Arena_segment4_C <= Arena_Seg4Decoder:inst5.Arena_segment4_C
Arena_segment4_D <= Arena_Seg4Decoder:inst5.Arena_segment4_D
Arena_segment4_E <= Arena_Seg4Decoder:inst5.Arena_segment4_E
Arena_segment4_F <= Arena_Seg4Decoder:inst5.Arena_segment4_F
Arena_segment4_G <= Arena_Seg4Decoder:inst5.Arena_segment4_G
Arena_segment5_A <= Arena_Seg5Decoder:inst19.Arena_segment5_A
Arena_segment5_B <= Arena_Seg5Decoder:inst19.Arena_segment5_B
Arena_segment5_C <= Arena_Seg5Decoder:inst19.Arena_segment5_C
Arena_segment5_D <= Arena_Seg5Decoder:inst19.Arena_segment5_D
Arena_segment5_E <= Arena_Seg5Decoder:inst19.Arena_segment5_E
Arena_segment5_F <= Arena_Seg5Decoder:inst19.Arena_segment5_F
Arena_segment5_G <= Arena_Seg5Decoder:inst19.Arena_segment5_G
Arena_segment6_A <= Arena_Seg6Decoder:inst22.Arena_segment6_A
Arena_segment6_B <= Arena_Seg6Decoder:inst22.Arena_segment6_B
Arena_segment6_C <= Arena_Seg6Decoder:inst22.Arena_segment6_C
Arena_segment6_D <= Arena_Seg6Decoder:inst22.Arena_segment6_D
Arena_segment6_E <= Arena_Seg6Decoder:inst22.Arena_segment6_E
Arena_segment6_F <= Arena_Seg6Decoder:inst22.Arena_segment6_F
Arena_segment6_G <= Arena_Seg6Decoder:inst22.Arena_segment6_G
Arena_segment7_A <= Arena_Seg7Decoder:inst30.Arena_segment7_A
Arena_segment7_B <= Arena_Seg7Decoder:inst30.Arena_segment7_B
Arena_segment7_C <= Arena_Seg7Decoder:inst30.Arena_segment7_C
Arena_segment7_D <= Arena_Seg7Decoder:inst30.Arena_segment7_D
Arena_segment7_E <= Arena_Seg7Decoder:inst30.Arena_segment7_E
Arena_segment7_F <= Arena_Seg7Decoder:inst30.Arena_segment7_F
Arena_segment7_G <= Arena_Seg7Decoder:inst30.Arena_segment7_G
Arena_segment8_A <= Arena_Seg8Decoder:inst38.Arena_segment8_A
Arena_segment8_B <= Arena_Seg8Decoder:inst38.Arena_segment8_B
Arena_segment8_C <= Arena_Seg8Decoder:inst38.Arena_segment8_C
Arena_segment8_D <= Arena_Seg8Decoder:inst38.Arena_segment8_D
Arena_segment8_E <= Arena_Seg8Decoder:inst38.Arena_segment8_E
Arena_segment8_F <= Arena_Seg8Decoder:inst38.Arena_segment8_F
Arena_segment8_G <= Arena_Seg8Decoder:inst38.Arena_segment8_G


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg1Decoder:inst1
Arena_hexDigit1[0] => Mux0.IN19
Arena_hexDigit1[0] => Mux1.IN19
Arena_hexDigit1[0] => Mux2.IN19
Arena_hexDigit1[0] => Mux3.IN19
Arena_hexDigit1[0] => Mux4.IN19
Arena_hexDigit1[0] => Mux5.IN19
Arena_hexDigit1[0] => Mux6.IN19
Arena_hexDigit1[1] => Mux0.IN18
Arena_hexDigit1[1] => Mux1.IN18
Arena_hexDigit1[1] => Mux2.IN18
Arena_hexDigit1[1] => Mux3.IN18
Arena_hexDigit1[1] => Mux4.IN18
Arena_hexDigit1[1] => Mux5.IN18
Arena_hexDigit1[1] => Mux6.IN18
Arena_hexDigit1[2] => Mux0.IN17
Arena_hexDigit1[2] => Mux1.IN17
Arena_hexDigit1[2] => Mux2.IN17
Arena_hexDigit1[2] => Mux3.IN17
Arena_hexDigit1[2] => Mux4.IN17
Arena_hexDigit1[2] => Mux5.IN17
Arena_hexDigit1[2] => Mux6.IN17
Arena_hexDigit1[3] => Mux0.IN16
Arena_hexDigit1[3] => Mux1.IN16
Arena_hexDigit1[3] => Mux2.IN16
Arena_hexDigit1[3] => Mux3.IN16
Arena_hexDigit1[3] => Mux4.IN16
Arena_hexDigit1[3] => Mux5.IN16
Arena_hexDigit1[3] => Mux6.IN16
Arena_segment1_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment1_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst
Arena_32bitMultiplier_Out[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitMultiplier_Out[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
Arena_clk => inst4.IN0
Arena_16bitIN_A[0] => inst1[0].DATAIN
Arena_16bitIN_A[1] => inst1[1].DATAIN
Arena_16bitIN_A[2] => inst1[2].DATAIN
Arena_16bitIN_A[3] => inst1[3].DATAIN
Arena_16bitIN_A[4] => inst1[4].DATAIN
Arena_16bitIN_A[5] => inst1[5].DATAIN
Arena_16bitIN_A[6] => inst1[6].DATAIN
Arena_16bitIN_A[7] => inst1[7].DATAIN
Arena_16bitIN_A[8] => inst1[8].DATAIN
Arena_16bitIN_A[9] => inst1[9].DATAIN
Arena_16bitIN_A[10] => inst1[10].DATAIN
Arena_16bitIN_A[11] => inst1[11].DATAIN
Arena_16bitIN_A[12] => inst1[12].DATAIN
Arena_16bitIN_A[13] => inst1[13].DATAIN
Arena_16bitIN_A[14] => inst1[14].DATAIN
Arena_16bitIN_A[15] => inst1[15].DATAIN
Arena_16bitIN_B[0] => inst2[0].DATAIN
Arena_16bitIN_B[1] => inst2[1].DATAIN
Arena_16bitIN_B[2] => inst2[2].DATAIN
Arena_16bitIN_B[3] => inst2[3].DATAIN
Arena_16bitIN_B[4] => inst2[4].DATAIN
Arena_16bitIN_B[5] => inst2[5].DATAIN
Arena_16bitIN_B[6] => inst2[6].DATAIN
Arena_16bitIN_B[7] => inst2[7].DATAIN
Arena_16bitIN_B[8] => inst2[8].DATAIN
Arena_16bitIN_B[9] => inst2[9].DATAIN
Arena_16bitIN_B[10] => inst2[10].DATAIN
Arena_16bitIN_B[11] => inst2[11].DATAIN
Arena_16bitIN_B[12] => inst2[12].DATAIN
Arena_16bitIN_B[13] => inst2[13].DATAIN
Arena_16bitIN_B[14] => inst2[14].DATAIN
Arena_16bitIN_B[15] => inst2[15].DATAIN


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst
Arena_16bitIN_A[0] => Arena_andGate.IN0
Arena_16bitIN_A[0] => Arena_andGate[16].IN0
Arena_16bitIN_A[0] => Arena_andGate[32].IN0
Arena_16bitIN_A[0] => Arena_andGate[48].IN0
Arena_16bitIN_A[0] => Arena_andGate[64].IN0
Arena_16bitIN_A[0] => Arena_andGate[80].IN0
Arena_16bitIN_A[0] => Arena_andGate[96].IN0
Arena_16bitIN_A[0] => Arena_andGate[112].IN0
Arena_16bitIN_A[0] => Arena_andGate[128].IN0
Arena_16bitIN_A[0] => Arena_andGate[144].IN0
Arena_16bitIN_A[0] => Arena_andGate[160].IN0
Arena_16bitIN_A[0] => Arena_andGate[176].IN0
Arena_16bitIN_A[0] => Arena_andGate[192].IN0
Arena_16bitIN_A[0] => Arena_andGate[208].IN0
Arena_16bitIN_A[0] => Arena_andGate[224].IN0
Arena_16bitIN_A[0] => Arena_andGate[240].IN0
Arena_16bitIN_A[1] => Arena_andGate[1].IN0
Arena_16bitIN_A[1] => Arena_andGate[17].IN0
Arena_16bitIN_A[1] => Arena_andGate[33].IN0
Arena_16bitIN_A[1] => Arena_andGate[49].IN0
Arena_16bitIN_A[1] => Arena_andGate[65].IN0
Arena_16bitIN_A[1] => Arena_andGate[81].IN0
Arena_16bitIN_A[1] => Arena_andGate[97].IN0
Arena_16bitIN_A[1] => Arena_andGate[113].IN0
Arena_16bitIN_A[1] => Arena_andGate[129].IN0
Arena_16bitIN_A[1] => Arena_andGate[145].IN0
Arena_16bitIN_A[1] => Arena_andGate[161].IN0
Arena_16bitIN_A[1] => Arena_andGate[177].IN0
Arena_16bitIN_A[1] => Arena_andGate[193].IN0
Arena_16bitIN_A[1] => Arena_andGate[209].IN0
Arena_16bitIN_A[1] => Arena_andGate[225].IN0
Arena_16bitIN_A[1] => Arena_andGate[241].IN0
Arena_16bitIN_A[2] => Arena_andGate[2].IN0
Arena_16bitIN_A[2] => Arena_andGate[18].IN0
Arena_16bitIN_A[2] => Arena_andGate[34].IN0
Arena_16bitIN_A[2] => Arena_andGate[50].IN0
Arena_16bitIN_A[2] => Arena_andGate[66].IN0
Arena_16bitIN_A[2] => Arena_andGate[82].IN0
Arena_16bitIN_A[2] => Arena_andGate[98].IN0
Arena_16bitIN_A[2] => Arena_andGate[114].IN0
Arena_16bitIN_A[2] => Arena_andGate[130].IN0
Arena_16bitIN_A[2] => Arena_andGate[146].IN0
Arena_16bitIN_A[2] => Arena_andGate[162].IN0
Arena_16bitIN_A[2] => Arena_andGate[178].IN0
Arena_16bitIN_A[2] => Arena_andGate[194].IN0
Arena_16bitIN_A[2] => Arena_andGate[210].IN0
Arena_16bitIN_A[2] => Arena_andGate[226].IN0
Arena_16bitIN_A[2] => Arena_andGate[242].IN0
Arena_16bitIN_A[3] => Arena_andGate[3].IN0
Arena_16bitIN_A[3] => Arena_andGate[19].IN0
Arena_16bitIN_A[3] => Arena_andGate[35].IN0
Arena_16bitIN_A[3] => Arena_andGate[51].IN0
Arena_16bitIN_A[3] => Arena_andGate[67].IN0
Arena_16bitIN_A[3] => Arena_andGate[83].IN0
Arena_16bitIN_A[3] => Arena_andGate[99].IN0
Arena_16bitIN_A[3] => Arena_andGate[115].IN0
Arena_16bitIN_A[3] => Arena_andGate[131].IN0
Arena_16bitIN_A[3] => Arena_andGate[147].IN0
Arena_16bitIN_A[3] => Arena_andGate[163].IN0
Arena_16bitIN_A[3] => Arena_andGate[179].IN0
Arena_16bitIN_A[3] => Arena_andGate[195].IN0
Arena_16bitIN_A[3] => Arena_andGate[211].IN0
Arena_16bitIN_A[3] => Arena_andGate[227].IN0
Arena_16bitIN_A[3] => Arena_andGate[243].IN0
Arena_16bitIN_A[4] => Arena_andGate[4].IN0
Arena_16bitIN_A[4] => Arena_andGate[20].IN0
Arena_16bitIN_A[4] => Arena_andGate[36].IN0
Arena_16bitIN_A[4] => Arena_andGate[52].IN0
Arena_16bitIN_A[4] => Arena_andGate[68].IN0
Arena_16bitIN_A[4] => Arena_andGate[84].IN0
Arena_16bitIN_A[4] => Arena_andGate[100].IN0
Arena_16bitIN_A[4] => Arena_andGate[116].IN0
Arena_16bitIN_A[4] => Arena_andGate[132].IN0
Arena_16bitIN_A[4] => Arena_andGate[148].IN0
Arena_16bitIN_A[4] => Arena_andGate[164].IN0
Arena_16bitIN_A[4] => Arena_andGate[180].IN0
Arena_16bitIN_A[4] => Arena_andGate[196].IN0
Arena_16bitIN_A[4] => Arena_andGate[212].IN0
Arena_16bitIN_A[4] => Arena_andGate[228].IN0
Arena_16bitIN_A[4] => Arena_andGate[244].IN0
Arena_16bitIN_A[5] => Arena_andGate[5].IN0
Arena_16bitIN_A[5] => Arena_andGate[21].IN0
Arena_16bitIN_A[5] => Arena_andGate[37].IN0
Arena_16bitIN_A[5] => Arena_andGate[53].IN0
Arena_16bitIN_A[5] => Arena_andGate[69].IN0
Arena_16bitIN_A[5] => Arena_andGate[85].IN0
Arena_16bitIN_A[5] => Arena_andGate[101].IN0
Arena_16bitIN_A[5] => Arena_andGate[117].IN0
Arena_16bitIN_A[5] => Arena_andGate[133].IN0
Arena_16bitIN_A[5] => Arena_andGate[149].IN0
Arena_16bitIN_A[5] => Arena_andGate[165].IN0
Arena_16bitIN_A[5] => Arena_andGate[181].IN0
Arena_16bitIN_A[5] => Arena_andGate[197].IN0
Arena_16bitIN_A[5] => Arena_andGate[213].IN0
Arena_16bitIN_A[5] => Arena_andGate[229].IN0
Arena_16bitIN_A[5] => Arena_andGate[245].IN0
Arena_16bitIN_A[6] => Arena_andGate[6].IN0
Arena_16bitIN_A[6] => Arena_andGate[22].IN0
Arena_16bitIN_A[6] => Arena_andGate[38].IN0
Arena_16bitIN_A[6] => Arena_andGate[54].IN0
Arena_16bitIN_A[6] => Arena_andGate[70].IN0
Arena_16bitIN_A[6] => Arena_andGate[86].IN0
Arena_16bitIN_A[6] => Arena_andGate[102].IN0
Arena_16bitIN_A[6] => Arena_andGate[118].IN0
Arena_16bitIN_A[6] => Arena_andGate[134].IN0
Arena_16bitIN_A[6] => Arena_andGate[150].IN0
Arena_16bitIN_A[6] => Arena_andGate[166].IN0
Arena_16bitIN_A[6] => Arena_andGate[182].IN0
Arena_16bitIN_A[6] => Arena_andGate[198].IN0
Arena_16bitIN_A[6] => Arena_andGate[214].IN0
Arena_16bitIN_A[6] => Arena_andGate[230].IN0
Arena_16bitIN_A[6] => Arena_andGate[246].IN0
Arena_16bitIN_A[7] => Arena_andGate[7].IN0
Arena_16bitIN_A[7] => Arena_andGate[23].IN0
Arena_16bitIN_A[7] => Arena_andGate[39].IN0
Arena_16bitIN_A[7] => Arena_andGate[55].IN0
Arena_16bitIN_A[7] => Arena_andGate[71].IN0
Arena_16bitIN_A[7] => Arena_andGate[87].IN0
Arena_16bitIN_A[7] => Arena_andGate[103].IN0
Arena_16bitIN_A[7] => Arena_andGate[119].IN0
Arena_16bitIN_A[7] => Arena_andGate[135].IN0
Arena_16bitIN_A[7] => Arena_andGate[151].IN0
Arena_16bitIN_A[7] => Arena_andGate[167].IN0
Arena_16bitIN_A[7] => Arena_andGate[183].IN0
Arena_16bitIN_A[7] => Arena_andGate[199].IN0
Arena_16bitIN_A[7] => Arena_andGate[215].IN0
Arena_16bitIN_A[7] => Arena_andGate[231].IN0
Arena_16bitIN_A[7] => Arena_andGate[247].IN0
Arena_16bitIN_A[8] => Arena_andGate[8].IN0
Arena_16bitIN_A[8] => Arena_andGate[24].IN0
Arena_16bitIN_A[8] => Arena_andGate[40].IN0
Arena_16bitIN_A[8] => Arena_andGate[56].IN0
Arena_16bitIN_A[8] => Arena_andGate[72].IN0
Arena_16bitIN_A[8] => Arena_andGate[88].IN0
Arena_16bitIN_A[8] => Arena_andGate[104].IN0
Arena_16bitIN_A[8] => Arena_andGate[120].IN0
Arena_16bitIN_A[8] => Arena_andGate[136].IN0
Arena_16bitIN_A[8] => Arena_andGate[152].IN0
Arena_16bitIN_A[8] => Arena_andGate[168].IN0
Arena_16bitIN_A[8] => Arena_andGate[184].IN0
Arena_16bitIN_A[8] => Arena_andGate[200].IN0
Arena_16bitIN_A[8] => Arena_andGate[216].IN0
Arena_16bitIN_A[8] => Arena_andGate[232].IN0
Arena_16bitIN_A[8] => Arena_andGate[248].IN0
Arena_16bitIN_A[9] => Arena_andGate[9].IN0
Arena_16bitIN_A[9] => Arena_andGate[25].IN0
Arena_16bitIN_A[9] => Arena_andGate[41].IN0
Arena_16bitIN_A[9] => Arena_andGate[57].IN0
Arena_16bitIN_A[9] => Arena_andGate[73].IN0
Arena_16bitIN_A[9] => Arena_andGate[89].IN0
Arena_16bitIN_A[9] => Arena_andGate[105].IN0
Arena_16bitIN_A[9] => Arena_andGate[121].IN0
Arena_16bitIN_A[9] => Arena_andGate[137].IN0
Arena_16bitIN_A[9] => Arena_andGate[153].IN0
Arena_16bitIN_A[9] => Arena_andGate[169].IN0
Arena_16bitIN_A[9] => Arena_andGate[185].IN0
Arena_16bitIN_A[9] => Arena_andGate[201].IN0
Arena_16bitIN_A[9] => Arena_andGate[217].IN0
Arena_16bitIN_A[9] => Arena_andGate[233].IN0
Arena_16bitIN_A[9] => Arena_andGate[249].IN0
Arena_16bitIN_A[10] => Arena_andGate[10].IN0
Arena_16bitIN_A[10] => Arena_andGate[26].IN0
Arena_16bitIN_A[10] => Arena_andGate[42].IN0
Arena_16bitIN_A[10] => Arena_andGate[58].IN0
Arena_16bitIN_A[10] => Arena_andGate[74].IN0
Arena_16bitIN_A[10] => Arena_andGate[90].IN0
Arena_16bitIN_A[10] => Arena_andGate[106].IN0
Arena_16bitIN_A[10] => Arena_andGate[122].IN0
Arena_16bitIN_A[10] => Arena_andGate[138].IN0
Arena_16bitIN_A[10] => Arena_andGate[154].IN0
Arena_16bitIN_A[10] => Arena_andGate[170].IN0
Arena_16bitIN_A[10] => Arena_andGate[186].IN0
Arena_16bitIN_A[10] => Arena_andGate[202].IN0
Arena_16bitIN_A[10] => Arena_andGate[218].IN0
Arena_16bitIN_A[10] => Arena_andGate[234].IN0
Arena_16bitIN_A[10] => Arena_andGate[250].IN0
Arena_16bitIN_A[11] => Arena_andGate[11].IN0
Arena_16bitIN_A[11] => Arena_andGate[27].IN0
Arena_16bitIN_A[11] => Arena_andGate[43].IN0
Arena_16bitIN_A[11] => Arena_andGate[59].IN0
Arena_16bitIN_A[11] => Arena_andGate[75].IN0
Arena_16bitIN_A[11] => Arena_andGate[91].IN0
Arena_16bitIN_A[11] => Arena_andGate[107].IN0
Arena_16bitIN_A[11] => Arena_andGate[123].IN0
Arena_16bitIN_A[11] => Arena_andGate[139].IN0
Arena_16bitIN_A[11] => Arena_andGate[155].IN0
Arena_16bitIN_A[11] => Arena_andGate[171].IN0
Arena_16bitIN_A[11] => Arena_andGate[187].IN0
Arena_16bitIN_A[11] => Arena_andGate[203].IN0
Arena_16bitIN_A[11] => Arena_andGate[219].IN0
Arena_16bitIN_A[11] => Arena_andGate[235].IN0
Arena_16bitIN_A[11] => Arena_andGate[251].IN0
Arena_16bitIN_A[12] => Arena_andGate[12].IN0
Arena_16bitIN_A[12] => Arena_andGate[28].IN0
Arena_16bitIN_A[12] => Arena_andGate[44].IN0
Arena_16bitIN_A[12] => Arena_andGate[60].IN0
Arena_16bitIN_A[12] => Arena_andGate[76].IN0
Arena_16bitIN_A[12] => Arena_andGate[92].IN0
Arena_16bitIN_A[12] => Arena_andGate[108].IN0
Arena_16bitIN_A[12] => Arena_andGate[124].IN0
Arena_16bitIN_A[12] => Arena_andGate[140].IN0
Arena_16bitIN_A[12] => Arena_andGate[156].IN0
Arena_16bitIN_A[12] => Arena_andGate[172].IN0
Arena_16bitIN_A[12] => Arena_andGate[188].IN0
Arena_16bitIN_A[12] => Arena_andGate[204].IN0
Arena_16bitIN_A[12] => Arena_andGate[220].IN0
Arena_16bitIN_A[12] => Arena_andGate[236].IN0
Arena_16bitIN_A[12] => Arena_andGate[252].IN0
Arena_16bitIN_A[13] => Arena_andGate[13].IN0
Arena_16bitIN_A[13] => Arena_andGate[29].IN0
Arena_16bitIN_A[13] => Arena_andGate[45].IN0
Arena_16bitIN_A[13] => Arena_andGate[61].IN0
Arena_16bitIN_A[13] => Arena_andGate[77].IN0
Arena_16bitIN_A[13] => Arena_andGate[93].IN0
Arena_16bitIN_A[13] => Arena_andGate[109].IN0
Arena_16bitIN_A[13] => Arena_andGate[125].IN0
Arena_16bitIN_A[13] => Arena_andGate[141].IN0
Arena_16bitIN_A[13] => Arena_andGate[157].IN0
Arena_16bitIN_A[13] => Arena_andGate[173].IN0
Arena_16bitIN_A[13] => Arena_andGate[189].IN0
Arena_16bitIN_A[13] => Arena_andGate[205].IN0
Arena_16bitIN_A[13] => Arena_andGate[221].IN0
Arena_16bitIN_A[13] => Arena_andGate[237].IN0
Arena_16bitIN_A[13] => Arena_andGate[253].IN0
Arena_16bitIN_A[14] => Arena_andGate[14].IN0
Arena_16bitIN_A[14] => Arena_andGate[30].IN0
Arena_16bitIN_A[14] => Arena_andGate[46].IN0
Arena_16bitIN_A[14] => Arena_andGate[62].IN0
Arena_16bitIN_A[14] => Arena_andGate[78].IN0
Arena_16bitIN_A[14] => Arena_andGate[94].IN0
Arena_16bitIN_A[14] => Arena_andGate[110].IN0
Arena_16bitIN_A[14] => Arena_andGate[126].IN0
Arena_16bitIN_A[14] => Arena_andGate[142].IN0
Arena_16bitIN_A[14] => Arena_andGate[158].IN0
Arena_16bitIN_A[14] => Arena_andGate[174].IN0
Arena_16bitIN_A[14] => Arena_andGate[190].IN0
Arena_16bitIN_A[14] => Arena_andGate[206].IN0
Arena_16bitIN_A[14] => Arena_andGate[222].IN0
Arena_16bitIN_A[14] => Arena_andGate[238].IN0
Arena_16bitIN_A[14] => Arena_andGate[254].IN0
Arena_16bitIN_A[15] => Arena_andGate[15].IN0
Arena_16bitIN_A[15] => Arena_andGate[31].IN0
Arena_16bitIN_A[15] => Arena_andGate[47].IN0
Arena_16bitIN_A[15] => Arena_andGate[63].IN0
Arena_16bitIN_A[15] => Arena_andGate[79].IN0
Arena_16bitIN_A[15] => Arena_andGate[95].IN0
Arena_16bitIN_A[15] => Arena_andGate[111].IN0
Arena_16bitIN_A[15] => Arena_andGate[127].IN0
Arena_16bitIN_A[15] => Arena_andGate[143].IN0
Arena_16bitIN_A[15] => Arena_andGate[159].IN0
Arena_16bitIN_A[15] => Arena_andGate[175].IN0
Arena_16bitIN_A[15] => Arena_andGate[191].IN0
Arena_16bitIN_A[15] => Arena_andGate[207].IN0
Arena_16bitIN_A[15] => Arena_andGate[223].IN0
Arena_16bitIN_A[15] => Arena_andGate[239].IN0
Arena_16bitIN_A[15] => Arena_andGate[255].IN0
Arena_16bitIN_B[0] => Arena_andGate.IN1
Arena_16bitIN_B[0] => Arena_andGate[1].IN1
Arena_16bitIN_B[0] => Arena_andGate[2].IN1
Arena_16bitIN_B[0] => Arena_andGate[3].IN1
Arena_16bitIN_B[0] => Arena_andGate[4].IN1
Arena_16bitIN_B[0] => Arena_andGate[5].IN1
Arena_16bitIN_B[0] => Arena_andGate[6].IN1
Arena_16bitIN_B[0] => Arena_andGate[7].IN1
Arena_16bitIN_B[0] => Arena_andGate[8].IN1
Arena_16bitIN_B[0] => Arena_andGate[9].IN1
Arena_16bitIN_B[0] => Arena_andGate[10].IN1
Arena_16bitIN_B[0] => Arena_andGate[11].IN1
Arena_16bitIN_B[0] => Arena_andGate[12].IN1
Arena_16bitIN_B[0] => Arena_andGate[13].IN1
Arena_16bitIN_B[0] => Arena_andGate[14].IN1
Arena_16bitIN_B[0] => Arena_andGate[15].IN1
Arena_16bitIN_B[1] => Arena_andGate[16].IN1
Arena_16bitIN_B[1] => Arena_andGate[17].IN1
Arena_16bitIN_B[1] => Arena_andGate[18].IN1
Arena_16bitIN_B[1] => Arena_andGate[19].IN1
Arena_16bitIN_B[1] => Arena_andGate[20].IN1
Arena_16bitIN_B[1] => Arena_andGate[21].IN1
Arena_16bitIN_B[1] => Arena_andGate[22].IN1
Arena_16bitIN_B[1] => Arena_andGate[23].IN1
Arena_16bitIN_B[1] => Arena_andGate[24].IN1
Arena_16bitIN_B[1] => Arena_andGate[25].IN1
Arena_16bitIN_B[1] => Arena_andGate[26].IN1
Arena_16bitIN_B[1] => Arena_andGate[27].IN1
Arena_16bitIN_B[1] => Arena_andGate[28].IN1
Arena_16bitIN_B[1] => Arena_andGate[29].IN1
Arena_16bitIN_B[1] => Arena_andGate[30].IN1
Arena_16bitIN_B[1] => Arena_andGate[31].IN1
Arena_16bitIN_B[2] => Arena_andGate[32].IN1
Arena_16bitIN_B[2] => Arena_andGate[33].IN1
Arena_16bitIN_B[2] => Arena_andGate[34].IN1
Arena_16bitIN_B[2] => Arena_andGate[35].IN1
Arena_16bitIN_B[2] => Arena_andGate[36].IN1
Arena_16bitIN_B[2] => Arena_andGate[37].IN1
Arena_16bitIN_B[2] => Arena_andGate[38].IN1
Arena_16bitIN_B[2] => Arena_andGate[39].IN1
Arena_16bitIN_B[2] => Arena_andGate[40].IN1
Arena_16bitIN_B[2] => Arena_andGate[41].IN1
Arena_16bitIN_B[2] => Arena_andGate[42].IN1
Arena_16bitIN_B[2] => Arena_andGate[43].IN1
Arena_16bitIN_B[2] => Arena_andGate[44].IN1
Arena_16bitIN_B[2] => Arena_andGate[45].IN1
Arena_16bitIN_B[2] => Arena_andGate[46].IN1
Arena_16bitIN_B[2] => Arena_andGate[47].IN1
Arena_16bitIN_B[3] => Arena_andGate[48].IN1
Arena_16bitIN_B[3] => Arena_andGate[49].IN1
Arena_16bitIN_B[3] => Arena_andGate[50].IN1
Arena_16bitIN_B[3] => Arena_andGate[51].IN1
Arena_16bitIN_B[3] => Arena_andGate[52].IN1
Arena_16bitIN_B[3] => Arena_andGate[53].IN1
Arena_16bitIN_B[3] => Arena_andGate[54].IN1
Arena_16bitIN_B[3] => Arena_andGate[55].IN1
Arena_16bitIN_B[3] => Arena_andGate[56].IN1
Arena_16bitIN_B[3] => Arena_andGate[57].IN1
Arena_16bitIN_B[3] => Arena_andGate[58].IN1
Arena_16bitIN_B[3] => Arena_andGate[59].IN1
Arena_16bitIN_B[3] => Arena_andGate[60].IN1
Arena_16bitIN_B[3] => Arena_andGate[61].IN1
Arena_16bitIN_B[3] => Arena_andGate[62].IN1
Arena_16bitIN_B[3] => Arena_andGate[63].IN1
Arena_16bitIN_B[4] => Arena_andGate[64].IN1
Arena_16bitIN_B[4] => Arena_andGate[65].IN1
Arena_16bitIN_B[4] => Arena_andGate[66].IN1
Arena_16bitIN_B[4] => Arena_andGate[67].IN1
Arena_16bitIN_B[4] => Arena_andGate[68].IN1
Arena_16bitIN_B[4] => Arena_andGate[69].IN1
Arena_16bitIN_B[4] => Arena_andGate[70].IN1
Arena_16bitIN_B[4] => Arena_andGate[71].IN1
Arena_16bitIN_B[4] => Arena_andGate[72].IN1
Arena_16bitIN_B[4] => Arena_andGate[73].IN1
Arena_16bitIN_B[4] => Arena_andGate[74].IN1
Arena_16bitIN_B[4] => Arena_andGate[75].IN1
Arena_16bitIN_B[4] => Arena_andGate[76].IN1
Arena_16bitIN_B[4] => Arena_andGate[77].IN1
Arena_16bitIN_B[4] => Arena_andGate[78].IN1
Arena_16bitIN_B[4] => Arena_andGate[79].IN1
Arena_16bitIN_B[5] => Arena_andGate[80].IN1
Arena_16bitIN_B[5] => Arena_andGate[81].IN1
Arena_16bitIN_B[5] => Arena_andGate[82].IN1
Arena_16bitIN_B[5] => Arena_andGate[83].IN1
Arena_16bitIN_B[5] => Arena_andGate[84].IN1
Arena_16bitIN_B[5] => Arena_andGate[85].IN1
Arena_16bitIN_B[5] => Arena_andGate[86].IN1
Arena_16bitIN_B[5] => Arena_andGate[87].IN1
Arena_16bitIN_B[5] => Arena_andGate[88].IN1
Arena_16bitIN_B[5] => Arena_andGate[89].IN1
Arena_16bitIN_B[5] => Arena_andGate[90].IN1
Arena_16bitIN_B[5] => Arena_andGate[91].IN1
Arena_16bitIN_B[5] => Arena_andGate[92].IN1
Arena_16bitIN_B[5] => Arena_andGate[93].IN1
Arena_16bitIN_B[5] => Arena_andGate[94].IN1
Arena_16bitIN_B[5] => Arena_andGate[95].IN1
Arena_16bitIN_B[6] => Arena_andGate[96].IN1
Arena_16bitIN_B[6] => Arena_andGate[97].IN1
Arena_16bitIN_B[6] => Arena_andGate[98].IN1
Arena_16bitIN_B[6] => Arena_andGate[99].IN1
Arena_16bitIN_B[6] => Arena_andGate[100].IN1
Arena_16bitIN_B[6] => Arena_andGate[101].IN1
Arena_16bitIN_B[6] => Arena_andGate[102].IN1
Arena_16bitIN_B[6] => Arena_andGate[103].IN1
Arena_16bitIN_B[6] => Arena_andGate[104].IN1
Arena_16bitIN_B[6] => Arena_andGate[105].IN1
Arena_16bitIN_B[6] => Arena_andGate[106].IN1
Arena_16bitIN_B[6] => Arena_andGate[107].IN1
Arena_16bitIN_B[6] => Arena_andGate[108].IN1
Arena_16bitIN_B[6] => Arena_andGate[109].IN1
Arena_16bitIN_B[6] => Arena_andGate[110].IN1
Arena_16bitIN_B[6] => Arena_andGate[111].IN1
Arena_16bitIN_B[7] => Arena_andGate[112].IN1
Arena_16bitIN_B[7] => Arena_andGate[113].IN1
Arena_16bitIN_B[7] => Arena_andGate[114].IN1
Arena_16bitIN_B[7] => Arena_andGate[115].IN1
Arena_16bitIN_B[7] => Arena_andGate[116].IN1
Arena_16bitIN_B[7] => Arena_andGate[117].IN1
Arena_16bitIN_B[7] => Arena_andGate[118].IN1
Arena_16bitIN_B[7] => Arena_andGate[119].IN1
Arena_16bitIN_B[7] => Arena_andGate[120].IN1
Arena_16bitIN_B[7] => Arena_andGate[121].IN1
Arena_16bitIN_B[7] => Arena_andGate[122].IN1
Arena_16bitIN_B[7] => Arena_andGate[123].IN1
Arena_16bitIN_B[7] => Arena_andGate[124].IN1
Arena_16bitIN_B[7] => Arena_andGate[125].IN1
Arena_16bitIN_B[7] => Arena_andGate[126].IN1
Arena_16bitIN_B[7] => Arena_andGate[127].IN1
Arena_16bitIN_B[8] => Arena_andGate[128].IN1
Arena_16bitIN_B[8] => Arena_andGate[129].IN1
Arena_16bitIN_B[8] => Arena_andGate[130].IN1
Arena_16bitIN_B[8] => Arena_andGate[131].IN1
Arena_16bitIN_B[8] => Arena_andGate[132].IN1
Arena_16bitIN_B[8] => Arena_andGate[133].IN1
Arena_16bitIN_B[8] => Arena_andGate[134].IN1
Arena_16bitIN_B[8] => Arena_andGate[135].IN1
Arena_16bitIN_B[8] => Arena_andGate[136].IN1
Arena_16bitIN_B[8] => Arena_andGate[137].IN1
Arena_16bitIN_B[8] => Arena_andGate[138].IN1
Arena_16bitIN_B[8] => Arena_andGate[139].IN1
Arena_16bitIN_B[8] => Arena_andGate[140].IN1
Arena_16bitIN_B[8] => Arena_andGate[141].IN1
Arena_16bitIN_B[8] => Arena_andGate[142].IN1
Arena_16bitIN_B[8] => Arena_andGate[143].IN1
Arena_16bitIN_B[9] => Arena_andGate[144].IN1
Arena_16bitIN_B[9] => Arena_andGate[145].IN1
Arena_16bitIN_B[9] => Arena_andGate[146].IN1
Arena_16bitIN_B[9] => Arena_andGate[147].IN1
Arena_16bitIN_B[9] => Arena_andGate[148].IN1
Arena_16bitIN_B[9] => Arena_andGate[149].IN1
Arena_16bitIN_B[9] => Arena_andGate[150].IN1
Arena_16bitIN_B[9] => Arena_andGate[151].IN1
Arena_16bitIN_B[9] => Arena_andGate[152].IN1
Arena_16bitIN_B[9] => Arena_andGate[153].IN1
Arena_16bitIN_B[9] => Arena_andGate[154].IN1
Arena_16bitIN_B[9] => Arena_andGate[155].IN1
Arena_16bitIN_B[9] => Arena_andGate[156].IN1
Arena_16bitIN_B[9] => Arena_andGate[157].IN1
Arena_16bitIN_B[9] => Arena_andGate[158].IN1
Arena_16bitIN_B[9] => Arena_andGate[159].IN1
Arena_16bitIN_B[10] => Arena_andGate[160].IN1
Arena_16bitIN_B[10] => Arena_andGate[161].IN1
Arena_16bitIN_B[10] => Arena_andGate[162].IN1
Arena_16bitIN_B[10] => Arena_andGate[163].IN1
Arena_16bitIN_B[10] => Arena_andGate[164].IN1
Arena_16bitIN_B[10] => Arena_andGate[165].IN1
Arena_16bitIN_B[10] => Arena_andGate[166].IN1
Arena_16bitIN_B[10] => Arena_andGate[167].IN1
Arena_16bitIN_B[10] => Arena_andGate[168].IN1
Arena_16bitIN_B[10] => Arena_andGate[169].IN1
Arena_16bitIN_B[10] => Arena_andGate[170].IN1
Arena_16bitIN_B[10] => Arena_andGate[171].IN1
Arena_16bitIN_B[10] => Arena_andGate[172].IN1
Arena_16bitIN_B[10] => Arena_andGate[173].IN1
Arena_16bitIN_B[10] => Arena_andGate[174].IN1
Arena_16bitIN_B[10] => Arena_andGate[175].IN1
Arena_16bitIN_B[11] => Arena_andGate[176].IN1
Arena_16bitIN_B[11] => Arena_andGate[177].IN1
Arena_16bitIN_B[11] => Arena_andGate[178].IN1
Arena_16bitIN_B[11] => Arena_andGate[179].IN1
Arena_16bitIN_B[11] => Arena_andGate[180].IN1
Arena_16bitIN_B[11] => Arena_andGate[181].IN1
Arena_16bitIN_B[11] => Arena_andGate[182].IN1
Arena_16bitIN_B[11] => Arena_andGate[183].IN1
Arena_16bitIN_B[11] => Arena_andGate[184].IN1
Arena_16bitIN_B[11] => Arena_andGate[185].IN1
Arena_16bitIN_B[11] => Arena_andGate[186].IN1
Arena_16bitIN_B[11] => Arena_andGate[187].IN1
Arena_16bitIN_B[11] => Arena_andGate[188].IN1
Arena_16bitIN_B[11] => Arena_andGate[189].IN1
Arena_16bitIN_B[11] => Arena_andGate[190].IN1
Arena_16bitIN_B[11] => Arena_andGate[191].IN1
Arena_16bitIN_B[12] => Arena_andGate[192].IN1
Arena_16bitIN_B[12] => Arena_andGate[193].IN1
Arena_16bitIN_B[12] => Arena_andGate[194].IN1
Arena_16bitIN_B[12] => Arena_andGate[195].IN1
Arena_16bitIN_B[12] => Arena_andGate[196].IN1
Arena_16bitIN_B[12] => Arena_andGate[197].IN1
Arena_16bitIN_B[12] => Arena_andGate[198].IN1
Arena_16bitIN_B[12] => Arena_andGate[199].IN1
Arena_16bitIN_B[12] => Arena_andGate[200].IN1
Arena_16bitIN_B[12] => Arena_andGate[201].IN1
Arena_16bitIN_B[12] => Arena_andGate[202].IN1
Arena_16bitIN_B[12] => Arena_andGate[203].IN1
Arena_16bitIN_B[12] => Arena_andGate[204].IN1
Arena_16bitIN_B[12] => Arena_andGate[205].IN1
Arena_16bitIN_B[12] => Arena_andGate[206].IN1
Arena_16bitIN_B[12] => Arena_andGate[207].IN1
Arena_16bitIN_B[13] => Arena_andGate[208].IN1
Arena_16bitIN_B[13] => Arena_andGate[209].IN1
Arena_16bitIN_B[13] => Arena_andGate[210].IN1
Arena_16bitIN_B[13] => Arena_andGate[211].IN1
Arena_16bitIN_B[13] => Arena_andGate[212].IN1
Arena_16bitIN_B[13] => Arena_andGate[213].IN1
Arena_16bitIN_B[13] => Arena_andGate[214].IN1
Arena_16bitIN_B[13] => Arena_andGate[215].IN1
Arena_16bitIN_B[13] => Arena_andGate[216].IN1
Arena_16bitIN_B[13] => Arena_andGate[217].IN1
Arena_16bitIN_B[13] => Arena_andGate[218].IN1
Arena_16bitIN_B[13] => Arena_andGate[219].IN1
Arena_16bitIN_B[13] => Arena_andGate[220].IN1
Arena_16bitIN_B[13] => Arena_andGate[221].IN1
Arena_16bitIN_B[13] => Arena_andGate[222].IN1
Arena_16bitIN_B[13] => Arena_andGate[223].IN1
Arena_16bitIN_B[14] => Arena_andGate[224].IN1
Arena_16bitIN_B[14] => Arena_andGate[225].IN1
Arena_16bitIN_B[14] => Arena_andGate[226].IN1
Arena_16bitIN_B[14] => Arena_andGate[227].IN1
Arena_16bitIN_B[14] => Arena_andGate[228].IN1
Arena_16bitIN_B[14] => Arena_andGate[229].IN1
Arena_16bitIN_B[14] => Arena_andGate[230].IN1
Arena_16bitIN_B[14] => Arena_andGate[231].IN1
Arena_16bitIN_B[14] => Arena_andGate[232].IN1
Arena_16bitIN_B[14] => Arena_andGate[233].IN1
Arena_16bitIN_B[14] => Arena_andGate[234].IN1
Arena_16bitIN_B[14] => Arena_andGate[235].IN1
Arena_16bitIN_B[14] => Arena_andGate[236].IN1
Arena_16bitIN_B[14] => Arena_andGate[237].IN1
Arena_16bitIN_B[14] => Arena_andGate[238].IN1
Arena_16bitIN_B[14] => Arena_andGate[239].IN1
Arena_16bitIN_B[15] => Arena_andGate[240].IN1
Arena_16bitIN_B[15] => Arena_andGate[241].IN1
Arena_16bitIN_B[15] => Arena_andGate[242].IN1
Arena_16bitIN_B[15] => Arena_andGate[243].IN1
Arena_16bitIN_B[15] => Arena_andGate[244].IN1
Arena_16bitIN_B[15] => Arena_andGate[245].IN1
Arena_16bitIN_B[15] => Arena_andGate[246].IN1
Arena_16bitIN_B[15] => Arena_andGate[247].IN1
Arena_16bitIN_B[15] => Arena_andGate[248].IN1
Arena_16bitIN_B[15] => Arena_andGate[249].IN1
Arena_16bitIN_B[15] => Arena_andGate[250].IN1
Arena_16bitIN_B[15] => Arena_andGate[251].IN1
Arena_16bitIN_B[15] => Arena_andGate[252].IN1
Arena_16bitIN_B[15] => Arena_andGate[253].IN1
Arena_16bitIN_B[15] => Arena_andGate[254].IN1
Arena_16bitIN_B[15] => Arena_andGate[255].IN1
Arena_32bitOUT[0] <= Arena_andGate.DB_MAX_OUTPUT_PORT_TYPE
Arena_32bitOUT[1] <= Arena_fullAdder:FA0.Arena_Sum_fa
Arena_32bitOUT[2] <= Arena_fullAdder:FA16.Arena_Sum_fa
Arena_32bitOUT[3] <= Arena_fullAdder:FA32.Arena_Sum_fa
Arena_32bitOUT[4] <= Arena_fullAdder:FA48.Arena_Sum_fa
Arena_32bitOUT[5] <= Arena_fullAdder:FA64.Arena_Sum_fa
Arena_32bitOUT[6] <= Arena_fullAdder:FA80.Arena_Sum_fa
Arena_32bitOUT[7] <= Arena_fullAdder:FA96.Arena_Sum_fa
Arena_32bitOUT[8] <= Arena_fullAdder:FA112.Arena_Sum_fa
Arena_32bitOUT[9] <= Arena_fullAdder:FA128.Arena_Sum_fa
Arena_32bitOUT[10] <= Arena_fullAdder:FA144.Arena_Sum_fa
Arena_32bitOUT[11] <= Arena_fullAdder:FA160.Arena_Sum_fa
Arena_32bitOUT[12] <= Arena_fullAdder:FA176.Arena_Sum_fa
Arena_32bitOUT[13] <= Arena_fullAdder:FA192.Arena_Sum_fa
Arena_32bitOUT[14] <= Arena_fullAdder:FA208.Arena_Sum_fa
Arena_32bitOUT[15] <= Arena_fullAdder:FA224.Arena_Sum_fa
Arena_32bitOUT[16] <= Arena_fullAdder:GEN_FA_L14:225:FAX.Arena_Sum_fa
Arena_32bitOUT[17] <= Arena_fullAdder:GEN_FA_L14:226:FAX.Arena_Sum_fa
Arena_32bitOUT[18] <= Arena_fullAdder:GEN_FA_L14:227:FAX.Arena_Sum_fa
Arena_32bitOUT[19] <= Arena_fullAdder:GEN_FA_L14:228:FAX.Arena_Sum_fa
Arena_32bitOUT[20] <= Arena_fullAdder:GEN_FA_L14:229:FAX.Arena_Sum_fa
Arena_32bitOUT[21] <= Arena_fullAdder:GEN_FA_L14:230:FAX.Arena_Sum_fa
Arena_32bitOUT[22] <= Arena_fullAdder:GEN_FA_L14:231:FAX.Arena_Sum_fa
Arena_32bitOUT[23] <= Arena_fullAdder:GEN_FA_L14:232:FAX.Arena_Sum_fa
Arena_32bitOUT[24] <= Arena_fullAdder:GEN_FA_L14:233:FAX.Arena_Sum_fa
Arena_32bitOUT[25] <= Arena_fullAdder:GEN_FA_L14:234:FAX.Arena_Sum_fa
Arena_32bitOUT[26] <= Arena_fullAdder:GEN_FA_L14:235:FAX.Arena_Sum_fa
Arena_32bitOUT[27] <= Arena_fullAdder:GEN_FA_L14:236:FAX.Arena_Sum_fa
Arena_32bitOUT[28] <= Arena_fullAdder:GEN_FA_L14:237:FAX.Arena_Sum_fa
Arena_32bitOUT[29] <= Arena_fullAdder:GEN_FA_L14:238:FAX.Arena_Sum_fa
Arena_32bitOUT[30] <= Arena_fullAdder:FA239.Arena_Sum_fa
Arena_32bitOUT[31] <= Arena_fullAdder:FA239.Arena_Cout_fa


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA0
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:1:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:2:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:3:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:4:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:5:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:6:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:7:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:8:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:9:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:10:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:11:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:12:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:13:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L0:14:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA15
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA16
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:17:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:18:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:19:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:20:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:21:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:22:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:23:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:24:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:25:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:26:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:27:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:28:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:29:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L1:30:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA31
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA32
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:33:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:34:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:35:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:36:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:37:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:38:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:39:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:40:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:41:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:42:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:43:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:44:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:45:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L2:46:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA47
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA48
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:49:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:50:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:51:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:52:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:53:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:54:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:55:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:56:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:57:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:58:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:59:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:60:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:61:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L3:62:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA63
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA64
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:65:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:66:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:67:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:68:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:69:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:70:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:71:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:72:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:73:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:74:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:75:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:76:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:77:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L4:78:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA79
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA80
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:81:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:82:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:83:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:84:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:85:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:86:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:87:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:88:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:89:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:90:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:91:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:92:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:93:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L5:94:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA95
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA96
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:97:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:98:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:99:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:100:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:101:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:102:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:103:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:104:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:105:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:106:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:107:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:108:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:109:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L6:110:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA111
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA112
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:113:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:114:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:115:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:116:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:117:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:118:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:119:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:120:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:121:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:122:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:123:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:124:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:125:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L7:126:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA127
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA128
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:129:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:130:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:131:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:132:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:133:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:134:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:135:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:136:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:137:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:138:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:139:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:140:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:141:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L8:142:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA143
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA144
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:145:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:146:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:147:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:148:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:149:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:150:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:151:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:152:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:153:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:154:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:155:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:156:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:157:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L9:158:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA159
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA160
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:161:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:162:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:163:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:164:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:165:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:166:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:167:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:168:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:169:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:170:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:171:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:172:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:173:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L10:174:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA175
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA176
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:177:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:178:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:179:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:180:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:181:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:182:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:183:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:184:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:185:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:186:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:187:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:188:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:189:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L11:190:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA191
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA192
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:193:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:194:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:195:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:196:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:197:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:198:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:199:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:200:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:201:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:202:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:203:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:204:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:205:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L12:206:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA207
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA208
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:209:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:210:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:211:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:212:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:213:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:214:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:215:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:216:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:217:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:218:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:219:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:220:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:221:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L13:222:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA223
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA224
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:225:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:226:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:227:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:228:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:229:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:230:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:231:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:232:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:233:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:234:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:235:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:236:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:237:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:\GEN_FA_L14:238:FAX
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_16bitMultiplier_using_registers_v1:inst|Arena_16bit_arrayMultipler:inst|Arena_fullAdder:FA239
Arena_A_fa => Arena_Sum_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_A_fa => Arena_Cout_fa.IN0
Arena_B_fa => Arena_Sum_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN1
Arena_B_fa => Arena_Cout_fa.IN0
Arena_Cin_fa => Arena_Sum_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Cin_fa => Arena_Cout_fa.IN1
Arena_Sum_fa <= Arena_Sum_fa.DB_MAX_OUTPUT_PORT_TYPE
Arena_Cout_fa <= Arena_Cout_fa.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_32bitInput:inst2
Arena_button[0] => Arena_octet0[0]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[1]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[2]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[3]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[4]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[5]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[6]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[7]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[8]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[9]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[10]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[11]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[12]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[13]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[14]$latch.LATCH_ENABLE
Arena_button[0] => Arena_octet0[15]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[0]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[1]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[2]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[3]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[4]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[5]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[6]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[7]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[8]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[9]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[10]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[11]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[12]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[13]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[14]$latch.LATCH_ENABLE
Arena_button[1] => Arena_octet1[15]$latch.LATCH_ENABLE
Arena_octalBits[0] => Arena_octet1[0]$latch.DATAIN
Arena_octalBits[0] => Arena_octet0[0]$latch.DATAIN
Arena_octalBits[1] => Arena_octet1[1]$latch.DATAIN
Arena_octalBits[1] => Arena_octet0[1]$latch.DATAIN
Arena_octalBits[2] => Arena_octet1[2]$latch.DATAIN
Arena_octalBits[2] => Arena_octet0[2]$latch.DATAIN
Arena_octalBits[3] => Arena_octet1[3]$latch.DATAIN
Arena_octalBits[3] => Arena_octet0[3]$latch.DATAIN
Arena_octalBits[4] => Arena_octet1[4]$latch.DATAIN
Arena_octalBits[4] => Arena_octet0[4]$latch.DATAIN
Arena_octalBits[5] => Arena_octet1[5]$latch.DATAIN
Arena_octalBits[5] => Arena_octet0[5]$latch.DATAIN
Arena_octalBits[6] => Arena_octet1[6]$latch.DATAIN
Arena_octalBits[6] => Arena_octet0[6]$latch.DATAIN
Arena_octalBits[7] => Arena_octet1[7]$latch.DATAIN
Arena_octalBits[7] => Arena_octet0[7]$latch.DATAIN
Arena_octalBits[8] => Arena_octet1[8]$latch.DATAIN
Arena_octalBits[8] => Arena_octet0[8]$latch.DATAIN
Arena_octalBits[9] => Arena_octet1[9]$latch.DATAIN
Arena_octalBits[9] => Arena_octet0[9]$latch.DATAIN
Arena_octalBits[10] => Arena_octet1[10]$latch.DATAIN
Arena_octalBits[10] => Arena_octet0[10]$latch.DATAIN
Arena_octalBits[11] => Arena_octet1[11]$latch.DATAIN
Arena_octalBits[11] => Arena_octet0[11]$latch.DATAIN
Arena_octalBits[12] => Arena_octet1[12]$latch.DATAIN
Arena_octalBits[12] => Arena_octet0[12]$latch.DATAIN
Arena_octalBits[13] => Arena_octet1[13]$latch.DATAIN
Arena_octalBits[13] => Arena_octet0[13]$latch.DATAIN
Arena_octalBits[14] => Arena_octet1[14]$latch.DATAIN
Arena_octalBits[14] => Arena_octet0[14]$latch.DATAIN
Arena_octalBits[15] => Arena_octet1[15]$latch.DATAIN
Arena_octalBits[15] => Arena_octet0[15]$latch.DATAIN
Arena_octet0[0] <= Arena_octet0[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[1] <= Arena_octet0[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[2] <= Arena_octet0[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[3] <= Arena_octet0[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[4] <= Arena_octet0[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[5] <= Arena_octet0[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[6] <= Arena_octet0[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[7] <= Arena_octet0[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[8] <= Arena_octet0[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[9] <= Arena_octet0[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[10] <= Arena_octet0[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[11] <= Arena_octet0[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[12] <= Arena_octet0[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[13] <= Arena_octet0[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[14] <= Arena_octet0[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet0[15] <= Arena_octet0[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[0] <= Arena_octet1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[1] <= Arena_octet1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[2] <= Arena_octet1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[3] <= Arena_octet1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[4] <= Arena_octet1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[5] <= Arena_octet1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[6] <= Arena_octet1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[7] <= Arena_octet1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[8] <= Arena_octet1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[9] <= Arena_octet1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[10] <= Arena_octet1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[11] <= Arena_octet1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[12] <= Arena_octet1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[13] <= Arena_octet1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[14] <= Arena_octet1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_octet1[15] <= Arena_octet1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg2Decoder:inst3
Arena_hexDigit2[0] => Mux0.IN19
Arena_hexDigit2[0] => Mux1.IN19
Arena_hexDigit2[0] => Mux2.IN19
Arena_hexDigit2[0] => Mux3.IN19
Arena_hexDigit2[0] => Mux4.IN19
Arena_hexDigit2[0] => Mux5.IN19
Arena_hexDigit2[0] => Mux6.IN19
Arena_hexDigit2[1] => Mux0.IN18
Arena_hexDigit2[1] => Mux1.IN18
Arena_hexDigit2[1] => Mux2.IN18
Arena_hexDigit2[1] => Mux3.IN18
Arena_hexDigit2[1] => Mux4.IN18
Arena_hexDigit2[1] => Mux5.IN18
Arena_hexDigit2[1] => Mux6.IN18
Arena_hexDigit2[2] => Mux0.IN17
Arena_hexDigit2[2] => Mux1.IN17
Arena_hexDigit2[2] => Mux2.IN17
Arena_hexDigit2[2] => Mux3.IN17
Arena_hexDigit2[2] => Mux4.IN17
Arena_hexDigit2[2] => Mux5.IN17
Arena_hexDigit2[2] => Mux6.IN17
Arena_hexDigit2[3] => Mux0.IN16
Arena_hexDigit2[3] => Mux1.IN16
Arena_hexDigit2[3] => Mux2.IN16
Arena_hexDigit2[3] => Mux3.IN16
Arena_hexDigit2[3] => Mux4.IN16
Arena_hexDigit2[3] => Mux5.IN16
Arena_hexDigit2[3] => Mux6.IN16
Arena_segment2_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment2_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg3Decoder:inst4
Arena_hexDigit3[0] => Mux0.IN19
Arena_hexDigit3[0] => Mux1.IN19
Arena_hexDigit3[0] => Mux2.IN19
Arena_hexDigit3[0] => Mux3.IN19
Arena_hexDigit3[0] => Mux4.IN19
Arena_hexDigit3[0] => Mux5.IN19
Arena_hexDigit3[0] => Mux6.IN19
Arena_hexDigit3[1] => Mux0.IN18
Arena_hexDigit3[1] => Mux1.IN18
Arena_hexDigit3[1] => Mux2.IN18
Arena_hexDigit3[1] => Mux3.IN18
Arena_hexDigit3[1] => Mux4.IN18
Arena_hexDigit3[1] => Mux5.IN18
Arena_hexDigit3[1] => Mux6.IN18
Arena_hexDigit3[2] => Mux0.IN17
Arena_hexDigit3[2] => Mux1.IN17
Arena_hexDigit3[2] => Mux2.IN17
Arena_hexDigit3[2] => Mux3.IN17
Arena_hexDigit3[2] => Mux4.IN17
Arena_hexDigit3[2] => Mux5.IN17
Arena_hexDigit3[2] => Mux6.IN17
Arena_hexDigit3[3] => Mux0.IN16
Arena_hexDigit3[3] => Mux1.IN16
Arena_hexDigit3[3] => Mux2.IN16
Arena_hexDigit3[3] => Mux3.IN16
Arena_hexDigit3[3] => Mux4.IN16
Arena_hexDigit3[3] => Mux5.IN16
Arena_hexDigit3[3] => Mux6.IN16
Arena_segment3_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment3_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg4Decoder:inst5
Arena_hexDigit4[0] => Mux0.IN19
Arena_hexDigit4[0] => Mux1.IN19
Arena_hexDigit4[0] => Mux2.IN19
Arena_hexDigit4[0] => Mux3.IN19
Arena_hexDigit4[0] => Mux4.IN19
Arena_hexDigit4[0] => Mux5.IN19
Arena_hexDigit4[0] => Mux6.IN19
Arena_hexDigit4[1] => Mux0.IN18
Arena_hexDigit4[1] => Mux1.IN18
Arena_hexDigit4[1] => Mux2.IN18
Arena_hexDigit4[1] => Mux3.IN18
Arena_hexDigit4[1] => Mux4.IN18
Arena_hexDigit4[1] => Mux5.IN18
Arena_hexDigit4[1] => Mux6.IN18
Arena_hexDigit4[2] => Mux0.IN17
Arena_hexDigit4[2] => Mux1.IN17
Arena_hexDigit4[2] => Mux2.IN17
Arena_hexDigit4[2] => Mux3.IN17
Arena_hexDigit4[2] => Mux4.IN17
Arena_hexDigit4[2] => Mux5.IN17
Arena_hexDigit4[2] => Mux6.IN17
Arena_hexDigit4[3] => Mux0.IN16
Arena_hexDigit4[3] => Mux1.IN16
Arena_hexDigit4[3] => Mux2.IN16
Arena_hexDigit4[3] => Mux3.IN16
Arena_hexDigit4[3] => Mux4.IN16
Arena_hexDigit4[3] => Mux5.IN16
Arena_hexDigit4[3] => Mux6.IN16
Arena_segment4_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment4_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg5Decoder:inst19
Arena_hexDigit5[0] => Mux0.IN19
Arena_hexDigit5[0] => Mux1.IN19
Arena_hexDigit5[0] => Mux2.IN19
Arena_hexDigit5[0] => Mux3.IN19
Arena_hexDigit5[0] => Mux4.IN19
Arena_hexDigit5[0] => Mux5.IN19
Arena_hexDigit5[0] => Mux6.IN19
Arena_hexDigit5[1] => Mux0.IN18
Arena_hexDigit5[1] => Mux1.IN18
Arena_hexDigit5[1] => Mux2.IN18
Arena_hexDigit5[1] => Mux3.IN18
Arena_hexDigit5[1] => Mux4.IN18
Arena_hexDigit5[1] => Mux5.IN18
Arena_hexDigit5[1] => Mux6.IN18
Arena_hexDigit5[2] => Mux0.IN17
Arena_hexDigit5[2] => Mux1.IN17
Arena_hexDigit5[2] => Mux2.IN17
Arena_hexDigit5[2] => Mux3.IN17
Arena_hexDigit5[2] => Mux4.IN17
Arena_hexDigit5[2] => Mux5.IN17
Arena_hexDigit5[2] => Mux6.IN17
Arena_hexDigit5[3] => Mux0.IN16
Arena_hexDigit5[3] => Mux1.IN16
Arena_hexDigit5[3] => Mux2.IN16
Arena_hexDigit5[3] => Mux3.IN16
Arena_hexDigit5[3] => Mux4.IN16
Arena_hexDigit5[3] => Mux5.IN16
Arena_hexDigit5[3] => Mux6.IN16
Arena_segment5_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment5_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg6Decoder:inst22
Arena_hexDigit6[0] => Mux0.IN19
Arena_hexDigit6[0] => Mux1.IN19
Arena_hexDigit6[0] => Mux2.IN19
Arena_hexDigit6[0] => Mux3.IN19
Arena_hexDigit6[0] => Mux4.IN19
Arena_hexDigit6[0] => Mux5.IN19
Arena_hexDigit6[0] => Mux6.IN19
Arena_hexDigit6[1] => Mux0.IN18
Arena_hexDigit6[1] => Mux1.IN18
Arena_hexDigit6[1] => Mux2.IN18
Arena_hexDigit6[1] => Mux3.IN18
Arena_hexDigit6[1] => Mux4.IN18
Arena_hexDigit6[1] => Mux5.IN18
Arena_hexDigit6[1] => Mux6.IN18
Arena_hexDigit6[2] => Mux0.IN17
Arena_hexDigit6[2] => Mux1.IN17
Arena_hexDigit6[2] => Mux2.IN17
Arena_hexDigit6[2] => Mux3.IN17
Arena_hexDigit6[2] => Mux4.IN17
Arena_hexDigit6[2] => Mux5.IN17
Arena_hexDigit6[2] => Mux6.IN17
Arena_hexDigit6[3] => Mux0.IN16
Arena_hexDigit6[3] => Mux1.IN16
Arena_hexDigit6[3] => Mux2.IN16
Arena_hexDigit6[3] => Mux3.IN16
Arena_hexDigit6[3] => Mux4.IN16
Arena_hexDigit6[3] => Mux5.IN16
Arena_hexDigit6[3] => Mux6.IN16
Arena_segment6_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment6_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg7Decoder:inst30
Arena_hexDigit7[0] => Mux0.IN19
Arena_hexDigit7[0] => Mux1.IN19
Arena_hexDigit7[0] => Mux2.IN19
Arena_hexDigit7[0] => Mux3.IN19
Arena_hexDigit7[0] => Mux4.IN19
Arena_hexDigit7[0] => Mux5.IN19
Arena_hexDigit7[0] => Mux6.IN19
Arena_hexDigit7[1] => Mux0.IN18
Arena_hexDigit7[1] => Mux1.IN18
Arena_hexDigit7[1] => Mux2.IN18
Arena_hexDigit7[1] => Mux3.IN18
Arena_hexDigit7[1] => Mux4.IN18
Arena_hexDigit7[1] => Mux5.IN18
Arena_hexDigit7[1] => Mux6.IN18
Arena_hexDigit7[2] => Mux0.IN17
Arena_hexDigit7[2] => Mux1.IN17
Arena_hexDigit7[2] => Mux2.IN17
Arena_hexDigit7[2] => Mux3.IN17
Arena_hexDigit7[2] => Mux4.IN17
Arena_hexDigit7[2] => Mux5.IN17
Arena_hexDigit7[2] => Mux6.IN17
Arena_hexDigit7[3] => Mux0.IN16
Arena_hexDigit7[3] => Mux1.IN16
Arena_hexDigit7[3] => Mux2.IN16
Arena_hexDigit7[3] => Mux3.IN16
Arena_hexDigit7[3] => Mux4.IN16
Arena_hexDigit7[3] => Mux5.IN16
Arena_hexDigit7[3] => Mux6.IN16
Arena_segment7_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment7_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|Arena_16bitMultiplier_withSegmentDisplay|Arena_Seg8Decoder:inst38
Arena_hexDigit8[0] => Mux0.IN19
Arena_hexDigit8[0] => Mux1.IN19
Arena_hexDigit8[0] => Mux2.IN19
Arena_hexDigit8[0] => Mux3.IN19
Arena_hexDigit8[0] => Mux4.IN19
Arena_hexDigit8[0] => Mux5.IN19
Arena_hexDigit8[0] => Mux6.IN19
Arena_hexDigit8[1] => Mux0.IN18
Arena_hexDigit8[1] => Mux1.IN18
Arena_hexDigit8[1] => Mux2.IN18
Arena_hexDigit8[1] => Mux3.IN18
Arena_hexDigit8[1] => Mux4.IN18
Arena_hexDigit8[1] => Mux5.IN18
Arena_hexDigit8[1] => Mux6.IN18
Arena_hexDigit8[2] => Mux0.IN17
Arena_hexDigit8[2] => Mux1.IN17
Arena_hexDigit8[2] => Mux2.IN17
Arena_hexDigit8[2] => Mux3.IN17
Arena_hexDigit8[2] => Mux4.IN17
Arena_hexDigit8[2] => Mux5.IN17
Arena_hexDigit8[2] => Mux6.IN17
Arena_hexDigit8[3] => Mux0.IN16
Arena_hexDigit8[3] => Mux1.IN16
Arena_hexDigit8[3] => Mux2.IN16
Arena_hexDigit8[3] => Mux3.IN16
Arena_hexDigit8[3] => Mux4.IN16
Arena_hexDigit8[3] => Mux5.IN16
Arena_hexDigit8[3] => Mux6.IN16
Arena_segment8_A <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_B <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_C <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_D <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_E <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_F <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Arena_segment8_G <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


