----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 07/09/2022 12:53:56 PM
-- Design Name: 
-- Module Name: RegisterBank - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity RegisterBank is
    Port ( Clk : in STD_LOGIC;
       Reset : in STD_LOGIC;
       D : in STD_LOGIC_VECTOR (3 downto 0);
       R0 : out STD_LOGIC_VECTOR (3 downto 0);
       R1 : out STD_LOGIC_VECTOR (3 downto 0);
       R2 : out STD_LOGIC_VECTOR (3 downto 0);
       R3 : out STD_LOGIC_VECTOR (3 downto 0);
       R4 : out STD_LOGIC_VECTOR (3 downto 0);
       R5 : out STD_LOGIC_VECTOR (3 downto 0);
       R6 : out STD_LOGIC_VECTOR (3 downto 0);
       R7 : out STD_LOGIC_VECTOR (3 downto 0);
       I : in STD_LOGIC_VECTOR (2 downto 0));
end RegisterBank;

architecture Behavioral of RegisterBank is
component Decoder_3_to_8
    Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
           EN : in STD_LOGIC;
           Y : out STD_LOGIC_VECTOR (7 downto 0));    
end component;

component Register_4bit
    Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
           EN : in STD_LOGIC;
           Clk : in STD_LOGIC;
           Reset : in STD_LOGIC;
           Q : out STD_LOGIC_VECTOR (3 downto 0));
end component;

signal EN : STD_LOGIC:='1';
signal Y : STD_LOGIC_VECTOR (7 downto 0);
begin
Decoder_3_to_8_0:Decoder_3_to_8
    port map(
        I => I,
        EN => EN,
        Y => Y
    );
Register_4bit_0:Register_4bit
    port map(
        D => "0000",
        EN => Y(0),
        Clk => Clk,
        Reset => Reset,
        Q => R0   
    );
    
Register_4bit_1:Register_4bit
        port map(
            D => D,
            EN => Y(1),
            Clk => Clk,
            Reset => Reset,
            Q => R1   
        );
Register_4bit_2:Register_4bit
            port map(
                D => D,
                EN => Y(2),
                Clk => Clk,
                Reset => Reset,
                Q => R2   
            );
Register_4bit_3:Register_4bit
                port map(
                    D => D,
                    EN => Y(3),
                    Clk => Clk,
                    Reset => Reset,
                    Q => R3   
                );
                
Register_4bit_4:Register_4bit
                    port map(
                        D => D,
                        EN => Y(4),
                        Clk => Clk,
                        Reset => Reset,
                        Q => R4   
                    );
Register_4bit_5:Register_4bit
                        port map(
                            D => D,
                            EN => Y(5),
                            Clk => Clk,
                            Reset => Reset,
                            Q => R5   
                        );
Register_4bit_6:Register_4bit
                            port map(
                                D => D,
                                EN => Y(6),
                                Clk => Clk,
                                Reset => Reset,
                                Q => R6   
                            );
Register_4bit_7:Register_4bit
                                port map(
                                    D => D,
                                    EN => Y(7),
                                    Clk => Clk,
                                    Reset => Reset,
                                    Q => R7   
                                );
end Behavioral;
