Analysis & Synthesis report for IrDATransceiver
Fri Feb 07 21:00:57 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IrDATransceiver|TransceiverController:transceiver_controller|pstate
  9. State Machine - |IrDATransceiver|IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller|pstate
 10. State Machine - |IrDATransceiver|IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller|pstate
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register
 15. Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator
 16. Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|BitCounter:transmitter_bit_counter
 17. Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller
 18. Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|ShiftRegister:receiver_shift_register
 19. Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|BaudGenerator:receiver_baud_generator
 20. Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|BitCounter:receiver_bit_counter
 21. Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller
 22. Parameter Settings for User Entity Instance: TransceiverController:transceiver_controller
 23. Port Connectivity Checks: "IrDAReceiver:IrDA_receiver|SevenSegDecoder:receiver_hex6_decoder"
 24. Port Connectivity Checks: "IrDAReceiver:IrDA_receiver|BaudGenerator:receiver_baud_generator"
 25. Port Connectivity Checks: "IrDAReceiver:IrDA_receiver|ShiftRegister:receiver_shift_register"
 26. Port Connectivity Checks: "IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator"
 27. Port Connectivity Checks: "IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 07 21:00:57 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; IrDATransceiver                                 ;
; Top-level Entity Name              ; IrDATransceiver                                 ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 104                                             ;
;     Total combinational functions  ; 104                                             ;
;     Dedicated logic registers      ; 44                                              ;
; Total registers                    ; 44                                              ;
; Total pins                         ; 28                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; IrDATransceiver    ; IrDATransceiver    ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path            ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+
; IrDATransceiver.v                ; yes             ; User Verilog HDL File  ; D:/Assignment_2/IrDATransceiver.v       ;         ;
; IrDATransmitter.v                ; yes             ; User Verilog HDL File  ; D:/Assignment_2/IrDATransmitter.v       ;         ;
; IrDAReceiver.v                   ; yes             ; User Verilog HDL File  ; D:/Assignment_2/IrDAReceiver.v          ;         ;
; TransceiverController.v          ; yes             ; User Verilog HDL File  ; D:/Assignment_2/TransceiverController.v ;         ;
; TransmitterController.v          ; yes             ; User Verilog HDL File  ; D:/Assignment_2/TransmitterController.v ;         ;
; ReceiverController.v             ; yes             ; User Verilog HDL File  ; D:/Assignment_2/ReceiverController.v    ;         ;
; ShiftRegister.v                  ; yes             ; User Verilog HDL File  ; D:/Assignment_2/ShiftRegister.v         ;         ;
; BitCounter.v                     ; yes             ; User Verilog HDL File  ; D:/Assignment_2/BitCounter.v            ;         ;
; BaudGenerator.v                  ; yes             ; User Verilog HDL File  ; D:/Assignment_2/BaudGenerator.v         ;         ;
; Inverter.v                       ; yes             ; User Verilog HDL File  ; D:/Assignment_2/Inverter.v              ;         ;
; ParityGenerator.v                ; yes             ; User Verilog HDL File  ; D:/Assignment_2/ParityGenerator.v       ;         ;
; SevenSegDecoder.v                ; yes             ; User Verilog HDL File  ; D:/Assignment_2/SevenSegDecoder.v       ;         ;
; ErrorDetector.v                  ; yes             ; User Verilog HDL File  ; D:/Assignment_2/ErrorDetector.v         ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 104   ;
;                                             ;       ;
; Total combinational functions               ; 104   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 49    ;
;     -- 3 input functions                    ; 28    ;
;     -- <=2 input functions                  ; 27    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 96    ;
;     -- arithmetic mode                      ; 8     ;
;                                             ;       ;
; Total registers                             ; 44    ;
;     -- Dedicated logic registers            ; 44    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 28    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 44    ;
; Total fan-out                               ; 491   ;
; Average fan-out                             ; 2.79  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |IrDATransceiver                                     ; 104 (0)           ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 28   ; 0            ; |IrDATransceiver                                                                               ; work         ;
;    |IrDAReceiver:IrDA_receiver|                      ; 49 (0)            ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver                                                    ; work         ;
;       |BaudGenerator:receiver_baud_generator|        ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|BaudGenerator:receiver_baud_generator              ; work         ;
;       |BitCounter:receiver_bit_counter|              ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|BitCounter:receiver_bit_counter                    ; work         ;
;       |ErrorDetector:receiver_error_detector|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|ErrorDetector:receiver_error_detector              ; work         ;
;       |ReceiverController:receiver_controller|       ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller             ; work         ;
;       |SevenSegDecoder:receiver_hex5_decoder|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|SevenSegDecoder:receiver_hex5_decoder              ; work         ;
;       |SevenSegDecoder:receiver_hex6_decoder|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|SevenSegDecoder:receiver_hex6_decoder              ; work         ;
;       |ShiftRegister:receiver_shift_register|        ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|ShiftRegister:receiver_shift_register              ; work         ;
;    |IrDATransmitter:IrDA_transmitter|                ; 44 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter                                              ; work         ;
;       |BaudGenerator:transmitter_baud_generator|     ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator     ; work         ;
;       |BitCounter:transmitter_bit_counter|           ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|BitCounter:transmitter_bit_counter           ; work         ;
;       |Inverter:transmitter_inverter|                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|Inverter:transmitter_inverter                ; work         ;
;       |ParityGenerator:transmitter_parity_generator| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|ParityGenerator:transmitter_parity_generator ; work         ;
;       |ShiftRegister:transmitter_shift_register|     ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register     ; work         ;
;       |TransmitterController:transmitter_controller| ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller ; work         ;
;    |TransceiverController:transceiver_controller|    ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IrDATransceiver|TransceiverController:transceiver_controller                                  ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |IrDATransceiver|TransceiverController:transceiver_controller|pstate ;
+--------------+--------------+------------+-------------------------------------------+
; Name         ; pstate.TRANS ; pstate.RCV ; pstate.IDLE                               ;
+--------------+--------------+------------+-------------------------------------------+
; pstate.IDLE  ; 0            ; 0          ; 0                                         ;
; pstate.TRANS ; 1            ; 0          ; 1                                         ;
; pstate.RCV   ; 0            ; 1          ; 1                                         ;
+--------------+--------------+------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |IrDATransceiver|IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller|pstate ;
+-------------+---------------------------------------------------------------------------------------------+
; Name        ; pstate.RCV                                                                                  ;
+-------------+---------------------------------------------------------------------------------------------+
; pstate.IDLE ; 0                                                                                           ;
; pstate.RCV  ; 1                                                                                           ;
+-------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |IrDATransceiver|IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller|pstate ;
+--------------+-------------+--------------+---------------------------------------------------------------------------+
; Name         ; pstate.LOAD ; pstate.TRANS ; pstate.IDLE                                                               ;
+--------------+-------------+--------------+---------------------------------------------------------------------------+
; pstate.IDLE  ; 0           ; 0            ; 0                                                                         ;
; pstate.LOAD  ; 1           ; 0            ; 1                                                                         ;
; pstate.TRANS ; 0           ; 1            ; 1                                                                         ;
+--------------+-------------+--------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------+----------------------------------------+
; IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register|pdata[9] ; Stuck at VCC due to stuck port data_in ;
; IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller|pstate~3         ; Lost fanout                            ;
; Total Number of Removed Registers = 2                                              ;                                        ;
+------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 44    ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator|pcount[1]       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|BaudGenerator:receiver_baud_generator|pcount[1]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|ShiftRegister:receiver_shift_register|pdata[3]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|BitCounter:transmitter_bit_counter|pcount[3]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|BitCounter:receiver_bit_counter|pcount[3]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register|pdata[6]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |IrDATransceiver|TransceiverController:transceiver_controller|start_trans                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller|ena_bit     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller|ena_bit                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller|nstate.IDLE ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |IrDATransceiver|IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller|inc         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |IrDATransceiver|IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller|nstate.IDLE             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |IrDATransceiver|TransceiverController:transceiver_controller|nstate.IDLE                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register ;
+----------------+------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------+
; IDLEBITS       ; 1111111111 ; Unsigned Binary                                                                          ;
+----------------+------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; BAUD38400       ; 01111 ; Unsigned Binary                                                                              ;
; SEVEN_SIXTEENTH ; 00110 ; Unsigned Binary                                                                              ;
; TEN_SIXTEENTH   ; 01001 ; Unsigned Binary                                                                              ;
; HALF_PERIOD     ; 00100 ; Unsigned Binary                                                                              ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|BitCounter:transmitter_bit_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; BITNUM         ; 1010  ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                                                   ;
; LOAD           ; 01    ; Unsigned Binary                                                                                   ;
; TRANS          ; 11    ; Unsigned Binary                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|ShiftRegister:receiver_shift_register ;
+----------------+------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                            ;
+----------------+------------+---------------------------------------------------------------------------------+
; IDLEBITS       ; 1111111111 ; Unsigned Binary                                                                 ;
+----------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|BaudGenerator:receiver_baud_generator ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------+
; BAUD38400       ; 01111 ; Unsigned Binary                                                                     ;
; SEVEN_SIXTEENTH ; 00110 ; Unsigned Binary                                                                     ;
; TEN_SIXTEENTH   ; 01001 ; Unsigned Binary                                                                     ;
; HALF_PERIOD     ; 00100 ; Unsigned Binary                                                                     ;
+-----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|BitCounter:receiver_bit_counter ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BITNUM         ; 1010  ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                                       ;
; RCV            ; 01    ; Unsigned Binary                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TransceiverController:transceiver_controller ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                  ;
; TRANS          ; 01    ; Unsigned Binary                                                  ;
; RCV            ; 11    ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDAReceiver:IrDA_receiver|SevenSegDecoder:receiver_hex6_decoder" ;
+------------------+-------+----------+--------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                ;
+------------------+-------+----------+--------------------------------------------------------+
; data_decoding[3] ; Input ; Info     ; Stuck at GND                                           ;
+------------------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDAReceiver:IrDA_receiver|BaudGenerator:receiver_baud_generator"                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; baud_full ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; baud_txir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDAReceiver:IrDA_receiver|ShiftRegister:receiver_shift_register"                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; parallel_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; load            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; parallel_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; serial_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator"                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; baud_rxir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register"                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; serial_in      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; parallel_in[9] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; parallel_in[0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; parallel_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 07 21:00:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IrDATransceiver -c IrDATransceiver
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file irdatransceiver.v
    Info (12023): Found entity 1: IrDATransceiver
Info (12021): Found 1 design units, including 1 entities, in source file irdatransmitter.v
    Info (12023): Found entity 1: IrDATransmitter
Info (12021): Found 1 design units, including 1 entities, in source file irdareceiver.v
    Info (12023): Found entity 1: IrDAReceiver
Info (12021): Found 1 design units, including 1 entities, in source file transceivercontroller.v
    Info (12023): Found entity 1: TransceiverController
Info (12021): Found 1 design units, including 1 entities, in source file transmittercontroller.v
    Info (12023): Found entity 1: TransmitterController
Info (12021): Found 1 design units, including 1 entities, in source file receivercontroller.v
    Info (12023): Found entity 1: ReceiverController
Info (12021): Found 1 design units, including 1 entities, in source file shiftregister.v
    Info (12023): Found entity 1: ShiftRegister
Info (12021): Found 1 design units, including 1 entities, in source file bitcounter.v
    Info (12023): Found entity 1: BitCounter
Info (12021): Found 1 design units, including 1 entities, in source file baudgenerator.v
    Info (12023): Found entity 1: BaudGenerator
Info (12021): Found 1 design units, including 1 entities, in source file inverter.v
    Info (12023): Found entity 1: Inverter
Info (12021): Found 1 design units, including 1 entities, in source file paritygenerator.v
    Info (12023): Found entity 1: ParityGenerator
Info (12021): Found 1 design units, including 1 entities, in source file sevensegdecoder.v
    Info (12023): Found entity 1: SevenSegDecoder
Info (12021): Found 1 design units, including 1 entities, in source file errordetector.v
    Info (12023): Found entity 1: ErrorDetector
Info (12127): Elaborating entity "IrDATransceiver" for the top level hierarchy
Info (12128): Elaborating entity "IrDATransmitter" for hierarchy "IrDATransmitter:IrDA_transmitter"
Info (12128): Elaborating entity "ShiftRegister" for hierarchy "IrDATransmitter:IrDA_transmitter|ShiftRegister:transmitter_shift_register"
Info (12128): Elaborating entity "BaudGenerator" for hierarchy "IrDATransmitter:IrDA_transmitter|BaudGenerator:transmitter_baud_generator"
Warning (10230): Verilog HDL assignment warning at BaudGenerator.v(43): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at BaudGenerator.v(56): truncated value with size 11 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at BaudGenerator.v(58): truncated value with size 11 to match size of target (5)
Info (12128): Elaborating entity "BitCounter" for hierarchy "IrDATransmitter:IrDA_transmitter|BitCounter:transmitter_bit_counter"
Info (12128): Elaborating entity "ParityGenerator" for hierarchy "IrDATransmitter:IrDA_transmitter|ParityGenerator:transmitter_parity_generator"
Info (12128): Elaborating entity "Inverter" for hierarchy "IrDATransmitter:IrDA_transmitter|Inverter:transmitter_inverter"
Info (12128): Elaborating entity "TransmitterController" for hierarchy "IrDATransmitter:IrDA_transmitter|TransmitterController:transmitter_controller"
Info (12128): Elaborating entity "IrDAReceiver" for hierarchy "IrDAReceiver:IrDA_receiver"
Info (12128): Elaborating entity "ErrorDetector" for hierarchy "IrDAReceiver:IrDA_receiver|ErrorDetector:receiver_error_detector"
Info (12128): Elaborating entity "SevenSegDecoder" for hierarchy "IrDAReceiver:IrDA_receiver|SevenSegDecoder:receiver_hex6_decoder"
Info (12128): Elaborating entity "ReceiverController" for hierarchy "IrDAReceiver:IrDA_receiver|ReceiverController:receiver_controller"
Info (12128): Elaborating entity "TransceiverController" for hierarchy "TransceiverController:transceiver_controller"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Assignment_2/output_files/IrDATransceiver.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 132 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 104 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Fri Feb 07 21:00:57 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Assignment_2/output_files/IrDATransceiver.map.smsg.


