==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=LeNet
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Project/FPGA/HLS/IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name LeNet -format ip_catalog -output D:/Project/FPGA/HLS/IP -rtl verilog 
INFO: [HLS 200-1510] Running: source ./LeNet/release_sln/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet LeNet 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 image_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer2/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer3_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer4/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_pipeline dense_layer5/loop 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 67.193 seconds; current allocated memory: 237.660 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 70.382 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=LeNet
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Project/FPGA/HLS/IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name LeNet -format ip_catalog -output D:/Project/FPGA/HLS/IP -rtl verilog 
INFO: [HLS 200-1510] Running: source ./LeNet/release_sln/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet LeNet 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 image_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer2/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer3_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer4/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_pipeline dense_layer5/loop 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 117.4 seconds; current allocated memory: 328.902 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 118.901 seconds; peak allocated memory: 1.103 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=LeNet
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Project/FPGA/HLS/IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name LeNet -format ip_catalog -output D:/Project/FPGA/HLS/IP -rtl verilog 
INFO: [HLS 200-1510] Running: source ./LeNet/release_sln/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet LeNet 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 image_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer2/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer3_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer4/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_pipeline dense_layer5/loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 862.742 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/LeNet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/avgpool_layer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/avgpool_layer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/conv2d_layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/conv2d_layer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/dense_layer5.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 68.56 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1453:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1455:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<16, false>::countLeadingZeros() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1242:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::countLeadingZeros() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::to_float() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::to_float() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator float() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1227:73)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(float)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(float)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-() const' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:6:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(float)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:7:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:6:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator float() const' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:7:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:12:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:25:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:31:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:31:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:24:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:10:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:21:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:21:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:21:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:12:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:27:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:33:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:33:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:26:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:10:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:21:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:21:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:21:76)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:16:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:21:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:21:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:21:73)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:54:23)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_weight_layer1': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:5:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_weight_layer3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LeNet/src/LeNet.cpp:6:10)
INFO: [HLS 214-248] Applying array_partition to 'image_data_r': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:34:10)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:34:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:34:58)
INFO: [HLS 214-248] Applying array_partition to 'layer3_output': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:35:10)
INFO: [HLS 214-241] Aggregating bram variable 'param_arr' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'image_data' with compact=bit mode in 16-bits (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.411 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.103 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_4' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_8' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_9' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_10' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_11' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_13' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_output_channel_init' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_column' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_4' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_3' (LeNet/src/avgpool_layer2.cpp:5) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_output_channel_init' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_column' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_4' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_3' (LeNet/src/avgpool_layer4.cpp:5) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (LeNet/src/dense_layer5.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_4' (LeNet/src/dense_layer5.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_6' (LeNet/src/dense_layer5.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_14' (LeNet/src/LeNet.cpp:51) in function 'LeNet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_column' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_28_4' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_column' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_30_4' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel_final' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'loop_input_channel' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel_final' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'kernel_bias_layer1.V' (LeNet/src/LeNet.cpp:5) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'kernel_bias_layer1.V' (LeNet/src/LeNet.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LeNet/src/common.cpp:8:1) in function 'sigmoid'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Project/FPGA/HLS/LeNet/release_sln/directives.tcl:12:9) to (LeNet/src/avgpool_layer2.cpp:20:6) in function 'LeNet'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.926 seconds; current allocated memory: 1.103 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_2' (LeNet/src/LeNet.cpp:8:23) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (LeNet/src/LeNet.cpp:8:20) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_7' (LeNet/src/LeNet.cpp:8:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_6' (LeNet/src/LeNet.cpp:8:23) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (LeNet/src/LeNet.cpp:8:20) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_12' (LeNet/src/LeNet.cpp:8:20) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_2' (LeNet/src/conv2d_layer1.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (LeNet/src/conv2d_layer1.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/conv2d_layer1.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/conv2d_layer1.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_row' (LeNet/src/conv2d_layer1.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (LeNet/src/conv2d_layer1.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_2' (LeNet/src/avgpool_layer2.cpp:5:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (LeNet/src/avgpool_layer2.cpp:5:9) in function 'LeNet'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_column' (LeNet/src/avgpool_layer2.cpp:5:6) in function 'LeNet' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/avgpool_layer2.cpp:5:9) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/avgpool_layer2.cpp:5:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_4' (LeNet/src/avgpool_layer2.cpp:5:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_2' (LeNet/src/conv2d_layer3.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (LeNet/src/conv2d_layer3.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/conv2d_layer3.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/conv2d_layer3.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_row' (LeNet/src/conv2d_layer3.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (LeNet/src/conv2d_layer3.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_2' (LeNet/src/avgpool_layer4.cpp:5:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (LeNet/src/avgpool_layer4.cpp:5:9) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_column' (LeNet/src/avgpool_layer4.cpp:5:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/avgpool_layer4.cpp:5:9) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/avgpool_layer4.cpp:5:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_4' (LeNet/src/avgpool_layer4.cpp:5:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (LeNet/src/dense_layer5.cpp:8:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (LeNet/src/dense_layer5.cpp:8:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (LeNet/src/dense_layer5.cpp:8:24) in function 'LeNet'.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_weight_layer1.V' (LeNet/src/LeNet.cpp:14:35)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_weight_layer3.V' (LeNet/src/LeNet.cpp:23:39)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_bias_layer3.V' (LeNet/src/LeNet.cpp:25:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_param.weight_arr.V' (LeNet/src/LeNet.cpp:29:29)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_param.bias_arr.V' (LeNet/src/LeNet.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'image_data_r.V' (LeNet/src/LeNet.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V' (LeNet/src/conv2d_layer1.cpp:12:30)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V' (LeNet/src/conv2d_layer1.cpp:31:28)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_output.V' (LeNet/src/avgpool_layer2.cpp:10:33)
INFO: [HLS 200-472] Inferring partial write operation for 'layer3_output.V' (LeNet/src/conv2d_layer3.cpp:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'layer3_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'layer3_output.V' (LeNet/src/conv2d_layer3.cpp:33:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4_output.V' (LeNet/src/avgpool_layer4.cpp:10:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'layer4_flatten.V' (LeNet/src/dense_layer5.cpp:13:30)
INFO: [HLS 200-472] Inferring partial write operation for 'layer5_output.V' (LeNet/src/dense_layer5.cpp:16:20)
INFO: [HLS 200-472] Inferring partial write operation for 'layer5_output.V' (LeNet/src/dense_layer5.cpp:21:21)
INFO: [HLS 200-472] Inferring partial write operation for 'layer5_output.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.257 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_24_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_28_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_30_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_12_VITIS_LOOP_39_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_12_VITIS_LOOP_39_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_kernel_row_loop_row_loop_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'kernel_row_loop_row_loop_column'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'kernel_row_loop_row_loop_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, function 'sigmoid'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 44, loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_kernel_row_loop_row_loop_column2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'kernel_row_loop_row_loop_column'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'kernel_row_loop_row_loop_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.949 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 44, loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.796 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_15_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_18_5_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_5_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_18_5_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_23_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_52_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.354 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.379 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_15_4' pipeline 'VITIS_LOOP_15_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' pipeline 'VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_24_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_24_9' pipeline 'VITIS_LOOP_24_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_24_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_28_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_28_10' pipeline 'VITIS_LOOP_28_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_28_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_30_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_30_11' pipeline 'VITIS_LOOP_30_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_30_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13' pipeline 'VITIS_LOOP_38_12_VITIS_LOOP_39_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_kernel_row_loop_row_loop_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_kernel_row_loop_row_loop_column' pipeline 'kernel_row_loop_row_loop_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_kernel_row_loop_row_loop_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline 'VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_loop_output_channel' pipeline 'loop_output_channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_loop_output_channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_kernel_row_loop_row_loop_column2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_kernel_row_loop_row_loop_column2' pipeline 'kernel_row_loop_row_loop_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_kernel_row_loop_row_loop_column2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_30_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.518 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.021 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' pipeline 'VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_15_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_15_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_18_5_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_18_5_loop' pipeline 'VITIS_LOOP_18_5_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_18_5_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_23_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_23_6' pipeline 'VITIS_LOOP_23_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_23_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_52_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_52_14' pipeline 'VITIS_LOOP_52_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_52_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet/image_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet/param_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.103 GB.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer4_flatten_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_kernel_weight_layer1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_kernel_bias_layer3_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_dense_param_weight_arr_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_dense_param_bias_arr_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_image_data_r_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer1_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer2_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer3_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer4_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer5_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.504 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.636 seconds; current allocated memory: 1.103 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 44 seconds. CPU system time: 2 seconds. Elapsed time: 120.74 seconds; current allocated memory: 310.453 MB.
INFO: [HLS 200-112] Total CPU user time: 45 seconds. Total CPU system time: 3 seconds. Total elapsed time: 122.256 seconds; peak allocated memory: 1.103 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=LeNet
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Project/FPGA/HLS/IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name LeNet -format ip_catalog -output D:/Project/FPGA/HLS/IP -rtl verilog 
INFO: [HLS 200-1510] Running: source ./LeNet/release_sln/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet LeNet 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 image_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer2/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer3_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer4/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_pipeline dense_layer5/loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 834.457 MB.
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/LeNet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/avgpool_layer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/avgpool_layer4.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/conv2d_layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/conv2d_layer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LeNet/src/dense_layer5.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 66.928 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1453:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1455:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:263:77)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned long)' into 'ap_int_base<16, false>::countLeadingZeros() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1242:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::countLeadingZeros() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::to_float() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1143:17)
INFO: [HLS 214-131] Inlining function 'rawBitsToFloat(unsigned long)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::to_float() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1172:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::to_float() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator float() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1227:73)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(float)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(float)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:190:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-() const' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:6:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(float)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:7:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:6:18)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:7:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator float() const' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:7:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:12:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:25:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:31:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:31:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' (LeNet/src/conv2d_layer1.cpp:24:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:10:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:21:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:21:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:21:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:12:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:27:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:33:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:33:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' (LeNet/src/conv2d_layer3.cpp:26:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:10:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:21:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:21:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:21:76)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:16:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:21:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<32, 12, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:21:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/dense_layer5.cpp:21:73)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:54:23)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'sigmoid(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>)' (LeNet/src/common.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' (LeNet/src/avgpool_layer2.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' (LeNet/src/avgpool_layer4.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'conv2d_layer1(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [28], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'avgpool_layer2(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [24][24], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'conv2d_layer3(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [12][12], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [3][5][5], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'avgpool_layer4(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [8][8], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4])' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'dense_layer5(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4][4], dense_param_s&, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' into 'LeNet(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel_weight_layer1': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:5:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_weight_layer3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (LeNet/src/LeNet.cpp:6:10)
INFO: [HLS 214-248] Applying array_partition to 'image_data_r': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:34:10)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:34:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:34:58)
INFO: [HLS 214-248] Applying array_partition to 'layer3_output': Complete partitioning on dimension 1. (LeNet/src/LeNet.cpp:35:10)
INFO: [HLS 214-241] Aggregating bram variable 'param_arr' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'image_data' with compact=bit mode in 16-bits (LeNet/src/LeNet.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.207 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/xilink/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.103 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_3' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_4' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_8' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_9' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_10' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_11' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_13' (LeNet/src/LeNet.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_output_channel_init' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_column' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_4' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_3' (LeNet/src/avgpool_layer2.cpp:5) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_output_channel_init' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_column' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_4' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_3' (LeNet/src/avgpool_layer4.cpp:5) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (LeNet/src/dense_layer5.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_4' (LeNet/src/dense_layer5.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_6' (LeNet/src/dense_layer5.cpp:8) in function 'LeNet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_14' (LeNet/src/LeNet.cpp:51) in function 'LeNet' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_column' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_28_4' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_column' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_30_4' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel_final' (LeNet/src/conv2d_layer1.cpp:6) in function 'LeNet' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'loop_input_channel' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_output_channel_final' (LeNet/src/conv2d_layer3.cpp:6) in function 'LeNet' completely with a factor of 12.
INFO: [XFORM 203-102] Automatically partitioning small array 'kernel_bias_layer1.V' (LeNet/src/LeNet.cpp:5) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'kernel_bias_layer1.V' (LeNet/src/LeNet.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (LeNet/src/common.cpp:8:1) in function 'sigmoid'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Project/FPGA/HLS/LeNet/release_sln/directives.tcl:12:9) to (LeNet/src/avgpool_layer2.cpp:20:6) in function 'LeNet'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.016 seconds; current allocated memory: 1.103 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_2' (LeNet/src/LeNet.cpp:8:23) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_1' (LeNet/src/LeNet.cpp:8:20) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_7' (LeNet/src/LeNet.cpp:8:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_6' (LeNet/src/LeNet.cpp:8:23) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_5' (LeNet/src/LeNet.cpp:8:20) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_12' (LeNet/src/LeNet.cpp:8:20) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_2' (LeNet/src/conv2d_layer1.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (LeNet/src/conv2d_layer1.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/conv2d_layer1.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/conv2d_layer1.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_row' (LeNet/src/conv2d_layer1.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (LeNet/src/conv2d_layer1.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_2' (LeNet/src/avgpool_layer2.cpp:5:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (LeNet/src/avgpool_layer2.cpp:5:9) in function 'LeNet'.
WARNING: [HLS 200-960] Cannot flatten loop 'loop_column' (LeNet/src/avgpool_layer2.cpp:5:6) in function 'LeNet' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/avgpool_layer2.cpp:5:9) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/avgpool_layer2.cpp:5:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_4' (LeNet/src/avgpool_layer2.cpp:5:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_2' (LeNet/src/conv2d_layer3.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (LeNet/src/conv2d_layer3.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/conv2d_layer3.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/conv2d_layer3.cpp:6:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_row' (LeNet/src/conv2d_layer3.cpp:6:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (LeNet/src/conv2d_layer3.cpp:6:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_2' (LeNet/src/avgpool_layer4.cpp:5:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_7_1' (LeNet/src/avgpool_layer4.cpp:5:9) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_column' (LeNet/src/avgpool_layer4.cpp:5:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_row' (LeNet/src/avgpool_layer4.cpp:5:9) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel_column' (LeNet/src/avgpool_layer4.cpp:5:12) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_4' (LeNet/src/avgpool_layer4.cpp:5:16) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_11_2' (LeNet/src/dense_layer5.cpp:8:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (LeNet/src/dense_layer5.cpp:8:6) in function 'LeNet'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_5' (LeNet/src/dense_layer5.cpp:8:24) in function 'LeNet'.
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_weight_layer1.V' (LeNet/src/LeNet.cpp:14:35)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_weight_layer3.V' (LeNet/src/LeNet.cpp:23:39)
INFO: [HLS 200-472] Inferring partial write operation for 'kernel_bias_layer3.V' (LeNet/src/LeNet.cpp:25:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_param.weight_arr.V' (LeNet/src/LeNet.cpp:29:29)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_param.bias_arr.V' (LeNet/src/LeNet.cpp:31:27)
INFO: [HLS 200-472] Inferring partial write operation for 'image_data_r.V' (LeNet/src/LeNet.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V' (LeNet/src/conv2d_layer1.cpp:12:30)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_output.V' (LeNet/src/conv2d_layer1.cpp:31:28)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_output.V' (LeNet/src/avgpool_layer2.cpp:10:33)
INFO: [HLS 200-472] Inferring partial write operation for 'layer3_output.V' (LeNet/src/conv2d_layer3.cpp:12:34)
INFO: [HLS 200-472] Inferring partial write operation for 'layer3_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'layer3_output.V' (LeNet/src/conv2d_layer3.cpp:33:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4_output.V' (LeNet/src/avgpool_layer4.cpp:10:32)
INFO: [HLS 200-472] Inferring partial write operation for 'layer4_output.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'layer4_flatten.V' (LeNet/src/dense_layer5.cpp:13:30)
INFO: [HLS 200-472] Inferring partial write operation for 'layer5_output.V' (LeNet/src/dense_layer5.cpp:16:20)
INFO: [HLS 200-472] Inferring partial write operation for 'layer5_output.V' (LeNet/src/dense_layer5.cpp:21:21)
INFO: [HLS 200-472] Inferring partial write operation for 'layer5_output.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.293 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_24_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_28_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_30_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_12_VITIS_LOOP_39_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_12_VITIS_LOOP_39_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_kernel_row_loop_row_loop_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'kernel_row_loop_row_loop_column'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'kernel_row_loop_row_loop_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, function 'sigmoid'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 44, loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'loop_output_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_kernel_row_loop_row_loop_column2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1319) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'kernel_row_loop_row_loop_column'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'kernel_row_loop_row_loop_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 44, loop 'VITIS_LOOP_29_3_VITIS_LOOP_30_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.778 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_15_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_15_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_18_5_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_5_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_18_5_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_23_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet_Pipeline_VITIS_LOOP_52_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' pipeline 'VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.319 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_15_4' pipeline 'VITIS_LOOP_15_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' pipeline 'VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_24_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_24_9' pipeline 'VITIS_LOOP_24_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_24_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_28_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_28_10' pipeline 'VITIS_LOOP_28_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_28_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_30_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_30_11' pipeline 'VITIS_LOOP_30_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_30_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13' pipeline 'VITIS_LOOP_38_12_VITIS_LOOP_39_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_kernel_row_loop_row_loop_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_kernel_row_loop_row_loop_column' pipeline 'kernel_row_loop_row_loop_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_285_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_kernel_row_loop_row_loop_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline 'VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_loop_output_channel' pipeline 'loop_output_channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_loop_output_channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_kernel_row_loop_row_loop_column2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_kernel_row_loop_row_loop_column2' pipeline 'kernel_row_loop_row_loop_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_kernel_row_loop_row_loop_column2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_30_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.494 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33' pipeline 'VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.999 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' pipeline 'VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_15_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_15_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_18_5_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_18_5_loop' pipeline 'VITIS_LOOP_18_5_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_18_5_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_23_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_23_6' pipeline 'VITIS_LOOP_23_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_23_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet_Pipeline_VITIS_LOOP_52_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LeNet_Pipeline_VITIS_LOOP_52_14' pipeline 'VITIS_LOOP_52_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet_Pipeline_VITIS_LOOP_52_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet/image_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNet/param_arr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNet' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.103 GB.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer4_flatten_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_kernel_weight_layer1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_kernel_bias_layer3_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_dense_param_weight_arr_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_dense_param_bias_arr_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_image_data_r_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer1_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer2_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer3_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer4_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LeNet_layer5_output_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.389 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.103 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for LeNet.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43 seconds. CPU system time: 3 seconds. Elapsed time: 118.431 seconds; current allocated memory: 341.637 MB.
INFO: [HLS 200-112] Total CPU user time: 44 seconds. Total CPU system time: 4 seconds. Total elapsed time: 119.742 seconds; peak allocated memory: 1.103 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=LeNet
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Project/FPGA/HLS/IP
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name LeNet -format ip_catalog -output D:/Project/FPGA/HLS/IP -rtl verilog 
INFO: [HLS 200-1510] Running: source ./LeNet/release_sln/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LeNet LeNet 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 image_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer1 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer1_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 avgpool_layer2 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer2/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer2_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 conv2d_layer3 layer3_output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 conv2d_layer3 kernel_weight 
INFO: [HLS 200-1510] Running: set_directive_pipeline avgpool_layer4/loop_output_channel 
INFO: [HLS 200-1510] Running: set_directive_pipeline dense_layer5/loop 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 114.423 seconds; current allocated memory: 322.238 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 115.972 seconds; peak allocated memory: 1.103 GB.
