# CY8CPROTO-062-4343W PSoCâ„¢ 6 Wi-Fi BT Prototyping Kit configuration

# Copyright (c) 2021 Cypress Semiconductor Corporation.
# SPDX-License-Identifier: Apache-2.0

if BOARD_CY8CPROTO_062_4343W

config BOARD
	default "cy8cproto_062_4343w"

if WIFI || BT

# Select CYW43XXX part and module
choice CYW43XXX_PART
	default CYW4343W
endchoice

choice CYW4343W_MODULE
	default CYW4343W_MURATA_1DX
endchoice

endif # WIFI || BT

if WIFI

config WIFI_CYW43XXX
	default y

# Enable L2 Ethernet
config NET_L2_ETHERNET
	default y

endif # WIFI

if BT

# Select HCI components
config UART
	bool
	default y

config BT_UART
	default y

choice BT_HCI_BUS_TYPE
	default BT_H4
endchoice

config BT_CYW43XXX
	default y

# Disable ATT_ENFORCE_FLOW feature, CYW4343 informs about
# frees buffer (HCL Number Of Completed Packets event) after
# second packet. Refer to SWINTEGRATION-627.
config BT_ATT_ENFORCE_FLOW
	default n

endif # BT

endif   # BOARD_CY8CPROTO_062_4343W
