#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16c4c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16c4e10 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0x16c2df0 .functor NOT 1, L_0x16f7c20, C4<0>, C4<0>, C4<0>;
L_0x16f7980 .functor XOR 1, L_0x16f7790, L_0x16f78e0, C4<0>, C4<0>;
L_0x16f7b10 .functor XOR 1, L_0x16f7980, L_0x16f7a40, C4<0>, C4<0>;
v0x16f6190_0 .net *"_ivl_10", 0 0, L_0x16f7a40;  1 drivers
v0x16f6290_0 .net *"_ivl_12", 0 0, L_0x16f7b10;  1 drivers
v0x16f6370_0 .net *"_ivl_2", 0 0, L_0x16f76f0;  1 drivers
v0x16f6430_0 .net *"_ivl_4", 0 0, L_0x16f7790;  1 drivers
v0x16f6510_0 .net *"_ivl_6", 0 0, L_0x16f78e0;  1 drivers
v0x16f6640_0 .net *"_ivl_8", 0 0, L_0x16f7980;  1 drivers
v0x16f6720_0 .net "a", 0 0, v0x16f4de0_0;  1 drivers
v0x16f67c0_0 .net "b", 0 0, v0x16f4e80_0;  1 drivers
v0x16f6860_0 .net "c", 0 0, v0x16f4f20_0;  1 drivers
v0x16f6990_0 .var "clk", 0 0;
v0x16f6a30_0 .net "out_dut", 0 0, L_0x16f7590;  1 drivers
v0x16f6ad0_0 .net "out_ref", 0 0, L_0x16c36b0;  1 drivers
v0x16f6b70_0 .var/2u "stats1", 159 0;
v0x16f6c10_0 .var/2u "strobe", 0 0;
v0x16f6cb0_0 .net "tb_match", 0 0, L_0x16f7c20;  1 drivers
v0x16f6d70_0 .net "tb_mismatch", 0 0, L_0x16c2df0;  1 drivers
v0x16f6e30_0 .net "wavedrom_enable", 0 0, v0x16f5090_0;  1 drivers
v0x16f6ed0_0 .net "wavedrom_title", 511 0, v0x16f5180_0;  1 drivers
L_0x16f76f0 .concat [ 1 0 0 0], L_0x16c36b0;
L_0x16f7790 .concat [ 1 0 0 0], L_0x16c36b0;
L_0x16f78e0 .concat [ 1 0 0 0], L_0x16f7590;
L_0x16f7a40 .concat [ 1 0 0 0], L_0x16c36b0;
L_0x16f7c20 .cmp/eeq 1, L_0x16f76f0, L_0x16f7b10;
S_0x16ce690 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x16c4e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x16cf100 .functor OR 1, v0x16f4de0_0, v0x16f4e80_0, C4<0>, C4<0>;
L_0x16c36b0 .functor OR 1, L_0x16cf100, v0x16f4f20_0, C4<0>, C4<0>;
v0x16c3060_0 .net *"_ivl_0", 0 0, L_0x16cf100;  1 drivers
v0x16c3100_0 .net "a", 0 0, v0x16f4de0_0;  alias, 1 drivers
v0x16f4020_0 .net "b", 0 0, v0x16f4e80_0;  alias, 1 drivers
v0x16f40c0_0 .net "c", 0 0, v0x16f4f20_0;  alias, 1 drivers
v0x16f4180_0 .net "out", 0 0, L_0x16c36b0;  alias, 1 drivers
S_0x16f4310 .scope module, "stim1" "stimulus_gen" 3 90, 3 16 0, S_0x16c4e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x16f4de0_0 .var "a", 0 0;
v0x16f4e80_0 .var "b", 0 0;
v0x16f4f20_0 .var "c", 0 0;
v0x16f4ff0_0 .net "clk", 0 0, v0x16f6990_0;  1 drivers
v0x16f5090_0 .var "wavedrom_enable", 0 0;
v0x16f5180_0 .var "wavedrom_title", 511 0;
S_0x16f45e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 37, 3 37 0, S_0x16f4310;
 .timescale -12 -12;
v0x16f4820_0 .var/2s "count", 31 0;
E_0x16ca250/0 .event negedge, v0x16f4ff0_0;
E_0x16ca250/1 .event posedge, v0x16f4ff0_0;
E_0x16ca250 .event/or E_0x16ca250/0, E_0x16ca250/1;
E_0x16ca4b0 .event posedge, v0x16f4ff0_0;
S_0x16f4920 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x16f4310;
 .timescale -12 -12;
v0x16f4b20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16f4c00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x16f4310;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16f52e0 .scope module, "top_module1" "top_module" 3 102, 4 1 0, S_0x16c4e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x16f7170 .functor NOT 1, v0x16f4de0_0, C4<0>, C4<0>, C4<0>;
L_0x16f7200 .functor AND 1, L_0x16f7170, v0x16f4e80_0, C4<1>, C4<1>;
L_0x16f7290 .functor AND 1, L_0x16f7200, v0x16f4f20_0, C4<1>, C4<1>;
L_0x16f7300 .functor AND 1, v0x16f4de0_0, v0x16f4e80_0, C4<1>, C4<1>;
L_0x16f73a0 .functor OR 1, L_0x16f7290, L_0x16f7300, C4<0>, C4<0>;
L_0x16f74e0 .functor AND 1, v0x16f4de0_0, v0x16f4f20_0, C4<1>, C4<1>;
L_0x16f7590 .functor OR 1, L_0x16f73a0, L_0x16f74e0, C4<0>, C4<0>;
v0x16f5580_0 .net *"_ivl_0", 0 0, L_0x16f7170;  1 drivers
v0x16f5660_0 .net *"_ivl_10", 0 0, L_0x16f74e0;  1 drivers
v0x16f5740_0 .net *"_ivl_2", 0 0, L_0x16f7200;  1 drivers
v0x16f5830_0 .net *"_ivl_4", 0 0, L_0x16f7290;  1 drivers
v0x16f5910_0 .net *"_ivl_6", 0 0, L_0x16f7300;  1 drivers
v0x16f5a40_0 .net *"_ivl_8", 0 0, L_0x16f73a0;  1 drivers
v0x16f5b20_0 .net "a", 0 0, v0x16f4de0_0;  alias, 1 drivers
v0x16f5c10_0 .net "b", 0 0, v0x16f4e80_0;  alias, 1 drivers
v0x16f5d00_0 .net "c", 0 0, v0x16f4f20_0;  alias, 1 drivers
v0x16f5e30_0 .net "out", 0 0, L_0x16f7590;  alias, 1 drivers
S_0x16f5f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x16c4e10;
 .timescale -12 -12;
E_0x16ca000 .event anyedge, v0x16f6c10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16f6c10_0;
    %nor/r;
    %assign/vec4 v0x16f6c10_0, 0;
    %wait E_0x16ca000;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16f4310;
T_3 ;
    %fork t_1, S_0x16f45e0;
    %jmp t_0;
    .scope S_0x16f45e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16f4820_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x16f4f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e80_0, 0;
    %assign/vec4 v0x16f4de0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16ca4b0;
    %load/vec4 v0x16f4820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x16f4820_0, 0, 32;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x16f4f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e80_0, 0;
    %assign/vec4 v0x16f4de0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16f4c00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16ca250;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x16f4de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e80_0, 0;
    %assign/vec4 v0x16f4f20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .scope S_0x16f4310;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x16c4e10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f6990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f6c10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16c4e10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x16f6990_0;
    %inv;
    %store/vec4 v0x16f6990_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16c4e10;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16f4ff0_0, v0x16f6d70_0, v0x16f6720_0, v0x16f67c0_0, v0x16f6860_0, v0x16f6ad0_0, v0x16f6a30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16c4e10;
T_7 ;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16c4e10;
T_8 ;
    %wait E_0x16ca250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f6b70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f6b70_0, 4, 32;
    %load/vec4 v0x16f6cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f6b70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f6b70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f6b70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16f6ad0_0;
    %load/vec4 v0x16f6ad0_0;
    %load/vec4 v0x16f6a30_0;
    %xor;
    %load/vec4 v0x16f6ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f6b70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x16f6b70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f6b70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap1/kmap1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap1/iter0/response49/top_module.sv";
