NDS Database:  version P.20131013

NDS_INFO | xbr | 2C128100 | XC2C128-7-VQ100

DEVICE | 2C128 | 2C128100 | 

NETWORK | glib_cpld | 0 | 0 | 536887302 | 0

INPUT_INSTANCE | 0 | 0 | NULL | cpld_a21_in_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | cpld_a21_in | 4167 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | cpld_a21_in_II/UIM | 4171 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a21_in_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PinTrst | cpld_a21_out_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | cpld_a21_in_II/UIM | 4171 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a21_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | cpld_a21_out_MC.Q | 4199 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a21_out_MC.Q | cpld_a21_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | cpld_a21_out_MC.OE | 4201 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a21_out_MC.BUFOE.OUT | cpld_a21_out_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | cpld_a21_out_MC.SI | cpld_a21_out_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | cpld_a21_in_II/UIM | 4171 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a21_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | cpld_a21_out_MC.D1 | 4169 | ? | 0 | 0 | cpld_a21_out_MC | NULL | NULL | cpld_a21_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | cpld_a21_in_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | cpld_a21_out_MC.D2 | 4170 | ? | 0 | 0 | cpld_a21_out_MC | NULL | NULL | cpld_a21_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | cpld_a21_out_MC.REG | cpld_a21_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | cpld_a21_out_MC.D | 4168 | ? | 0 | 0 | cpld_a21_out_MC | NULL | NULL | cpld_a21_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | cpld_a21_out_MC.Q | 4198 | ? | 0 | 0 | cpld_a21_out_MC | NULL | NULL | cpld_a21_out_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | cpld_a21_out_MC.BUFOE | cpld_a21_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | cpld_a21_out_MC.BUFOE.OUT | 4200 | ? | 0 | 0 | cpld_a21_out_MC | NULL | NULL | cpld_a21_out_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv | mmc_low_voltage_pok_MC | glib_cpld_COPY_0_COPY_0 | 256 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_prsnt_m2c_l<2>_II/UIM | 4176 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_prsnt_m2c_l<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_pg_m2c<2>_II/UIM | 4178 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_pg_m2c<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_prsnt_m2c_l<1>_II/UIM | 4180 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_prsnt_m2c_l<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_pg_m2c<1>_II/UIM | 4182 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_pg_m2c<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | mmc_low_voltage_pok_MC.Q | 4476 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | mmc_low_voltage_pok_MC.UIM | 4441 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 0 | MC_GLB
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB

SIGNAL_INSTANCE | mmc_low_voltage_pok_MC.SI | mmc_low_voltage_pok_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_prsnt_m2c_l<2>_II/UIM | 4176 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_prsnt_m2c_l<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_pg_m2c<2>_II/UIM | 4178 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_pg_m2c<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_prsnt_m2c_l<1>_II/UIM | 4180 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_prsnt_m2c_l<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmc_pg_m2c<1>_II/UIM | 4182 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_pg_m2c<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | mmc_low_voltage_pok_MC.D1 | 4174 | ? | 0 | 0 | mmc_low_voltage_pok_MC | NULL | NULL | mmc_low_voltage_pok_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | mmc_low_voltage_pok_MC.D2 | 4173 | ? | 0 | 0 | mmc_low_voltage_pok_MC | NULL | NULL | mmc_low_voltage_pok_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | fmcx_pg_c2m_MC.UIM
SPPTERM | 2 | IV_FALSE | fmc_prsnt_m2c_l<2>_II/UIM | IV_FALSE | fmc_pg_m2c<2>_II/UIM
SPPTERM | 2 | IV_FALSE | fmc_prsnt_m2c_l<1>_II/UIM | IV_FALSE | fmc_pg_m2c<1>_II/UIM

SRFF_INSTANCE | mmc_low_voltage_pok_MC.REG | mmc_low_voltage_pok_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | mmc_low_voltage_pok_MC.D | 4172 | ? | 0 | 0 | mmc_low_voltage_pok_MC | NULL | NULL | mmc_low_voltage_pok_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | mmc_low_voltage_pok_MC.Q | 4196 | ? | 0 | 0 | mmc_low_voltage_pok_MC | NULL | NULL | mmc_low_voltage_pok_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | fmc_prsnt_m2c_l<2>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fmc_prsnt_m2c_l<2> | 4175 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fmc_prsnt_m2c_l<2>_II/UIM | 4176 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_prsnt_m2c_l<2>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | fmc_pg_m2c<2>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fmc_pg_m2c<2> | 4177 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fmc_pg_m2c<2>_II/UIM | 4178 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_pg_m2c<2>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | fmc_prsnt_m2c_l<1>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fmc_prsnt_m2c_l<1> | 4179 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fmc_prsnt_m2c_l<1>_II/UIM | 4180 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_prsnt_m2c_l<1>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | fmc_pg_m2c<1>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fmc_pg_m2c<1> | 4181 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fmc_pg_m2c<1>_II/UIM | 4182 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmc_pg_m2c<1>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | fmcx_pg_c2m_MC | glib_cpld_COPY_0_COPY_0 | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_3v3_II/UIM | 4187 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_3v3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_2v5_II/UIM | 4189 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_2v5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_1v5_II/UIM | 4191 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_1v5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_1v0_II/UIM | 4193 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_1v0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | fmcx_pg_c2m_MC.Q | 4364 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fmcx_pg_c2m_MC.SI | fmcx_pg_c2m_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_3v3_II/UIM | 4187 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_3v3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_2v5_II/UIM | 4189 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_2v5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_1v5_II/UIM | 4191 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_1v5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_1v0_II/UIM | 4193 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_1v0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fmcx_pg_c2m_MC.D1 | 4184 | ? | 0 | 0 | fmcx_pg_c2m_MC | NULL | NULL | fmcx_pg_c2m_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | pgood_3v3_II/UIM | IV_TRUE | pgood_2v5_II/UIM | IV_TRUE | pgood_1v5_II/UIM | IV_TRUE | pgood_1v0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fmcx_pg_c2m_MC.D2 | 4185 | ? | 0 | 0 | fmcx_pg_c2m_MC | NULL | NULL | fmcx_pg_c2m_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fmcx_pg_c2m_MC.REG | fmcx_pg_c2m_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fmcx_pg_c2m_MC.D | 4183 | ? | 0 | 0 | fmcx_pg_c2m_MC | NULL | NULL | fmcx_pg_c2m_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fmcx_pg_c2m_MC.Q | 4194 | ? | 0 | 0 | fmcx_pg_c2m_MC | NULL | NULL | fmcx_pg_c2m_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | pgood_3v3_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | pgood_3v3 | 4186 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | pgood_3v3_II/UIM | 4187 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_3v3_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | pgood_2v5_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | pgood_2v5 | 4188 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | pgood_2v5_II/UIM | 4189 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_2v5_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | pgood_1v5_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | pgood_1v5 | 4190 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | pgood_1v5_II/UIM | 4191 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_1v5_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | pgood_1v0_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | pgood_1v0 | 4192 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | pgood_1v0_II/UIM | 4193 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | pgood_1v0_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | cpld_a21_out | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | cpld_a21_out_MC.Q | 4199 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a21_out_MC.Q | cpld_a21_out_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | cpld_a21_out_MC.OE | 4201 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a21_out_MC.BUFOE.OUT | cpld_a21_out_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | cpld_a21_out | 4202 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a21_out | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | cpld_a22_in_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | cpld_a22_in | 4203 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | cpld_a22_in_II/UIM | 4207 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a22_in_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv+PinTrst | cpld_a22_out_MC | glib_cpld_COPY_0_COPY_0 | 16640 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | cpld_a22_in_II/UIM | 4207 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a22_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | configuration_error_latch | 4208 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | configuration_error_latch_MC.Q | configuration_error_latch_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_done_latch | 4323 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_done_latch_MC.Q | fpga_done_latch_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<2>_II/UIM | 4332 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | cpld_a22_out_MC.Q | 4334 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a22_out_MC.Q | cpld_a22_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | cpld_a22_out_MC.OE | 4336 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a22_out_MC.BUFOE.OUT | cpld_a22_out_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | cpld_a22_out_MC.SI | cpld_a22_out_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | cpld_a22_in_II/UIM | 4207 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a22_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | configuration_error_latch | 4208 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | configuration_error_latch_MC.Q | configuration_error_latch_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_done_latch | 4323 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_done_latch_MC.Q | fpga_done_latch_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<2>_II/UIM | 4332 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | cpld_a22_out_MC.D1 | 4206 | ? | 0 | 0 | cpld_a22_out_MC | NULL | NULL | cpld_a22_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | cpld_a22_out_MC.D2 | 4205 | ? | 0 | 0 | cpld_a22_out_MC | NULL | NULL | cpld_a22_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | cpld_a22_in_II/UIM | IV_TRUE | configuration_error_latch
SPPTERM | 2 | IV_FALSE | cpld_a22_in_II/UIM | IV_TRUE | fpga_done_latch
SPPTERM | 3 | IV_FALSE | configuration_error_latch | IV_FALSE | fpga_done_latch | IV_FALSE | sw<2>_II/UIM

SRFF_INSTANCE | cpld_a22_out_MC.REG | cpld_a22_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | cpld_a22_out_MC.D | 4204 | ? | 0 | 0 | cpld_a22_out_MC | NULL | NULL | cpld_a22_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | cpld_a22_out_MC.Q | 4333 | ? | 0 | 0 | cpld_a22_out_MC | NULL | NULL | cpld_a22_out_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | cpld_a22_out_MC.BUFOE | cpld_a22_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | cpld_a22_out_MC.BUFOE.OUT | 4335 | ? | 0 | 0 | cpld_a22_out_MC | NULL | NULL | cpld_a22_out_MC.BUFOE | 0 | 10 | BUF_OUT

MACROCELL_INSTANCE | Inv+PrldLow | configuration_error_latch_MC | glib_cpld_COPY_0_COPY_0 | 1280 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_II/UIM | 4215 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_program_b_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_init_b_II/UIM | 4217 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_init_b_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | error_check_enable | 4218 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | error_check_enable_MC.Q | error_check_enable_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_init_b_r | 4317 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_init_b_r_MC.Q | fpga_init_b_r_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4322 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | N_PZ_296
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | configuration_error_latch | 4208 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | configuration_error_latch_MC.Q | configuration_error_latch_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | configuration_error_latch_MC.SI | configuration_error_latch_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_II/UIM | 4215 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_program_b_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_init_b_II/UIM | 4217 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_init_b_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | error_check_enable | 4218 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | error_check_enable_MC.Q | error_check_enable_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_init_b_r | 4317 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_init_b_r_MC.Q | fpga_init_b_r_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | configuration_error_latch_MC.D1 | 4212 | ? | 0 | 0 | configuration_error_latch_MC | NULL | NULL | configuration_error_latch_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | configuration_error_latch_MC.D2 | 4211 | ? | 0 | 0 | configuration_error_latch_MC | NULL | NULL | configuration_error_latch_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | configuration_error_latch_MC.CLKF | 4213 | ? | 0 | 0 | configuration_error_latch_MC | NULL | NULL | configuration_error_latch_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_TRUE | fpga_program_b_II/UIM | IV_FALSE | fpga_init_b_II/UIM | IV_TRUE | error_check_enable | IV_TRUE | fpga_init_b_r

SRFF_INSTANCE | configuration_error_latch_MC.REG | configuration_error_latch_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | configuration_error_latch_MC.D | 4210 | ? | 0 | 0 | configuration_error_latch_MC | NULL | NULL | configuration_error_latch_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | configuration_error_latch_MC.CLKF | 4213 | ? | 0 | 0 | configuration_error_latch_MC | NULL | NULL | configuration_error_latch_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_TRUE | fpga_program_b_II/UIM | IV_FALSE | fpga_init_b_II/UIM | IV_TRUE | error_check_enable | IV_TRUE | fpga_init_b_r
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4322 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | N_PZ_296
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | configuration_error_latch_MC.Q | 4209 | ? | 0 | 0 | configuration_error_latch_MC | NULL | NULL | configuration_error_latch_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | fpga_program_b_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fpga_program_b | 4214 | PIPO | 0 | 64 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_program_b | 0 | 6 | OI_OUT
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fpga_program_b_II/UIM | 4215 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_program_b_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | fpga_init_b_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fpga_init_b | 4216 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fpga_init_b_II/UIM | 4217 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_init_b_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow | error_check_enable_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | error_check_enable | 4218 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | error_check_enable_MC.Q | error_check_enable_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | error_check_enable | 4218 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | error_check_enable_MC.Q | error_check_enable_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | error_check_enable_MC.SI | error_check_enable_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | error_check_enable | 4218 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | error_check_enable_MC.Q | error_check_enable_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | error_check_enable_MC.D1 | 4222 | ? | 0 | 0 | error_check_enable_MC | NULL | NULL | error_check_enable_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | error_check_enable_MC.D2 | 4221 | ? | 0 | 0 | error_check_enable_MC | NULL | NULL | error_check_enable_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | error_check_enable | IV_TRUE | fpga_program_b_trigger
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | error_check_enable_MC.REG | error_check_enable_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | error_check_enable_MC.D | 4220 | ? | 0 | 0 | error_check_enable_MC | NULL | NULL | error_check_enable_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | error_check_enable_MC.Q | 4219 | ? | 0 | 0 | error_check_enable_MC | NULL | NULL | error_check_enable_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | fpga_program_b_trigger_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | v6_cpld<5>_II/IREG | 4571 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<5>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | fpga_program_b_trigger_MC.REG | fpga_program_b_trigger_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | v6_cpld<5>_II/IREG | 4571 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<5>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_program_b_trigger_MC.Q | 4224 | ? | 0 | 0 | fpga_program_b_trigger_MC | NULL | NULL | fpga_program_b_trigger_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | xtal_cpld_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | xtal_cpld | 4225 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow+Tff | timer2<10>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<10>_MC.SI | timer2<10>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<10>_MC.D1 | 4231 | ? | 0 | 0 | timer2<10>_MC | NULL | NULL | timer2<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<10>_MC.D2 | 4230 | ? | 0 | 0 | timer2<10>_MC | NULL | NULL | timer2<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | timer2<10> | IV_FALSE | N_PZ_296
SPPTERM | 7 | IV_FALSE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_FALSE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_FALSE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>

SRFF_INSTANCE | timer2<10>_MC.REG | timer2<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<10>_MC.D | 4229 | ? | 0 | 0 | timer2<10>_MC | NULL | NULL | timer2<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<10>_MC.Q | 4228 | ? | 0 | 0 | timer2<10>_MC | NULL | NULL | timer2<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<6>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<6>_MC.SI | timer2<6>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<6>_MC.D1 | 4236 | ? | 0 | 0 | timer2<6>_MC | NULL | NULL | timer2<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<6>_MC.D2 | 4235 | ? | 0 | 0 | timer2<6>_MC | NULL | NULL | timer2<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<6> | IV_FALSE | N_PZ_216
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<6> | IV_TRUE | N_PZ_216
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<6>_MC.REG | timer2<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<6>_MC.D | 4234 | ? | 0 | 0 | timer2<6>_MC | NULL | NULL | timer2<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<6>_MC.Q | 4233 | ? | 0 | 0 | timer2<6>_MC | NULL | NULL | timer2<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_216_MC | glib_cpld_COPY_0_COPY_0 | 0 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<5> | 4312 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<5>_MC.Q | timer2<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_216_MC.SI | N_PZ_216_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<5> | 4312 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<5>_MC.Q | timer2<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_216_MC.D1 | 4240 | ? | 0 | 0 | N_PZ_216_MC | NULL | NULL | N_PZ_216_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_TRUE | timer2<3> | IV_TRUE | timer2<4> | IV_TRUE | timer2<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_216_MC.D2 | 4241 | ? | 0 | 0 | N_PZ_216_MC | NULL | NULL | N_PZ_216_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_216_MC.REG | N_PZ_216_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_216_MC.D | 4239 | ? | 0 | 0 | N_PZ_216_MC | NULL | NULL | N_PZ_216_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_216_MC.Q | 4238 | ? | 0 | 0 | N_PZ_216_MC | NULL | NULL | N_PZ_216_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | timer2<0>_MC | glib_cpld_COPY_0_COPY_0 | 5376 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<0>_MC.SI | timer2<0>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<0>_MC.D1 | 4246 | ? | 0 | 0 | timer2<0>_MC | NULL | NULL | timer2<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<0>_MC.D2 | 4245 | ? | 0 | 0 | timer2<0>_MC | NULL | NULL | timer2<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | timer2<0> | IV_FALSE | N_PZ_296
SPPTERM | 12 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<0>_MC.REG | timer2<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<0>_MC.D | 4244 | ? | 0 | 0 | timer2<0>_MC | NULL | NULL | timer2<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<0>_MC.Q | 4243 | ? | 0 | 0 | timer2<0>_MC | NULL | NULL | timer2<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer2<11>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<11>_MC.SI | timer2<11>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<11>_MC.D1 | 4251 | ? | 0 | 0 | timer2<11>_MC | NULL | NULL | timer2<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<11>_MC.D2 | 4250 | ? | 0 | 0 | timer2<11>_MC | NULL | NULL | timer2<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | timer2<11> | IV_FALSE | N_PZ_296
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_FALSE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_FALSE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>

SRFF_INSTANCE | timer2<11>_MC.REG | timer2<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<11>_MC.D | 4249 | ? | 0 | 0 | timer2<11>_MC | NULL | NULL | timer2<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<11>_MC.Q | 4248 | ? | 0 | 0 | timer2<11>_MC | NULL | NULL | timer2<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<7>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<7>_MC.SI | timer2<7>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<7>_MC.D1 | 4256 | ? | 0 | 0 | timer2<7>_MC | NULL | NULL | timer2<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<7>_MC.D2 | 4255 | ? | 0 | 0 | timer2<7>_MC | NULL | NULL | timer2<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<6> | IV_TRUE | timer2<7>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<7>
SPPTERM | 5 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_FALSE | timer2<7>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<7>_MC.REG | timer2<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<7>_MC.D | 4254 | ? | 0 | 0 | timer2<7>_MC | NULL | NULL | timer2<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<7>_MC.Q | 4253 | ? | 0 | 0 | timer2<7>_MC | NULL | NULL | timer2<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer2<12>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<12>_MC.SI | timer2<12>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<12>_MC.D1 | 4261 | ? | 0 | 0 | timer2<12>_MC | NULL | NULL | timer2<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<12>_MC.D2 | 4260 | ? | 0 | 0 | timer2<12>_MC | NULL | NULL | timer2<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | timer2<12> | IV_FALSE | N_PZ_296
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_FALSE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>

SRFF_INSTANCE | timer2<12>_MC.REG | timer2<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<12>_MC.D | 4259 | ? | 0 | 0 | timer2<12>_MC | NULL | NULL | timer2<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<12>_MC.Q | 4258 | ? | 0 | 0 | timer2<12>_MC | NULL | NULL | timer2<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<8>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<8>_MC.SI | timer2<8>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<8>_MC.D1 | 4266 | ? | 0 | 0 | timer2<8>_MC | NULL | NULL | timer2<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<8>_MC.D2 | 4265 | ? | 0 | 0 | timer2<8>_MC | NULL | NULL | timer2<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<6> | IV_TRUE | timer2<8>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<8>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<7> | IV_TRUE | timer2<8>
SPPTERM | 6 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_FALSE | timer2<8>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<8>_MC.REG | timer2<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<8>_MC.D | 4264 | ? | 0 | 0 | timer2<8>_MC | NULL | NULL | timer2<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<8>_MC.Q | 4263 | ? | 0 | 0 | timer2<8>_MC | NULL | NULL | timer2<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer2<13>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<13>_MC.SI | timer2<13>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<13>_MC.D1 | 4271 | ? | 0 | 0 | timer2<13>_MC | NULL | NULL | timer2<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<13>_MC.D2 | 4270 | ? | 0 | 0 | timer2<13>_MC | NULL | NULL | timer2<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | timer2<13> | IV_FALSE | N_PZ_296
SPPTERM | 10 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
SPPTERM | 10 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
SPPTERM | 10 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>

SRFF_INSTANCE | timer2<13>_MC.REG | timer2<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<13>_MC.D | 4269 | ? | 0 | 0 | timer2<13>_MC | NULL | NULL | timer2<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<13>_MC.Q | 4268 | ? | 0 | 0 | timer2<13>_MC | NULL | NULL | timer2<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | timer2<9>_MC | glib_cpld_COPY_0_COPY_0 | 5376 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<9>_MC.SI | timer2<9>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<9>_MC.D1 | 4276 | ? | 0 | 0 | timer2<9>_MC | NULL | NULL | timer2<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<9>_MC.D2 | 4275 | ? | 0 | 0 | timer2<9>_MC | NULL | NULL | timer2<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | timer2<6> | IV_TRUE | N_PZ_296
SPPTERM | 2 | IV_FALSE | N_PZ_216 | IV_TRUE | N_PZ_296
SPPTERM | 2 | IV_FALSE | timer2<7> | IV_TRUE | N_PZ_296
SPPTERM | 2 | IV_FALSE | timer2<8> | IV_TRUE | N_PZ_296
SPPTERM | 2 | IV_FALSE | timer2<9> | IV_FALSE | N_PZ_296
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<11> | IV_TRUE | timer2<12> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<9>_MC.REG | timer2<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<9>_MC.D | 4274 | ? | 0 | 0 | timer2<9>_MC | NULL | NULL | timer2<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<9>_MC.Q | 4273 | ? | 0 | 0 | timer2<9>_MC | NULL | NULL | timer2<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_296_MC | glib_cpld_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_296_MC.SI | N_PZ_296_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_296_MC.D1 | 4280 | ? | 0 | 0 | N_PZ_296_MC | NULL | NULL | N_PZ_296_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_296_MC.D2 | 4281 | ? | 0 | 0 | N_PZ_296_MC | NULL | NULL | N_PZ_296_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_296_MC.REG | N_PZ_296_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_296_MC.D | 4279 | ? | 0 | 0 | N_PZ_296_MC | NULL | NULL | N_PZ_296_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_296_MC.Q | 4278 | ? | 0 | 0 | N_PZ_296_MC | NULL | NULL | N_PZ_296_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer2<14>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<14>_MC.SI | timer2<14>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<14>_MC.D1 | 4286 | ? | 0 | 0 | timer2<14>_MC | NULL | NULL | timer2<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<14>_MC.D2 | 4285 | ? | 0 | 0 | timer2<14>_MC | NULL | NULL | timer2<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_296 | IV_TRUE | timer2<14>
SPPTERM | 11 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
SPPTERM | 11 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>

SRFF_INSTANCE | timer2<14>_MC.REG | timer2<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<14>_MC.D | 4284 | ? | 0 | 0 | timer2<14>_MC | NULL | NULL | timer2<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<14>_MC.Q | 4283 | ? | 0 | 0 | timer2<14>_MC | NULL | NULL | timer2<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<15>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<15>_MC.SI | timer2<15>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<15>_MC.D1 | 4291 | ? | 0 | 0 | timer2<15>_MC | NULL | NULL | timer2<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<15>_MC.D2 | 4290 | ? | 0 | 0 | timer2<15>_MC | NULL | NULL | timer2<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<15>
SPPTERM | 12 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14>

SRFF_INSTANCE | timer2<15>_MC.REG | timer2<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<15>_MC.D | 4289 | ? | 0 | 0 | timer2<15>_MC | NULL | NULL | timer2<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<15>_MC.Q | 4288 | ? | 0 | 0 | timer2<15>_MC | NULL | NULL | timer2<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<1>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<1>_MC.SI | timer2<1>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<1>_MC.D1 | 4296 | ? | 0 | 0 | timer2<1>_MC | NULL | NULL | timer2<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<1>_MC.D2 | 4295 | ? | 0 | 0 | timer2<1>_MC | NULL | NULL | timer2<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_FALSE | timer2<1>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<1>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<1>_MC.REG | timer2<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<1>_MC.D | 4294 | ? | 0 | 0 | timer2<1>_MC | NULL | NULL | timer2<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<1>_MC.Q | 4293 | ? | 0 | 0 | timer2<1>_MC | NULL | NULL | timer2<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<2>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<2>_MC.SI | timer2<2>_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<2>_MC.D1 | 4301 | ? | 0 | 0 | timer2<2>_MC | NULL | NULL | timer2<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<2>_MC.D2 | 4300 | ? | 0 | 0 | timer2<2>_MC | NULL | NULL | timer2<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<2>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<1> | IV_TRUE | timer2<2>
SPPTERM | 5 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_FALSE | timer2<2>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<2>_MC.REG | timer2<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<2>_MC.D | 4299 | ? | 0 | 0 | timer2<2>_MC | NULL | NULL | timer2<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<2>_MC.Q | 4298 | ? | 0 | 0 | timer2<2>_MC | NULL | NULL | timer2<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<3>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<3>_MC.SI | timer2<3>_MC | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<3>_MC.D1 | 4306 | ? | 0 | 0 | timer2<3>_MC | NULL | NULL | timer2<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<3>_MC.D2 | 4305 | ? | 0 | 0 | timer2<3>_MC | NULL | NULL | timer2<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<3>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<1> | IV_TRUE | timer2<3>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<2> | IV_TRUE | timer2<3>
SPPTERM | 6 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_FALSE | timer2<3>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<3>_MC.REG | timer2<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<3>_MC.D | 4304 | ? | 0 | 0 | timer2<3>_MC | NULL | NULL | timer2<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<3>_MC.Q | 4303 | ? | 0 | 0 | timer2<3>_MC | NULL | NULL | timer2<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<4>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<4>_MC.SI | timer2<4>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<4>_MC.D1 | 4311 | ? | 0 | 0 | timer2<4>_MC | NULL | NULL | timer2<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<4>_MC.D2 | 4310 | ? | 0 | 0 | timer2<4>_MC | NULL | NULL | timer2<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<4>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<1> | IV_TRUE | timer2<4>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<2> | IV_TRUE | timer2<4>
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<3> | IV_TRUE | timer2<4>
SPPTERM | 7 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_TRUE | timer2<3> | IV_FALSE | timer2<4>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<4>_MC.REG | timer2<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<4>_MC.D | 4309 | ? | 0 | 0 | timer2<4>_MC | NULL | NULL | timer2<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<4>_MC.Q | 4308 | ? | 0 | 0 | timer2<4>_MC | NULL | NULL | timer2<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | timer2<5>_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<5> | 4312 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<5>_MC.Q | timer2<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer2<5> | 4312 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<5>_MC.Q | timer2<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer2<5>_MC.SI | timer2<5>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_216 | 4237 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_216_MC.Q | N_PZ_216_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<5> | 4312 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<5>_MC.Q | timer2<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<0> | 4242 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<0>_MC.Q | timer2<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<1> | 4292 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<1>_MC.Q | timer2<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<2> | 4297 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<2>_MC.Q | timer2<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<3> | 4302 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<3>_MC.Q | timer2<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<4> | 4307 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<4>_MC.Q | timer2<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<10> | 4227 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<10>_MC.Q | timer2<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<6> | 4232 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<6>_MC.Q | timer2<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<11> | 4247 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<11>_MC.Q | timer2<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<7> | 4252 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<7>_MC.Q | timer2<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<12> | 4257 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<12>_MC.Q | timer2<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<8> | 4262 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<8>_MC.Q | timer2<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<13> | 4267 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<13>_MC.Q | timer2<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<9> | 4272 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<9>_MC.Q | timer2<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<14> | 4282 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<14>_MC.Q | timer2<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer2<15> | 4287 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer2<15>_MC.Q | timer2<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer2<5>_MC.D1 | 4316 | ? | 0 | 0 | timer2<5>_MC | NULL | NULL | timer2<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer2<5>_MC.D2 | 4315 | ? | 0 | 0 | timer2<5>_MC | NULL | NULL | timer2<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<5>
SPPTERM | 8 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_TRUE | timer2<3> | IV_TRUE | timer2<4>
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>

SRFF_INSTANCE | timer2<5>_MC.REG | timer2<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer2<5>_MC.D | 4314 | ? | 0 | 0 | timer2<5>_MC | NULL | NULL | timer2<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer2<5>_MC.Q | 4313 | ? | 0 | 0 | timer2<5>_MC | NULL | NULL | timer2<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | fpga_init_b_r_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_init_b_II/UIM | 4217 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_init_b_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fpga_init_b_r | 4317 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_init_b_r_MC.Q | fpga_init_b_r_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fpga_init_b_r_MC.SI | fpga_init_b_r_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fmcx_pg_c2m_MC.UIM | 4195 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_init_b_II/UIM | 4217 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_init_b_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fpga_init_b_r_MC.D1 | 4320 | ? | 0 | 0 | fpga_init_b_r_MC | NULL | NULL | fpga_init_b_r_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_init_b_II/UIM | IV_TRUE | fpga_program_b_trigger
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fpga_init_b_r_MC.D2 | 4321 | ? | 0 | 0 | fpga_init_b_r_MC | NULL | NULL | fpga_init_b_r_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fpga_init_b_r_MC.REG | fpga_init_b_r_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fpga_init_b_r_MC.D | 4319 | ? | 0 | 0 | fpga_init_b_r_MC | NULL | NULL | fpga_init_b_r_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_init_b_r_MC.Q | 4318 | ? | 0 | 0 | fpga_init_b_r_MC | NULL | NULL | fpga_init_b_r_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | fpga_done_latch_MC | glib_cpld_COPY_0_COPY_0 | 1280 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4328 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | fpga_done_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4322 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | N_PZ_296
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fpga_done_latch | 4323 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_done_latch_MC.Q | fpga_done_latch_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fpga_done_latch_MC.SI | fpga_done_latch_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fpga_done_latch_MC.D1 | 4327 | ? | 0 | 0 | fpga_done_latch_MC | NULL | NULL | fpga_done_latch_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fpga_done_latch_MC.D2 | 4326 | ? | 0 | 0 | fpga_done_latch_MC | NULL | NULL | fpga_done_latch_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fpga_done_latch_MC.REG | fpga_done_latch_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fpga_done_latch_MC.D | 4325 | ? | 0 | 0 | fpga_done_latch_MC | NULL | NULL | fpga_done_latch_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4328 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | fpga_done_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4322 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | N_PZ_296
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_done_latch_MC.Q | 4324 | ? | 0 | 0 | fpga_done_latch_MC | NULL | NULL | fpga_done_latch_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | fpga_done_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fpga_done | 4329 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fpga_done_II/UIM | 4330 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_done_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | sw<2>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw<2> | 4331 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw<2>_II/UIM | 4332 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<2>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | cpld_a22_out | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | cpld_a22_out_MC.Q | 4334 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a22_out_MC.Q | cpld_a22_out_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | cpld_a22_out_MC.OE | 4336 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_a22_out_MC.BUFOE.OUT | cpld_a22_out_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | cpld_a22_out | 4337 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_a22_out | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | cpld_led<1>_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | cpld_led<1>_MC.Q | 4344 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<1>_MC.Q | cpld_led<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | cpld_led<1>_MC.OE | 4346 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<1>_MC.BUFOE.OUT | cpld_led<1>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | cpld_led<1>_MC.SI | cpld_led<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | cpld_led<1>_MC.D1 | 4339 | ? | 0 | 0 | cpld_led<1>_MC | NULL | NULL | cpld_led<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | sw<1>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | cpld_led<1>_MC.D2 | 4340 | ? | 0 | 0 | cpld_led<1>_MC | NULL | NULL | cpld_led<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | cpld_led<1>_MC.REG | cpld_led<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | cpld_led<1>_MC.D | 4338 | ? | 0 | 0 | cpld_led<1>_MC | NULL | NULL | cpld_led<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | cpld_led<1>_MC.Q | 4343 | ? | 0 | 0 | cpld_led<1>_MC | NULL | NULL | cpld_led<1>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | cpld_led<1>_MC.BUFOE | cpld_led<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | cpld_led<1>_MC.BUFOE.OUT | 4345 | ? | 0 | 0 | cpld_led<1>_MC | NULL | NULL | cpld_led<1>_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | sw<1>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sw<1> | 4341 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | cpld_led<1> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | cpld_led<1>_MC.Q | 4344 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<1>_MC.Q | cpld_led<1>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | cpld_led<1>_MC.OE | 4346 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<1>_MC.BUFOE.OUT | cpld_led<1>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | cpld_led<1> | 4347 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_led<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | cpld_led<2>_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<2>_II/UIM | 4332 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | cpld_led<2>_MC.Q | 4352 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<2>_MC.Q | cpld_led<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | cpld_led<2>_MC.OE | 4354 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<2>_MC.BUFOE.OUT | cpld_led<2>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | cpld_led<2>_MC.SI | cpld_led<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<2>_II/UIM | 4332 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | cpld_led<2>_MC.D1 | 4349 | ? | 0 | 0 | cpld_led<2>_MC | NULL | NULL | cpld_led<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | sw<2>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | cpld_led<2>_MC.D2 | 4350 | ? | 0 | 0 | cpld_led<2>_MC | NULL | NULL | cpld_led<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | cpld_led<2>_MC.REG | cpld_led<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | cpld_led<2>_MC.D | 4348 | ? | 0 | 0 | cpld_led<2>_MC | NULL | NULL | cpld_led<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | cpld_led<2>_MC.Q | 4351 | ? | 0 | 0 | cpld_led<2>_MC | NULL | NULL | cpld_led<2>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | cpld_led<2>_MC.BUFOE | cpld_led<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | cpld_led<2>_MC.BUFOE.OUT | 4353 | ? | 0 | 0 | cpld_led<2>_MC | NULL | NULL | cpld_led<2>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | cpld_led<2> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | cpld_led<2>_MC.Q | 4352 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<2>_MC.Q | cpld_led<2>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | cpld_led<2>_MC.OE | 4354 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<2>_MC.BUFOE.OUT | cpld_led<2>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | cpld_led<2> | 4355 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_led<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | cpld_led<3>_MC | glib_cpld_COPY_0_COPY_0 | 16640 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | cpld_led<3>_MC.Q | 4360 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<3>_MC.Q | cpld_led<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | cpld_led<3>_MC.OE | 4362 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<3>_MC.BUFOE.OUT | cpld_led<3>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | cpld_led<3>_MC.SI | cpld_led<3>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | cpld_led<3>_MC.D1 | 4358 | ? | 0 | 0 | cpld_led<3>_MC | NULL | NULL | cpld_led<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | cpld_led<3>_MC.D2 | 4357 | ? | 0 | 0 | cpld_led<3>_MC | NULL | NULL | cpld_led<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | cpld_led<3>_MC.REG | cpld_led<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | cpld_led<3>_MC.D | 4356 | ? | 0 | 0 | cpld_led<3>_MC | NULL | NULL | cpld_led<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | cpld_led<3>_MC.Q | 4359 | ? | 0 | 0 | cpld_led<3>_MC | NULL | NULL | cpld_led<3>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | cpld_led<3>_MC.BUFOE | cpld_led<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | cpld_led<3>_MC.BUFOE.OUT | 4361 | ? | 0 | 0 | cpld_led<3>_MC | NULL | NULL | cpld_led<3>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | cpld_led<3> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | cpld_led<3>_MC.Q | 4360 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<3>_MC.Q | cpld_led<3>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | cpld_led<3>_MC.OE | 4362 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | cpld_led<3>_MC.BUFOE.OUT | cpld_led<3>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | cpld_led<3> | 4363 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | cpld_led<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | fmcx_pg_c2m | glib_cpld_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | fmcx_pg_c2m_MC.Q | 4364 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fmcx_pg_c2m_MC.Q | fmcx_pg_c2m_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | fmcx_pg_c2m | 4365 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fmcx_pg_c2m | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | fpga_program_b_MC | glib_cpld_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | fpga_program_b_MC.Q | 4405 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_MC.Q | fpga_program_b_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | fpga_program_b_MC.SI | fpga_program_b_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fpga_program_b_MC.D1 | 4367 | ? | 0 | 0 | fpga_program_b_MC | NULL | NULL | fpga_program_b_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | state<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fpga_program_b_MC.D2 | 4368 | ? | 0 | 0 | fpga_program_b_MC | NULL | NULL | fpga_program_b_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fpga_program_b_MC.REG | fpga_program_b_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fpga_program_b_MC.D | 4366 | ? | 0 | 0 | fpga_program_b_MC | NULL | NULL | fpga_program_b_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_program_b_MC.Q | 4404 | ? | 0 | 0 | fpga_program_b_MC | NULL | NULL | fpga_program_b_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | state<0>_MC | glib_cpld_COPY_0_COPY_0 | 1280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | state<0>_MC.SI | state<0>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_program_b_trigger | 4223 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_trigger_MC.Q | fpga_program_b_trigger_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | state<0>_MC.D1 | 4373 | ? | 0 | 0 | state<0>_MC | NULL | NULL | state<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | state<0>_MC.D2 | 4372 | ? | 0 | 0 | state<0>_MC | NULL | NULL | state<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | fpga_program_b_trigger | IV_FALSE | state<0>
SPPTERM | 7 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_FALSE | timer1<3> | IV_FALSE | timer1<4> | IV_TRUE | timer1<5>

SRFF_INSTANCE | state<0>_MC.REG | state<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | state<0>_MC.D | 4371 | ? | 0 | 0 | state<0>_MC | NULL | NULL | state<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | state<0>_MC.Q | 4370 | ? | 0 | 0 | state<0>_MC | NULL | NULL | state<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer1<0>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer1<0>_MC.SI | timer1<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer1<0>_MC.D1 | 4377 | ? | 0 | 0 | timer1<0>_MC | NULL | NULL | timer1<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | state<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer1<0>_MC.D2 | 4378 | ? | 0 | 0 | timer1<0>_MC | NULL | NULL | timer1<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | timer1<0>_MC.REG | timer1<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer1<0>_MC.D | 4376 | ? | 0 | 0 | timer1<0>_MC | NULL | NULL | timer1<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer1<0>_MC.Q | 4375 | ? | 0 | 0 | timer1<0>_MC | NULL | NULL | timer1<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer1<1>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer1<1>_MC.SI | timer1<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer1<1>_MC.D1 | 4382 | ? | 0 | 0 | timer1<1>_MC | NULL | NULL | timer1<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | state<0> | IV_TRUE | timer1<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer1<1>_MC.D2 | 4383 | ? | 0 | 0 | timer1<1>_MC | NULL | NULL | timer1<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | timer1<1>_MC.REG | timer1<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer1<1>_MC.D | 4381 | ? | 0 | 0 | timer1<1>_MC | NULL | NULL | timer1<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer1<1>_MC.Q | 4380 | ? | 0 | 0 | timer1<1>_MC | NULL | NULL | timer1<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer1<2>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer1<2>_MC.SI | timer1<2>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer1<2>_MC.D1 | 4387 | ? | 0 | 0 | timer1<2>_MC | NULL | NULL | timer1<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer1<2>_MC.D2 | 4388 | ? | 0 | 0 | timer1<2>_MC | NULL | NULL | timer1<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | timer1<2>_MC.REG | timer1<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer1<2>_MC.D | 4386 | ? | 0 | 0 | timer1<2>_MC | NULL | NULL | timer1<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer1<2>_MC.Q | 4385 | ? | 0 | 0 | timer1<2>_MC | NULL | NULL | timer1<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer1<3>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer1<3>_MC.SI | timer1<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer1<3>_MC.D1 | 4393 | ? | 0 | 0 | timer1<3>_MC | NULL | NULL | timer1<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer1<3>_MC.D2 | 4392 | ? | 0 | 0 | timer1<3>_MC | NULL | NULL | timer1<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<3>
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<4>
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_FALSE | timer1<5>

SRFF_INSTANCE | timer1<3>_MC.REG | timer1<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer1<3>_MC.D | 4391 | ? | 0 | 0 | timer1<3>_MC | NULL | NULL | timer1<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer1<3>_MC.Q | 4390 | ? | 0 | 0 | timer1<3>_MC | NULL | NULL | timer1<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer1<4>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer1<4>_MC.SI | timer1<4>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer1<4>_MC.D1 | 4397 | ? | 0 | 0 | timer1<4>_MC | NULL | NULL | timer1<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer1<4>_MC.D2 | 4398 | ? | 0 | 0 | timer1<4>_MC | NULL | NULL | timer1<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | timer1<4>_MC.REG | timer1<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer1<4>_MC.D | 4396 | ? | 0 | 0 | timer1<4>_MC | NULL | NULL | timer1<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer1<4>_MC.Q | 4395 | ? | 0 | 0 | timer1<4>_MC | NULL | NULL | timer1<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | timer1<5>_MC | glib_cpld_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | timer1<5>_MC.SI | timer1<5>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | state<0> | 4369 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | state<0>_MC.Q | state<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<0> | 4374 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<0>_MC.Q | timer1<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<1> | 4379 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<1>_MC.Q | timer1<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<2> | 4384 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<2>_MC.Q | timer1<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<3> | 4389 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<3>_MC.Q | timer1<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<4> | 4394 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<4>_MC.Q | timer1<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | timer1<5> | 4399 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | timer1<5>_MC.Q | timer1<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | timer1<5>_MC.D1 | 4403 | ? | 0 | 0 | timer1<5>_MC | NULL | NULL | timer1<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | timer1<5>_MC.D2 | 4402 | ? | 0 | 0 | timer1<5>_MC | NULL | NULL | timer1<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<3> | IV_TRUE | timer1<4>
SPPTERM | 7 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_FALSE | timer1<3> | IV_FALSE | timer1<4> | IV_TRUE | timer1<5>

SRFF_INSTANCE | timer1<5>_MC.REG | timer1<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | timer1<5>_MC.D | 4401 | ? | 0 | 0 | timer1<5>_MC | NULL | NULL | timer1<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | xtal_cpld_II/FCLK | 4226 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | xtal_cpld_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | timer1<5>_MC.Q | 4400 | ? | 0 | 0 | timer1<5>_MC | NULL | NULL | timer1<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | fpga_program_b | glib_cpld_COPY_0_COPY_0 | 27 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | fpga_program_b_MC.Q | 4405 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_program_b_MC.Q | fpga_program_b_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | fpga_program_b | 4214 | PIPO | 0 | 64 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_program_b | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | fpga_tck_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | fpga_tck_MC.Q | 4412 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tck_MC.Q | fpga_tck_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | fpga_tck_MC.OE | 4414 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tck_MC.BUFOE.OUT | fpga_tck_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | fpga_tck_MC.SI | fpga_tck_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fpga_tck_MC.D1 | 4407 | ? | 0 | 0 | fpga_tck_MC | NULL | NULL | fpga_tck_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fpga_tck_MC.D2 | 4408 | ? | 0 | 0 | fpga_tck_MC | NULL | NULL | fpga_tck_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fpga_tck_MC.REG | fpga_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fpga_tck_MC.D | 4406 | ? | 0 | 0 | fpga_tck_MC | NULL | NULL | fpga_tck_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_tck_MC.Q | 4411 | ? | 0 | 0 | fpga_tck_MC | NULL | NULL | fpga_tck_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | fpga_tck_MC.BUFOE | fpga_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | fpga_tck_MC.BUFOE.OUT | 4413 | ? | 0 | 0 | fpga_tck_MC | NULL | NULL | fpga_tck_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | jtag_header_tck_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | jtag_header_tck | 4409 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | fpga_tck | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | fpga_tck_MC.Q | 4412 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tck_MC.Q | fpga_tck_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | fpga_tck_MC.OE | 4414 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tck_MC.BUFOE.OUT | fpga_tck_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | fpga_tck | 4415 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tck | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | fpga_tdi_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tdo_II/UIM | 4420 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | fpga_tdi_MC.Q | 4422 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tdi_MC.Q | fpga_tdi_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | fpga_tdi_MC.OE | 4424 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tdi_MC.BUFOE.OUT | fpga_tdi_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | fpga_tdi_MC.SI | fpga_tdi_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tdo_II/UIM | 4420 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tdo_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fpga_tdi_MC.D1 | 4417 | ? | 0 | 0 | fpga_tdi_MC | NULL | NULL | fpga_tdi_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tdo_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fpga_tdi_MC.D2 | 4418 | ? | 0 | 0 | fpga_tdi_MC | NULL | NULL | fpga_tdi_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fpga_tdi_MC.REG | fpga_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fpga_tdi_MC.D | 4416 | ? | 0 | 0 | fpga_tdi_MC | NULL | NULL | fpga_tdi_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_tdi_MC.Q | 4421 | ? | 0 | 0 | fpga_tdi_MC | NULL | NULL | fpga_tdi_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | fpga_tdi_MC.BUFOE | fpga_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | fpga_tdi_MC.BUFOE.OUT | 4423 | ? | 0 | 0 | fpga_tdi_MC | NULL | NULL | fpga_tdi_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | jtag_header_tdo_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | jtag_header_tdo | 4419 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | jtag_header_tdo_II/UIM | 4420 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tdo_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | fpga_tdi | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | fpga_tdi_MC.Q | 4422 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tdi_MC.Q | fpga_tdi_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | fpga_tdi_MC.OE | 4424 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tdi_MC.BUFOE.OUT | fpga_tdi_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | fpga_tdi | 4425 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tdi | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | fpga_tdo_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | fpga_tdo | 4426 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | fpga_tdo_II/UIM | 4469 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tdo_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PinTrst | fpga_tms_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | fpga_tms_MC.Q | 4433 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tms_MC.Q | fpga_tms_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | fpga_tms_MC.OE | 4435 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tms_MC.BUFOE.OUT | fpga_tms_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | fpga_tms_MC.SI | fpga_tms_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fpga_tms_MC.D1 | 4428 | ? | 0 | 0 | fpga_tms_MC | NULL | NULL | fpga_tms_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fpga_tms_MC.D2 | 4429 | ? | 0 | 0 | fpga_tms_MC | NULL | NULL | fpga_tms_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fpga_tms_MC.REG | fpga_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fpga_tms_MC.D | 4427 | ? | 0 | 0 | fpga_tms_MC | NULL | NULL | fpga_tms_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fpga_tms_MC.Q | 4432 | ? | 0 | 0 | fpga_tms_MC | NULL | NULL | fpga_tms_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | fpga_tms_MC.BUFOE | fpga_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | fpga_tms_MC.BUFOE.OUT | 4434 | ? | 0 | 0 | fpga_tms_MC | NULL | NULL | fpga_tms_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | jtag_header_tms_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | jtag_header_tms | 4430 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | fpga_tms | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | fpga_tms_MC.Q | 4433 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tms_MC.Q | fpga_tms_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | fpga_tms_MC.OE | 4435 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | fpga_tms_MC.BUFOE.OUT | fpga_tms_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | fpga_tms | 4436 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tms | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | gbe_tck_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | gbe_tck_MC.Q | 4443 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tck_MC.Q | gbe_tck_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | gbe_tck_MC.OE | 4445 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tck_MC.BUFOE.OUT | gbe_tck_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | gbe_tck_MC.SI | gbe_tck_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | gbe_tck_MC.D1 | 4438 | ? | 0 | 0 | gbe_tck_MC | NULL | NULL | gbe_tck_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | gbe_tck_MC.D2 | 4439 | ? | 0 | 0 | gbe_tck_MC | NULL | NULL | gbe_tck_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | gbe_tck_MC.REG | gbe_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | gbe_tck_MC.D | 4437 | ? | 0 | 0 | gbe_tck_MC | NULL | NULL | gbe_tck_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | gbe_tck_MC.Q | 4442 | ? | 0 | 0 | gbe_tck_MC | NULL | NULL | gbe_tck_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | gbe_tck_MC.BUFOE | gbe_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | gbe_tck_MC.BUFOE.OUT | 4444 | ? | 0 | 0 | gbe_tck_MC | NULL | NULL | gbe_tck_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | gbe_tck | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | gbe_tck_MC.Q | 4443 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tck_MC.Q | gbe_tck_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | gbe_tck_MC.OE | 4445 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tck_MC.BUFOE.OUT | gbe_tck_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | gbe_tck | 4446 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | gbe_tck | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | gbe_tdi_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sram2_tdo_II/UIM | 4451 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram2_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | gbe_tdi_MC.Q | 4453 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tdi_MC.Q | gbe_tdi_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | gbe_tdi_MC.OE | 4455 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tdi_MC.BUFOE.OUT | gbe_tdi_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | gbe_tdi_MC.SI | gbe_tdi_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sram2_tdo_II/UIM | 4451 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram2_tdo_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | gbe_tdi_MC.D1 | 4448 | ? | 0 | 0 | gbe_tdi_MC | NULL | NULL | gbe_tdi_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | sram2_tdo_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | gbe_tdi_MC.D2 | 4449 | ? | 0 | 0 | gbe_tdi_MC | NULL | NULL | gbe_tdi_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | gbe_tdi_MC.REG | gbe_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | gbe_tdi_MC.D | 4447 | ? | 0 | 0 | gbe_tdi_MC | NULL | NULL | gbe_tdi_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | gbe_tdi_MC.Q | 4452 | ? | 0 | 0 | gbe_tdi_MC | NULL | NULL | gbe_tdi_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | gbe_tdi_MC.BUFOE | gbe_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | gbe_tdi_MC.BUFOE.OUT | 4454 | ? | 0 | 0 | gbe_tdi_MC | NULL | NULL | gbe_tdi_MC.BUFOE | 0 | 10 | BUF_OUT

INPUT_INSTANCE | 0 | 0 | NULL | sram2_tdo_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sram2_tdo | 4450 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sram2_tdo_II/UIM | 4451 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram2_tdo_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | gbe_tdi | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | gbe_tdi_MC.Q | 4453 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tdi_MC.Q | gbe_tdi_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | gbe_tdi_MC.OE | 4455 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tdi_MC.BUFOE.OUT | gbe_tdi_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | gbe_tdi | 4456 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | gbe_tdi | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | gbe_tdo_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | gbe_tdo | 4457 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | gbe_tdo_II/UIM | 4470 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | gbe_tdo_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PinTrst | gbe_tms_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | gbe_tms_MC.Q | 4462 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tms_MC.Q | gbe_tms_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | gbe_tms_MC.OE | 4464 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tms_MC.BUFOE.OUT | gbe_tms_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | gbe_tms_MC.SI | gbe_tms_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | gbe_tms_MC.D1 | 4459 | ? | 0 | 0 | gbe_tms_MC | NULL | NULL | gbe_tms_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | gbe_tms_MC.D2 | 4460 | ? | 0 | 0 | gbe_tms_MC | NULL | NULL | gbe_tms_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | gbe_tms_MC.REG | gbe_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | gbe_tms_MC.D | 4458 | ? | 0 | 0 | gbe_tms_MC | NULL | NULL | gbe_tms_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | gbe_tms_MC.Q | 4461 | ? | 0 | 0 | gbe_tms_MC | NULL | NULL | gbe_tms_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | gbe_tms_MC.BUFOE | gbe_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | gbe_tms_MC.BUFOE.OUT | 4463 | ? | 0 | 0 | gbe_tms_MC | NULL | NULL | gbe_tms_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | gbe_tms | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | gbe_tms_MC.Q | 4462 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tms_MC.Q | gbe_tms_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | gbe_tms_MC.OE | 4464 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | gbe_tms_MC.BUFOE.OUT | gbe_tms_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | gbe_tms | 4465 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | gbe_tms | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PinTrst | jtag_header_tdi_MC | glib_cpld_COPY_0_COPY_0 | 16640 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | gbe_tdo_II/UIM | 4470 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | gbe_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_tdo_II/UIM | 4469 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | jtag_header_tdi_MC.Q | 4472 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | jtag_header_tdi_MC.Q | jtag_header_tdi_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | jtag_header_tdi_MC.OE | 4474 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | jtag_header_tdi_MC.BUFOE.OUT | jtag_header_tdi_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | jtag_header_tdi_MC.SI | jtag_header_tdi_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | gbe_tdo_II/UIM | 4470 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | gbe_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_tdo_II/UIM | 4469 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tdo_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | jtag_header_tdi_MC.D1 | 4468 | ? | 0 | 0 | jtag_header_tdi_MC | NULL | NULL | jtag_header_tdi_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | jtag_header_tdi_MC.D2 | 4467 | ? | 0 | 0 | jtag_header_tdi_MC | NULL | NULL | jtag_header_tdi_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_FALSE | gbe_tdo_II/UIM
SPPTERM | 2 | IV_FALSE | sw<1>_II/UIM | IV_FALSE | fpga_tdo_II/UIM

SRFF_INSTANCE | jtag_header_tdi_MC.REG | jtag_header_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | jtag_header_tdi_MC.D | 4466 | ? | 0 | 0 | jtag_header_tdi_MC | NULL | NULL | jtag_header_tdi_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | jtag_header_tdi_MC.Q | 4471 | ? | 0 | 0 | jtag_header_tdi_MC | NULL | NULL | jtag_header_tdi_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | jtag_header_tdi_MC.BUFOE | jtag_header_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | jtag_header_tdi_MC.BUFOE.OUT | 4473 | ? | 0 | 0 | jtag_header_tdi_MC | NULL | NULL | jtag_header_tdi_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | jtag_header_tdi | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | jtag_header_tdi_MC.Q | 4472 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | jtag_header_tdi_MC.Q | jtag_header_tdi_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | jtag_header_tdi_MC.OE | 4474 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | jtag_header_tdi_MC.BUFOE.OUT | jtag_header_tdi_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | jtag_header_tdi | 4475 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tdi | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | mmc_low_voltage_pok | glib_cpld_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | mmc_low_voltage_pok_MC.Q | 4476 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | mmc_low_voltage_pok | 4477 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | mmc_low_voltage_pok | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | rtm_12v_en_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | rtm_12v_en | 4478 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | rtm_12v_en_II/UIM | 4546 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_12v_en_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | rtm_3v3_en_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | rtm_3v3_en | 4479 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | rtm_3v3_en_II/UIM | 4555 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_3v3_en_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | rtm_i2c_en_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | rtm_i2c_en | 4480 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | rtm_i2c_en_II/UIM | 4564 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_i2c_en_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | rtm_ps_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | rtm_ps | 4481 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | rtm_ps_II/UIM | 4537 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_ps_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PinTrst | sram1_tck_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sram1_tck_MC.Q | 4487 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tck_MC.Q | sram1_tck_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | sram1_tck_MC.OE | 4489 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tck_MC.BUFOE.OUT | sram1_tck_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | sram1_tck_MC.SI | sram1_tck_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sram1_tck_MC.D1 | 4483 | ? | 0 | 0 | sram1_tck_MC | NULL | NULL | sram1_tck_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sram1_tck_MC.D2 | 4484 | ? | 0 | 0 | sram1_tck_MC | NULL | NULL | sram1_tck_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | sram1_tck_MC.REG | sram1_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sram1_tck_MC.D | 4482 | ? | 0 | 0 | sram1_tck_MC | NULL | NULL | sram1_tck_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sram1_tck_MC.Q | 4486 | ? | 0 | 0 | sram1_tck_MC | NULL | NULL | sram1_tck_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | sram1_tck_MC.BUFOE | sram1_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | sram1_tck_MC.BUFOE.OUT | 4488 | ? | 0 | 0 | sram1_tck_MC | NULL | NULL | sram1_tck_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | sram1_tck | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sram1_tck_MC.Q | 4487 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tck_MC.Q | sram1_tck_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | sram1_tck_MC.OE | 4489 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tck_MC.BUFOE.OUT | sram1_tck_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sram1_tck | 4490 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram1_tck | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | sram1_tdi_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_tdo_II/UIM | 4469 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sram1_tdi_MC.Q | 4495 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tdi_MC.Q | sram1_tdi_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | sram1_tdi_MC.OE | 4497 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tdi_MC.BUFOE.OUT | sram1_tdi_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | sram1_tdi_MC.SI | sram1_tdi_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_tdo_II/UIM | 4469 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_tdo_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sram1_tdi_MC.D1 | 4492 | ? | 0 | 0 | sram1_tdi_MC | NULL | NULL | sram1_tdi_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | fpga_tdo_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sram1_tdi_MC.D2 | 4493 | ? | 0 | 0 | sram1_tdi_MC | NULL | NULL | sram1_tdi_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | sram1_tdi_MC.REG | sram1_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sram1_tdi_MC.D | 4491 | ? | 0 | 0 | sram1_tdi_MC | NULL | NULL | sram1_tdi_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sram1_tdi_MC.Q | 4494 | ? | 0 | 0 | sram1_tdi_MC | NULL | NULL | sram1_tdi_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | sram1_tdi_MC.BUFOE | sram1_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | sram1_tdi_MC.BUFOE.OUT | 4496 | ? | 0 | 0 | sram1_tdi_MC | NULL | NULL | sram1_tdi_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | sram1_tdi | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sram1_tdi_MC.Q | 4495 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tdi_MC.Q | sram1_tdi_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | sram1_tdi_MC.OE | 4497 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tdi_MC.BUFOE.OUT | sram1_tdi_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sram1_tdi | 4498 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram1_tdi | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | sram1_tdo_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | sram1_tdo | 4499 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | sram1_tdo_II/UIM | 4520 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram1_tdo_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PinTrst | sram1_tms_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sram1_tms_MC.Q | 4504 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tms_MC.Q | sram1_tms_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | sram1_tms_MC.OE | 4506 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tms_MC.BUFOE.OUT | sram1_tms_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | sram1_tms_MC.SI | sram1_tms_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sram1_tms_MC.D1 | 4501 | ? | 0 | 0 | sram1_tms_MC | NULL | NULL | sram1_tms_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sram1_tms_MC.D2 | 4502 | ? | 0 | 0 | sram1_tms_MC | NULL | NULL | sram1_tms_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | sram1_tms_MC.REG | sram1_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sram1_tms_MC.D | 4500 | ? | 0 | 0 | sram1_tms_MC | NULL | NULL | sram1_tms_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sram1_tms_MC.Q | 4503 | ? | 0 | 0 | sram1_tms_MC | NULL | NULL | sram1_tms_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | sram1_tms_MC.BUFOE | sram1_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | sram1_tms_MC.BUFOE.OUT | 4505 | ? | 0 | 0 | sram1_tms_MC | NULL | NULL | sram1_tms_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | sram1_tms | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sram1_tms_MC.Q | 4504 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tms_MC.Q | sram1_tms_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | sram1_tms_MC.OE | 4506 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram1_tms_MC.BUFOE.OUT | sram1_tms_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sram1_tms | 4507 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram1_tms | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | sram2_tck_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sram2_tck_MC.Q | 4513 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tck_MC.Q | sram2_tck_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | sram2_tck_MC.OE | 4515 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tck_MC.BUFOE.OUT | sram2_tck_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | sram2_tck_MC.SI | sram2_tck_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tck_II/UIM | 4410 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tck_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sram2_tck_MC.D1 | 4509 | ? | 0 | 0 | sram2_tck_MC | NULL | NULL | sram2_tck_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sram2_tck_MC.D2 | 4510 | ? | 0 | 0 | sram2_tck_MC | NULL | NULL | sram2_tck_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | sram2_tck_MC.REG | sram2_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sram2_tck_MC.D | 4508 | ? | 0 | 0 | sram2_tck_MC | NULL | NULL | sram2_tck_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sram2_tck_MC.Q | 4512 | ? | 0 | 0 | sram2_tck_MC | NULL | NULL | sram2_tck_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | sram2_tck_MC.BUFOE | sram2_tck_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | sram2_tck_MC.BUFOE.OUT | 4514 | ? | 0 | 0 | sram2_tck_MC | NULL | NULL | sram2_tck_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | sram2_tck | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sram2_tck_MC.Q | 4513 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tck_MC.Q | sram2_tck_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | sram2_tck_MC.OE | 4515 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tck_MC.BUFOE.OUT | sram2_tck_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sram2_tck | 4516 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram2_tck | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | sram2_tdi_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sram1_tdo_II/UIM | 4520 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram1_tdo_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sram2_tdi_MC.Q | 4522 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tdi_MC.Q | sram2_tdi_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | sram2_tdi_MC.OE | 4524 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tdi_MC.BUFOE.OUT | sram2_tdi_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | sram2_tdi_MC.SI | sram2_tdi_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sram1_tdo_II/UIM | 4520 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram1_tdo_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sram2_tdi_MC.D1 | 4518 | ? | 0 | 0 | sram2_tdi_MC | NULL | NULL | sram2_tdi_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | sram1_tdo_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sram2_tdi_MC.D2 | 4519 | ? | 0 | 0 | sram2_tdi_MC | NULL | NULL | sram2_tdi_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | sram2_tdi_MC.REG | sram2_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sram2_tdi_MC.D | 4517 | ? | 0 | 0 | sram2_tdi_MC | NULL | NULL | sram2_tdi_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sram2_tdi_MC.Q | 4521 | ? | 0 | 0 | sram2_tdi_MC | NULL | NULL | sram2_tdi_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | sram2_tdi_MC.BUFOE | sram2_tdi_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | sram2_tdi_MC.BUFOE.OUT | 4523 | ? | 0 | 0 | sram2_tdi_MC | NULL | NULL | sram2_tdi_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | sram2_tdi | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sram2_tdi_MC.Q | 4522 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tdi_MC.Q | sram2_tdi_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | sram2_tdi_MC.OE | 4524 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tdi_MC.BUFOE.OUT | sram2_tdi_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sram2_tdi | 4525 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram2_tdi | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | sram2_tms_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | sram2_tms_MC.Q | 4530 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tms_MC.Q | sram2_tms_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | sram2_tms_MC.OE | 4532 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tms_MC.BUFOE.OUT | sram2_tms_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | sram2_tms_MC.SI | sram2_tms_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | jtag_header_tms_II/UIM | 4431 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | jtag_header_tms_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | sram2_tms_MC.D1 | 4527 | ? | 0 | 0 | sram2_tms_MC | NULL | NULL | sram2_tms_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | sram2_tms_MC.D2 | 4528 | ? | 0 | 0 | sram2_tms_MC | NULL | NULL | sram2_tms_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | sram2_tms_MC.REG | sram2_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | sram2_tms_MC.D | 4526 | ? | 0 | 0 | sram2_tms_MC | NULL | NULL | sram2_tms_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | sram2_tms_MC.Q | 4529 | ? | 0 | 0 | sram2_tms_MC | NULL | NULL | sram2_tms_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | sram2_tms_MC.BUFOE | sram2_tms_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | sram2_tms_MC.BUFOE.OUT | 4531 | ? | 0 | 0 | sram2_tms_MC | NULL | NULL | sram2_tms_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | sram2_tms | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | sram2_tms_MC.Q | 4530 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tms_MC.Q | sram2_tms_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | sram2_tms_MC.OE | 4532 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | sram2_tms_MC.BUFOE.OUT | sram2_tms_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | sram2_tms | 4533 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sram2_tms | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | v6_cpld<0>_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_ps_II/UIM | 4537 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_ps_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | v6_cpld<0>_MC.Q | 4539 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<0>_MC.Q | v6_cpld<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | v6_cpld<0>_MC.OE | 4541 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<0>_MC.BUFOE.OUT | v6_cpld<0>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | v6_cpld<0>_MC.SI | v6_cpld<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_ps_II/UIM | 4537 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_ps_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | v6_cpld<0>_MC.D1 | 4535 | ? | 0 | 0 | v6_cpld<0>_MC | NULL | NULL | v6_cpld<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | rtm_ps_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | v6_cpld<0>_MC.D2 | 4536 | ? | 0 | 0 | v6_cpld<0>_MC | NULL | NULL | v6_cpld<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | v6_cpld<0>_MC.REG | v6_cpld<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | v6_cpld<0>_MC.D | 4534 | ? | 0 | 0 | v6_cpld<0>_MC | NULL | NULL | v6_cpld<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | v6_cpld<0>_MC.Q | 4538 | ? | 0 | 0 | v6_cpld<0>_MC | NULL | NULL | v6_cpld<0>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | v6_cpld<0>_MC.BUFOE | v6_cpld<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | v6_cpld<0>_MC.BUFOE.OUT | 4540 | ? | 0 | 0 | v6_cpld<0>_MC | NULL | NULL | v6_cpld<0>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | v6_cpld<0> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | v6_cpld<0>_MC.Q | 4539 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<0>_MC.Q | v6_cpld<0>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | v6_cpld<0>_MC.OE | 4541 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<0>_MC.BUFOE.OUT | v6_cpld<0>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | v6_cpld<0> | 4542 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | v6_cpld<1>_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_12v_en_II/UIM | 4546 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_12v_en_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | v6_cpld<1>_MC.Q | 4548 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<1>_MC.Q | v6_cpld<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | v6_cpld<1>_MC.OE | 4550 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<1>_MC.BUFOE.OUT | v6_cpld<1>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | v6_cpld<1>_MC.SI | v6_cpld<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_12v_en_II/UIM | 4546 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_12v_en_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | v6_cpld<1>_MC.D1 | 4544 | ? | 0 | 0 | v6_cpld<1>_MC | NULL | NULL | v6_cpld<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | rtm_12v_en_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | v6_cpld<1>_MC.D2 | 4545 | ? | 0 | 0 | v6_cpld<1>_MC | NULL | NULL | v6_cpld<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | v6_cpld<1>_MC.REG | v6_cpld<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | v6_cpld<1>_MC.D | 4543 | ? | 0 | 0 | v6_cpld<1>_MC | NULL | NULL | v6_cpld<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | v6_cpld<1>_MC.Q | 4547 | ? | 0 | 0 | v6_cpld<1>_MC | NULL | NULL | v6_cpld<1>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | v6_cpld<1>_MC.BUFOE | v6_cpld<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | v6_cpld<1>_MC.BUFOE.OUT | 4549 | ? | 0 | 0 | v6_cpld<1>_MC | NULL | NULL | v6_cpld<1>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | v6_cpld<1> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | v6_cpld<1>_MC.Q | 4548 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<1>_MC.Q | v6_cpld<1>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | v6_cpld<1>_MC.OE | 4550 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<1>_MC.BUFOE.OUT | v6_cpld<1>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | v6_cpld<1> | 4551 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | v6_cpld<2>_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_3v3_en_II/UIM | 4555 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_3v3_en_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | v6_cpld<2>_MC.Q | 4557 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<2>_MC.Q | v6_cpld<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | v6_cpld<2>_MC.OE | 4559 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<2>_MC.BUFOE.OUT | v6_cpld<2>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | v6_cpld<2>_MC.SI | v6_cpld<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_3v3_en_II/UIM | 4555 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_3v3_en_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | v6_cpld<2>_MC.D1 | 4553 | ? | 0 | 0 | v6_cpld<2>_MC | NULL | NULL | v6_cpld<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | rtm_3v3_en_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | v6_cpld<2>_MC.D2 | 4554 | ? | 0 | 0 | v6_cpld<2>_MC | NULL | NULL | v6_cpld<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | v6_cpld<2>_MC.REG | v6_cpld<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | v6_cpld<2>_MC.D | 4552 | ? | 0 | 0 | v6_cpld<2>_MC | NULL | NULL | v6_cpld<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | v6_cpld<2>_MC.Q | 4556 | ? | 0 | 0 | v6_cpld<2>_MC | NULL | NULL | v6_cpld<2>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | v6_cpld<2>_MC.BUFOE | v6_cpld<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | v6_cpld<2>_MC.BUFOE.OUT | 4558 | ? | 0 | 0 | v6_cpld<2>_MC | NULL | NULL | v6_cpld<2>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | v6_cpld<2> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | v6_cpld<2>_MC.Q | 4557 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<2>_MC.Q | v6_cpld<2>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | v6_cpld<2>_MC.OE | 4559 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<2>_MC.BUFOE.OUT | v6_cpld<2>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | v6_cpld<2> | 4560 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PinTrst | v6_cpld<3>_MC | glib_cpld_COPY_0_COPY_0 | 16384 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_i2c_en_II/UIM | 4564 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_i2c_en_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | v6_cpld<3>_MC.Q | 4566 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<3>_MC.Q | v6_cpld<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | v6_cpld<3>_MC.OE | 4568 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<3>_MC.BUFOE.OUT | v6_cpld<3>_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | v6_cpld<3>_MC.SI | v6_cpld<3>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | rtm_i2c_en_II/UIM | 4564 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | rtm_i2c_en_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | v6_cpld<3>_MC.D1 | 4562 | ? | 0 | 0 | v6_cpld<3>_MC | NULL | NULL | v6_cpld<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | rtm_i2c_en_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | v6_cpld<3>_MC.D2 | 4563 | ? | 0 | 0 | v6_cpld<3>_MC | NULL | NULL | v6_cpld<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | v6_cpld<3>_MC.REG | v6_cpld<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | v6_cpld<3>_MC.D | 4561 | ? | 0 | 0 | v6_cpld<3>_MC | NULL | NULL | v6_cpld<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | v6_cpld<3>_MC.Q | 4565 | ? | 0 | 0 | v6_cpld<3>_MC | NULL | NULL | v6_cpld<3>_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | v6_cpld<3>_MC.BUFOE | v6_cpld<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
NODE | mmc_low_voltage_pok_MC.GLB | 4197 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 7 | 0 | MC_GLB
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | v6_cpld<3>_MC.BUFOE.OUT | 4567 | ? | 0 | 0 | v6_cpld<3>_MC | NULL | NULL | v6_cpld<3>_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | v6_cpld<3> | glib_cpld_COPY_0_COPY_0 | 11 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | v6_cpld<3>_MC.Q | 4566 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<3>_MC.Q | v6_cpld<3>_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | v6_cpld<3>_MC.OE | 4568 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | v6_cpld<3>_MC.BUFOE.OUT | v6_cpld<3>_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | v6_cpld<3> | 4569 | PO | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<3> | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | v6_cpld<5>_II | glib_cpld_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | v6_cpld<5> | 4570 | PI | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | v6_cpld<5>_II/IREG | 4571 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | v6_cpld<5>_II | 10 | 5 | II_REG

FB_INSTANCE | FOOBAR1_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | timer2<2>_MC | 1 | NULL | 0 | NULL | 0 | 13 | 49152
FBPIN | 2 | timer1<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | timer2<1>_MC | 1 | NULL | 0 | NULL | 0 | 12 | 49152
FBPIN | 4 | error_check_enable_MC | 1 | NULL | 0 | NULL | 0 | 11 | 49152
FBPIN | 5 | timer2<8>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 6 | timer2<7>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 7 | timer1<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | timer1<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | timer1<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | timer1<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | cpld_led<1>_MC | 1 | NULL | 0 | cpld_led<1> | 1 | 8 | 49152
FBPIN | 12 | timer2<6>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 13 | timer2<15>_MC | 1 | NULL | 0 | NULL | 0 | 6 | 49152
FBPIN | 14 | timer1<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | fpga_init_b_r_MC | 1 | NULL | 0 | NULL | 0 | 4 | 53248
FBPIN | 16 | state<0>_MC | 1 | rtm_ps_II | 1 | NULL | 0 | 3 | 53248

FB_INSTANCE | FOOBAR2_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | timer2<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | fpga_tms_MC | 1 | NULL | 0 | fpga_tms | 1 | 14 | 49152
FBPIN | 3 | fpga_tck_MC | 1 | NULL | 0 | fpga_tck | 1 | 15 | 49152
FBPIN | 4 | fpga_tdi_MC | 1 | NULL | 0 | fpga_tdi | 1 | 16 | 49152
FBPIN | 5 | timer2<5>_MC | 1 | fpga_tdo_II | 1 | NULL | 0 | 17 | 49152
FBPIN | 6 | timer2<4>_MC | 1 | gbe_tdo_II | 1 | NULL | 0 | 18 | 49152
FBPIN | 7 | timer2<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | timer2<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | timer2<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | timer2<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | gbe_tms_MC | 1 | NULL | 0 | gbe_tms | 1 | 19 | 49152
FBPIN | 12 | timer2<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | timer2<3>_MC | 1 | NULL | 0 | NULL | 0 | 22 | 57344
FBPIN | 14 | gbe_tck_MC | 1 | NULL | 0 | gbe_tck | 1 | 23 | 57344
FBPIN | 15 | gbe_tdi_MC | 1 | NULL | 0 | gbe_tdi | 1 | 24 | 49664
FBPIN | 16 | timer2<0>_MC | 1 | xtal_cpld_II | 1 | NULL | 0 | 27 | 57344

FB_INSTANCE | FOOBAR3_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | mmc_low_voltage_pok_MC | 1 | NULL | 0 | mmc_low_voltage_pok | 1 | 2 | 53248
FBPIN | 3 | NULL | 0 | rtm_12v_en_II | 1 | NULL | 0 | 1 | 53248
FBPIN | 5 | NULL | 0 | rtm_3v3_en_II | 1 | NULL | 0 | 97 | 49152
FBPIN | 6 | NULL | 0 | rtm_i2c_en_II | 1 | NULL | 0 | 96 | 49152
FBPIN | 8 | N_PZ_216_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | configuration_error_latch_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | fpga_done_latch_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | N_PZ_296_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | NULL | 0 | jtag_header_tms_II | 1 | NULL | 0 | 90 | 49152

FB_INSTANCE | FOOBAR4_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | pgood_2v5_II | 1 | NULL | 0 | 28 | 50176
FBPIN | 4 | NULL | 0 | pgood_3v3_II | 1 | NULL | 0 | 29 | 49152
FBPIN | 5 | NULL | 0 | pgood_1v0_II | 1 | NULL | 0 | 30 | 49152
FBPIN | 6 | NULL | 0 | pgood_1v5_II | 1 | NULL | 0 | 32 | 49152
FBPIN | 11 | v6_cpld<3>_MC | 1 | NULL | 0 | v6_cpld<3> | 1 | 34 | 49152
FBPIN | 12 | fpga_program_b_trigger_MC | 1 | v6_cpld<5>_II | 1 | NULL | 0 | 35 | 49152
FBPIN | 14 | v6_cpld<0>_MC | 1 | NULL | 0 | v6_cpld<0> | 1 | 37 | 49152
FBPIN | 15 | v6_cpld<1>_MC | 1 | NULL | 0 | v6_cpld<1> | 1 | 39 | 49152
FBPIN | 16 | v6_cpld<2>_MC | 1 | NULL | 0 | v6_cpld<2> | 1 | 40 | 49152

FB_INSTANCE | FOOBAR5_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | fmcx_pg_c2m_MC | 1 | NULL | 0 | fmcx_pg_c2m | 1 | 65 | 49152
FBPIN | 2 | NULL | 0 | fmc_pg_m2c<1>_II | 1 | NULL | 0 | 66 | 49152
FBPIN | 13 | cpld_led<2>_MC | 1 | NULL | 0 | cpld_led<2> | 1 | 73 | 49152
FBPIN | 15 | cpld_led<3>_MC | 1 | NULL | 0 | cpld_led<3> | 1 | 76 | 49152

FB_INSTANCE | FOOBAR6_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | fmc_prsnt_m2c_l<1>_II | 1 | NULL | 0 | 64 | 49152
FBPIN | 2 | NULL | 0 | fmc_prsnt_m2c_l<2>_II | 1 | NULL | 0 | 63 | 49152
FBPIN | 3 | fpga_program_b_MC | 1 | fpga_program_b_II | 1 | fpga_program_b | 1 | 61 | 49152
FBPIN | 4 | NULL | 0 | fpga_init_b_II | 1 | NULL | 0 | 60 | 49152
FBPIN | 5 | NULL | 0 | fpga_done_II | 1 | NULL | 0 | 59 | 49152
FBPIN | 6 | sram1_tdi_MC | 1 | NULL | 0 | sram1_tdi | 1 | 58 | 49152
FBPIN | 12 | sram1_tms_MC | 1 | NULL | 0 | sram1_tms | 1 | 56 | 49152
FBPIN | 14 | NULL | 0 | sram1_tdo_II | 1 | NULL | 0 | 55 | 49152
FBPIN | 16 | sram1_tck_MC | 1 | NULL | 0 | sram1_tck | 1 | 54 | 49152

FB_INSTANCE | FOOBAR7_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | NULL | 0 | sw<1>_II | 1 | NULL | 0 | 78 | 49152
FBPIN | 4 | NULL | 0 | sw<2>_II | 1 | NULL | 0 | 79 | 49152
FBPIN | 11 | NULL | 0 | fmc_pg_m2c<2>_II | 1 | NULL | 0 | 82 | 49152
FBPIN | 14 | jtag_header_tdi_MC | 1 | NULL | 0 | jtag_header_tdi | 1 | 86 | 49152
FBPIN | 15 | NULL | 0 | jtag_header_tdo_II | 1 | NULL | 0 | 87 | 49152
FBPIN | 16 | NULL | 0 | jtag_header_tck_II | 1 | NULL | 0 | 89 | 49152

FB_INSTANCE | FOOBAR8_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | sram2_tdi_MC | 1 | NULL | 0 | sram2_tdi | 1 | 53 | 49152
FBPIN | 3 | sram2_tms_MC | 1 | NULL | 0 | sram2_tms | 1 | 52 | 49152
FBPIN | 4 | NULL | 0 | sram2_tdo_II | 1 | NULL | 0 | 50 | 49152
FBPIN | 6 | sram2_tck_MC | 1 | NULL | 0 | sram2_tck | 1 | 49 | 49152
FBPIN | 13 | NULL | 0 | cpld_a22_in_II | 1 | NULL | 0 | 44 | 49152
FBPIN | 14 | NULL | 0 | cpld_a21_in_II | 1 | NULL | 0 | 43 | 49152
FBPIN | 15 | cpld_a22_out_MC | 1 | NULL | 0 | cpld_a22_out | 1 | 42 | 49152
FBPIN | 16 | cpld_a21_out_MC | 1 | NULL | 0 | cpld_a21_out | 1 | 41 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR9_ | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.UIM | 4441 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR2__ctinst/7 | 4440 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_296 | 4277 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | N_PZ_296_MC.Q | N_PZ_296_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fpga_done_II/UIM | 4330 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | fpga_done_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 4328 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | fpga_done_II/UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 4322 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | N_PZ_296

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.UIM | 4441 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR6__ctinst/7 | 4485 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | glib_cpld_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | sw<1>_II/UIM | 4342 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | sw<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mmc_low_voltage_pok_MC.UIM | 4441 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | mmc_low_voltage_pok_MC.Q | mmc_low_voltage_pok_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR8__ctinst/7 | 4511 | ? | 0 | 0 | glib_cpld_COPY_0_COPY_0 | NULL | NULL | FOOBAR8__ctinst | 7 | 12 | CT_SI7
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM

PLA | FOOBAR1_ | 29
PLA_TERM | 0 | 
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<4>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_FALSE | timer1<5>
PLA_TERM | 2 | 
SPPTERM | 6 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<3> | IV_TRUE | timer1<4>
PLA_TERM | 3 | 
SPPTERM | 7 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_FALSE | timer1<3> | IV_FALSE | timer1<4> | IV_TRUE | timer1<5>
PLA_TERM | 4 | 
SPPTERM | 2 | IV_TRUE | fpga_program_b_trigger | IV_FALSE | state<0>
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<15>
PLA_TERM | 6 | 
SPPTERM | 12 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14>
PLA_TERM | 7 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<6> | IV_TRUE | N_PZ_216
PLA_TERM | 8 | 
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>
PLA_TERM | 9 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<6> | IV_FALSE | N_PZ_216
PLA_TERM | 10 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<6> | IV_TRUE | timer2<7>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_FALSE | timer2<7>
PLA_TERM | 12 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<7>
PLA_TERM | 13 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<6> | IV_TRUE | timer2<8>
PLA_TERM | 14 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<7> | IV_TRUE | timer2<8>
PLA_TERM | 15 | 
SPPTERM | 6 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_FALSE | timer2<8>
PLA_TERM | 16 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<8>
PLA_TERM | 17 | 
SPPTERM | 3 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | error_check_enable | IV_TRUE | fpga_program_b_trigger
PLA_TERM | 18 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<1>
PLA_TERM | 19 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_FALSE | timer2<1>
PLA_TERM | 20 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<2>
PLA_TERM | 21 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<1> | IV_TRUE | timer2<2>
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_FALSE | timer2<2>
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1> | IV_TRUE | timer1<2> | IV_TRUE | timer1<3>
PLA_TERM | 34 | 
SPPTERM | 3 | IV_TRUE | state<0> | IV_TRUE | timer1<0> | IV_TRUE | timer1<1>
PLA_TERM | 37 | 
SPPTERM | 2 | IV_TRUE | state<0> | IV_TRUE | timer1<0>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | sw<1>_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | state<0>
PLA_TERM | 52 | 
SPPTERM | 3 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_init_b_II/UIM | IV_TRUE | fpga_program_b_trigger

PLA | FOOBAR2_ | 52
PLA_TERM | 0 | 
SPPTERM | 11 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
PLA_TERM | 1 | 
SPPTERM | 11 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | N_PZ_296 | IV_TRUE | timer2<14>
PLA_TERM | 3 | 
SPPTERM | 10 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 4 | 
SPPTERM | 10 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
PLA_TERM | 5 | 
SPPTERM | 10 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | timer2<13> | IV_FALSE | N_PZ_296
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_FALSE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 9 | 
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 10 | 
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
PLA_TERM | 11 | 
SPPTERM | 9 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | timer2<12> | IV_FALSE | N_PZ_296
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
PLA_TERM | 14 | 
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_FALSE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 15 | 
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_FALSE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
PLA_TERM | 17 | 
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 18 | 
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tdo_II/UIM
PLA_TERM | 20 | 
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>
PLA_TERM | 21 | 
SPPTERM | 2 | IV_TRUE | timer2<11> | IV_FALSE | N_PZ_296
PLA_TERM | 22 | 
SPPTERM | 2 | IV_FALSE | timer2<6> | IV_TRUE | N_PZ_296
PLA_TERM | 23 | 
SPPTERM | 2 | IV_FALSE | timer2<7> | IV_TRUE | N_PZ_296
PLA_TERM | 24 | 
SPPTERM | 2 | IV_FALSE | timer2<8> | IV_TRUE | N_PZ_296
PLA_TERM | 25 | 
SPPTERM | 8 | IV_TRUE | timer2<10> | IV_TRUE | timer2<11> | IV_TRUE | timer2<12> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>
PLA_TERM | 26 | 
SPPTERM | 2 | IV_FALSE | N_PZ_216 | IV_TRUE | N_PZ_296
PLA_TERM | 27 | 
SPPTERM | 2 | IV_FALSE | timer2<9> | IV_FALSE | N_PZ_296
PLA_TERM | 28 | 
SPPTERM | 7 | IV_FALSE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 29 | 
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_FALSE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 30 | 
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_FALSE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 31 | 
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_FALSE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296
PLA_TERM | 32 | 
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<14>
PLA_TERM | 33 | 
SPPTERM | 7 | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<7> | IV_TRUE | timer2<8> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_FALSE | timer2<15>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | timer2<10> | IV_FALSE | N_PZ_296
PLA_TERM | 35 | 
SPPTERM | 12 | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | N_PZ_296 | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_FALSE | timer2<0> | IV_FALSE | N_PZ_296
PLA_TERM | 37 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<3>
PLA_TERM | 38 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<1> | IV_TRUE | timer2<3>
PLA_TERM | 39 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<2> | IV_TRUE | timer2<3>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
PLA_TERM | 41 | 
SPPTERM | 6 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_FALSE | timer2<3>
PLA_TERM | 42 | 
SPPTERM | 13 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<10> | IV_TRUE | timer2<6> | IV_TRUE | N_PZ_216 | IV_TRUE | timer2<11> | IV_TRUE | timer2<7> | IV_TRUE | timer2<12> | IV_TRUE | timer2<8> | IV_TRUE | timer2<13> | IV_TRUE | timer2<9> | IV_TRUE | timer2<14> | IV_TRUE | timer2<15>
PLA_TERM | 43 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<0> | IV_TRUE | timer2<4>
PLA_TERM | 44 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<1> | IV_TRUE | timer2<4>
PLA_TERM | 45 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<2> | IV_TRUE | timer2<4>
PLA_TERM | 46 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | timer2<3> | IV_TRUE | timer2<4>
PLA_TERM | 47 | 
SPPTERM | 7 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_TRUE | timer2<3> | IV_FALSE | timer2<4>
PLA_TERM | 48 | 
SPPTERM | 8 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_TRUE | timer2<3> | IV_TRUE | timer2<4>
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
PLA_TERM | 50 | 
SPPTERM | 4 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger | IV_FALSE | N_PZ_216 | IV_TRUE | timer2<5>
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | sram2_tdo_II/UIM

PLA | FOOBAR3_ | 8
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | fmc_prsnt_m2c_l<2>_II/UIM | IV_FALSE | fmc_pg_m2c<2>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | fmc_prsnt_m2c_l<1>_II/UIM | IV_FALSE | fmc_pg_m2c<1>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 1 | IV_FALSE | fmcx_pg_c2m_MC.UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | fpga_done_II/UIM
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | N_PZ_296
PLA_TERM | 31 | 
SPPTERM | 6 | IV_TRUE | timer2<0> | IV_TRUE | timer2<1> | IV_TRUE | timer2<2> | IV_TRUE | timer2<3> | IV_TRUE | timer2<4> | IV_TRUE | timer2<5>
PLA_TERM | 34 | 
SPPTERM | 4 | IV_TRUE | fpga_program_b_II/UIM | IV_FALSE | fpga_init_b_II/UIM | IV_TRUE | error_check_enable | IV_TRUE | fpga_init_b_r
PLA_TERM | 43 | 
SPPTERM | 2 | IV_TRUE | fmcx_pg_c2m_MC.UIM | IV_TRUE | fpga_program_b_trigger

PLA | FOOBAR4_ | 4
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | rtm_i2c_en_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | rtm_ps_II/UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | rtm_12v_en_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | rtm_3v3_en_II/UIM

PLA | FOOBAR5_ | 2
PLA_TERM | 10 | 
SPPTERM | 4 | IV_TRUE | pgood_3v3_II/UIM | IV_TRUE | pgood_2v5_II/UIM | IV_TRUE | pgood_1v5_II/UIM | IV_TRUE | pgood_1v0_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | sw<2>_II/UIM

PLA | FOOBAR6_ | 5
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_FALSE | state<0>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | fpga_tdo_II/UIM
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM

PLA | FOOBAR7_ | 2
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | sw<1>_II/UIM | IV_FALSE | fpga_tdo_II/UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_FALSE | gbe_tdo_II/UIM

PLA | FOOBAR8_ | 8
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | cpld_a22_in_II/UIM | IV_TRUE | configuration_error_latch
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | cpld_a22_in_II/UIM | IV_TRUE | fpga_done_latch
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | configuration_error_latch | IV_FALSE | fpga_done_latch | IV_FALSE | sw<2>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | sw<1>_II/UIM | IV_TRUE | mmc_low_voltage_pok_MC.UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | sram1_tdo_II/UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tms_II/UIM
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | jtag_header_tck_II/UIM
PLA_TERM | 55 | 
SPPTERM | 1 | IV_TRUE | cpld_a21_in_II/UIM

BUSINFO | CPLD_LED<1:3> | 3 | 0 | 1 | cpld_led<1> | 0 | cpld_led<2> | 1 | cpld_led<3> | 2
BUSINFO | CPLD_RS_IN<0:1> | 2 | 0 | 0 | cpld_rs_in<0> | 0 | cpld_rs_in<1> | 1
BUSINFO | FMC_PG_M2C<1:2> | 2 | 0 | 0 | fmc_pg_m2c<1> | 0 | fmc_pg_m2c<2> | 1
BUSINFO | FMC_PRSNT_M2C_L<1:2> | 2 | 0 | 0 | fmc_prsnt_m2c_l<1> | 0 | fmc_prsnt_m2c_l<2> | 1
BUSINFO | SW<1:4> | 4 | 0 | 0 | sw<1> | 0 | sw<2> | 1 | sw<3> | 2 | sw<4> | 3
BUSINFO | V6_CPLD<5:0> | 6 | 0 | 2 | v6_cpld<0> | 5 | v6_cpld<1> | 4 | v6_cpld<2> | 3 | v6_cpld<3> | 2 | v6_cpld<4> | 1 | v6_cpld<5> | 0

IOSTD | LVCMOS25
cpld_a21_in | LVCMOS25
fmc_prsnt_m2c_l<2> | LVCMOS25
fmc_pg_m2c<2> | LVCMOS33
fmc_prsnt_m2c_l<1> | LVCMOS25
fmc_pg_m2c<1> | LVCMOS33
pgood_3v3 | LVCMOS25
pgood_2v5 | LVCMOS25
pgood_1v5 | LVCMOS25
pgood_1v0 | LVCMOS25
cpld_a21_out | LVCMOS25
cpld_a22_in | LVCMOS25
fpga_program_b | LVCMOS25
fpga_init_b | LVCMOS25
xtal_cpld | LVCMOS25
fpga_done | LVCMOS25
sw<2> | LVCMOS33
cpld_a22_out | LVCMOS25
sw<1> | LVCMOS33
cpld_led<1> | LVCMOS33
cpld_led<2> | LVCMOS33
cpld_led<3> | LVCMOS33
fmcx_pg_c2m | LVCMOS33
fpga_program_b | LVCMOS25
jtag_header_tck | LVCMOS33
fpga_tck | LVCMOS25
jtag_header_tdo | LVCMOS33
fpga_tdi | LVCMOS25
fpga_tdo | LVCMOS25
jtag_header_tms | LVCMOS33
fpga_tms | LVCMOS25
gbe_tck | LVCMOS25
sram2_tdo | LVCMOS25
gbe_tdi | LVCMOS25
gbe_tdo | LVCMOS25
gbe_tms | LVCMOS25
jtag_header_tdi | LVCMOS33
mmc_low_voltage_pok | LVCMOS33
rtm_12v_en | LVCMOS33
rtm_3v3_en | LVCMOS33
rtm_i2c_en | LVCMOS33
rtm_ps | LVCMOS33
sram1_tck | LVCMOS25
sram1_tdi | LVCMOS25
sram1_tdo | LVCMOS25
sram1_tms | LVCMOS25
sram2_tck | LVCMOS25
sram2_tdi | LVCMOS25
sram2_tms | LVCMOS25
v6_cpld<0> | LVCMOS25
v6_cpld<1> | LVCMOS25
v6_cpld<2> | LVCMOS25
v6_cpld<3> | LVCMOS25
v6_cpld<5> | LVCMOS25


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | timer2<1> | NULL | 1 | N_PZ_216 | NULL | 2 | timer2<15> | NULL | 3 | timer2<13> | NULL | 4 | fmcx_pg_c2m_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | state<0> | NULL | 6 | fpga_program_b_trigger | NULL | 7 | error_check_enable | NULL | 8 | timer2<12> | NULL | 9 | timer2<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | timer1<5> | NULL | 11 | timer2<7> | NULL | 12 | timer2<8> | NULL | 13 | timer1<2> | NULL | 14 | timer1<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | timer1<0> | NULL | 16 | timer2<6> | NULL | 17 | timer2<9> | NULL | 18 | timer1<1> | NULL | 20 | timer2<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 21 | timer2<0> | NULL | 22 | timer2<2> | NULL | 23 | fpga_init_b | 60 | 28 | timer2<14> | NULL | 31 | sw<1> | 78
FB_ORDER_OF_INPUTS | FOOBAR1_ | 33 | timer1<3> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 102 | 139 | 112 | 125 | 164 | 115 | 159 | 103 | 124 | 123 | 101 | 105 | 104 | 108 | 107 | 113 | 111 | 122 | 109 | -1 | 116 | 131 | 100 | 66 | -1 | -1 | -1 | -1 | 127 | -1 | -1 | 76 | -1 | 106 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | N_PZ_296 | NULL | 1 | N_PZ_216 | NULL | 2 | mmc_low_voltage_pok_MC.UIM | NULL | 3 | timer2<13> | NULL | 4 | fmcx_pg_c2m_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | timer2<5> | NULL | 6 | fpga_program_b_trigger | NULL | 7 | sram2_tdo | 50 | 8 | timer2<12> | NULL | 9 | timer2<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | timer2<3> | NULL | 11 | timer2<7> | NULL | 12 | timer2<8> | NULL | 15 | timer2<1> | NULL | 16 | timer2<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 17 | timer2<9> | NULL | 18 | timer2<4> | NULL | 19 | jtag_header_tms | 90 | 20 | timer2<10> | NULL | 21 | timer2<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 22 | timer2<2> | NULL | 26 | timer2<15> | NULL | 28 | timer2<14> | NULL | 30 | jtag_header_tdo | 87 | 31 | sw<1> | 78
FB_ORDER_OF_INPUTS | FOOBAR2_ | 32 | jtag_header_tck | 89

FB_IMUX_INDEX | FOOBAR2_ | 143 | 139 | 133 | 125 | 164 | 120 | 159 | 91 | 124 | 123 | 128 | 105 | 104 | -1 | -1 | 102 | 111 | 122 | 121 | 36 | 116 | 131 | 100 | -1 | -1 | -1 | 112 | -1 | 127 | -1 | 86 | 76 | 87 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | N_PZ_296 | NULL | 4 | fmcx_pg_c2m_MC.UIM | NULL | 5 | timer2<5> | NULL | 6 | fpga_program_b_trigger | NULL | 7 | error_check_enable | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 8 | timer2<1> | NULL | 10 | timer2<3> | NULL | 12 | fpga_init_b_r | NULL | 14 | fpga_program_b | NULL | 15 | fpga_done | 59
FB_ORDER_OF_INPUTS | FOOBAR3_ | 16 | fmc_prsnt_m2c_l<2> | 63 | 18 | timer2<4> | NULL | 20 | fmc_prsnt_m2c_l<1> | 64 | 21 | timer2<0> | NULL | 22 | timer2<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 23 | fpga_init_b | 60 | 24 | fmc_pg_m2c<1> | 66 | 28 | fmc_pg_m2c<2> | 82

FB_IMUX_INDEX | FOOBAR3_ | 143 | -1 | -1 | -1 | 164 | 120 | 159 | 103 | 102 | -1 | 128 | -1 | 114 | -1 | 65 | 67 | 64 | -1 | 121 | -1 | 63 | 131 | 100 | 66 | 51 | -1 | -1 | -1 | 82 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | rtm_ps | 3 | 1 | rtm_i2c_en | 96 | 4 | rtm_12v_en | 1 | 5 | rtm_3v3_en | 97

FB_IMUX_INDEX | FOOBAR4_ | 11 | 29 | -1 | -1 | 26 | 28 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR5_ | 3 | pgood_1v0 | 30 | 5 | pgood_1v5 | 32 | 7 | sw<2> | 79 | 9 | pgood_3v3 | 29 | 21 | pgood_2v5 | 28

FB_IMUX_INDEX | FOOBAR5_ | -1 | -1 | -1 | 41 | -1 | 42 | -1 | 78 | -1 | 40 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 37 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR6_ | 1 | sw<1> | 78 | 2 | mmc_low_voltage_pok_MC.UIM | NULL | 5 | state<0> | NULL | 7 | fpga_tdo | 17 | 10 | jtag_header_tms | 90
FB_ORDER_OF_INPUTS | FOOBAR6_ | 16 | jtag_header_tck | 89

FB_IMUX_INDEX | FOOBAR6_ | -1 | 76 | 133 | -1 | -1 | 115 | -1 | 16 | -1 | -1 | 36 | -1 | -1 | -1 | -1 | -1 | 87 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR7_ | 1 | sw<1> | 78 | 4 | gbe_tdo | 18 | 7 | fpga_tdo | 17

FB_IMUX_INDEX | FOOBAR7_ | -1 | 76 | -1 | -1 | 17 | -1 | -1 | 16 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR8_ | 1 | sw<1> | 78 | 2 | mmc_low_voltage_pok_MC.UIM | NULL | 3 | sram1_tdo | 55 | 4 | fpga_done_latch | NULL | 7 | sw<2> | 79
FB_ORDER_OF_INPUTS | FOOBAR8_ | 8 | configuration_error_latch | NULL | 10 | cpld_a21_in | 43 | 13 | cpld_a22_in | 44 | 16 | jtag_header_tck | 89 | 19 | jtag_header_tms | 90

FB_IMUX_INDEX | FOOBAR8_ | -1 | 76 | 133 | 72 | 141 | -1 | -1 | 78 | 140 | -1 | 97 | -1 | -1 | 96 | -1 | -1 | 87 | -1 | -1 | 36 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | xtal_cpld | 2 | 2

GLOBAL_FOE | mmc_low_voltage_pok_MC.GLB | 3 | 3
