design_1_axi_chip2chip_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_chip2chip_0_0/sim/design_1_axi_chip2chip_0_0.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
gtwizard_ultrascale_v1_7_gtye4_channel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_gt_gtye4_channel_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/sim/design_1_aurora_64b66b_0_0_gt_gtye4_channel_wrapper.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/sim/design_1_aurora_64b66b_0_0_gt_gtwizard_gtye4.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/sim/design_1_aurora_64b66b_0_0_gt_gtwizard_top.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_gt.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_0/sim/design_1_aurora_64b66b_0_0_gt.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_fifo_gen_master.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/ip_1/sim/design_1_aurora_64b66b_0_0_fifo_gen_master.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_aurora_lane.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_aurora_lane.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_support.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
gtwizard_ultrascale_v1_7_gtye4_common.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gtwizard_ultrascale_v1_7_gtye4_common.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_gt_gtye4_common_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/design_1_aurora_64b66b_0_0_gt_gtye4_common_wrapper.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_gt_common_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_gt_common_wrapper.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_support_reset_logic.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_support_reset_logic.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_ultrascale_tx_userclk.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ultrascale_tx_userclk.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_clock_module.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_clock_module.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_axi_to_drp.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/design_1_aurora_64b66b_0_0_axi_to_drp.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_multi_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_multi_wrapper.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_ultrascale_rx_userclk.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_ultrascale_rx_userclk.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_standard_cc_module.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_standard_cc_module.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_reset_logic.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_reset_logic.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_cdc_sync.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cdc_sync.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_core.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0_core.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_block_sync_sm.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_block_sync_sm.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_common_reset_cbcc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_common_reset_cbcc.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_common_logic_cbcc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_common_logic_cbcc.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_cbcc_gtx_6466.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_channel_err_detect.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_channel_err_detect.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_channel_init_sm.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_channel_init_sm.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_ch_bond_code_gen.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_ch_bond_code_gen.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_64b66b_descrambler.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_64b66b_descrambler.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_err_detect.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_err_detect.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_global_logic.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_global_logic.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_polarity_check.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_polarity_check.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/example_design/gt/design_1_aurora_64b66b_0_0_wrapper.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_lane_init_sm.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_lane_init_sm.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_rx_stream_datapath.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_rx_stream_datapath.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_rx_stream.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_rx_stream.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_width_conversion.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_width_conversion.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_64b66b_scrambler.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_64b66b_scrambler.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_sym_dec.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_sym_dec.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_sym_gen.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_sym_gen.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_tx_stream_control_sm.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_stream_control_sm.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_tx_stream_datapath.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_stream_datapath.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0_tx_stream.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0/src/design_1_aurora_64b66b_0_0_tx_stream.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_aurora_64b66b_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_aurora_64b66b_0_0/design_1_aurora_64b66b_0_0.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_2_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_2_1/design_1_clk_wiz_2_1_clk_wiz.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_2_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_2_1/design_1_clk_wiz_2_1.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_rst_clk_wiz_2_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_2_100M_0/sim/design_1_rst_clk_wiz_2_100M_0.vhd,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_counter_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_counter_0_0/sim/design_1_counter_0_0.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ila_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_heartbeat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_heartbeat_0_0/sim/design_1_heartbeat_0_0.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../axi_chip2chip_slave.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
