set a(0-66) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-15 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-65 {}}} CYCLES {}}
set a(0-67) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(1) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-16 LOC {0 1.0 0 1.0 0 1.0 1 0.0 1 0.9999} PREDS {} SUCCS {{66 0 0 0-91 {}} {66 0 0 0-94 {}}} CYCLES {}}
set a(0-68) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-17 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-69 {}} {130 0 0 0-65 {}}} CYCLES {}}
set a(0-69) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-18 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-68 {}}} SUCCS {{131 0 0 0-70 {}} {130 0 0 0-65 {}} {130 0 0 0-87 {}} {130 0 0 0-88 {}} {146 0 0 0-89 {}}} CYCLES {}}
set a(0-70) {AREA_SCORE {} NAME ADD_LOOP:i:asn(ADD_LOOP:i(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-69 {}} {772 0 0 0-65 {}}} SUCCS {{259 0 0 0-65 {}}} CYCLES {}}
set a(0-71) {AREA_SCORE {} NAME ADD_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-20 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-86 {}}} SUCCS {{259 0 0 0-72 {}} {130 0 0 0-85 {}} {256 0 0 0-86 {}}} CYCLES {}}
set a(0-72) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#1 TYPE READSLICE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-21 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-71 {}}} SUCCS {{259 0 0 0-73 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-73) {AREA_SCORE 9600.00 LIBRARY amba MODULE ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) QUANTITY 1 NAME operator+<32,false>:read_mem(a:rsc.@) TYPE MEMORYREAD DELAY {0.63 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-22 LOC {0 1.0 0 1.0 0 1.0 1 0.079326798076923 1 0.079326798076923} PREDS {{259 0 0 0-72 {}}} SUCCS {{259 0 0 0-74 {}} {258 0 0 0-76 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-74) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(31-2) TYPE READSLICE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-23 LOC {1 0.1282051 1 0.1282051 1 0.1282051 1 0.89257215} PREDS {{259 0 0 0-73 {}}} SUCCS {{259 0 0 0-75 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-75) {AREA_SCORE 30.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(30,0,6,1,30) QUANTITY 1 NAME operator+<32,false>:acc TYPE ACCU DELAY {0.86 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-24 LOC {1 0.1282051 1 0.89257215 1 0.89257215 1 0.9999999096153847 1 0.9999999096153847} PREDS {{259 0 0 0-74 {}}} SUCCS {{258 0 0 0-77 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-76) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(1-0) TYPE READSLICE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-25 LOC {1 0.1282051 1 0.1282051 1 0.1282051 1 1.0} PREDS {{258 0 0 0-73 {}}} SUCCS {{259 0 0 0-77 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-77) {AREA_SCORE {} NAME operator+<32,false>:operator+<32,false>:conc TYPE CONCATENATE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-26 LOC {1 0.23563294999999998 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-76 {}} {258 0 0 0-75 {}}} SUCCS {{258 0 0 0-80 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-78) {AREA_SCORE {} NAME ADD_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-27 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-86 {}}} SUCCS {{259 0 0 0-79 {}} {130 0 0 0-85 {}} {256 0 0 0-86 {}}} CYCLES {}}
set a(0-79) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0) TYPE READSLICE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-28 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-78 {}}} SUCCS {{259 0 0 0-80 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-80) {AREA_SCORE 9600.00 LIBRARY amba MODULE ccs_axi4_master(3,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) QUANTITY 1 NAME ADD_LOOP:write_mem(b:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-29 LOC {1 1.0 1 1.0 1 1.0 2 0.012820387820512869 2 0.012820387820512869} PREDS {{774 0 0 0-80 {}} {259 0 0 0-79 {}} {258 0 0 0-77 {}}} SUCCS {{774 0 0 0-80 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-81) {AREA_SCORE {} NAME ADD_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-30 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.96875} PREDS {{774 0 0 0-86 {}}} SUCCS {{259 0 0 0-82 {}} {130 0 0 0-85 {}} {256 0 0 0-86 {}}} CYCLES {}}
set a(0-82) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#2 TYPE READSLICE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-31 LOC {0 1.0 1 0.0 1 0.0 2 0.96875} PREDS {{259 0 0 0-81 {}}} SUCCS {{259 0 0 0-83 {}} {130 0 0 0-85 {}}} CYCLES {}}
set a(0-83) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME ADD_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-32 LOC {1 0.0 1 0.96875 1 0.96875 1 0.999999875 2 0.999999875} PREDS {{259 0 0 0-82 {}}} SUCCS {{259 0 0 0-84 {}} {130 0 0 0-85 {}} {258 0 0 0-86 {}}} CYCLES {}}
set a(0-84) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(4) TYPE READSLICE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-33 LOC {1 0.03125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-83 {}}} SUCCS {{259 0 0 0-85 {}}} CYCLES {}}
set a(0-85) {AREA_SCORE {} NAME ADD_LOOP:break(ADD_LOOP) TYPE TERMINATE PAR 0-65 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-34 LOC {2 0.061698699999999995 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-84 {}} {130 0 0 0-83 {}} {130 0 0 0-82 {}} {130 0 0 0-81 {}} {130 0 0 0-80 {}} {130 0 0 0-79 {}} {130 0 0 0-78 {}} {130 0 0 0-77 {}} {130 0 0 0-76 {}} {130 0 0 0-75 {}} {130 0 0 0-74 {}} {130 0 0 0-73 {}} {130 0 0 0-72 {}} {130 0 0 0-71 {}}} SUCCS {{129 0 0 0-86 {}}} CYCLES {}}
set a(0-86) {AREA_SCORE {} NAME asn(ADD_LOOP:i(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-65 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-86 {}} {129 0 0 0-85 {}} {258 0 0 0-83 {}} {256 0 0 0-81 {}} {256 0 0 0-78 {}} {256 0 0 0-71 {}}} SUCCS {{774 0 0 0-71 {}} {774 0 0 0-78 {}} {774 0 0 0-81 {}} {772 0 0 0-86 {}}} CYCLES {}}
set a(0-65) {CHI {0-71 0-72 0-73 0-74 0-75 0-76 0-77 0-78 0-79 0-80 0-81 0-82 0-83 0-84 0-85 0-86} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 32 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 32 NAME ADD_LOOP TYPE LOOP DELAY {330.00 ns} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-35 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-70 {}} {130 0 0 0-69 {}} {130 0 0 0-68 {}} {130 0 0 0-66 {}}} SUCCS {{772 0 0 0-70 {}} {131 0 0 0-87 {}} {130 0 0 0-88 {}} {130 0 0 0-89 {}} {130 0 0 0-90 {}} {130 0 0 0-91 {}} {130 0 0 0-92 {}} {130 0 0 0-93 {}} {130 0 0 0-94 {}} {130 0 0 0-95 {}}} CYCLES {}}
set a(0-87) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-36 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-65 {}} {130 0 0 0-69 {}}} SUCCS {} CYCLES {}}
set a(0-88) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(4) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-37 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-65 {}} {130 0 0 0-69 {}}} SUCCS {{66 0 0 0-91 {}} {66 0 0 0-94 {}}} CYCLES {}}
set a(0-89) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-38 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-65 {}} {146 0 0 0-69 {}}} SUCCS {} CYCLES {}}
set a(0-90) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-39 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-65 {}} {128 0 0 0-91 {}}} SUCCS {{259 0 0 0-91 {}}} CYCLES {}}
set a(0-91) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME b:io_sync(b:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-40 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-91 {}} {259 0 0 0-90 {}} {66 0 0 0-88 {}} {130 0 0 0-65 {}} {66 0 0 0-67 {}}} SUCCS {{128 0 0 0-90 {}} {772 0 0 0-91 {}} {259 0 0 0-92 {}}} CYCLES {}}
set a(0-92) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-41 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-91 {}} {130 0 0 0-65 {}}} SUCCS {} CYCLES {}}
set a(0-93) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-42 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-65 {}} {128 0 0 0-94 {}}} SUCCS {{259 0 0 0-94 {}}} CYCLES {}}
set a(0-94) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME a:io_sync(a:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-43 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-94 {}} {259 0 0 0-93 {}} {66 0 0 0-88 {}} {130 0 0 0-65 {}} {66 0 0 0-67 {}}} SUCCS {{128 0 0 0-93 {}} {772 0 0 0-94 {}} {259 0 0 0-95 {}}} CYCLES {}}
set a(0-95) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-64 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-44 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-94 {}} {130 0 0 0-65 {}}} SUCCS {} CYCLES {}}
set a(0-64) {CHI {0-66 0-67 0-68 0-69 0-70 0-65 0-87 0-88 0-89 0-90 0-91 0-92 0-93 0-94 0-95} ITERATIONS Infinite LATENCY 31 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 35 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 32 TOTAL_CYCLES 35 NAME main TYPE LOOP DELAY {360.00 ns} PAR 0-63 XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-45 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-63) {CHI 0-64 ITERATIONS Infinite LATENCY 31 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 35 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 35 TOTAL_CYCLES 36 NAME core:rlp TYPE LOOP DELAY {360.00 ns} PAR {} XREFS 7536b205-f98b-4ab1-81b1-974d0befd019-46 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-63-TOTALCYCLES) {36}
set a(0-63-QMOD) {ccs_sync_in_wait(1) 0-67 ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) 0-73 mgc_add(30,0,6,1,30) 0-75 ccs_axi4_master(3,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) 0-80 mgc_add(4,0,2,1,5) 0-83 ccs_sync_out_wait(4) 0-88 mgc_io_sync(0) {0-91 0-94}}
set a(0-63-PROC_NAME) {core}
set a(0-63-HIER_NAME) {/axi_add/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-63}

