arch                            	circuit    	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_N4_90nm_default_fc_pinloc.xml	diffeq.blif	cdb2fff     	success   	     	1935               	1974                 	1083                	480                   	22          	22           	377    	64    	39         	-1          	-1      	23404                	6.71108       	-1309.68            	-6.71108            	26            	13577            	28                                    	11488                      	17                               	6.71108            	-1406.09 	-6.71108 	0       	0       	891726                	840451               	791025.                          	1634.35                             	1.00654e+06                 	2079.64                        	-1             	-1            	-1          	-1          	-1      	0.58     	1.67      	11.43                    	0.79                	15.10                	56452      	-1          	-1         
