INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:36:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.700ns period=5.400ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.700ns period=5.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.400ns  (clk rise@5.400ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.325ns (42.642%)  route 3.127ns (57.358%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.883 - 5.400 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2339, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X29Y51         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.443     1.167    mulf1/operator/sigProdExt_c2[25]
    SLICE_X29Y51         LUT6 (Prop_lut6_I2_O)        0.043     1.210 r  mulf1/operator/newY_c1[4]_i_10__0/O
                         net (fo=1, routed)           0.137     1.347    mulf1/operator/newY_c1[4]_i_10__0_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I3_O)        0.043     1.390 r  mulf1/operator/newY_c1[4]_i_6__0/O
                         net (fo=1, routed)           0.167     1.557    mulf1/operator/newY_c1[4]_i_6__0_n_0
    SLICE_X31Y51         LUT5 (Prop_lut5_I1_O)        0.043     1.600 r  mulf1/operator/newY_c1[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.600    mulf1/operator/RoundingAdder/S[0]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.851 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.851    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.900 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.900    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.949 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.998 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.047 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.047    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.096 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.096    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.145 r  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.145    mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.194 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.194    mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.298 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_5__0/O[0]
                         net (fo=11, routed)          0.359     2.657    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X32Y59         LUT5 (Prop_lut5_I2_O)        0.120     2.777 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_9__0/O
                         net (fo=4, routed)           0.410     3.187    mulf1/operator/RoundingAdder/exc_c2_reg[1]_1[1]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.043     3.230 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_8__0/O
                         net (fo=4, routed)           0.171     3.401    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.043     3.444 r  mulf1/operator/RoundingAdder/newY_c1[0]_i_3__0/O
                         net (fo=25, routed)          0.281     3.725    mulf1/operator/RoundingAdder/exc_c2_reg[1]_0
    SLICE_X30Y55         LUT6 (Prop_lut6_I1_O)        0.043     3.768 r  mulf1/operator/RoundingAdder/newY_c1[3]_i_3__0/O
                         net (fo=4, routed)           0.322     4.089    buffer23/control/excExpFracY_c0[2]
    SLICE_X28Y55         LUT6 (Prop_lut6_I5_O)        0.043     4.132 r  buffer23/control/ltOp_carry_i_3__0/O
                         net (fo=1, routed)           0.268     4.400    addf1/operator/DI[1]
    SLICE_X29Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.642 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.642    addf1/operator/ltOp_carry_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.691 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.691    addf1/operator/ltOp_carry__0_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.740 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.740    addf1/operator/ltOp_carry__1_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.789 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.789    addf1/operator/ltOp_carry__2_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.916 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.222     5.139    buffer23/control/CO[0]
    SLICE_X27Y59         LUT2 (Prop_lut2_I0_O)        0.130     5.269 r  buffer23/control/i__carry_i_2__0/O
                         net (fo=1, routed)           0.348     5.616    addf1/operator/expDiff_c1_reg[3]_0[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.807 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.807    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.960 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.960    addf1/operator/expDiff_c0[5]
    SLICE_X28Y60         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.400     5.400 r  
                                                      0.000     5.400 r  clk (IN)
                         net (fo=2339, unset)         0.483     5.883    addf1/operator/clk
    SLICE_X28Y60         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.883    
                         clock uncertainty           -0.035     5.847    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.048     5.895    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                 -0.065    




