module top(
    input             i_clk,  //25M
    input             i_rst_n,
    input             i_key_1,
    input             i_key_2,
    input             i_frame_en,
    input   [18:0]    i_pixel_coordinate,
    input   [7:0]     i_snap_data,
    //sram
    output  [19:0]    o_SRAM_ADDR,
    inout   [15:0]    io_SRAM_DQ,
    output            o_SRAM_WE_N,
    output            o_SRAM_CE_N,
    output            o_SRAM_OE_N,
    output            o_SRAM_LB_N,
    output            o_SRAM_UB_N,


    //sdram
    output            o_wr2,
    output   [15:0]   o_wr2_data,
    output   [5:0]    stateeee1,
    output   [5:0]    stateeee2

);

localparam  IDLE            =   4'd0;
localparam  snapping_1      =   4'd1;
localparam  snapping_2      =   4'd2;
localparam  collecting_1    =   4'd3;
localparam  collecting_2    =   4'd4;
localparam  writing         =   4'd5;
localparam  calculating     =   4'd6;
localparam  vga_display     =   4'd7;   
localparam  IDLE2           =   4'd8;
localparam  test_state      =   4'd9;
logic [3:0] state_w, state_r;
logic [18:0] address_count_w, address_count_r;

logic [19:0] addr_read, addr_write;
logic [15:0] data_write, data_read;
logic [7:0]  snap_data_w, snap_data_r;
logic [18:0] pixel_coordinate_w, pixel_coordinate_r ;
logic [15:0] data_combine_w, data_combine_r;
logic [7:0]  data_left_w, data_left_r;
logic        enable_w, enable_r;

assign pixel_coordinate_w = i_pixel_coordinate;
assign addr_read = (state_r == collecting2) ? { address_count_r, 1'b0} :  {1'b0 , address_count_r};
assign data_write = (state_r == writing ) ? data_combine_r ; {8'b0, snap_data_r};
assign snap_data_w = i_snap_data;


assign o_SRAM_ADDR = (state_r == snapping_1 || state_r == snapping_2 || state_r == writing ) ? addr_write : addr_read[19:0]; 
assign io_SRAM_DQ  = (state_r == snapping_1 || state_r == snapping_2 || state_r == writing ) ? data_write : 16'dz;
assign data_read   = (state_r != snapping_1 && state_r != snapping_2 && state_r != writing ) ? io_SRAM_DQ : 16'd0;

assign o_SRAM_WE_N = (state_r == snapping_1 || state_r == snapping_2 || state_r == writing ) ? 1'b0 : 1'b1;
assign o_SRAM_CE_N = 1'b0;
assign o_SRAM_OE_N = 1'b0;
assign o_SRAM_LB_N = 1'b0;
assign o_SRAM_UB_N = 1'b0;

assign o_wr2 = (state_r  == test_state)  ? 1'b1: 1'b0;
assign o_wr2_data = (state_r == test_state )  ? {8'b0, data_read}  : 16'hffff;

assign stateeee1[5:0] = {2'b0, state_r};
assign stateeee2[5:0] = {5'b0, o_wr2};
always_comb begin : FSM
    case(state_r) 
    IDLE : begin
        state_w = state_r; ///////// stuck
        addr_write[19:0] = {1'b0, pixel_coordinate_r[18:0]};
        address_count_w = 19'b0;
        data_combine_w = 16'b0;
        data_left_w = 8'b0;
        enable_w = 1'b0;
        if(i_frame_en) begin
            state_w = snapping_1;
        end
    end
    IDLE2 : begin
        state_w = state_r;
        addr_write[19:0] = {pixel_coordiante_r[18:0], 1'b0};
        address_count_w = 19'b0;
        data_combine_w = 16'b0;
        data_left_w = 8'b0;
        enable_w = 1'b0;
        if(i_frame_en) begin
            state_w = snapping_2;
        end
    end
    snapping_1 : begin
        state_w = state_r;
        addr_write[19:0] = {1'b0, pixel_coordinate_r[18:0]};
        address_count_w = 19'd0;
        data_combine_w = 16'b0;
        data_left_w = 8'b0;
        enable_w = 1'b0;
        if(i_key_2) begin
            state_w = snapping_2;
        end
        else if(!i_frame_en) begin
            state_w = IDLE;
        end

    end
    snapping_2 : begin
        state_w = state_r;
        addr_write[19:0] = {pixel_coordinate_r[18:0], 1'b0};
        address_count_w = address_count_r;
        data_combine_w = 16'b0;
        data_left_w = 8'b0;
        enable_w = 1'b0;
        if(i_key_2) begin
            state_w = calculating;
        end
        else if(!i_frame_en) begin
            state_w = IDLE2;
        end
    end

    collecting_1 : begin
        addr_write[19:0] = { 1'b0, address_count_r[18:0] };

        state_w = collecting_2;
        address_count_w = address_count_r;
        data_left_w = data_read;
        data_combine_w = 16'b0;
        enable_w = 1'b0;
    end

    collecting_2 : begin
        addr_write[19:0] = { 1'b0, address_count_r[18:0] };

        state_w = writing;
        address_count_w = address_count_r;
        data_left_w = data_left_r;
        data_combine_w = {data_left_r[7:0], data_read};
    end
    writing : begin
        addr_write[19:0] = { 1'b0, address_count_r[18:0] };

        state_w = collecting;
        address_count_w = address_count_r + 19'd1;
        enalbe_w = 1'b0;
        if(address_count_r == 19'd307199)begin
            state_w = calculating;
            address_count_w = 19'd0;
            enable_w = 1'b1;
        end
    end
    calculating : begin
        state_w = state_r;
        address_count_w = address_count_r + 19'd1;
        addr_write[19:0] = { 1'b0, address_count_r};
        enable_w = 1'b1;
        data_left_w = 8'd0;
        data_combine_w = 16'd0;
        if(o_cal_finish) begin
            state_w = vga_display;
            enabe_w = 1'b0;
        end
    end

    vga_display : begin
        state_w = state_r;
        address_count_w = 19'd0;
        addr_write[19:0] = { 1'b0, address_count_r};
        enable_w = 1'b0;
        data_left_w = 8'd0;
        data_combine_w = 16'd0;
        if(i_key_2) begin
            state_w = snapping_1;
        end
    end
    
    test_state : begin
        state_w = state_r; 
        address_count_w = address_count_r + 19'b1;
        addr_write[19:0] = {1'b0, address_count_r};
        enable_w = 1'b0;
        data_left_w = 8'd0;
        data_combine_w = 16'd0;

        if(address_count_r == 19'd307199) begin
            state_w = vga_display;
        end
        
    end
    endcase
end

always_ff @( posedge i_clk or negedge i_rst_n ) begin
    if(!i_rst_n) begin
        state_r              <= '0;
        pixel_coordinate_r   <= '0;
        snap_data_r          <= '0;
        address_count_r      <= '0;
        data_left_r          <= '0;
        data_combine_r       <= '0;
        enable_r             <= '0;
    end
    else begin
        state_r              <= state_w;
        pixel_coordinate_r   <= pixel_coordinate_w;
        snap_data_r          <= snap_data_w;
        address_count_r      <= address_count_w;
        data_left_r          <= data_left_w;
        data_combine_r       <= data_combine_w;
        enable_r             <= enable_w;
    end
end


endmodule 