/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [16:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [31:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [38:0] celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = !(celloutsig_0_4z ? celloutsig_0_12z : celloutsig_0_17z);
  assign celloutsig_1_7z = celloutsig_1_2z[0] ^ celloutsig_1_3z;
  assign celloutsig_1_11z = celloutsig_1_4z[0] ^ celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_7z ^ celloutsig_1_11z;
  assign celloutsig_0_12z = celloutsig_0_2z ^ celloutsig_0_4z;
  assign celloutsig_0_4z = ~(in_data[29] ^ celloutsig_0_0z);
  assign celloutsig_0_39z = celloutsig_0_10z[15:9] < celloutsig_0_19z[7:1];
  assign celloutsig_0_17z = { celloutsig_0_10z[11:3], celloutsig_0_5z, 1'h1, celloutsig_0_14z, celloutsig_0_14z } < celloutsig_0_15z[24:12];
  assign celloutsig_0_2z = in_data[89:84] < in_data[95:90];
  assign celloutsig_0_0z = in_data[19] & ~(in_data[16]);
  assign celloutsig_1_3z = celloutsig_1_2z[3] & ~(celloutsig_1_1z[2]);
  assign celloutsig_0_5z = celloutsig_0_4z & ~(1'h1);
  assign celloutsig_0_18z = & celloutsig_0_8z[31:5];
  assign celloutsig_0_14z = | { in_data[76:61], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_40z = celloutsig_0_18z & celloutsig_0_29z[4];
  assign celloutsig_0_41z = in_data[49] & celloutsig_0_29z[1];
  assign celloutsig_1_10z = celloutsig_1_1z[0] & celloutsig_1_2z[3];
  assign celloutsig_1_18z = celloutsig_1_10z & celloutsig_1_12z[1];
  assign celloutsig_0_45z = { celloutsig_0_28z, celloutsig_0_39z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_2z } >> { in_data[38:33], 1'h1 };
  assign celloutsig_1_0z = in_data[111:104] >> in_data[163:156];
  assign celloutsig_1_1z = in_data[131:128] >> celloutsig_1_0z[5:2];
  assign celloutsig_1_2z = in_data[190:181] >> { celloutsig_1_0z[7:6], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_0z[6:1] >> in_data[124:119];
  assign celloutsig_0_7z = { in_data[11:7], celloutsig_0_6z[3], 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_2z, celloutsig_0_5z } >> in_data[73:63];
  assign celloutsig_0_15z = { celloutsig_0_8z[35:7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } >> { in_data[81:72], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z[3], 1'h1, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_26z = { celloutsig_0_0z, 2'h3 } >> { celloutsig_0_23z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_8z = { in_data[80:55], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z } <<< { in_data[65:34], celloutsig_0_4z, 2'h3, celloutsig_0_4z, celloutsig_0_4z, 2'h3 };
  assign celloutsig_0_16z = celloutsig_0_7z[8:4] <<< { celloutsig_0_7z[1:0], celloutsig_0_4z, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_44z = { celloutsig_0_15z[9:2], celloutsig_0_2z } ^ { celloutsig_0_29z[4:3], celloutsig_0_11z[1], celloutsig_0_40z, celloutsig_0_16z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_8z[9:6], celloutsig_0_6z[3], 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_4z, celloutsig_0_6z[3], 1'h1, celloutsig_0_0z, 2'h3, celloutsig_0_4z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_11z[1] = ~ celloutsig_0_0z;
  assign celloutsig_0_11z[2] = ~ celloutsig_0_10z[12];
  assign celloutsig_0_19z[4] = ~ celloutsig_0_15z[14];
  assign celloutsig_0_6z[3] = celloutsig_0_2z ~^ celloutsig_0_5z;
  assign { celloutsig_0_11z[4:3], celloutsig_0_11z[0] } = { celloutsig_0_10z[15:14], celloutsig_0_5z } ^ { celloutsig_0_10z[14:13], celloutsig_0_2z };
  assign { celloutsig_0_19z[7:5], celloutsig_0_19z[3:1] } = { celloutsig_0_15z[17:15], celloutsig_0_15z[13:12], celloutsig_0_5z } ^ { celloutsig_0_11z[2], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_12z[2:1] = celloutsig_1_4z[1:0] ~^ { celloutsig_1_3z, celloutsig_1_3z };
  assign { celloutsig_0_29z[3], celloutsig_0_29z[8:4], celloutsig_0_29z[1], celloutsig_0_29z[9] } = { celloutsig_0_11z[2], celloutsig_0_26z, celloutsig_0_11z[4:3], celloutsig_0_11z[0], celloutsig_0_4z } ~^ { celloutsig_0_6z[3], celloutsig_0_16z[3:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_16z[4] };
  assign celloutsig_0_23z = ~celloutsig_0_12z;
  assign celloutsig_0_19z[0] = 1'h0;
  assign { celloutsig_0_29z[2], celloutsig_0_29z[0] } = { celloutsig_0_11z[1], celloutsig_0_18z };
  assign celloutsig_0_6z[2:0] = { 1'h1, celloutsig_0_0z, 1'h1 };
  assign celloutsig_1_12z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
