DIV_ROUND_UP,FUNC_0
MCI_4BIT_BUS,VAR_0
MCI_CLK_BYPASS,VAR_1
MCI_CLK_ENABLE,VAR_2
MCI_ST_UX500_NEG_EDGE,VAR_3
MMC_BUS_WIDTH_4,VAR_4
MMC_BUS_WIDTH_8,VAR_5
MMC_TIMING_MMC_DDR52,VAR_6
MMC_TIMING_UHS_DDR50,VAR_7
mmci_write_clkreg,FUNC_1
mmci_set_clkreg,FUNC_2
host,VAR_8
desired,VAR_9
variant,VAR_10
clk,VAR_11
