
---------- Begin Simulation Statistics ----------
final_tick                               164891771000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240295                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   240767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   416.16                       # Real time elapsed on the host
host_tick_rate                              396226698                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164892                       # Number of seconds simulated
sim_ticks                                164891771000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694168                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095380                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101808                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727593                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477672                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65335                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648918                       # CPI: cycles per instruction
system.cpu.discardedOps                        190594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610042                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001335                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32170770                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606458                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164891771                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132721001                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        563721                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1355056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38591                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198377                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79118                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176705                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109521                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       849947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 849947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31014592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31014592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286226                       # Request fanout histogram
system.membus.respLayer1.occupancy         1532618156                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1357229000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            406083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       779446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          203940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       405325                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2032103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2033864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80583552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80647744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          307384                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12696192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           986193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.195005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 947202     96.05%     96.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38973      3.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             986193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2517682000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2034153996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               392489                       # number of demand (read+write) hits
system.l2.demand_hits::total                   392579                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              392489                       # number of overall hits
system.l2.overall_hits::total                  392579                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             285562                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286230                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            285562                       # number of overall misses
system.l2.overall_misses::total                286230                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29693559000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29757899000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64340000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29693559000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29757899000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           678051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               678809                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          678051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              678809                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.421151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.421665                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.421151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.421665                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96317.365269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103982.879375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103964.989694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96317.365269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103982.879375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103964.989694                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198378                       # number of writebacks
system.l2.writebacks::total                    198378                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        285558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       285558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286226                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50980000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23982117000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24033097000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50980000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23982117000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24033097000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.421145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.421659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.421145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.421659                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76317.365269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83983.348392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83965.457366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76317.365269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83983.348392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83965.457366                       # average overall mshr miss latency
system.l2.replacements                         307384                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       581068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           581068                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       581068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       581068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8703                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8703                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96021                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176705                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18723177000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18723177000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.647921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105957.256444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105957.256444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15189077000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15189077000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.647921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85957.256444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85957.256444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96317.365269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96317.365269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50980000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50980000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76317.365269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76317.365269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        296468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            296468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  10970382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10970382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       405325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        405325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.268567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100777.919656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100777.919656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8793040000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8793040000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.268557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80779.032273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80779.032273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8088.102714                       # Cycle average of tags in use
system.l2.tags.total_refs                     1345950                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    315576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.265058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     84000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     450.238673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.804788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7612.059253                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.054961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.929206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987317                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3024890                       # Number of tag accesses
system.l2.tags.data_accesses                  3024890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18275712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12696128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12696128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          285558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            259273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         110834591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111093864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       259273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76996735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76996735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76996735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           259273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        110834591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188090599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    284614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006077312858                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              799849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198377                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12464                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4521226456                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1070378064                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9325945900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15848.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32690.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  100621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  237951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       237762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.173602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.134659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.804962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183091     77.01%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29939     12.59%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5640      2.37%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1700      0.72%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9052      3.81%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          849      0.36%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          595      0.25%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          557      0.23%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6339      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       237762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.888152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.321342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.107509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11269     98.32%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          112      0.98%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           38      0.33%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.10%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           22      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.303350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.273468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4086     35.65%     35.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              349      3.04%     38.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6493     56.65%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              532      4.64%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18258048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12693184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18318464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12696128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       110.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  164891685000                       # Total gap between requests
system.mem_ctrls.avgGap                     340261.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18215296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12693184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 259273.096169244265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 110468193.103463009000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76978880.892728120089                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       285558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16732860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9309213040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3897376019118                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25049.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32600.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19646309.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1219033984.895993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         601666270.128029                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        928407396.671821                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       493447011.456020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13649587274.396555                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     46002777411.354553                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     34527792741.794090                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       97422712090.705917                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.828223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77259990770                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5505500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82126280230                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1286061573.887978                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         634760801.136028                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        959739508.223815                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       515603997.216020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13649587274.396555                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     46867729243.097931                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     33800446883.281048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       97713929281.249390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.594334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75621273192                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5505500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83764997808                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662651                       # number of overall hits
system.cpu.icache.overall_hits::total         9662651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70058000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70058000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70058000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70058000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92424.802111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92424.802111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92424.802111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92424.802111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68542000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68542000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90424.802111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90424.802111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90424.802111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90424.802111                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70058000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70058000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92424.802111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92424.802111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90424.802111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90424.802111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.561489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12748.560686                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.561489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664167                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664167                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51355646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51355646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51356140                       # number of overall hits
system.cpu.dcache.overall_hits::total        51356140                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       712929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         712929                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       720853                       # number of overall misses
system.cpu.dcache.overall_misses::total        720853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42257191997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42257191997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42257191997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42257191997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076993                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076993                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013842                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59272.651270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59272.651270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58621.094727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58621.094727                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90718                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.261059                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       581068                       # number of writebacks
system.cpu.dcache.writebacks::total            581068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42797                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42797                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       670132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       670132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       678051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       678051                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39335063998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39335063998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40110615997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40110615997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013020                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013020                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58697.486462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58697.486462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59155.750817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59155.750817                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40720122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40720122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       398352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18560255999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18560255999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46592.601516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46592.601516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       397463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       397463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17723109999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17723109999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44590.590820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44590.590820                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10635524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10635524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       314577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       314577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23696935998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23696935998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75329.525038                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75329.525038                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        41908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        41908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272669                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272669                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21611953999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21611953999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79260.766713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79260.766713                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    775551999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    775551999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97935.597803                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97935.597803                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.576881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52034266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            678050                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.741046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            217000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.576881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52755119                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52755119                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164891771000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
