<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="m68k.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="WF68K00IP_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="WF68K00IP_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="WF68K00IP_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="WF68K00IP_TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WF68K00IP_TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="WF68K00IP_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="WF68K00IP_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="WF68K00IP_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WF68K00IP_TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WF68K00IP_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WF68K00IP_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="m68k_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="m68k_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="m68k_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1401877324" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1401877324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401881105" xil_pn:in_ck="-4342205294235761520" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1401881105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_address_registers.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_alu.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_bus_interface.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_control.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_data_registers.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_interrupt_controller.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_opcode_decoder.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_pkg.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_shifter.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_top.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_top_soc.vhd"/>
      <outfile xil_pn:name="../m68k_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1401877324" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3234016744883813784" xil_pn:start_ts="1401877324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877324" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6870313153061837082" xil_pn:start_ts="1401877324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877324" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5807867532140337209" xil_pn:start_ts="1401877324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401881105" xil_pn:in_ck="-4342205294235761520" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1401881105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_address_registers.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_alu.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_bus_interface.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_control.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_data_registers.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_interrupt_controller.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_opcode_decoder.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_pkg.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_shifter.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_top.vhd"/>
      <outfile xil_pn:name="../68K00/wf68k00ip_top_soc.vhd"/>
      <outfile xil_pn:name="../m68k_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1401881111" xil_pn:in_ck="-4342205294235761520" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6721394019465467655" xil_pn:start_ts="1401881105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="m68k_tb_beh.prj"/>
      <outfile xil_pn:name="m68k_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1401884461" xil_pn:in_ck="7132094043184050250" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8932000075877166490" xil_pn:start_ts="1401884460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="m68k_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6106397531634979478" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5807867532140337209" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1061825114983694056" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401877353" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1001353353246047407" xil_pn:start_ts="1401877353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401878252" xil_pn:in_ck="6777970393748871142" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4237249553697947296" xil_pn:start_ts="1401877540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="WF68K00IP_TOP.lso"/>
      <outfile xil_pn:name="WF68K00IP_TOP.ngc"/>
      <outfile xil_pn:name="WF68K00IP_TOP.ngr"/>
      <outfile xil_pn:name="WF68K00IP_TOP.prj"/>
      <outfile xil_pn:name="WF68K00IP_TOP.stx"/>
      <outfile xil_pn:name="WF68K00IP_TOP.syr"/>
      <outfile xil_pn:name="WF68K00IP_TOP.xst"/>
      <outfile xil_pn:name="WF68K00IP_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
