OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           21          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 336.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 2257 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 2257.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 327.
[INFO CTS-0024]  Normalized sink region: [(3.38316, 1.24459), (33.6979, 33.3778)].
[INFO CTS-0025]     Width:  30.3147.
[INFO CTS-0026]     Height: 32.1332.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 164
    Sub-region size: 30.3147 X 16.0666
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 82
    Sub-region size: 15.1573 X 16.0666
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 180 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 41
    Sub-region size: 15.1573 X 8.0333
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 38 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 7.5787 X 8.0333
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 27 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 9
      location: 1.0 buffer: CLKBUF_X3
 Level 5
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 7.5787 X 4.0166
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 327.
[INFO CTS-0018]     Created 376 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 376 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:4, 5:13, 6:66, 7:176, 8:73, 9:9, 10:2, 11:7, 12:6, 13:1, 14:2..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 2257
[INFO CTS-0100]  Leaf buffers 327
[INFO CTS-0101]  Average sink wire length 380.81 um
[INFO CTS-0102]  Path depth 4 - 4

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 23925 u^2 44% utilization.
[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 23925 u^2 44% utilization.
Placement Analysis
---------------------------------
total displacement        517.6 u
average displacement        0.0 u
max displacement            4.1 u
original HPWL          140651.5 u
legalized HPWL         143172.9 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          143172.9 u
legalized HPWL         143172.9 u
delta HPWL                    0 %


==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 23925 u^2 44% utilization.
Elapsed time: 0:05.86[h:]min:sec. CPU time: user 5.83 sys 0.03 (99%). Peak memory: 167652KB.
