vendor_name = ModelSim
source_file = 1, F:/FPGA/Verilog/led_test/clk_div.v
source_file = 1, F:/FPGA/Verilog/led_test/led.v
source_file = 1, F:/FPGA/Verilog/led_test/db/led.cbx.xml
design_name = led
instance = comp, \div1_1|count[8] , div1_1|count[8], led, 1
instance = comp, \div1_1|count[6] , div1_1|count[6], led, 1
instance = comp, \div1_1|count[19] , div1_1|count[19], led, 1
instance = comp, \div1_1|count[24] , div1_1|count[24], led, 1
instance = comp, \div1_1|count[28] , div1_1|count[28], led, 1
instance = comp, \div1_2|count[13] , div1_2|count[13], led, 1
instance = comp, \div1_2|count[22] , div1_2|count[22], led, 1
instance = comp, \div1_2|count[24] , div1_2|count[24], led, 1
instance = comp, \div1_2|count[28] , div1_2|count[28], led, 1
instance = comp, \div1_3|count[31] , div1_3|count[31], led, 1
instance = comp, \div1_3|count[8] , div1_3|count[8], led, 1
instance = comp, \div1_3|count[11] , div1_3|count[11], led, 1
instance = comp, \div1_3|count[16] , div1_3|count[16], led, 1
instance = comp, \div1_3|count[21] , div1_3|count[21], led, 1
instance = comp, \div1_4|count[24] , div1_4|count[24], led, 1
instance = comp, \div1_4|count[26] , div1_4|count[26], led, 1
instance = comp, \div1_4|count[10] , div1_4|count[10], led, 1
instance = comp, \div1_4|count[12] , div1_4|count[12], led, 1
instance = comp, \div1_1|count[6]~44 , div1_1|count[6]~44, led, 1
instance = comp, \div1_1|count[8]~48 , div1_1|count[8]~48, led, 1
instance = comp, \div1_1|count[19]~70 , div1_1|count[19]~70, led, 1
instance = comp, \div1_1|count[24]~80 , div1_1|count[24]~80, led, 1
instance = comp, \div1_1|count[28]~88 , div1_1|count[28]~88, led, 1
instance = comp, \div1_2|count[5] , div1_2|count[5], led, 1
instance = comp, \div1_2|count[3] , div1_2|count[3], led, 1
instance = comp, \div1_2|count[3]~38 , div1_2|count[3]~38, led, 1
instance = comp, \div1_2|count[5]~42 , div1_2|count[5]~42, led, 1
instance = comp, \div1_2|count[13]~58 , div1_2|count[13]~58, led, 1
instance = comp, \div1_2|count[22]~76 , div1_2|count[22]~76, led, 1
instance = comp, \div1_2|count[24]~80 , div1_2|count[24]~80, led, 1
instance = comp, \div1_2|count[28]~88 , div1_2|count[28]~88, led, 1
instance = comp, \div1_3|count[3] , div1_3|count[3], led, 1
instance = comp, \div1_3|count[3]~38 , div1_3|count[3]~38, led, 1
instance = comp, \div1_3|count[8]~48 , div1_3|count[8]~48, led, 1
instance = comp, \div1_3|count[11]~54 , div1_3|count[11]~54, led, 1
instance = comp, \div1_3|count[16]~64 , div1_3|count[16]~64, led, 1
instance = comp, \div1_3|count[21]~74 , div1_3|count[21]~74, led, 1
instance = comp, \div1_3|count[30]~92 , div1_3|count[30]~92, led, 1
instance = comp, \div1_3|count[31]~94 , div1_3|count[31]~94, led, 1
instance = comp, \div1_4|count[3] , div1_4|count[3], led, 1
instance = comp, \div1_4|count[3]~38 , div1_4|count[3]~38, led, 1
instance = comp, \div1_4|count[10]~52 , div1_4|count[10]~52, led, 1
instance = comp, \div1_4|count[12]~56 , div1_4|count[12]~56, led, 1
instance = comp, \div1_4|count[24]~80 , div1_4|count[24]~80, led, 1
instance = comp, \div1_4|count[26]~84 , div1_4|count[26]~84, led, 1
instance = comp, \div1_1|LessThan0~4 , div1_1|LessThan0~4, led, 1
instance = comp, \div1_2|LessThan0~7 , div1_2|LessThan0~7, led, 1
instance = comp, \div1_2|clktemp~0 , div1_2|clktemp~0, led, 1
instance = comp, \div1_4|LessThan0~6 , div1_4|LessThan0~6, led, 1
instance = comp, \div1_4|LessThan0~8 , div1_4|LessThan0~8, led, 1
instance = comp, \div1_4|LessThan0~9 , div1_4|LessThan0~9, led, 1
instance = comp, \clk~I , clk, led, 1
instance = comp, \clk~clkctrl , clk~clkctrl, led, 1
instance = comp, \div1_1|count[0]~32 , div1_1|count[0]~32, led, 1
instance = comp, \div1_1|count[9]~50 , div1_1|count[9]~50, led, 1
instance = comp, \div1_1|count[10]~52 , div1_1|count[10]~52, led, 1
instance = comp, \div1_1|count[11]~54 , div1_1|count[11]~54, led, 1
instance = comp, \div1_1|count[11] , div1_1|count[11], led, 1
instance = comp, \div1_1|count[12]~56 , div1_1|count[12]~56, led, 1
instance = comp, \div1_1|count[13]~58 , div1_1|count[13]~58, led, 1
instance = comp, \div1_1|count[13] , div1_1|count[13], led, 1
instance = comp, \div1_1|count[14]~60 , div1_1|count[14]~60, led, 1
instance = comp, \div1_1|count[14] , div1_1|count[14], led, 1
instance = comp, \div1_1|count[15]~62 , div1_1|count[15]~62, led, 1
instance = comp, \div1_1|count[15] , div1_1|count[15], led, 1
instance = comp, \div1_1|count[16]~64 , div1_1|count[16]~64, led, 1
instance = comp, \div1_1|count[16] , div1_1|count[16], led, 1
instance = comp, \div1_1|count[17]~66 , div1_1|count[17]~66, led, 1
instance = comp, \div1_1|count[17] , div1_1|count[17], led, 1
instance = comp, \div1_1|count[18]~68 , div1_1|count[18]~68, led, 1
instance = comp, \div1_1|count[18] , div1_1|count[18], led, 1
instance = comp, \div1_1|count[20]~72 , div1_1|count[20]~72, led, 1
instance = comp, \div1_1|count[20] , div1_1|count[20], led, 1
instance = comp, \div1_1|count[21]~74 , div1_1|count[21]~74, led, 1
instance = comp, \div1_1|count[22]~76 , div1_1|count[22]~76, led, 1
instance = comp, \div1_1|count[23]~78 , div1_1|count[23]~78, led, 1
instance = comp, \div1_1|count[23] , div1_1|count[23], led, 1
instance = comp, \div1_1|count[25]~82 , div1_1|count[25]~82, led, 1
instance = comp, \div1_1|count[25] , div1_1|count[25], led, 1
instance = comp, \div1_1|count[26]~84 , div1_1|count[26]~84, led, 1
instance = comp, \div1_1|count[27]~86 , div1_1|count[27]~86, led, 1
instance = comp, \div1_1|count[27] , div1_1|count[27], led, 1
instance = comp, \div1_1|count[29]~90 , div1_1|count[29]~90, led, 1
instance = comp, \div1_1|count[29] , div1_1|count[29], led, 1
instance = comp, \div1_1|count[30]~92 , div1_1|count[30]~92, led, 1
instance = comp, \div1_1|count[30] , div1_1|count[30], led, 1
instance = comp, \div1_1|count[31]~94 , div1_1|count[31]~94, led, 1
instance = comp, \div1_1|count[31] , div1_1|count[31], led, 1
instance = comp, \div1_1|count[26] , div1_1|count[26], led, 1
instance = comp, \div1_1|LessThan0~6 , div1_1|LessThan0~6, led, 1
instance = comp, \div1_1|count[21] , div1_1|count[21], led, 1
instance = comp, \div1_1|count[22] , div1_1|count[22], led, 1
instance = comp, \div1_1|LessThan0~5 , div1_1|LessThan0~5, led, 1
instance = comp, \div1_1|LessThan0~7 , div1_1|LessThan0~7, led, 1
instance = comp, \div1_1|LessThan0~8 , div1_1|LessThan0~8, led, 1
instance = comp, \div1_1|LessThan0~9 , div1_1|LessThan0~9, led, 1
instance = comp, \div1_1|count[0] , div1_1|count[0], led, 1
instance = comp, \div1_1|count[1]~34 , div1_1|count[1]~34, led, 1
instance = comp, \div1_1|count[1] , div1_1|count[1], led, 1
instance = comp, \div1_1|count[2]~36 , div1_1|count[2]~36, led, 1
instance = comp, \div1_1|count[2] , div1_1|count[2], led, 1
instance = comp, \div1_1|count[3]~38 , div1_1|count[3]~38, led, 1
instance = comp, \div1_1|count[4]~40 , div1_1|count[4]~40, led, 1
instance = comp, \div1_1|count[4] , div1_1|count[4], led, 1
instance = comp, \div1_1|count[5]~42 , div1_1|count[5]~42, led, 1
instance = comp, \div1_1|count[7]~46 , div1_1|count[7]~46, led, 1
instance = comp, \div1_1|count[7] , div1_1|count[7], led, 1
instance = comp, \div1_1|count[9] , div1_1|count[9], led, 1
instance = comp, \div1_1|count[10] , div1_1|count[10], led, 1
instance = comp, \div1_1|LessThan0~0 , div1_1|LessThan0~0, led, 1
instance = comp, \div1_1|count[12] , div1_1|count[12], led, 1
instance = comp, \div1_1|LessThan0~1 , div1_1|LessThan0~1, led, 1
instance = comp, \div1_1|count[3] , div1_1|count[3], led, 1
instance = comp, \div1_1|count[5] , div1_1|count[5], led, 1
instance = comp, \div1_1|LessThan0~2 , div1_1|LessThan0~2, led, 1
instance = comp, \div1_1|LessThan0~3 , div1_1|LessThan0~3, led, 1
instance = comp, \div1_1|clktemp~0 , div1_1|clktemp~0, led, 1
instance = comp, \div1_1|clktemp , div1_1|clktemp, led, 1
instance = comp, \div1_2|count[0]~32 , div1_2|count[0]~32, led, 1
instance = comp, \div1_2|count[17]~66 , div1_2|count[17]~66, led, 1
instance = comp, \div1_2|count[18]~68 , div1_2|count[18]~68, led, 1
instance = comp, \div1_2|count[18] , div1_2|count[18], led, 1
instance = comp, \div1_2|count[19]~70 , div1_2|count[19]~70, led, 1
instance = comp, \div1_2|count[20]~72 , div1_2|count[20]~72, led, 1
instance = comp, \div1_2|count[20] , div1_2|count[20], led, 1
instance = comp, \div1_2|count[21]~74 , div1_2|count[21]~74, led, 1
instance = comp, \div1_2|count[23]~78 , div1_2|count[23]~78, led, 1
instance = comp, \div1_2|count[23] , div1_2|count[23], led, 1
instance = comp, \div1_2|count[25]~82 , div1_2|count[25]~82, led, 1
instance = comp, \div1_2|count[25] , div1_2|count[25], led, 1
instance = comp, \div1_2|count[26]~84 , div1_2|count[26]~84, led, 1
instance = comp, \div1_2|count[26] , div1_2|count[26], led, 1
instance = comp, \div1_2|LessThan0~6 , div1_2|LessThan0~6, led, 1
instance = comp, \div1_2|count[27]~86 , div1_2|count[27]~86, led, 1
instance = comp, \div1_2|count[27] , div1_2|count[27], led, 1
instance = comp, \div1_2|count[29]~90 , div1_2|count[29]~90, led, 1
instance = comp, \div1_2|count[29] , div1_2|count[29], led, 1
instance = comp, \div1_2|count[30]~92 , div1_2|count[30]~92, led, 1
instance = comp, \div1_2|count[30] , div1_2|count[30], led, 1
instance = comp, \div1_2|count[31]~94 , div1_2|count[31]~94, led, 1
instance = comp, \div1_2|count[31] , div1_2|count[31], led, 1
instance = comp, \div1_2|LessThan0~8 , div1_2|LessThan0~8, led, 1
instance = comp, \div1_2|count[0] , div1_2|count[0], led, 1
instance = comp, \div1_2|count[1]~34 , div1_2|count[1]~34, led, 1
instance = comp, \div1_2|count[1] , div1_2|count[1], led, 1
instance = comp, \div1_2|count[2]~36 , div1_2|count[2]~36, led, 1
instance = comp, \div1_2|count[2] , div1_2|count[2], led, 1
instance = comp, \div1_2|count[4]~40 , div1_2|count[4]~40, led, 1
instance = comp, \div1_2|count[4] , div1_2|count[4], led, 1
instance = comp, \div1_2|count[6]~44 , div1_2|count[6]~44, led, 1
instance = comp, \div1_2|count[6] , div1_2|count[6], led, 1
instance = comp, \div1_2|count[7]~46 , div1_2|count[7]~46, led, 1
instance = comp, \div1_2|count[7] , div1_2|count[7], led, 1
instance = comp, \div1_2|count[8]~48 , div1_2|count[8]~48, led, 1
instance = comp, \div1_2|count[8] , div1_2|count[8], led, 1
instance = comp, \div1_2|count[9]~50 , div1_2|count[9]~50, led, 1
instance = comp, \div1_2|count[9] , div1_2|count[9], led, 1
instance = comp, \div1_2|count[10]~52 , div1_2|count[10]~52, led, 1
instance = comp, \div1_2|count[11]~54 , div1_2|count[11]~54, led, 1
instance = comp, \div1_2|count[12]~56 , div1_2|count[12]~56, led, 1
instance = comp, \div1_2|count[14]~60 , div1_2|count[14]~60, led, 1
instance = comp, \div1_2|count[14] , div1_2|count[14], led, 1
instance = comp, \div1_2|count[15]~62 , div1_2|count[15]~62, led, 1
instance = comp, \div1_2|count[15] , div1_2|count[15], led, 1
instance = comp, \div1_2|count[16]~64 , div1_2|count[16]~64, led, 1
instance = comp, \div1_2|count[16] , div1_2|count[16], led, 1
instance = comp, \div1_2|count[17] , div1_2|count[17], led, 1
instance = comp, \div1_2|count[19] , div1_2|count[19], led, 1
instance = comp, \div1_2|LessThan0~0 , div1_2|LessThan0~0, led, 1
instance = comp, \div1_2|count[12] , div1_2|count[12], led, 1
instance = comp, \div1_2|count[11] , div1_2|count[11], led, 1
instance = comp, \div1_2|count[10] , div1_2|count[10], led, 1
instance = comp, \div1_2|LessThan0~2 , div1_2|LessThan0~2, led, 1
instance = comp, \div1_2|LessThan0~3 , div1_2|LessThan0~3, led, 1
instance = comp, \div1_2|count[21] , div1_2|count[21], led, 1
instance = comp, \div1_2|LessThan0~1 , div1_2|LessThan0~1, led, 1
instance = comp, \div1_2|LessThan0~4 , div1_2|LessThan0~4, led, 1
instance = comp, \div1_2|LessThan0~5 , div1_2|LessThan0~5, led, 1
instance = comp, \div1_2|clktemp~1 , div1_2|clktemp~1, led, 1
instance = comp, \div1_2|clktemp , div1_2|clktemp, led, 1
instance = comp, \div1_3|count[0]~32 , div1_3|count[0]~32, led, 1
instance = comp, \div1_3|count[0] , div1_3|count[0], led, 1
instance = comp, \div1_3|count[1]~34 , div1_3|count[1]~34, led, 1
instance = comp, \div1_3|count[1] , div1_3|count[1], led, 1
instance = comp, \div1_3|count[2]~36 , div1_3|count[2]~36, led, 1
instance = comp, \div1_3|count[2] , div1_3|count[2], led, 1
instance = comp, \div1_3|count[4]~40 , div1_3|count[4]~40, led, 1
instance = comp, \div1_3|count[4] , div1_3|count[4], led, 1
instance = comp, \div1_3|count[5]~42 , div1_3|count[5]~42, led, 1
instance = comp, \div1_3|count[6]~44 , div1_3|count[6]~44, led, 1
instance = comp, \div1_3|count[7]~46 , div1_3|count[7]~46, led, 1
instance = comp, \div1_3|count[9]~50 , div1_3|count[9]~50, led, 1
instance = comp, \div1_3|count[9] , div1_3|count[9], led, 1
instance = comp, \div1_3|count[10]~52 , div1_3|count[10]~52, led, 1
instance = comp, \div1_3|count[12]~56 , div1_3|count[12]~56, led, 1
instance = comp, \div1_3|count[13]~58 , div1_3|count[13]~58, led, 1
instance = comp, \div1_3|count[13] , div1_3|count[13], led, 1
instance = comp, \div1_3|count[14]~60 , div1_3|count[14]~60, led, 1
instance = comp, \div1_3|count[14] , div1_3|count[14], led, 1
instance = comp, \div1_3|count[15]~62 , div1_3|count[15]~62, led, 1
instance = comp, \div1_3|count[15] , div1_3|count[15], led, 1
instance = comp, \div1_3|count[17]~66 , div1_3|count[17]~66, led, 1
instance = comp, \div1_3|count[17] , div1_3|count[17], led, 1
instance = comp, \div1_3|count[18]~68 , div1_3|count[18]~68, led, 1
instance = comp, \div1_3|count[18] , div1_3|count[18], led, 1
instance = comp, \div1_3|count[19]~70 , div1_3|count[19]~70, led, 1
instance = comp, \div1_3|count[19] , div1_3|count[19], led, 1
instance = comp, \div1_3|count[20]~72 , div1_3|count[20]~72, led, 1
instance = comp, \div1_3|count[20] , div1_3|count[20], led, 1
instance = comp, \div1_3|LessThan0~8 , div1_3|LessThan0~8, led, 1
instance = comp, \div1_3|count[10] , div1_3|count[10], led, 1
instance = comp, \div1_3|count[12] , div1_3|count[12], led, 1
instance = comp, \div1_3|LessThan0~6 , div1_3|LessThan0~6, led, 1
instance = comp, \div1_3|LessThan0~3 , div1_3|LessThan0~3, led, 1
instance = comp, \div1_3|count[7] , div1_3|count[7], led, 1
instance = comp, \div1_3|count[5] , div1_3|count[5], led, 1
instance = comp, \div1_3|count[6] , div1_3|count[6], led, 1
instance = comp, \div1_3|LessThan0~4 , div1_3|LessThan0~4, led, 1
instance = comp, \div1_3|LessThan0~5 , div1_3|LessThan0~5, led, 1
instance = comp, \div1_3|LessThan0~7 , div1_3|LessThan0~7, led, 1
instance = comp, \div1_3|count[22]~76 , div1_3|count[22]~76, led, 1
instance = comp, \div1_3|count[22] , div1_3|count[22], led, 1
instance = comp, \div1_3|count[23]~78 , div1_3|count[23]~78, led, 1
instance = comp, \div1_3|count[23] , div1_3|count[23], led, 1
instance = comp, \div1_3|count[24]~80 , div1_3|count[24]~80, led, 1
instance = comp, \div1_3|count[25]~82 , div1_3|count[25]~82, led, 1
instance = comp, \div1_3|count[25] , div1_3|count[25], led, 1
instance = comp, \div1_3|count[26]~84 , div1_3|count[26]~84, led, 1
instance = comp, \div1_3|count[27]~86 , div1_3|count[27]~86, led, 1
instance = comp, \div1_3|count[27] , div1_3|count[27], led, 1
instance = comp, \div1_3|count[28]~88 , div1_3|count[28]~88, led, 1
instance = comp, \div1_3|count[29]~90 , div1_3|count[29]~90, led, 1
instance = comp, \div1_3|count[29] , div1_3|count[29], led, 1
instance = comp, \div1_3|count[30] , div1_3|count[30], led, 1
instance = comp, \div1_3|count[26] , div1_3|count[26], led, 1
instance = comp, \div1_3|count[28] , div1_3|count[28], led, 1
instance = comp, \div1_3|LessThan0~1 , div1_3|LessThan0~1, led, 1
instance = comp, \div1_3|count[24] , div1_3|count[24], led, 1
instance = comp, \div1_3|LessThan0~0 , div1_3|LessThan0~0, led, 1
instance = comp, \div1_3|LessThan0~2 , div1_3|LessThan0~2, led, 1
instance = comp, \div1_3|LessThan0~9 , div1_3|LessThan0~9, led, 1
instance = comp, \div1_3|clktemp~0 , div1_3|clktemp~0, led, 1
instance = comp, \div1_3|clktemp , div1_3|clktemp, led, 1
instance = comp, \div1_4|count[0]~32 , div1_4|count[0]~32, led, 1
instance = comp, \div1_4|count[0] , div1_4|count[0], led, 1
instance = comp, \div1_4|count[1]~34 , div1_4|count[1]~34, led, 1
instance = comp, \div1_4|count[1] , div1_4|count[1], led, 1
instance = comp, \div1_4|count[2]~36 , div1_4|count[2]~36, led, 1
instance = comp, \div1_4|count[2] , div1_4|count[2], led, 1
instance = comp, \div1_4|count[4]~40 , div1_4|count[4]~40, led, 1
instance = comp, \div1_4|count[4] , div1_4|count[4], led, 1
instance = comp, \div1_4|count[5]~42 , div1_4|count[5]~42, led, 1
instance = comp, \div1_4|count[6]~44 , div1_4|count[6]~44, led, 1
instance = comp, \div1_4|count[7]~46 , div1_4|count[7]~46, led, 1
instance = comp, \div1_4|count[7] , div1_4|count[7], led, 1
instance = comp, \div1_4|count[8]~48 , div1_4|count[8]~48, led, 1
instance = comp, \div1_4|count[9]~50 , div1_4|count[9]~50, led, 1
instance = comp, \div1_4|count[9] , div1_4|count[9], led, 1
instance = comp, \div1_4|count[11]~54 , div1_4|count[11]~54, led, 1
instance = comp, \div1_4|count[11] , div1_4|count[11], led, 1
instance = comp, \div1_4|count[13]~58 , div1_4|count[13]~58, led, 1
instance = comp, \div1_4|count[13] , div1_4|count[13], led, 1
instance = comp, \div1_4|count[14]~60 , div1_4|count[14]~60, led, 1
instance = comp, \div1_4|count[14] , div1_4|count[14], led, 1
instance = comp, \div1_4|count[15]~62 , div1_4|count[15]~62, led, 1
instance = comp, \div1_4|count[15] , div1_4|count[15], led, 1
instance = comp, \div1_4|count[16]~64 , div1_4|count[16]~64, led, 1
instance = comp, \div1_4|count[16] , div1_4|count[16], led, 1
instance = comp, \div1_4|count[17]~66 , div1_4|count[17]~66, led, 1
instance = comp, \div1_4|count[17] , div1_4|count[17], led, 1
instance = comp, \div1_4|count[18]~68 , div1_4|count[18]~68, led, 1
instance = comp, \div1_4|count[18] , div1_4|count[18], led, 1
instance = comp, \div1_4|count[19]~70 , div1_4|count[19]~70, led, 1
instance = comp, \div1_4|count[19] , div1_4|count[19], led, 1
instance = comp, \div1_4|count[20]~72 , div1_4|count[20]~72, led, 1
instance = comp, \div1_4|count[20] , div1_4|count[20], led, 1
instance = comp, \div1_4|count[21]~74 , div1_4|count[21]~74, led, 1
instance = comp, \div1_4|count[22]~76 , div1_4|count[22]~76, led, 1
instance = comp, \div1_4|count[22] , div1_4|count[22], led, 1
instance = comp, \div1_4|count[23]~78 , div1_4|count[23]~78, led, 1
instance = comp, \div1_4|count[23] , div1_4|count[23], led, 1
instance = comp, \div1_4|count[21] , div1_4|count[21], led, 1
instance = comp, \div1_4|LessThan0~0 , div1_4|LessThan0~0, led, 1
instance = comp, \div1_4|LessThan0~3 , div1_4|LessThan0~3, led, 1
instance = comp, \div1_4|count[8] , div1_4|count[8], led, 1
instance = comp, \div1_4|count[6] , div1_4|count[6], led, 1
instance = comp, \div1_4|count[5] , div1_4|count[5], led, 1
instance = comp, \div1_4|LessThan0~4 , div1_4|LessThan0~4, led, 1
instance = comp, \div1_4|LessThan0~5 , div1_4|LessThan0~5, led, 1
instance = comp, \div1_4|LessThan0~7 , div1_4|LessThan0~7, led, 1
instance = comp, \div1_4|count[25]~82 , div1_4|count[25]~82, led, 1
instance = comp, \div1_4|count[25] , div1_4|count[25], led, 1
instance = comp, \div1_4|count[27]~86 , div1_4|count[27]~86, led, 1
instance = comp, \div1_4|count[27] , div1_4|count[27], led, 1
instance = comp, \div1_4|count[28]~88 , div1_4|count[28]~88, led, 1
instance = comp, \div1_4|count[29]~90 , div1_4|count[29]~90, led, 1
instance = comp, \div1_4|count[29] , div1_4|count[29], led, 1
instance = comp, \div1_4|count[30]~92 , div1_4|count[30]~92, led, 1
instance = comp, \div1_4|count[30] , div1_4|count[30], led, 1
instance = comp, \div1_4|count[31]~94 , div1_4|count[31]~94, led, 1
instance = comp, \div1_4|count[31] , div1_4|count[31], led, 1
instance = comp, \div1_4|count[28] , div1_4|count[28], led, 1
instance = comp, \div1_4|LessThan0~1 , div1_4|LessThan0~1, led, 1
instance = comp, \div1_4|LessThan0~2 , div1_4|LessThan0~2, led, 1
instance = comp, \div1_4|LessThan0~10 , div1_4|LessThan0~10, led, 1
instance = comp, \div1_4|clktemp~0 , div1_4|clktemp~0, led, 1
instance = comp, \div1_4|clktemp , div1_4|clktemp, led, 1
instance = comp, \led_out[0]~I , led_out[0], led, 1
instance = comp, \led_out[1]~I , led_out[1], led, 1
instance = comp, \led_out[2]~I , led_out[2], led, 1
instance = comp, \led_out[3]~I , led_out[3], led, 1
