{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 17:20:49 2010 " "Info: Processing started: Tue Nov 30 17:20:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ctrl -c sdram_ctrl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ctrl -c sdram_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdram_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_ctrl-VERHALTEN " "Info: Found design unit 1: sdram_ctrl-VERHALTEN" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info: Found entity 1: sdram_ctrl" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ctrl " "Info: Elaborating entity \"sdram_ctrl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_A sdram_ctrl.vhd(42) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(42): used implicit default value for signal \"oDRAM0_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_BA sdram_ctrl.vhd(43) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(43): used implicit default value for signal \"oDRAM0_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_CKE sdram_ctrl.vhd(44) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(44): used implicit default value for signal \"oDRAM0_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_CLK sdram_ctrl.vhd(45) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(45): used implicit default value for signal \"oDRAM0_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_CAS_N sdram_ctrl.vhd(46) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(46): used implicit default value for signal \"oDRAM0_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_RAS_N sdram_ctrl.vhd(47) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(47): used implicit default value for signal \"oDRAM0_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_WE_N sdram_ctrl.vhd(48) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(48): used implicit default value for signal \"oDRAM0_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_CS_N sdram_ctrl.vhd(49) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(49): used implicit default value for signal \"oDRAM0_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_LDQM0 sdram_ctrl.vhd(50) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(50): used implicit default value for signal \"oDRAM0_LDQM0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM0_UDQM1 sdram_ctrl.vhd(51) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(51): used implicit default value for signal \"oDRAM0_UDQM1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_A sdram_ctrl.vhd(54) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(54): used implicit default value for signal \"oDRAM1_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_BA sdram_ctrl.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(55): used implicit default value for signal \"oDRAM1_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_CKE sdram_ctrl.vhd(56) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(56): used implicit default value for signal \"oDRAM1_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_CLK sdram_ctrl.vhd(57) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(57): used implicit default value for signal \"oDRAM1_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_CAS_N sdram_ctrl.vhd(58) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(58): used implicit default value for signal \"oDRAM1_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_RAS_N sdram_ctrl.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(59): used implicit default value for signal \"oDRAM1_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_WE_N sdram_ctrl.vhd(60) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(60): used implicit default value for signal \"oDRAM1_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_CS_N sdram_ctrl.vhd(61) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(61): used implicit default value for signal \"oDRAM1_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_LDQM0 sdram_ctrl.vhd(62) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(62): used implicit default value for signal \"oDRAM1_LDQM0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oDRAM1_UDQM1 sdram_ctrl.vhd(63) " "Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(63): used implicit default value for signal \"oDRAM1_UDQM1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_clklocked sdram_ctrl.vhd(73) " "Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.vhd(73): object \"sig_clklocked\" assigned a value but never read" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:pll\"" {  } { { "sdram_ctrl.vhd" "pll" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclklock pll1:pll\|altclklock:altclklock_component " "Info: Elaborating entity \"altclklock\" for hierarchy \"pll1:pll\|altclklock:altclklock_component\"" {  } { { "pll1.vhd" "altclklock_component" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll\|altclklock:altclklock_component " "Info: Elaborated megafunction instantiation \"pll1:pll\|altclklock:altclklock_component\"" {  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll\|altclklock:altclklock_component " "Info: Instantiated megafunction \"pll1:pll\|altclklock:altclklock_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 7500 " "Info: Parameter \"inclock_period\" = \"7500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock1_boost 1 " "Info: Parameter \"clock1_boost\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_cycles 15 " "Info: Parameter \"valid_lock_cycles\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_cycles 15 " "Info: Parameter \"invalid_lock_cycles\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 5 " "Info: Parameter \"valid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock1_divide 1 " "Info: Parameter \"clock1_divide\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Info: Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll\|altclklock:altclklock_component\|altpll:pll " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:pll\|altclklock:altclklock_component\|altpll:pll\"" {  } { { "altclklock.tdf" "pll" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altclklock.tdf" 136 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDFX_ASSERTION" "The value of VALID_LOCK_MULTIPLIER(5) has been switched to 1 since this is the only supported value for the Cyclone II family. " "Info: Assertion information: The value of VALID_LOCK_MULTIPLIER(5) has been switched to 1 since this is the only supported value for the Cyclone II family." {  } { { "altpll.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf" 970 2 0 } } { "altclklock.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altclklock.tdf" 136 3 0 } } { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 81 0 0 } } { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 90 0 0 } }  } 0 0 "Assertion information: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll1:pll\|altclklock:altclklock_component\|altpll:pll pll1:pll\|altclklock:altclklock_component " "Info: Elaborated megafunction instantiation \"pll1:pll\|altclklock:altclklock_component\|altpll:pll\", which is child of megafunction instantiation \"pll1:pll\|altclklock:altclklock_component\"" {  } { { "altclklock.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altclklock.tdf" 136 3 0 } } { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll1:pll\|altclklock:altclklock_component\|altpll:pll\|pll " "Warning (14320): Synthesized away node \"pll1:pll\|altclklock:altclklock_component\|altpll:pll\|pll\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf" 601 3 0 } } { "altclklock.tdf" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altclklock.tdf" 136 3 0 } } { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd" 81 0 0 } } { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[0\] " "Warning: Bidir \"DQ\[0\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[1\] " "Warning: Bidir \"DQ\[1\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[2\] " "Warning: Bidir \"DQ\[2\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[3\] " "Warning: Bidir \"DQ\[3\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[4\] " "Warning: Bidir \"DQ\[4\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[5\] " "Warning: Bidir \"DQ\[5\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[6\] " "Warning: Bidir \"DQ\[6\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[7\] " "Warning: Bidir \"DQ\[7\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[8\] " "Warning: Bidir \"DQ\[8\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[9\] " "Warning: Bidir \"DQ\[9\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[10\] " "Warning: Bidir \"DQ\[10\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[11\] " "Warning: Bidir \"DQ\[11\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[12\] " "Warning: Bidir \"DQ\[12\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[13\] " "Warning: Bidir \"DQ\[13\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[14\] " "Warning: Bidir \"DQ\[14\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[15\] " "Warning: Bidir \"DQ\[15\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[16\] " "Warning: Bidir \"DQ\[16\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[17\] " "Warning: Bidir \"DQ\[17\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[18\] " "Warning: Bidir \"DQ\[18\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[19\] " "Warning: Bidir \"DQ\[19\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[20\] " "Warning: Bidir \"DQ\[20\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[21\] " "Warning: Bidir \"DQ\[21\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[22\] " "Warning: Bidir \"DQ\[22\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[23\] " "Warning: Bidir \"DQ\[23\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[24\] " "Warning: Bidir \"DQ\[24\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[25\] " "Warning: Bidir \"DQ\[25\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[26\] " "Warning: Bidir \"DQ\[26\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[27\] " "Warning: Bidir \"DQ\[27\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[28\] " "Warning: Bidir \"DQ\[28\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[29\] " "Warning: Bidir \"DQ\[29\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[30\] " "Warning: Bidir \"DQ\[30\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DQ\[31\] " "Warning: Bidir \"DQ\[31\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Warning: Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Warning: Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Warning: Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Warning: Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Warning: Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Warning: Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Warning: Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Warning: Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Warning: Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Warning: Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Warning: Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Warning: Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Warning: Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Warning: Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Warning: Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Warning: Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Warning: Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Warning: Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Warning: Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Warning: Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Warning: Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Warning: Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Warning: Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Warning: Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Warning: Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Warning: Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Warning: Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Warning: Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Warning: Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Warning: Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Warning: Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Warning: Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 66 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CMDACK VCC " "Warning (13410): Pin \"CMDACK\" is stuck at VCC" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[0\] GND " "Warning (13410): Pin \"oDRAM0_A\[0\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[1\] GND " "Warning (13410): Pin \"oDRAM0_A\[1\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[2\] GND " "Warning (13410): Pin \"oDRAM0_A\[2\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[3\] GND " "Warning (13410): Pin \"oDRAM0_A\[3\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[4\] GND " "Warning (13410): Pin \"oDRAM0_A\[4\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[5\] GND " "Warning (13410): Pin \"oDRAM0_A\[5\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[6\] GND " "Warning (13410): Pin \"oDRAM0_A\[6\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[7\] GND " "Warning (13410): Pin \"oDRAM0_A\[7\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[8\] GND " "Warning (13410): Pin \"oDRAM0_A\[8\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[9\] GND " "Warning (13410): Pin \"oDRAM0_A\[9\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[10\] GND " "Warning (13410): Pin \"oDRAM0_A\[10\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[11\] GND " "Warning (13410): Pin \"oDRAM0_A\[11\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_A\[12\] GND " "Warning (13410): Pin \"oDRAM0_A\[12\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_BA\[0\] GND " "Warning (13410): Pin \"oDRAM0_BA\[0\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_BA\[1\] GND " "Warning (13410): Pin \"oDRAM0_BA\[1\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_CKE GND " "Warning (13410): Pin \"oDRAM0_CKE\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_CLK GND " "Warning (13410): Pin \"oDRAM0_CLK\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_CAS_N GND " "Warning (13410): Pin \"oDRAM0_CAS_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_RAS_N GND " "Warning (13410): Pin \"oDRAM0_RAS_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_WE_N GND " "Warning (13410): Pin \"oDRAM0_WE_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_CS_N GND " "Warning (13410): Pin \"oDRAM0_CS_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_LDQM0 GND " "Warning (13410): Pin \"oDRAM0_LDQM0\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_UDQM1 GND " "Warning (13410): Pin \"oDRAM0_UDQM1\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[0\] GND " "Warning (13410): Pin \"oDRAM1_A\[0\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[1\] GND " "Warning (13410): Pin \"oDRAM1_A\[1\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[2\] GND " "Warning (13410): Pin \"oDRAM1_A\[2\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[3\] GND " "Warning (13410): Pin \"oDRAM1_A\[3\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[4\] GND " "Warning (13410): Pin \"oDRAM1_A\[4\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[5\] GND " "Warning (13410): Pin \"oDRAM1_A\[5\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[6\] GND " "Warning (13410): Pin \"oDRAM1_A\[6\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[7\] GND " "Warning (13410): Pin \"oDRAM1_A\[7\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[8\] GND " "Warning (13410): Pin \"oDRAM1_A\[8\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[9\] GND " "Warning (13410): Pin \"oDRAM1_A\[9\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[10\] GND " "Warning (13410): Pin \"oDRAM1_A\[10\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[11\] GND " "Warning (13410): Pin \"oDRAM1_A\[11\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_A\[12\] GND " "Warning (13410): Pin \"oDRAM1_A\[12\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_BA\[0\] GND " "Warning (13410): Pin \"oDRAM1_BA\[0\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_BA\[1\] GND " "Warning (13410): Pin \"oDRAM1_BA\[1\]\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_CKE GND " "Warning (13410): Pin \"oDRAM1_CKE\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_CLK GND " "Warning (13410): Pin \"oDRAM1_CLK\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_CAS_N GND " "Warning (13410): Pin \"oDRAM1_CAS_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_RAS_N GND " "Warning (13410): Pin \"oDRAM1_RAS_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_WE_N GND " "Warning (13410): Pin \"oDRAM1_WE_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_CS_N GND " "Warning (13410): Pin \"oDRAM1_CS_N\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_LDQM0 GND " "Warning (13410): Pin \"oDRAM1_LDQM0\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_UDQM1 GND " "Warning (13410): Pin \"oDRAM1_UDQM1\" is stuck at GND" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Warning: Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMD\[0\] " "Warning (15610): No output dependent on input pin \"CMD\[0\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMD\[1\] " "Warning (15610): No output dependent on input pin \"CMD\[1\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CMD\[2\] " "Warning (15610): No output dependent on input pin \"CMD\[2\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "Warning (15610): No output dependent on input pin \"ADDR\[0\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[1\] " "Warning (15610): No output dependent on input pin \"ADDR\[1\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[2\] " "Warning (15610): No output dependent on input pin \"ADDR\[2\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[3\] " "Warning (15610): No output dependent on input pin \"ADDR\[3\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[4\] " "Warning (15610): No output dependent on input pin \"ADDR\[4\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[5\] " "Warning (15610): No output dependent on input pin \"ADDR\[5\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[6\] " "Warning (15610): No output dependent on input pin \"ADDR\[6\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "Warning (15610): No output dependent on input pin \"ADDR\[7\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[8\] " "Warning (15610): No output dependent on input pin \"ADDR\[8\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[9\] " "Warning (15610): No output dependent on input pin \"ADDR\[9\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[10\] " "Warning (15610): No output dependent on input pin \"ADDR\[10\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[11\] " "Warning (15610): No output dependent on input pin \"ADDR\[11\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[12\] " "Warning (15610): No output dependent on input pin \"ADDR\[12\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[13\] " "Warning (15610): No output dependent on input pin \"ADDR\[13\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[14\] " "Warning (15610): No output dependent on input pin \"ADDR\[14\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[15\] " "Warning (15610): No output dependent on input pin \"ADDR\[15\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[16\] " "Warning (15610): No output dependent on input pin \"ADDR\[16\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[17\] " "Warning (15610): No output dependent on input pin \"ADDR\[17\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[18\] " "Warning (15610): No output dependent on input pin \"ADDR\[18\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[19\] " "Warning (15610): No output dependent on input pin \"ADDR\[19\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[20\] " "Warning (15610): No output dependent on input pin \"ADDR\[20\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[21\] " "Warning (15610): No output dependent on input pin \"ADDR\[21\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[22\] " "Warning (15610): No output dependent on input pin \"ADDR\[22\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[23\] " "Warning (15610): No output dependent on input pin \"ADDR\[23\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DM\[0\] " "Warning (15610): No output dependent on input pin \"DM\[0\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DM\[1\] " "Warning (15610): No output dependent on input pin \"DM\[1\]\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "Warning (15610): No output dependent on input pin \"RESET\"" {  } { { "sdram_ctrl.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info: Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Info: Implemented 31 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Info: Implemented 64 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 17:20:53 2010 " "Info: Processing ended: Tue Nov 30 17:20:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
