

================================================================
== Vivado HLS Report for 'hs2axis'
================================================================
* Date:           Fri Jan 14 01:37:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  206|  206|  206|  206|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  201|  201|         3|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%ch_div_K_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %ch_div_K)" [pool/pool.cpp:43]   --->   Operation 9 'read' 'ch_div_K_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%height_out_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height_out)" [pool/pool.cpp:44]   --->   Operation 10 'read' 'height_out_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%width_out_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %width_out)" [pool/pool.cpp:45]   --->   Operation 11 'read' 'width_out_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 12 [1/1] (8.51ns)   --->   "%mul_ln48 = mul i32 %ch_div_K_read, %width_out_read" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 12 'mul' 'mul_ln48' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 13 [1/1] (8.51ns)   --->   "%mul_ln48_1 = mul i32 %mul_ln48, %height_out_read" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 13 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str172, i32 0, i32 0, [1 x i8]* @p_str173, [1 x i8]* @p_str174, [1 x i8]* @p_str175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str176, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ch_div_K, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i1* %out_V_last, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln55 = add nsw i32 %mul_ln48_1, -1" [pool/pool.cpp:55->pool/pool.cpp:12]   --->   Operation 22 'add' 'add_ln55' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %i, %hls_label_0 ]"   --->   Operation 24 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i31 %i_0_i_i to i32" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 25 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp slt i32 %zext_ln48, %mul_ln48_1" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 26 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (2.52ns)   --->   "%i = add i31 %i_0_i_i, 1" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %hls_label_0, label %.exit" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (2.47ns)   --->   "%tmp_last = icmp eq i32 %zext_ln48, %add_ln55" [pool/pool.cpp:55->pool/pool.cpp:12]   --->   Operation 29 'icmp' 'tmp_last' <Predicate = (icmp_ln48)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @stream_tp2_V_V)" [pool/pool.cpp:54->pool/pool.cpp:12]   --->   Operation 30 'read' 'tmp_V' <Predicate = (icmp_ln48)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %out_V_data_V, i1* %out_V_last, i128 %tmp_V, i1 %tmp_last)" [pool/pool.cpp:59->pool/pool.cpp:12]   --->   Operation 31 'write' <Predicate = (icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [pool/pool.cpp:49->pool/pool.cpp:12]   --->   Operation 32 'specregionbegin' 'tmp_i_i' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pool/pool.cpp:50->pool/pool.cpp:12]   --->   Operation 33 'specpipeline' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 200, i32 200, [1 x i8]* @p_str2) nounwind" [pool/pool.cpp:51->pool/pool.cpp:12]   --->   Operation 34 'speclooptripcount' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %out_V_data_V, i1* %out_V_last, i128 %tmp_V, i1 %tmp_last)" [pool/pool.cpp:59->pool/pool.cpp:12]   --->   Operation 35 'write' <Predicate = (icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_i_i)" [pool/pool.cpp:60->pool/pool.cpp:12]   --->   Operation 36 'specregionend' 'empty' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [pool/pool.cpp:48->pool/pool.cpp:12]   --->   Operation 37 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [pool/pool.cpp:12]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'ch_div_K' (pool/pool.cpp:43) [13]  (3.63 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln48', pool/pool.cpp:48->pool/pool.cpp:12) [18]  (8.51 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln48_1', pool/pool.cpp:48->pool/pool.cpp:12) [19]  (8.51 ns)

 <State 4>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln55', pool/pool.cpp:55->pool/pool.cpp:12) [20]  (2.55 ns)

 <State 5>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln48', pool/pool.cpp:48->pool/pool.cpp:12) [25]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo read on port 'stream_tp2_V_V' (pool/pool.cpp:54->pool/pool.cpp:12) [32]  (3.63 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
