Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar  1 20:14:33 2022
| Host         : DESKTOP-E6AD9L0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopCrono_timing_summary_routed.rpt -pb TopCrono_timing_summary_routed.pb -rpx TopCrono_timing_summary_routed.rpx -warn_on_violation
| Design       : TopCrono
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: instBcd/ck100Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.229        0.000                      0                   41        0.252        0.000                      0                   41        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.229        0.000                      0                   41        0.252        0.000                      0                   41        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/ck100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.062ns (28.479%)  route 2.667ns (71.521%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.617     5.138    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  instBcd/cntPresc_reg[16]/Q
                         net (fo=3, routed)           0.916     6.510    instBcd/cntPresc[16]
    SLICE_X61Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  instBcd/cntPresc[19]_i_2/O
                         net (fo=20, routed)          1.147     7.780    instBcd/cntPresc[19]_i_2_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.150     7.930 r  instBcd/ck100Hz_i_2/O
                         net (fo=1, routed)           0.605     8.535    instBcd/ck100Hz_i_2_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.867 r  instBcd/ck100Hz_i_1/O
                         net (fo=1, routed)           0.000     8.867    instBcd/ck100Hz_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  instBcd/ck100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  instBcd/ck100Hz_reg/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    instBcd/ck100Hz_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.847ns (53.544%)  route 1.602ns (46.456%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  instBcd/cntPresc_reg[4]/Q
                         net (fo=2, routed)           0.778     6.375    instBcd/cntPresc[4]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.875 r  instBcd/cntPresc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    instBcd/cntPresc0_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  instBcd/cntPresc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    instBcd/cntPresc0_carry__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  instBcd/cntPresc0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.118    instBcd/cntPresc0_carry__1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  instBcd/cntPresc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.235    instBcd/cntPresc0_carry__2_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.474 r  instBcd/cntPresc0_carry__3/O[2]
                         net (fo=1, routed)           0.816     8.290    instBcd/data0[19]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.301     8.591 r  instBcd/cntPresc[19]_i_1/O
                         net (fo=1, routed)           0.000     8.591    instBcd/cntPresc_0[19]
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[19]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.032    15.099    instBcd/cntPresc_reg[19]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.936ns (57.481%)  route 1.432ns (42.519%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  instBcd/cntPresc_reg[4]/Q
                         net (fo=2, routed)           0.778     6.375    instBcd/cntPresc[4]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.875 r  instBcd/cntPresc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    instBcd/cntPresc0_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  instBcd/cntPresc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    instBcd/cntPresc0_carry__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  instBcd/cntPresc0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.118    instBcd/cntPresc0_carry__1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  instBcd/cntPresc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.235    instBcd/cntPresc0_carry__2_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.558 r  instBcd/cntPresc0_carry__3/O[1]
                         net (fo=1, routed)           0.645     8.203    instBcd/data0[18]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.306     8.509 r  instBcd/cntPresc[18]_i_1/O
                         net (fo=1, routed)           0.000     8.509    instBcd/cntPresc_0[18]
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[18]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    instBcd/cntPresc_reg[18]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.704ns (21.105%)  route 2.632ns (78.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.617     5.138    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  instBcd/cntPresc_reg[18]/Q
                         net (fo=3, routed)           1.246     6.840    instBcd/cntPresc[18]
    SLICE_X59Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.964 f  instBcd/cntPresc[19]_i_3/O
                         net (fo=19, routed)          1.386     8.350    instBcd/cntPresc[19]_i_3_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I1_O)        0.124     8.474 r  instBcd/cntPresc[4]_i_1/O
                         net (fo=1, routed)           0.000     8.474    instBcd/cntPresc_0[4]
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.031    15.101    instBcd/cntPresc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.730ns (52.101%)  route 1.590ns (47.899%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  instBcd/cntPresc_reg[4]/Q
                         net (fo=2, routed)           0.778     6.375    instBcd/cntPresc[4]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.875 r  instBcd/cntPresc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    instBcd/cntPresc0_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  instBcd/cntPresc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    instBcd/cntPresc0_carry__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  instBcd/cntPresc0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.118    instBcd/cntPresc0_carry__1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.357 r  instBcd/cntPresc0_carry__2/O[2]
                         net (fo=1, routed)           0.804     8.161    instBcd/data0[15]
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.301     8.462 r  instBcd/cntPresc[15]_i_1/O
                         net (fo=1, routed)           0.000     8.462    instBcd/cntPresc_0[15]
    SLICE_X59Y25         FDCE                                         r  instBcd/cntPresc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  instBcd/cntPresc_reg[15]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    instBcd/cntPresc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.704ns (51.896%)  route 1.579ns (48.104%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  instBcd/cntPresc_reg[4]/Q
                         net (fo=2, routed)           0.778     6.375    instBcd/cntPresc[4]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.875 r  instBcd/cntPresc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    instBcd/cntPresc0_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  instBcd/cntPresc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    instBcd/cntPresc0_carry__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  instBcd/cntPresc0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.118    instBcd/cntPresc0_carry__1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.337 r  instBcd/cntPresc0_carry__2/O[0]
                         net (fo=1, routed)           0.793     8.130    instBcd/data0[13]
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.295     8.425 r  instBcd/cntPresc[13]_i_1/O
                         net (fo=1, routed)           0.000     8.425    instBcd/cntPresc_0[13]
    SLICE_X59Y25         FDCE                                         r  instBcd/cntPresc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  instBcd/cntPresc_reg[13]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.029    15.096    instBcd/cntPresc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 1.812ns (55.611%)  route 1.446ns (44.389%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  instBcd/cntPresc_reg[4]/Q
                         net (fo=2, routed)           0.778     6.375    instBcd/cntPresc[4]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.875 r  instBcd/cntPresc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    instBcd/cntPresc0_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  instBcd/cntPresc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    instBcd/cntPresc0_carry__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  instBcd/cntPresc0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.118    instBcd/cntPresc0_carry__1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.433 r  instBcd/cntPresc0_carry__2/O[3]
                         net (fo=1, routed)           0.659     8.093    instBcd/data0[16]
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.307     8.400 r  instBcd/cntPresc[16]_i_1/O
                         net (fo=1, routed)           0.000     8.400    instBcd/cntPresc_0[16]
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[16]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.029    15.096    instBcd/cntPresc_reg[16]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.142%)  route 2.476ns (77.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.617     5.138    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  instBcd/cntPresc_reg[18]/Q
                         net (fo=3, routed)           1.246     6.840    instBcd/cntPresc[18]
    SLICE_X59Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.964 f  instBcd/cntPresc[19]_i_3/O
                         net (fo=19, routed)          1.230     8.194    instBcd/cntPresc[19]_i_3_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.318 r  instBcd/cntPresc[8]_i_1/O
                         net (fo=1, routed)           0.000     8.318    instBcd/cntPresc_0[8]
    SLICE_X61Y23         FDCE                                         r  instBcd/cntPresc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  instBcd/cntPresc_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.032    15.101    instBcd/cntPresc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.704ns (22.156%)  route 2.474ns (77.844%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.617     5.138    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  instBcd/cntPresc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  instBcd/cntPresc_reg[18]/Q
                         net (fo=3, routed)           1.246     6.840    instBcd/cntPresc[18]
    SLICE_X59Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.964 f  instBcd/cntPresc[19]_i_3/O
                         net (fo=19, routed)          1.228     8.192    instBcd/cntPresc[19]_i_3_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.316 r  instBcd/cntPresc[7]_i_1/O
                         net (fo=1, routed)           0.000     8.316    instBcd/cntPresc_0[7]
    SLICE_X61Y23         FDCE                                         r  instBcd/cntPresc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.844    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  instBcd/cntPresc_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Setup_fdce_C_D)        0.031    15.100    instBcd/cntPresc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 instBcd/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instBcd/cntPresc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.695ns (54.130%)  route 1.436ns (45.870%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  instBcd/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  instBcd/cntPresc_reg[4]/Q
                         net (fo=2, routed)           0.778     6.375    instBcd/cntPresc[4]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.875 r  instBcd/cntPresc0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.875    instBcd/cntPresc0_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.992 r  instBcd/cntPresc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    instBcd/cntPresc0_carry__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.307 r  instBcd/cntPresc0_carry__1/O[3]
                         net (fo=1, routed)           0.658     7.966    instBcd/data0[12]
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.307     8.273 r  instBcd/cntPresc[12]_i_1/O
                         net (fo=1, routed)           0.000     8.273    instBcd/cntPresc_0[12]
    SLICE_X61Y24         FDCE                                         r  instBcd/cntPresc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.501    14.842    instBcd/ck100MHz_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  instBcd/cntPresc_reg[12]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.031    15.112    instBcd/cntPresc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instctrl7seg/cntPresc_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    instctrl7seg/cntPresc_reg_n_0_[11]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  instctrl7seg/cntPresc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    instctrl7seg/cntPresc_reg[8]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    instctrl7seg/cntPresc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  instctrl7seg/cntPresc_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    instctrl7seg/cntPresc_reg_n_0_[15]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  instctrl7seg/cntPresc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    instctrl7seg/cntPresc_reg[12]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    instctrl7seg/cntPresc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  instctrl7seg/cntPresc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  instctrl7seg/cntPresc_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    instctrl7seg/cntPresc_reg_n_0_[3]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  instctrl7seg/cntPresc_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    instctrl7seg/cntPresc_reg[0]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  instctrl7seg/cntPresc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  instctrl7seg/cntPresc_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    instctrl7seg/cntPresc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  instctrl7seg/cntPresc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instctrl7seg/cntPresc_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    instctrl7seg/cntPresc_reg_n_0_[7]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  instctrl7seg/cntPresc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    instctrl7seg/cntPresc_reg[4]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  instctrl7seg/cntPresc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  instctrl7seg/cntPresc_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    instctrl7seg/cntPresc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  instctrl7seg/cntPresc_reg[12]/Q
                         net (fo=1, routed)           0.105     1.712    instctrl7seg/cntPresc_reg_n_0_[12]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  instctrl7seg/cntPresc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    instctrl7seg/cntPresc_reg[12]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    instctrl7seg/cntPresc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  instctrl7seg/cntPresc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  instctrl7seg/cntPresc_reg[16]/Q
                         net (fo=1, routed)           0.105     1.714    instctrl7seg/cntPresc_reg_n_0_[16]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  instctrl7seg/cntPresc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    instctrl7seg/cntPresc_reg[16]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  instctrl7seg/cntPresc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  instctrl7seg/cntPresc_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    instctrl7seg/cntPresc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  instctrl7seg/cntPresc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instctrl7seg/cntPresc_reg[4]/Q
                         net (fo=1, routed)           0.105     1.711    instctrl7seg/cntPresc_reg_n_0_[4]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  instctrl7seg/cntPresc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    instctrl7seg/cntPresc_reg[4]_i_1_n_7
    SLICE_X65Y24         FDRE                                         r  instctrl7seg/cntPresc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  instctrl7seg/cntPresc_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    instctrl7seg/cntPresc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instctrl7seg/cntPresc_reg[8]/Q
                         net (fo=1, routed)           0.105     1.711    instctrl7seg/cntPresc_reg_n_0_[8]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  instctrl7seg/cntPresc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    instctrl7seg/cntPresc_reg[8]_i_1_n_7
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    instctrl7seg/cntPresc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  instctrl7seg/cntPresc_reg[10]/Q
                         net (fo=1, routed)           0.109     1.716    instctrl7seg/cntPresc_reg_n_0_[10]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  instctrl7seg/cntPresc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    instctrl7seg/cntPresc_reg[8]_i_1_n_5
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  instctrl7seg/cntPresc_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    instctrl7seg/cntPresc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instctrl7seg/cntPresc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instctrl7seg/cntPresc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  instctrl7seg/cntPresc_reg[14]/Q
                         net (fo=1, routed)           0.109     1.717    instctrl7seg/cntPresc_reg_n_0_[14]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  instctrl7seg/cntPresc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    instctrl7seg/cntPresc_reg[12]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    instctrl7seg/ck100MHz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  instctrl7seg/cntPresc_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    instctrl7seg/cntPresc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   instBcd/ck100Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   instBcd/cntPresc_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   instBcd/cntPresc_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   instBcd/cntPresc_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   instBcd/cntPresc_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   instBcd/cntPresc_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   instBcd/cntPresc_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   instBcd/cntPresc_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   instBcd/cntPresc_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   instBcd/cntPresc_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   instBcd/cntPresc_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   instBcd/cntPresc_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   instBcd/cntPresc_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   instBcd/cntPresc_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   instctrl7seg/cntPresc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   instctrl7seg/cntPresc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   instctrl7seg/cntPresc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   instctrl7seg/cntPresc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   instctrl7seg/cntPresc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   instBcd/ck100Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   instBcd/ck100Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   instBcd/cntPresc_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   instBcd/cntPresc_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   instBcd/cntPresc_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   instBcd/cntPresc_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   instBcd/cntPresc_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   instBcd/cntPresc_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   instBcd/cntPresc_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   instBcd/cntPresc_reg[13]/C



