[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultPatternAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 193
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv
n<> u<192> t<Top_level_rule> c<1> l<1:1> el<25:10>
  n<> u<1> t<Null_rule> p<192> s<191> l<1:1>
  n<> u<191> t<Source_text> p<192> c<30> l<1:1> el<25:10>
    n<> u<30> t<Description> p<191> c<29> s<56> l<1:1> el<3:11>
      n<> u<29> t<Package_declaration> p<30> c<2> l<1:1> el<3:11>
        n<> u<2> t<PACKAGE> p<29> s<3> l<1:1> el<1:8>
        n<foo_pkg> u<3> t<StringConst> p<29> s<27> l<1:9> el<1:16>
        n<> u<27> t<Package_item> p<29> c<26> s<28> l<2:3> el<2:47>
          n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:3> el<2:47>
            n<> u<25> t<Parameter_declaration> p<26> c<6> l<2:3> el<2:46>
              n<> u<6> t<Data_type_or_implicit> p<25> c<5> s<24> l<2:13> el<2:16>
                n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
                  n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
              n<> u<24> t<List_of_param_assignments> p<25> c<23> l<2:17> el<2:46>
                n<> u<23> t<Param_assignment> p<24> c<7> l<2:17> el<2:46>
                  n<VALUE_TEMP> u<7> t<StringConst> p<23> s<22> l<2:17> el<2:27>
                  n<> u<22> t<Constant_param_expression> p<23> c<21> l<2:30> el<2:46>
                    n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<2:30> el<2:46>
                      n<> u<20> t<Constant_expression> p<21> c<19> l<2:30> el<2:46>
                        n<> u<19> t<Constant_primary> p<20> c<18> l<2:30> el<2:46>
                          n<> u<18> t<Constant_cast> p<19> c<11> l<2:30> el<2:46>
                            n<> u<11> t<Casting_type> p<18> c<10> s<17> l<2:30> el<2:33>
                              n<int> u<10> t<Simple_type> p<11> c<9> l<2:30> el<2:33>
                                n<> u<9> t<Integer_type> p<10> c<8> l<2:30> el<2:33>
                                  n<> u<8> t<IntegerAtomType_Int> p<9> l<2:30> el<2:33>
                            n<> u<17> t<Constant_concatenation> p<18> c<12> l<2:34> el<2:46>
                              n<> u<12> t<Array_member_label> p<17> s<16> l<2:35> el<2:42>
                              n<> u<16> t<Constant_expression> p<17> c<15> l<2:44> el<2:45>
                                n<> u<15> t<Constant_primary> p<16> c<14> l<2:44> el<2:45>
                                  n<> u<14> t<Primary_literal> p<15> c<13> l<2:44> el<2:45>
                                    n<1> u<13> t<IntConst> p<14> l<2:44> el<2:45>
        n<> u<28> t<ENDPACKAGE> p<29> l<3:1> el<3:11>
    n<> u<56> t<Description> p<191> c<55> s<118> l<5:1> el<7:10>
      n<> u<55> t<Module_declaration> p<56> c<34> l<5:1> el<7:10>
        n<> u<34> t<Module_nonansi_header> p<55> c<31> s<53> l<5:1> el<5:18>
          n<module> u<31> t<Module_keyword> p<34> s<32> l<5:1> el<5:7>
          n<bottom> u<32> t<StringConst> p<34> s<33> l<5:8> el<5:14>
          n<> u<33> t<List_of_ports> p<34> l<5:15> el<5:17>
        n<> u<53> t<Module_item> p<55> c<52> s<54> l<6:3> el<6:27>
          n<> u<52> t<Non_port_module_item> p<53> c<51> l<6:3> el<6:27>
            n<> u<51> t<Module_or_generate_item> p<52> c<50> l<6:3> el<6:27>
              n<> u<50> t<Module_common_item> p<51> c<49> l<6:3> el<6:27>
                n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<6:3> el<6:27>
                  n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<6:3> el<6:27>
                    n<> u<47> t<Parameter_declaration> p<48> c<37> l<6:3> el<6:26>
                      n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<6:13> el<6:16>
                        n<> u<36> t<Data_type> p<37> c<35> l<6:13> el<6:16>
                          n<> u<35> t<IntegerAtomType_Int> p<36> l<6:13> el<6:16>
                      n<> u<46> t<List_of_param_assignments> p<47> c<45> l<6:17> el<6:26>
                        n<> u<45> t<Param_assignment> p<46> c<38> l<6:17> el<6:26>
                          n<VALUE> u<38> t<StringConst> p<45> s<44> l<6:17> el<6:22>
                          n<> u<44> t<Constant_param_expression> p<45> c<43> l<6:25> el<6:26>
                            n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<6:25> el<6:26>
                              n<> u<42> t<Constant_expression> p<43> c<41> l<6:25> el<6:26>
                                n<> u<41> t<Constant_primary> p<42> c<40> l<6:25> el<6:26>
                                  n<> u<40> t<Primary_literal> p<41> c<39> l<6:25> el<6:26>
                                    n<8> u<39> t<IntConst> p<40> l<6:25> el<6:26>
        n<> u<54> t<ENDMODULE> p<55> l<7:1> el<7:10>
    n<> u<118> t<Description> p<191> c<117> s<154> l<9:1> el<15:10>
      n<> u<117> t<Module_declaration> p<118> c<60> l<9:1> el<15:10>
        n<> u<60> t<Module_nonansi_header> p<117> c<57> s<70> l<9:1> el<9:17>
          n<module> u<57> t<Module_keyword> p<60> s<58> l<9:1> el<9:7>
          n<lower> u<58> t<StringConst> p<60> s<59> l<9:8> el<9:13>
          n<> u<59> t<List_of_ports> p<60> l<9:14> el<9:16>
        n<> u<70> t<Module_item> p<117> c<69> s<95> l<10:3> el<10:21>
          n<> u<69> t<Non_port_module_item> p<70> c<68> l<10:3> el<10:21>
            n<> u<68> t<Module_or_generate_item> p<69> c<67> l<10:3> el<10:21>
              n<> u<67> t<Module_common_item> p<68> c<66> l<10:3> el<10:21>
                n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<10:3> el<10:21>
                  n<> u<65> t<Package_or_generate_item_declaration> p<66> c<64> l<10:3> el<10:21>
                    n<> u<64> t<Data_declaration> p<65> c<63> l<10:3> el<10:21>
                      n<> u<63> t<Package_import_declaration> p<64> c<62> l<10:3> el<10:21>
                        n<> u<62> t<Package_import_item> p<63> c<61> l<10:10> el<10:20>
                          n<foo_pkg> u<61> t<StringConst> p<62> l<10:10> el<10:17>
        n<> u<95> t<Module_item> p<117> c<94> s<115> l<11:3> el<11:40>
          n<> u<94> t<Non_port_module_item> p<95> c<93> l<11:3> el<11:40>
            n<> u<93> t<Module_or_generate_item> p<94> c<92> l<11:3> el<11:40>
              n<> u<92> t<Module_common_item> p<93> c<91> l<11:3> el<11:40>
                n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<11:3> el<11:40>
                  n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<11:3> el<11:40>
                    n<> u<89> t<Parameter_declaration> p<90> c<73> l<11:3> el<11:39>
                      n<> u<73> t<Data_type_or_implicit> p<89> c<72> s<88> l<11:13> el<11:16>
                        n<> u<72> t<Data_type> p<73> c<71> l<11:13> el<11:16>
                          n<> u<71> t<IntegerAtomType_Int> p<72> l<11:13> el<11:16>
                      n<> u<88> t<List_of_param_assignments> p<89> c<87> l<11:17> el<11:39>
                        n<> u<87> t<Param_assignment> p<88> c<74> l<11:17> el<11:39>
                          n<VALUE> u<74> t<StringConst> p<87> s<86> l<11:17> el<11:22>
                          n<> u<86> t<Constant_param_expression> p<87> c<85> l<11:25> el<11:39>
                            n<> u<85> t<Constant_mintypmax_expression> p<86> c<84> l<11:25> el<11:39>
                              n<> u<84> t<Constant_expression> p<85> c<78> l<11:25> el<11:39>
                                n<> u<78> t<Constant_expression> p<84> c<77> s<83> l<11:25> el<11:35>
                                  n<> u<77> t<Constant_primary> p<78> c<76> l<11:25> el<11:35>
                                    n<> u<76> t<Primary_literal> p<77> c<75> l<11:25> el<11:35>
                                      n<VALUE_TEMP> u<75> t<StringConst> p<76> l<11:25> el<11:35>
                                n<> u<83> t<BinOp_Plus> p<84> s<82> l<11:36> el<11:37>
                                n<> u<82> t<Constant_expression> p<84> c<81> l<11:38> el<11:39>
                                  n<> u<81> t<Constant_primary> p<82> c<80> l<11:38> el<11:39>
                                    n<> u<80> t<Primary_literal> p<81> c<79> l<11:38> el<11:39>
                                      n<2> u<79> t<IntConst> p<80> l<11:38> el<11:39>
        n<> u<115> t<Module_item> p<117> c<114> s<116> l<12:3> el<14:16>
          n<> u<114> t<Non_port_module_item> p<115> c<113> l<12:3> el<14:16>
            n<> u<113> t<Module_or_generate_item> p<114> c<112> l<12:3> el<14:16>
              n<> u<112> t<Module_instantiation> p<113> c<96> l<12:3> el<14:16>
                n<bottom> u<96> t<StringConst> p<112> s<106> l<12:3> el<12:9>
                n<> u<106> t<Parameter_value_assignment> p<112> c<105> s<111> l<12:10> el<14:4>
                  n<> u<105> t<List_of_parameter_assignments> p<106> c<104> l<13:5> el<13:18>
                    n<> u<104> t<Named_parameter_assignment> p<105> c<97> l<13:5> el<13:18>
                      n<VALUE> u<97> t<StringConst> p<104> s<103> l<13:6> el<13:11>
                      n<> u<103> t<Param_expression> p<104> c<102> l<13:12> el<13:17>
                        n<> u<102> t<Mintypmax_expression> p<103> c<101> l<13:12> el<13:17>
                          n<> u<101> t<Expression> p<102> c<100> l<13:12> el<13:17>
                            n<> u<100> t<Primary> p<101> c<99> l<13:12> el<13:17>
                              n<> u<99> t<Primary_literal> p<100> c<98> l<13:12> el<13:17>
                                n<VALUE> u<98> t<StringConst> p<99> l<13:12> el<13:17>
                n<> u<111> t<Hierarchical_instance> p<112> c<108> l<14:5> el<14:15>
                  n<> u<108> t<Name_of_instance> p<111> c<107> s<110> l<14:5> el<14:13>
                    n<bottom_u> u<107> t<StringConst> p<108> l<14:5> el<14:13>
                  n<> u<110> t<List_of_port_connections> p<111> c<109> l<14:14> el<14:14>
                    n<> u<109> t<Ordered_port_connection> p<110> l<14:14> el<14:14>
        n<> u<116> t<ENDMODULE> p<117> l<15:1> el<15:10>
    n<> u<154> t<Description> p<191> c<153> s<190> l<17:1> el<20:10>
      n<> u<153> t<Module_declaration> p<154> c<122> l<17:1> el<20:10>
        n<> u<122> t<Module_nonansi_header> p<153> c<119> s<141> l<17:1> el<17:17>
          n<module> u<119> t<Module_keyword> p<122> s<120> l<17:1> el<17:7>
          n<upper> u<120> t<StringConst> p<122> s<121> l<17:8> el<17:13>
          n<> u<121> t<List_of_ports> p<122> l<17:14> el<17:16>
        n<> u<141> t<Module_item> p<153> c<140> s<151> l<18:3> el<18:27>
          n<> u<140> t<Non_port_module_item> p<141> c<139> l<18:3> el<18:27>
            n<> u<139> t<Module_or_generate_item> p<140> c<138> l<18:3> el<18:27>
              n<> u<138> t<Module_common_item> p<139> c<137> l<18:3> el<18:27>
                n<> u<137> t<Module_or_generate_item_declaration> p<138> c<136> l<18:3> el<18:27>
                  n<> u<136> t<Package_or_generate_item_declaration> p<137> c<135> l<18:3> el<18:27>
                    n<> u<135> t<Parameter_declaration> p<136> c<125> l<18:3> el<18:26>
                      n<> u<125> t<Data_type_or_implicit> p<135> c<124> s<134> l<18:13> el<18:16>
                        n<> u<124> t<Data_type> p<125> c<123> l<18:13> el<18:16>
                          n<> u<123> t<IntegerAtomType_Int> p<124> l<18:13> el<18:16>
                      n<> u<134> t<List_of_param_assignments> p<135> c<133> l<18:17> el<18:26>
                        n<> u<133> t<Param_assignment> p<134> c<126> l<18:17> el<18:26>
                          n<VALUE> u<126> t<StringConst> p<133> s<132> l<18:17> el<18:22>
                          n<> u<132> t<Constant_param_expression> p<133> c<131> l<18:25> el<18:26>
                            n<> u<131> t<Constant_mintypmax_expression> p<132> c<130> l<18:25> el<18:26>
                              n<> u<130> t<Constant_expression> p<131> c<129> l<18:25> el<18:26>
                                n<> u<129> t<Constant_primary> p<130> c<128> l<18:25> el<18:26>
                                  n<> u<128> t<Primary_literal> p<129> c<127> l<18:25> el<18:26>
                                    n<7> u<127> t<IntConst> p<128> l<18:25> el<18:26>
        n<> u<151> t<Module_item> p<153> c<150> s<152> l<19:3> el<19:20>
          n<> u<150> t<Non_port_module_item> p<151> c<149> l<19:3> el<19:20>
            n<> u<149> t<Module_or_generate_item> p<150> c<148> l<19:3> el<19:20>
              n<> u<148> t<Module_instantiation> p<149> c<142> l<19:3> el<19:20>
                n<lower> u<142> t<StringConst> p<148> s<147> l<19:3> el<19:8>
                n<> u<147> t<Hierarchical_instance> p<148> c<144> l<19:9> el<19:19>
                  n<> u<144> t<Name_of_instance> p<147> c<143> s<146> l<19:9> el<19:16>
                    n<lower_u> u<143> t<StringConst> p<144> l<19:9> el<19:16>
                  n<> u<146> t<List_of_port_connections> p<147> c<145> l<19:18> el<19:18>
                    n<> u<145> t<Ordered_port_connection> p<146> l<19:18> el<19:18>
        n<> u<152> t<ENDMODULE> p<153> l<20:1> el<20:10>
    n<> u<190> t<Description> p<191> c<189> l<22:1> el<25:10>
      n<> u<189> t<Module_declaration> p<190> c<158> l<22:1> el<25:10>
        n<> u<158> t<Module_nonansi_header> p<189> c<155> s<177> l<22:1> el<22:15>
          n<module> u<155> t<Module_keyword> p<158> s<156> l<22:1> el<22:7>
          n<top> u<156> t<StringConst> p<158> s<157> l<22:8> el<22:11>
          n<> u<157> t<List_of_ports> p<158> l<22:12> el<22:14>
        n<> u<177> t<Module_item> p<189> c<176> s<187> l<23:3> el<23:27>
          n<> u<176> t<Non_port_module_item> p<177> c<175> l<23:3> el<23:27>
            n<> u<175> t<Module_or_generate_item> p<176> c<174> l<23:3> el<23:27>
              n<> u<174> t<Module_common_item> p<175> c<173> l<23:3> el<23:27>
                n<> u<173> t<Module_or_generate_item_declaration> p<174> c<172> l<23:3> el<23:27>
                  n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> l<23:3> el<23:27>
                    n<> u<171> t<Parameter_declaration> p<172> c<161> l<23:3> el<23:26>
                      n<> u<161> t<Data_type_or_implicit> p<171> c<160> s<170> l<23:13> el<23:16>
                        n<> u<160> t<Data_type> p<161> c<159> l<23:13> el<23:16>
                          n<> u<159> t<IntegerAtomType_Int> p<160> l<23:13> el<23:16>
                      n<> u<170> t<List_of_param_assignments> p<171> c<169> l<23:17> el<23:26>
                        n<> u<169> t<Param_assignment> p<170> c<162> l<23:17> el<23:26>
                          n<VALUE> u<162> t<StringConst> p<169> s<168> l<23:17> el<23:22>
                          n<> u<168> t<Constant_param_expression> p<169> c<167> l<23:25> el<23:26>
                            n<> u<167> t<Constant_mintypmax_expression> p<168> c<166> l<23:25> el<23:26>
                              n<> u<166> t<Constant_expression> p<167> c<165> l<23:25> el<23:26>
                                n<> u<165> t<Constant_primary> p<166> c<164> l<23:25> el<23:26>
                                  n<> u<164> t<Primary_literal> p<165> c<163> l<23:25> el<23:26>
                                    n<5> u<163> t<IntConst> p<164> l<23:25> el<23:26>
        n<> u<187> t<Module_item> p<189> c<186> s<188> l<24:3> el<24:20>
          n<> u<186> t<Non_port_module_item> p<187> c<185> l<24:3> el<24:20>
            n<> u<185> t<Module_or_generate_item> p<186> c<184> l<24:3> el<24:20>
              n<> u<184> t<Module_instantiation> p<185> c<178> l<24:3> el<24:20>
                n<upper> u<178> t<StringConst> p<184> s<183> l<24:3> el<24:8>
                n<> u<183> t<Hierarchical_instance> p<184> c<180> l<24:9> el<24:18>
                  n<> u<180> t<Name_of_instance> p<183> c<179> s<182> l<24:9> el<24:16>
                    n<upper_u> u<179> t<StringConst> p<180> l<24:9> el<24:16>
                  n<> u<182> t<List_of_port_connections> p<183> c<181> l<24:17> el<24:17>
                    n<> u<181> t<Ordered_port_connection> p<182> l<24:17> el<24:17>
        n<> u<188> t<ENDMODULE> p<189> l<25:1> el<25:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:1:1: No timescale set for "foo_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:5:1: No timescale set for "bottom".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:9:1: No timescale set for "lower".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:17:1: No timescale set for "upper".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:22:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:5:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:9:1: Compile module "work@lower".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:22:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:17:1: Compile module "work@upper".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
Design                                                 1
ImportTypespec                                         1
IntTypespec                                            5
Module                                                 4
ModuleTypespec                                         3
Operation                                              7
Package                                                1
ParamAssign                                            5
Parameter                                              5
RefModule                                              3
RefObj                                                 4
RefTypespec                                            6
=== UHDM Object Stats End ===
[ERR:UH0734] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:2:35: Failed to bind object: "id: 22, name: default".
[ERR:EL0535] ${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv:2:35: Illegal implicit net "id:22, name: default".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: foo_pkg (foo_pkg), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:foo_pkg
  |vpiParameter:
  \_Parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:46
    |vpiParent:
    \_Package: foo_pkg (foo_pkg), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |vpiTypespec:
    \_RefTypespec: (foo_pkg::VALUE_TEMP), line:2:13, endln:2:16
      |vpiParent:
      \_Parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:46
      |vpiFullName:foo_pkg::VALUE_TEMP
      |vpiActual:
      \_IntTypespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:VALUE_TEMP
    |vpiFullName:foo_pkg::VALUE_TEMP
  |vpiParamAssign:
  \_ParamAssign: , line:2:17, endln:2:46
    |vpiParent:
    \_Package: foo_pkg (foo_pkg), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_Operation: , line:2:30, endln:2:46
      |vpiParent:
      \_ParamAssign: , line:2:17, endln:2:46
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:2:34, endln:2:46
        |vpiParent:
        \_Operation: , line:2:30, endln:2:46
        |vpiOpType:33
        |vpiOperand:
        \_RefObj: (foo_pkg::default), line:2:35, endln:2:42
          |vpiParent:
          \_Operation: , line:2:34, endln:2:46
          |vpiName:default
          |vpiFullName:foo_pkg::default
          |vpiStructMember:1
        |vpiOperand:
        \_Constant: , line:2:44, endln:2:45
          |vpiParent:
          \_Operation: , line:2:34, endln:2:46
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_Parameter: (foo_pkg::VALUE_TEMP), line:2:17, endln:2:46
  |vpiTypedef:
  \_IntTypespec: , line:2:13, endln:2:16
    |vpiParent:
    \_Package: foo_pkg (foo_pkg), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:1:1, endln:3:11
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:2:13, endln:2:16
  |vpiDefName:foo_pkg
|vpiAllModules:
\_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom
  |vpiParameter:
  \_Parameter: (work@bottom.VALUE), line:6:17, endln:6:26
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
    |UINT:8
    |vpiTypespec:
    \_RefTypespec: (work@bottom.VALUE), line:6:13, endln:6:16
      |vpiParent:
      \_Parameter: (work@bottom.VALUE), line:6:17, endln:6:26
      |vpiFullName:work@bottom.VALUE
      |vpiActual:
      \_IntTypespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@bottom.VALUE
  |vpiParamAssign:
  \_ParamAssign: , line:6:17, endln:6:26
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:6:25, endln:6:26
      |vpiParent:
      \_ParamAssign: , line:6:17, endln:6:26
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@bottom.VALUE), line:6:17, endln:6:26
  |vpiTypedef:
  \_IntTypespec: , line:6:13, endln:6:16
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:6:13, endln:6:16
  |vpiDefName:work@bottom
|vpiAllModules:
\_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@lower
  |vpiParameter:
  \_Parameter: (work@lower.VALUE), line:11:17, endln:11:39
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@lower.VALUE), line:11:13, endln:11:16
      |vpiParent:
      \_Parameter: (work@lower.VALUE), line:11:17, endln:11:39
      |vpiFullName:work@lower.VALUE
      |vpiActual:
      \_IntTypespec: , line:11:13, endln:11:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@lower.VALUE
  |vpiParamAssign:
  \_ParamAssign: , line:11:17, endln:11:39
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiRhs:
    \_Operation: , line:11:25, endln:11:39
      |vpiParent:
      \_ParamAssign: , line:11:17, endln:11:39
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@lower.VALUE_TEMP), line:11:25, endln:11:35
        |vpiParent:
        \_Operation: , line:11:25, endln:11:39
        |vpiName:VALUE_TEMP
        |vpiFullName:work@lower.VALUE_TEMP
        |vpiActual:
        \_LogicNet: (work@lower.VALUE_TEMP), line:11:25, endln:11:35
      |vpiOperand:
      \_Constant: , line:11:38, endln:11:39
        |vpiParent:
        \_Operation: , line:11:25, endln:11:39
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@lower.VALUE), line:11:17, endln:11:39
  |vpiTypedef:
  \_ImportTypespec: (foo_pkg), line:10:10, endln:10:20
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiName:foo_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:10:10, endln:10:20
      |vpiParent:
      \_ImportTypespec: (foo_pkg), line:10:10, endln:10:20
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_IntTypespec: , line:11:13, endln:11:16
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (bottom), line:12:3, endln:12:9
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiName:bottom
  |vpiImportTypespec:
  \_ImportTypespec: (foo_pkg), line:10:10, endln:10:20
  |vpiImportTypespec:
  \_IntTypespec: , line:11:13, endln:11:16
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom), line:12:3, endln:12:9
  |vpiImportTypespec:
  \_LogicNet: (work@lower.VALUE_TEMP), line:11:25, endln:11:35
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiName:VALUE_TEMP
    |vpiFullName:work@lower.VALUE_TEMP
    |vpiNetType:1
  |vpiDefName:work@lower
  |vpiNet:
  \_LogicNet: (work@lower.VALUE_TEMP), line:11:25, endln:11:35
  |vpiRefModule:
  \_RefModule: work@bottom (bottom_u), line:12:3, endln:12:9
    |vpiParent:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
    |vpiName:bottom_u
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:5:1, endln:7:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.VALUE), line:23:17, endln:23:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |UINT:5
    |vpiTypespec:
    \_RefTypespec: (work@top.VALUE), line:23:13, endln:23:16
      |vpiParent:
      \_Parameter: (work@top.VALUE), line:23:17, endln:23:26
      |vpiFullName:work@top.VALUE
      |vpiActual:
      \_IntTypespec: , line:23:13, endln:23:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@top.VALUE
  |vpiParamAssign:
  \_ParamAssign: , line:23:17, endln:23:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiRhs:
    \_Constant: , line:23:25, endln:23:26
      |vpiParent:
      \_ParamAssign: , line:23:17, endln:23:26
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.VALUE), line:23:17, endln:23:26
  |vpiTypedef:
  \_IntTypespec: , line:23:13, endln:23:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (upper), line:24:3, endln:24:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiName:upper
  |vpiImportTypespec:
  \_IntTypespec: , line:23:13, endln:23:16
  |vpiImportTypespec:
  \_ModuleTypespec: (upper), line:24:3, endln:24:8
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@upper (upper_u), line:24:3, endln:24:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:22:1, endln:25:10
    |vpiName:upper_u
    |vpiDefName:work@upper
    |vpiActual:
    \_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
|vpiAllModules:
\_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@upper
  |vpiParameter:
  \_Parameter: (work@upper.VALUE), line:18:17, endln:18:26
    |vpiParent:
    \_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |UINT:7
    |vpiTypespec:
    \_RefTypespec: (work@upper.VALUE), line:18:13, endln:18:16
      |vpiParent:
      \_Parameter: (work@upper.VALUE), line:18:17, endln:18:26
      |vpiFullName:work@upper.VALUE
      |vpiActual:
      \_IntTypespec: , line:18:13, endln:18:16
    |vpiSigned:1
    |vpiName:VALUE
    |vpiFullName:work@upper.VALUE
  |vpiParamAssign:
  \_ParamAssign: , line:18:17, endln:18:26
    |vpiParent:
    \_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |vpiRhs:
    \_Constant: , line:18:25, endln:18:26
      |vpiParent:
      \_ParamAssign: , line:18:17, endln:18:26
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@upper.VALUE), line:18:17, endln:18:26
  |vpiTypedef:
  \_IntTypespec: , line:18:13, endln:18:16
    |vpiParent:
    \_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (lower), line:19:3, endln:19:8
    |vpiParent:
    \_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |vpiName:lower
  |vpiImportTypespec:
  \_IntTypespec: , line:18:13, endln:18:16
  |vpiImportTypespec:
  \_ModuleTypespec: (lower), line:19:3, endln:19:8
  |vpiDefName:work@upper
  |vpiRefModule:
  \_RefModule: work@lower (lower_u), line:19:3, endln:19:8
    |vpiParent:
    \_Module: work@upper (work@upper), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:17:1, endln:20:10
    |vpiName:lower_u
    |vpiDefName:work@lower
    |vpiActual:
    \_Module: work@lower (work@lower), file:${SURELOG_DIR}/tests/DefaultPatternAssign/dut.sv, line:9:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 5
[   NOTE] : 0
