// Seed: 467273098
module module_0;
  tri0 id_1;
  assign id_1 = 1'h0;
  tri1 id_2 = id_2;
  assign id_2 = id_1;
  wire id_3;
  assign id_1 = id_2;
  always @(negedge 1) release id_1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output logic id_5
);
  initial begin
    id_5 = !id_1;
    id_5 <= id_0;
    fork
      begin : id_7
        begin
          `define pp_8 0
          id_5 <= 'b0;
          id_7 <= #1 1'b0 != id_1;
          if (1) begin
            `pp_8 = id_7;
            if (id_1)
              if (1'h0) begin
                id_5 <= 1'b0;
              end else begin
                id_7 = 1;
                disable id_9;
                #1 id_7 = 1'h0 == id_0 & id_0;
                #1 #1;
                id_7 <= id_1;
                id_7 <= #id_1 id_9;
                if (id_0) begin
                  if (1) id_9 <= 1'h0;
                  else begin
                    assume #1  (id_4) $display(id_2);
                    else $display(id_3);
                    $display(1 << 1);
                    fork
                      begin
                        id_7 <= 1;
                        id_7 <= 1;
                      end
                      repeat (id_0) @(posedge id_0);
                    join_none
                    id_5 = 1;
                    `pp_8 <= 1'b0;
                    assume (1);
                  end
                end
              end
          end else begin
            if (`pp_8) `pp_8 <= 1;
            else begin
              if (1) begin
                `pp_8 <= 1;
              end
            end
          end
        end
      end
      id_10;
    join
  end
  module_0();
endmodule
