[View]
Entity=testbench_for_processor
Architecture=
TopLevelType=2
[file:.\src\processor.vhd]
Enabled=1
[file:.\src\register_file_16x8.vhd]
Enabled=1
[file:.\src\half_adder.vhd]
Enabled=1
[file:.\src\FullAdder.vhd]
Enabled=1
[file:.\src\adder16.vhd]
Enabled=1
[file:.\src\subtractor16.vhd]
Enabled=1
[file:.\src\multiplier16.vhd]
Enabled=1
[file:.\src\mux16.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\ram_256.vhd]
Enabled=1
[file:.\src\mux2.vhd]
Enabled=1
[file:.\src\TestBench\processor_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\processor_TB_runtest.do]
Enabled=1
[file:.\src\instruction_decoder.vhd]
Enabled=1
