-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hier_func_tancalc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_tancalc_input_V_AWVALID : OUT STD_LOGIC;
    m_axi_tancalc_input_V_AWREADY : IN STD_LOGIC;
    m_axi_tancalc_input_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_tancalc_input_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_tancalc_input_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_tancalc_input_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_tancalc_input_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_tancalc_input_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_tancalc_input_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_tancalc_input_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_WVALID : OUT STD_LOGIC;
    m_axi_tancalc_input_V_WREADY : IN STD_LOGIC;
    m_axi_tancalc_input_V_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_tancalc_input_V_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_WLAST : OUT STD_LOGIC;
    m_axi_tancalc_input_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_ARVALID : OUT STD_LOGIC;
    m_axi_tancalc_input_V_ARREADY : IN STD_LOGIC;
    m_axi_tancalc_input_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_tancalc_input_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_tancalc_input_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_tancalc_input_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_tancalc_input_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_tancalc_input_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_tancalc_input_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_tancalc_input_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_RVALID : IN STD_LOGIC;
    m_axi_tancalc_input_V_RREADY : OUT STD_LOGIC;
    m_axi_tancalc_input_V_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_tancalc_input_V_RLAST : IN STD_LOGIC;
    m_axi_tancalc_input_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_BVALID : IN STD_LOGIC;
    m_axi_tancalc_input_V_BREADY : OUT STD_LOGIC;
    m_axi_tancalc_input_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_tancalc_input_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_tancalc_input_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    tancalc_input_V_offset : IN STD_LOGIC_VECTOR (63 downto 0);
    tancalc_output_line_1_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_1_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_1_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_2_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_2_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_2_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_3_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_3_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_3_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_4_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_4_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_4_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_5_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_5_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_5_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_6_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_6_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_6_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_7_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_7_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_7_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_8_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_8_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_8_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_9_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_9_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_9_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_10_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_10_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_10_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_11_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_11_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_11_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_12_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_12_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_12_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_13_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_13_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_13_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_14_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_14_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_14_V_V_write : OUT STD_LOGIC;
    tancalc_output_line_15_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    tancalc_output_line_15_V_V_full_n : IN STD_LOGIC;
    tancalc_output_line_15_V_V_write : OUT STD_LOGIC );
end;


architecture behav of hier_func_tancalc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv10_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000101";
    constant ap_const_lv10_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000110";
    constant ap_const_lv10_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000111";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv10_9 : STD_LOGIC_VECTOR (9 downto 0) := "0000001001";
    constant ap_const_lv10_A : STD_LOGIC_VECTOR (9 downto 0) := "0000001010";
    constant ap_const_lv10_B : STD_LOGIC_VECTOR (9 downto 0) := "0000001011";
    constant ap_const_lv10_C : STD_LOGIC_VECTOR (9 downto 0) := "0000001100";
    constant ap_const_lv10_D : STD_LOGIC_VECTOR (9 downto 0) := "0000001101";
    constant ap_const_lv10_E : STD_LOGIC_VECTOR (9 downto 0) := "0000001110";
    constant ap_const_lv10_F : STD_LOGIC_VECTOR (9 downto 0) := "0000001111";
    constant ap_const_lv21_2710 : STD_LOGIC_VECTOR (20 downto 0) := "000000010011100010000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal tancalc_input_V_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tancalc_input_V_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal icmp_ln88_reg_2389 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tancalc_output_line_1_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter8 : STD_LOGIC := '0';
    signal icmp_ln891_reg_2694 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_2_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_1_reg_2699 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_3_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_2_reg_2704 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_4_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_3_reg_2709 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_5_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_4_reg_2714 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_6_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_5_reg_2719 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_7_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_6_reg_2724 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_8_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_7_reg_2729 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_9_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_8_reg_2734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_10_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_9_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_11_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_10_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_12_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_11_reg_2749 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_13_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_12_reg_2754 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_14_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_13_reg_2759 : STD_LOGIC_VECTOR (0 downto 0);
    signal tancalc_output_line_15_V_V_blk_n : STD_LOGIC;
    signal icmp_ln891_14_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_part_num_0_i23_reg_484 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_num_0_reg_495 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_popcnt_fu_546_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_641 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln26_reg_2297 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln26_reg_2297_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state16_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_state18_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state20_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_state22_pp1_stage1_iter3 : BOOLEAN;
    signal ap_block_state24_pp1_stage1_iter4 : BOOLEAN;
    signal ap_block_state26_pp1_stage1_iter5 : BOOLEAN;
    signal ap_block_state28_pp1_stage1_iter6 : BOOLEAN;
    signal ap_block_state30_pp1_stage1_iter7 : BOOLEAN;
    signal ap_block_state32_pp1_stage1_iter8 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal zext_ln71_fu_655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln71_reg_2267 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cmpr_chunk_num_fu_665_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal cmpr_chunk_num_reg_2277 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tancalc_input_V_addr_reg_2282 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln85_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_part_num_fu_706_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal trunc_ln26_fu_712_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln26_reg_2297_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_1_reg_2301 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln28_1_reg_2301_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln28_1_reg_2301_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_input_V_reg_2307 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln215_fu_1154_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_reg_2314 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal zext_ln215_2_fu_1158_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_2_reg_2319 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_5_fu_1162_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_5_reg_2324 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_6_fu_1166_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_6_reg_2329 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_9_fu_1170_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_9_reg_2334 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_10_fu_1174_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_10_reg_2339 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_13_fu_1178_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_13_reg_2344 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_14_fu_1182_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_14_reg_2349 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_17_fu_1186_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_17_reg_2354 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_18_fu_1190_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_18_reg_2359 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_21_fu_1194_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_21_reg_2364 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_22_fu_1198_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_22_reg_2369 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_25_fu_1202_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_25_reg_2374 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_26_fu_1206_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_26_reg_2379 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_29_fu_1210_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_29_reg_2384 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln88_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state15_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state27_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_state29_pp1_stage0_iter7 : BOOLEAN;
    signal ap_block_state31_pp1_stage0_iter8 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal data_num_fu_1220_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal data_num_reg_2393 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln90_fu_1226_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln90_reg_2398 : STD_LOGIC_VECTOR (6 downto 0);
    signal tancalc_input_V_addr_1_reg_2403 : STD_LOGIC_VECTOR (63 downto 0);
    signal tancalc_input_V_addr_2_reg_2409 : STD_LOGIC_VECTOR (63 downto 0);
    signal tancalc_input_V_addr_1_read_reg_2415 : STD_LOGIC_VECTOR (15 downto 0);
    signal tancalc_input_V_addr_2_read_reg_2421 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_local_0_V_fu_1267_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_local_0_V_reg_2427 : STD_LOGIC_VECTOR (31 downto 0);
    signal refpop_local_0_V_1_fu_1281_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal refpop_local_0_V_1_reg_2438 : STD_LOGIC_VECTOR (5 downto 0);
    signal refpop_local_0_V_1_reg_2438_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal refpop_local_0_V_1_reg_2438_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln1355_fu_1287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_reg_2443 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_1_fu_1293_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_1_reg_2448 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_2_fu_1299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_2_reg_2453 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_3_fu_1305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_3_reg_2458 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_4_fu_1311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_4_reg_2463 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_5_fu_1317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_5_reg_2468 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_6_fu_1323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_6_reg_2473 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_7_fu_1329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_7_reg_2478 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_506_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_1_reg_2483 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal temp_V_0_1_reg_2483_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_popcntdata_fu_511_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_2_reg_2489 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_2_reg_2489_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_popcntdata_fu_516_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_3_reg_2495 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_3_reg_2495_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_popcntdata_fu_521_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_4_reg_2501 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_4_reg_2501_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_popcntdata_fu_526_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_5_reg_2507 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_5_reg_2507_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_popcntdata_fu_531_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_6_reg_2513 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_6_reg_2513_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_popcntdata_fu_536_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_7_reg_2519 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_7_reg_2519_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_8_popcntdata_fu_541_ap_return : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_8_reg_2525 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_8_reg_2525_pp1_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln1355_8_fu_1335_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_8_reg_2531 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_9_fu_1340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_9_reg_2536 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_10_fu_1345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_10_reg_2541 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_11_fu_1350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_11_reg_2546 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_12_fu_1355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_12_reg_2551 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_13_fu_1360_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_13_reg_2556 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_14_fu_1365_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1355_14_reg_2561 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_V_0_9_reg_2606 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal temp_V_0_9_reg_2606_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_s_reg_2612 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_s_reg_2612_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_10_reg_2618 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_10_reg_2618_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_11_reg_2624 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_11_reg_2624_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_12_reg_2630 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_12_reg_2630_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_13_reg_2636 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_13_reg_2636_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_14_reg_2642 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_V_0_14_reg_2642_pp1_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln215_1_fu_1415_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_1_reg_2683 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln891_fu_1440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_2_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_3_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_4_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_5_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_6_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_7_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_8_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_9_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_10_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_11_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_12_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_13_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_14_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state15 : STD_LOGIC;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter7 : STD_LOGIC := '0';
    signal grp_popcntdata_fu_506_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_506_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_511_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_511_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_516_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_516_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_521_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_521_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_526_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_526_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_531_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_531_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_popcntdata_fu_536_ap_ready : STD_LOGIC;
    signal grp_popcntdata_fu_536_x_V : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_V_0_8_popcntdata_fu_541_ap_ready : STD_LOGIC;
    signal grp_popcnt_fu_546_ap_ready : STD_LOGIC;
    signal grp_popcnt_fu_546_x_V : STD_LOGIC_VECTOR (15 downto 0);
    signal cmpr_chunk_num_0_reg_473 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_phi_mux_data_num_0_phi_fu_499_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln219_fu_689_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln219_1_fu_1236_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln219_2_fu_1256_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal cmpr_local_15_V_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_0_V_fu_726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_0_V_2_fu_853_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_1_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_2_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_3_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_4_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_5_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_6_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_7_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_8_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_9_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_10_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_11_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_12_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_13_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_14_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmpr_local_15_V_15_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmprpop_local_15_V_fu_262 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_0_V_fu_940_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_0_V_1_fu_1068_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_1_fu_266 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_2_fu_270 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_3_fu_274 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_4_fu_278 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_5_fu_282 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_6_fu_286 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_7_fu_290 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_8_fu_294 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_9_fu_298 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_10_fu_302 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_11_fu_306 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_12_fu_310 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_13_fu_314 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_14_fu_318 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmprpop_local_15_V_15_fu_322 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal tancalc_input_V_offset1_fu_645_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln86_fu_671_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln_fu_675_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln219_fu_685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_812_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_local_temp_V_fu_849_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_1027_p18 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln700_2_fu_1064_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln90_fu_1232_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln219_fu_1247_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln219_1_fu_1252_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln700_fu_1273_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln700_1_fu_1277_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1353_fu_1418_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_3_fu_1423_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_4_fu_1427_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_fu_1430_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1938_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_fu_1436_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_1_fu_1445_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_7_fu_1450_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_8_fu_1454_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_1_fu_1457_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1945_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_1_fu_1463_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_2_fu_1472_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_11_fu_1477_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_12_fu_1481_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_2_fu_1484_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1952_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_2_fu_1490_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_3_fu_1499_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_15_fu_1504_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_16_fu_1508_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_3_fu_1511_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1959_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_3_fu_1517_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_4_fu_1526_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_19_fu_1531_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_20_fu_1535_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_4_fu_1538_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1966_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_4_fu_1544_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_5_fu_1553_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_23_fu_1558_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_24_fu_1562_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_5_fu_1565_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1973_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_5_fu_1571_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_6_fu_1580_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_27_fu_1585_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_28_fu_1589_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_6_fu_1592_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1980_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_6_fu_1598_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_7_fu_1607_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_30_fu_1612_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_31_fu_1616_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_7_fu_1619_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1987_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_7_fu_1625_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal result_local_1_V_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1353_8_fu_1700_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_32_fu_1704_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_33_fu_1708_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_8_fu_1711_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1994_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_8_fu_1717_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_9_fu_1726_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_34_fu_1730_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_35_fu_1734_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_9_fu_1737_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2001_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_9_fu_1743_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_10_fu_1752_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_36_fu_1756_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_37_fu_1760_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_10_fu_1763_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2008_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_10_fu_1769_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_11_fu_1778_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_38_fu_1782_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_39_fu_1786_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_11_fu_1789_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2015_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_11_fu_1795_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_12_fu_1804_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_40_fu_1808_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_41_fu_1812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_12_fu_1815_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2022_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_12_fu_1821_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_13_fu_1830_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_42_fu_1834_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_43_fu_1838_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_13_fu_1841_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2029_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_13_fu_1847_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln1353_14_fu_1856_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln215_44_fu_1860_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln215_45_fu_1864_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1354_14_fu_1867_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_2036_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln891_14_fu_1873_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1938_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1938_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1945_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1945_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1952_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1952_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1959_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1959_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1966_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1966_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1973_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1973_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1980_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1980_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1987_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1987_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1994_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1994_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2001_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2001_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2008_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2008_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2015_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2015_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2022_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2022_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2029_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2029_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2036_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2036_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1938_ce : STD_LOGIC;
    signal grp_fu_1945_ce : STD_LOGIC;
    signal grp_fu_1952_ce : STD_LOGIC;
    signal grp_fu_1959_ce : STD_LOGIC;
    signal grp_fu_1966_ce : STD_LOGIC;
    signal grp_fu_1973_ce : STD_LOGIC;
    signal grp_fu_1980_ce : STD_LOGIC;
    signal grp_fu_1987_ce : STD_LOGIC;
    signal grp_fu_1994_ce : STD_LOGIC;
    signal grp_fu_2001_ce : STD_LOGIC;
    signal grp_fu_2008_ce : STD_LOGIC;
    signal grp_fu_2015_ce : STD_LOGIC;
    signal grp_fu_2022_ce : STD_LOGIC;
    signal grp_fu_2029_ce : STD_LOGIC;
    signal grp_fu_2036_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal grp_fu_1938_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1945_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1952_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1959_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1966_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1973_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1980_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1987_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1994_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2001_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2008_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2015_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2022_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2029_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_2036_p10 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_condition_2004 : BOOLEAN;
    signal ap_condition_2007 : BOOLEAN;
    signal ap_condition_2010 : BOOLEAN;
    signal ap_condition_2013 : BOOLEAN;
    signal ap_condition_2016 : BOOLEAN;
    signal ap_condition_2019 : BOOLEAN;
    signal ap_condition_2022 : BOOLEAN;
    signal ap_condition_2025 : BOOLEAN;
    signal ap_condition_2028 : BOOLEAN;
    signal ap_condition_2031 : BOOLEAN;
    signal ap_condition_2034 : BOOLEAN;
    signal ap_condition_2037 : BOOLEAN;
    signal ap_condition_2040 : BOOLEAN;
    signal ap_condition_2043 : BOOLEAN;
    signal ap_condition_2046 : BOOLEAN;
    signal ap_condition_2049 : BOOLEAN;
    signal ap_condition_2052 : BOOLEAN;
    signal ap_condition_2055 : BOOLEAN;
    signal ap_condition_2058 : BOOLEAN;
    signal ap_condition_2061 : BOOLEAN;
    signal ap_condition_2064 : BOOLEAN;
    signal ap_condition_2067 : BOOLEAN;
    signal ap_condition_2070 : BOOLEAN;
    signal ap_condition_2073 : BOOLEAN;
    signal ap_condition_2076 : BOOLEAN;
    signal ap_condition_2079 : BOOLEAN;
    signal ap_condition_2082 : BOOLEAN;
    signal ap_condition_2085 : BOOLEAN;
    signal ap_condition_2088 : BOOLEAN;
    signal ap_condition_2091 : BOOLEAN;
    signal ap_condition_2094 : BOOLEAN;
    signal ap_condition_2097 : BOOLEAN;

    component hier_func_popcntdata IS
    port (
        ap_ready : OUT STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component hier_func_popcnt IS
    port (
        ap_ready : OUT STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component hier_func_hier_func_mux_164_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hier_func_hier_func_mux_164_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (10 downto 0);
        din4 : IN STD_LOGIC_VECTOR (10 downto 0);
        din5 : IN STD_LOGIC_VECTOR (10 downto 0);
        din6 : IN STD_LOGIC_VECTOR (10 downto 0);
        din7 : IN STD_LOGIC_VECTOR (10 downto 0);
        din8 : IN STD_LOGIC_VECTOR (10 downto 0);
        din9 : IN STD_LOGIC_VECTOR (10 downto 0);
        din10 : IN STD_LOGIC_VECTOR (10 downto 0);
        din11 : IN STD_LOGIC_VECTOR (10 downto 0);
        din12 : IN STD_LOGIC_VECTOR (10 downto 0);
        din13 : IN STD_LOGIC_VECTOR (10 downto 0);
        din14 : IN STD_LOGIC_VECTOR (10 downto 0);
        din15 : IN STD_LOGIC_VECTOR (10 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;



begin
    grp_popcntdata_fu_506 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_506_ap_ready,
        x_V => grp_popcntdata_fu_506_x_V,
        ap_return => grp_popcntdata_fu_506_ap_return);

    grp_popcntdata_fu_511 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_511_ap_ready,
        x_V => grp_popcntdata_fu_511_x_V,
        ap_return => grp_popcntdata_fu_511_ap_return);

    grp_popcntdata_fu_516 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_516_ap_ready,
        x_V => grp_popcntdata_fu_516_x_V,
        ap_return => grp_popcntdata_fu_516_ap_return);

    grp_popcntdata_fu_521 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_521_ap_ready,
        x_V => grp_popcntdata_fu_521_x_V,
        ap_return => grp_popcntdata_fu_521_ap_return);

    grp_popcntdata_fu_526 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_526_ap_ready,
        x_V => grp_popcntdata_fu_526_x_V,
        ap_return => grp_popcntdata_fu_526_ap_return);

    grp_popcntdata_fu_531 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_531_ap_ready,
        x_V => grp_popcntdata_fu_531_x_V,
        ap_return => grp_popcntdata_fu_531_ap_return);

    grp_popcntdata_fu_536 : component hier_func_popcntdata
    port map (
        ap_ready => grp_popcntdata_fu_536_ap_ready,
        x_V => grp_popcntdata_fu_536_x_V,
        ap_return => grp_popcntdata_fu_536_ap_return);

    temp_V_0_8_popcntdata_fu_541 : component hier_func_popcntdata
    port map (
        ap_ready => temp_V_0_8_popcntdata_fu_541_ap_ready,
        x_V => and_ln1355_7_reg_2478,
        ap_return => temp_V_0_8_popcntdata_fu_541_ap_return);

    grp_popcnt_fu_546 : component hier_func_popcnt
    port map (
        ap_ready => grp_popcnt_fu_546_ap_ready,
        x_V => grp_popcnt_fu_546_x_V,
        ap_return => grp_popcnt_fu_546_ap_return);

    hier_func_mux_164_32_1_1_U3 : component hier_func_hier_func_mux_164_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => cmpr_local_15_V_fu_198,
        din1 => cmpr_local_15_V_1_fu_202,
        din2 => cmpr_local_15_V_2_fu_206,
        din3 => cmpr_local_15_V_3_fu_210,
        din4 => cmpr_local_15_V_4_fu_214,
        din5 => cmpr_local_15_V_5_fu_218,
        din6 => cmpr_local_15_V_6_fu_222,
        din7 => cmpr_local_15_V_7_fu_226,
        din8 => cmpr_local_15_V_8_fu_230,
        din9 => cmpr_local_15_V_9_fu_234,
        din10 => cmpr_local_15_V_10_fu_238,
        din11 => cmpr_local_15_V_11_fu_242,
        din12 => cmpr_local_15_V_12_fu_246,
        din13 => cmpr_local_15_V_13_fu_250,
        din14 => cmpr_local_15_V_14_fu_254,
        din15 => cmpr_local_15_V_15_fu_258,
        din16 => trunc_ln28_1_reg_2301_pp0_iter1_reg,
        dout => p_Val2_s_fu_812_p18);

    hier_func_mux_164_11_1_1_U4 : component hier_func_hier_func_mux_164_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        din4_WIDTH => 11,
        din5_WIDTH => 11,
        din6_WIDTH => 11,
        din7_WIDTH => 11,
        din8_WIDTH => 11,
        din9_WIDTH => 11,
        din10_WIDTH => 11,
        din11_WIDTH => 11,
        din12_WIDTH => 11,
        din13_WIDTH => 11,
        din14_WIDTH => 11,
        din15_WIDTH => 11,
        din16_WIDTH => 4,
        dout_WIDTH => 11)
    port map (
        din0 => cmprpop_local_15_V_fu_262,
        din1 => cmprpop_local_15_V_1_fu_266,
        din2 => cmprpop_local_15_V_2_fu_270,
        din3 => cmprpop_local_15_V_3_fu_274,
        din4 => cmprpop_local_15_V_4_fu_278,
        din5 => cmprpop_local_15_V_5_fu_282,
        din6 => cmprpop_local_15_V_6_fu_286,
        din7 => cmprpop_local_15_V_7_fu_290,
        din8 => cmprpop_local_15_V_8_fu_294,
        din9 => cmprpop_local_15_V_9_fu_298,
        din10 => cmprpop_local_15_V_10_fu_302,
        din11 => cmprpop_local_15_V_11_fu_306,
        din12 => cmprpop_local_15_V_12_fu_310,
        din13 => cmprpop_local_15_V_13_fu_314,
        din14 => cmprpop_local_15_V_14_fu_318,
        din15 => cmprpop_local_15_V_15_fu_322,
        din16 => trunc_ln28_1_reg_2301_pp0_iter2_reg,
        dout => tmp_4_fu_1027_p18);

    hier_func_mul_mul_15ns_6ns_21_4_1_U5 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1938_p0,
        din1 => grp_fu_1938_p1,
        ce => grp_fu_1938_ce,
        dout => grp_fu_1938_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U6 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1945_p0,
        din1 => grp_fu_1945_p1,
        ce => grp_fu_1945_ce,
        dout => grp_fu_1945_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U7 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1952_p0,
        din1 => grp_fu_1952_p1,
        ce => grp_fu_1952_ce,
        dout => grp_fu_1952_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U8 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1959_p0,
        din1 => grp_fu_1959_p1,
        ce => grp_fu_1959_ce,
        dout => grp_fu_1959_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U9 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1966_p0,
        din1 => grp_fu_1966_p1,
        ce => grp_fu_1966_ce,
        dout => grp_fu_1966_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U10 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1973_p0,
        din1 => grp_fu_1973_p1,
        ce => grp_fu_1973_ce,
        dout => grp_fu_1973_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U11 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1980_p0,
        din1 => grp_fu_1980_p1,
        ce => grp_fu_1980_ce,
        dout => grp_fu_1980_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U12 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1987_p0,
        din1 => grp_fu_1987_p1,
        ce => grp_fu_1987_ce,
        dout => grp_fu_1987_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U13 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1994_p0,
        din1 => grp_fu_1994_p1,
        ce => grp_fu_1994_ce,
        dout => grp_fu_1994_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U14 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2001_p0,
        din1 => grp_fu_2001_p1,
        ce => grp_fu_2001_ce,
        dout => grp_fu_2001_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U15 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2008_p0,
        din1 => grp_fu_2008_p1,
        ce => grp_fu_2008_ce,
        dout => grp_fu_2008_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U16 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2015_p0,
        din1 => grp_fu_2015_p1,
        ce => grp_fu_2015_ce,
        dout => grp_fu_2015_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U17 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2022_p0,
        din1 => grp_fu_2022_p1,
        ce => grp_fu_2022_ce,
        dout => grp_fu_2022_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U18 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2029_p0,
        din1 => grp_fu_2029_p1,
        ce => grp_fu_2029_ce,
        dout => grp_fu_2029_p2);

    hier_func_mul_mul_15ns_6ns_21_4_1_U19 : component hier_func_hier_func_mul_mul_15ns_6ns_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2036_p0,
        din1 => grp_fu_2036_p1,
        ce => grp_fu_2036_ce,
        dout => grp_fu_2036_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln85_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cmpr_chunk_num_0_reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                cmpr_chunk_num_0_reg_473 <= cmpr_chunk_num_reg_2277;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                cmpr_chunk_num_0_reg_473 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_10_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2004)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_10_fu_238 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_10_fu_238 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_11_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2007)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_11_fu_242 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_11_fu_242 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_12_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2010)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_12_fu_246 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_12_fu_246 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_13_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2013)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_13_fu_250 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_13_fu_250 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_14_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2016)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_14_fu_254 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_14_fu_254 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_15_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2019)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_15_fu_258 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_15_fu_258 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_1_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2022)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_1_fu_202 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_1_fu_202 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_2_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2025)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_2_fu_206 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_2_fu_206 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_3_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2028)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_3_fu_210 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_3_fu_210 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_4_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2031)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_4_fu_214 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_4_fu_214 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_5_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2034)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_5_fu_218 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_5_fu_218 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_6_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2037)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_6_fu_222 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_6_fu_222 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_7_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2040)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_7_fu_226 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_7_fu_226 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_8_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2043)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_8_fu_230 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_8_fu_230 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_9_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2046)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_9_fu_234 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_9_fu_234 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmpr_local_15_V_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2049)) then
                if ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1)) then 
                    cmpr_local_15_V_fu_198 <= cmpr_local_0_V_2_fu_853_p3;
                elsif ((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) then 
                    cmpr_local_15_V_fu_198 <= cmpr_local_0_V_fu_726_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_10_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2052)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_10_fu_302 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_10_fu_302 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_11_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2055)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_11_fu_306 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_11_fu_306 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_12_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2058)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_12_fu_310 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_12_fu_310 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_13_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2061)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_13_fu_314 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_13_fu_314 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_14_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2064)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_14_fu_318 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_14_fu_318 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_15_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2067)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_15_fu_322 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_15_fu_322 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_1_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2070)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_1_fu_266 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_1_fu_266 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_2_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2073)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_2_fu_270 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_2_fu_270 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_3_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2076)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_3_fu_274 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_3_fu_274 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_4_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2079)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_4_fu_278 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_4_fu_278 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_5_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2082)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_5_fu_282 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_5_fu_282 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_6_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2085)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_6_fu_286 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_6_fu_286 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_7_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2088)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_7_fu_290 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_7_fu_290 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_8_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2091)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_8_fu_294 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_8_fu_294 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_9_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2094)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_9_fu_298 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_9_fu_298 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    cmprpop_local_15_V_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2097)) then
                if ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_1)) then 
                    cmprpop_local_15_V_fu_262 <= cmprpop_local_0_V_1_fu_1068_p2;
                elsif ((trunc_ln26_reg_2297_pp0_iter2_reg = ap_const_lv1_0)) then 
                    cmprpop_local_15_V_fu_262 <= cmprpop_local_0_V_fu_940_p1;
                end if;
            end if; 
        end if;
    end process;

    data_num_0_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                data_num_0_reg_495 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln88_reg_2389 = ap_const_lv1_0))) then 
                data_num_0_reg_495 <= data_num_reg_2393;
            end if; 
        end if;
    end process;

    data_part_num_0_i23_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln26_fu_700_p2 = ap_const_lv1_0))) then 
                data_part_num_0_i23_reg_484 <= data_part_num_fu_706_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                data_part_num_0_i23_reg_484 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                and_ln1355_10_reg_2541 <= and_ln1355_10_fu_1345_p2;
                and_ln1355_11_reg_2546 <= and_ln1355_11_fu_1350_p2;
                and_ln1355_12_reg_2551 <= and_ln1355_12_fu_1355_p2;
                and_ln1355_13_reg_2556 <= and_ln1355_13_fu_1360_p2;
                and_ln1355_14_reg_2561 <= and_ln1355_14_fu_1365_p2;
                and_ln1355_8_reg_2531 <= and_ln1355_8_fu_1335_p2;
                and_ln1355_9_reg_2536 <= and_ln1355_9_fu_1340_p2;
                icmp_ln891_1_reg_2699 <= icmp_ln891_1_fu_1467_p2;
                icmp_ln891_2_reg_2704 <= icmp_ln891_2_fu_1494_p2;
                icmp_ln891_3_reg_2709 <= icmp_ln891_3_fu_1521_p2;
                icmp_ln891_4_reg_2714 <= icmp_ln891_4_fu_1548_p2;
                icmp_ln891_5_reg_2719 <= icmp_ln891_5_fu_1575_p2;
                icmp_ln891_6_reg_2724 <= icmp_ln891_6_fu_1602_p2;
                icmp_ln891_7_reg_2729 <= icmp_ln891_7_fu_1629_p2;
                icmp_ln891_reg_2694 <= icmp_ln891_fu_1440_p2;
                tancalc_input_V_addr_2_read_reg_2421 <= m_axi_tancalc_input_V_RDATA;
                temp_V_0_1_reg_2483_pp1_iter6_reg <= temp_V_0_1_reg_2483;
                temp_V_0_2_reg_2489_pp1_iter6_reg <= temp_V_0_2_reg_2489;
                temp_V_0_3_reg_2495_pp1_iter6_reg <= temp_V_0_3_reg_2495;
                temp_V_0_4_reg_2501_pp1_iter6_reg <= temp_V_0_4_reg_2501;
                temp_V_0_5_reg_2507_pp1_iter6_reg <= temp_V_0_5_reg_2507;
                temp_V_0_6_reg_2513_pp1_iter6_reg <= temp_V_0_6_reg_2513;
                temp_V_0_7_reg_2519_pp1_iter6_reg <= temp_V_0_7_reg_2519;
                temp_V_0_8_reg_2525 <= temp_V_0_8_popcntdata_fu_541_ap_return;
                temp_V_0_8_reg_2525_pp1_iter6_reg <= temp_V_0_8_reg_2525;
                    zext_ln215_1_reg_2683(5 downto 0) <= zext_ln215_1_fu_1415_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                and_ln1355_1_reg_2448 <= and_ln1355_1_fu_1293_p2;
                and_ln1355_2_reg_2453 <= and_ln1355_2_fu_1299_p2;
                and_ln1355_3_reg_2458 <= and_ln1355_3_fu_1305_p2;
                and_ln1355_4_reg_2463 <= and_ln1355_4_fu_1311_p2;
                and_ln1355_5_reg_2468 <= and_ln1355_5_fu_1317_p2;
                and_ln1355_6_reg_2473 <= and_ln1355_6_fu_1323_p2;
                and_ln1355_7_reg_2478 <= and_ln1355_7_fu_1329_p2;
                and_ln1355_reg_2443 <= and_ln1355_fu_1287_p2;
                icmp_ln88_reg_2389 <= icmp_ln88_fu_1214_p2;
                icmp_ln891_10_reg_2744 <= icmp_ln891_10_fu_1773_p2;
                icmp_ln891_11_reg_2749 <= icmp_ln891_11_fu_1799_p2;
                icmp_ln891_12_reg_2754 <= icmp_ln891_12_fu_1825_p2;
                icmp_ln891_13_reg_2759 <= icmp_ln891_13_fu_1851_p2;
                icmp_ln891_14_reg_2764 <= icmp_ln891_14_fu_1877_p2;
                icmp_ln891_8_reg_2734 <= icmp_ln891_8_fu_1721_p2;
                icmp_ln891_9_reg_2739 <= icmp_ln891_9_fu_1747_p2;
                ref_local_0_V_reg_2427 <= ref_local_0_V_fu_1267_p3;
                refpop_local_0_V_1_reg_2438 <= refpop_local_0_V_1_fu_1281_p2;
                refpop_local_0_V_1_reg_2438_pp1_iter6_reg <= refpop_local_0_V_1_reg_2438;
                refpop_local_0_V_1_reg_2438_pp1_iter7_reg <= refpop_local_0_V_1_reg_2438_pp1_iter6_reg;
                tancalc_input_V_addr_1_read_reg_2415 <= m_axi_tancalc_input_V_RDATA;
                temp_V_0_10_reg_2618_pp1_iter7_reg <= temp_V_0_10_reg_2618;
                temp_V_0_11_reg_2624_pp1_iter7_reg <= temp_V_0_11_reg_2624;
                temp_V_0_12_reg_2630_pp1_iter7_reg <= temp_V_0_12_reg_2630;
                temp_V_0_13_reg_2636_pp1_iter7_reg <= temp_V_0_13_reg_2636;
                temp_V_0_14_reg_2642_pp1_iter7_reg <= temp_V_0_14_reg_2642;
                temp_V_0_9_reg_2606_pp1_iter7_reg <= temp_V_0_9_reg_2606;
                temp_V_0_s_reg_2612_pp1_iter7_reg <= temp_V_0_s_reg_2612;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmpr_chunk_num_reg_2277 <= cmpr_chunk_num_fu_665_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                data_num_reg_2393 <= data_num_fu_1220_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then
                reg_641 <= grp_popcnt_fu_546_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln88_fu_1214_p2 = ap_const_lv1_0))) then
                    shl_ln90_reg_2398(6 downto 1) <= shl_ln90_fu_1226_p2(6 downto 1);
                tancalc_input_V_addr_1_reg_2403 <= add_ln219_1_fu_1236_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln88_reg_2389 = ap_const_lv1_0))) then
                tancalc_input_V_addr_2_reg_2409 <= add_ln219_2_fu_1256_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln85_fu_659_p2 = ap_const_lv1_0))) then
                tancalc_input_V_addr_reg_2282 <= add_ln219_fu_689_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                temp_V_0_10_reg_2618 <= grp_popcntdata_fu_516_ap_return;
                temp_V_0_11_reg_2624 <= grp_popcntdata_fu_521_ap_return;
                temp_V_0_12_reg_2630 <= grp_popcntdata_fu_526_ap_return;
                temp_V_0_13_reg_2636 <= grp_popcntdata_fu_531_ap_return;
                temp_V_0_14_reg_2642 <= grp_popcntdata_fu_536_ap_return;
                temp_V_0_9_reg_2606 <= grp_popcntdata_fu_506_ap_return;
                temp_V_0_s_reg_2612 <= grp_popcntdata_fu_511_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                temp_V_0_1_reg_2483 <= grp_popcntdata_fu_506_ap_return;
                temp_V_0_2_reg_2489 <= grp_popcntdata_fu_511_ap_return;
                temp_V_0_3_reg_2495 <= grp_popcntdata_fu_516_ap_return;
                temp_V_0_4_reg_2501 <= grp_popcntdata_fu_521_ap_return;
                temp_V_0_5_reg_2507 <= grp_popcntdata_fu_526_ap_return;
                temp_V_0_6_reg_2513 <= grp_popcntdata_fu_531_ap_return;
                temp_V_0_7_reg_2519 <= grp_popcntdata_fu_536_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                temp_input_V_reg_2307 <= m_axi_tancalc_input_V_RDATA;
                trunc_ln26_reg_2297_pp0_iter1_reg <= trunc_ln26_reg_2297;
                trunc_ln28_1_reg_2301_pp0_iter1_reg <= trunc_ln28_1_reg_2301;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln26_fu_700_p2 = ap_const_lv1_0))) then
                trunc_ln26_reg_2297 <= trunc_ln26_fu_712_p1;
                trunc_ln28_1_reg_2301 <= data_part_num_0_i23_reg_484(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                trunc_ln26_reg_2297_pp0_iter2_reg <= trunc_ln26_reg_2297_pp0_iter1_reg;
                trunc_ln28_1_reg_2301_pp0_iter2_reg <= trunc_ln28_1_reg_2301_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                    zext_ln215_10_reg_2339(10 downto 0) <= zext_ln215_10_fu_1174_p1(10 downto 0);
                    zext_ln215_13_reg_2344(10 downto 0) <= zext_ln215_13_fu_1178_p1(10 downto 0);
                    zext_ln215_14_reg_2349(10 downto 0) <= zext_ln215_14_fu_1182_p1(10 downto 0);
                    zext_ln215_17_reg_2354(10 downto 0) <= zext_ln215_17_fu_1186_p1(10 downto 0);
                    zext_ln215_18_reg_2359(10 downto 0) <= zext_ln215_18_fu_1190_p1(10 downto 0);
                    zext_ln215_21_reg_2364(10 downto 0) <= zext_ln215_21_fu_1194_p1(10 downto 0);
                    zext_ln215_22_reg_2369(10 downto 0) <= zext_ln215_22_fu_1198_p1(10 downto 0);
                    zext_ln215_25_reg_2374(10 downto 0) <= zext_ln215_25_fu_1202_p1(10 downto 0);
                    zext_ln215_26_reg_2379(10 downto 0) <= zext_ln215_26_fu_1206_p1(10 downto 0);
                    zext_ln215_29_reg_2384(10 downto 0) <= zext_ln215_29_fu_1210_p1(10 downto 0);
                    zext_ln215_2_reg_2319(10 downto 0) <= zext_ln215_2_fu_1158_p1(10 downto 0);
                    zext_ln215_5_reg_2324(10 downto 0) <= zext_ln215_5_fu_1162_p1(10 downto 0);
                    zext_ln215_6_reg_2329(10 downto 0) <= zext_ln215_6_fu_1166_p1(10 downto 0);
                    zext_ln215_9_reg_2334(10 downto 0) <= zext_ln215_9_fu_1170_p1(10 downto 0);
                    zext_ln215_reg_2314(10 downto 0) <= zext_ln215_fu_1154_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    zext_ln71_reg_2267(62 downto 0) <= zext_ln71_fu_655_p1(62 downto 0);
            end if;
        end if;
    end process;
    zext_ln71_reg_2267(63) <= '0';
    zext_ln215_reg_2314(11) <= '0';
    zext_ln215_2_reg_2319(11) <= '0';
    zext_ln215_5_reg_2324(11) <= '0';
    zext_ln215_6_reg_2329(11) <= '0';
    zext_ln215_9_reg_2334(11) <= '0';
    zext_ln215_10_reg_2339(11) <= '0';
    zext_ln215_13_reg_2344(11) <= '0';
    zext_ln215_14_reg_2349(11) <= '0';
    zext_ln215_17_reg_2354(11) <= '0';
    zext_ln215_18_reg_2359(11) <= '0';
    zext_ln215_21_reg_2364(11) <= '0';
    zext_ln215_22_reg_2369(11) <= '0';
    zext_ln215_25_reg_2374(11) <= '0';
    zext_ln215_26_reg_2379(11) <= '0';
    zext_ln215_29_reg_2384(11) <= '0';
    shl_ln90_reg_2398(0) <= '0';
    zext_ln215_1_reg_2683(11 downto 6) <= "000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_tancalc_input_V_ARREADY, ap_CS_fsm_state3, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter8, ap_enable_reg_pp0_iter2, ap_CS_fsm_state2, icmp_ln85_fu_659_p2, icmp_ln26_fu_700_p2, ap_enable_reg_pp0_iter0, icmp_ln88_fu_1214_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter3, ap_block_pp1_stage0_subdone, ap_block_pp1_stage1_subdone, ap_enable_reg_pp1_iter7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln85_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((m_axi_tancalc_input_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln26_fu_700_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln26_fu_700_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln88_fu_1214_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln88_fu_1214_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((not(((ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1353_10_fu_1752_p2 <= std_logic_vector(unsigned(zext_ln215_21_reg_2364) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_11_fu_1778_p2 <= std_logic_vector(unsigned(zext_ln215_22_reg_2369) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_12_fu_1804_p2 <= std_logic_vector(unsigned(zext_ln215_25_reg_2374) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_13_fu_1830_p2 <= std_logic_vector(unsigned(zext_ln215_26_reg_2379) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_14_fu_1856_p2 <= std_logic_vector(unsigned(zext_ln215_29_reg_2384) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_1_fu_1445_p2 <= std_logic_vector(unsigned(zext_ln215_2_reg_2319) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_2_fu_1472_p2 <= std_logic_vector(unsigned(zext_ln215_5_reg_2324) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_3_fu_1499_p2 <= std_logic_vector(unsigned(zext_ln215_6_reg_2329) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_4_fu_1526_p2 <= std_logic_vector(unsigned(zext_ln215_9_reg_2334) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_5_fu_1553_p2 <= std_logic_vector(unsigned(zext_ln215_10_reg_2339) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_6_fu_1580_p2 <= std_logic_vector(unsigned(zext_ln215_13_reg_2344) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_7_fu_1607_p2 <= std_logic_vector(unsigned(zext_ln215_14_reg_2349) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln1353_8_fu_1700_p2 <= std_logic_vector(unsigned(zext_ln215_17_reg_2354) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_9_fu_1726_p2 <= std_logic_vector(unsigned(zext_ln215_18_reg_2359) + unsigned(zext_ln215_1_reg_2683));
    add_ln1353_fu_1418_p2 <= std_logic_vector(unsigned(zext_ln215_reg_2314) + unsigned(zext_ln215_1_fu_1415_p1));
    add_ln219_1_fu_1236_p2 <= std_logic_vector(unsigned(zext_ln90_fu_1232_p1) + unsigned(zext_ln71_reg_2267));
    add_ln219_2_fu_1256_p2 <= std_logic_vector(unsigned(zext_ln219_1_fu_1252_p1) + unsigned(zext_ln71_reg_2267));
    add_ln219_fu_689_p2 <= std_logic_vector(unsigned(zext_ln219_fu_685_p1) + unsigned(zext_ln71_reg_2267));
    and_ln1355_10_fu_1345_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_11_fu_242);
    and_ln1355_11_fu_1350_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_12_fu_246);
    and_ln1355_12_fu_1355_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_13_fu_250);
    and_ln1355_13_fu_1360_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_14_fu_254);
    and_ln1355_14_fu_1365_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_15_fu_258);
    and_ln1355_1_fu_1293_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_2_fu_206);
    and_ln1355_2_fu_1299_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_3_fu_210);
    and_ln1355_3_fu_1305_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_4_fu_214);
    and_ln1355_4_fu_1311_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_5_fu_218);
    and_ln1355_5_fu_1317_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_6_fu_222);
    and_ln1355_6_fu_1323_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_7_fu_226);
    and_ln1355_7_fu_1329_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_8_fu_230);
    and_ln1355_8_fu_1335_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_9_fu_234);
    and_ln1355_9_fu_1340_p2 <= (ref_local_0_V_reg_2427 and cmpr_local_15_V_10_fu_238);
    and_ln1355_fu_1287_p2 <= (ref_local_0_V_fu_1267_p3 and cmpr_local_15_V_1_fu_202);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state33 <= ap_CS_fsm(13);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_tancalc_input_V_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_tancalc_input_V_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(m_axi_tancalc_input_V_RVALID, tancalc_output_line_1_V_V_full_n, tancalc_output_line_2_V_V_full_n, tancalc_output_line_3_V_V_full_n, tancalc_output_line_4_V_V_full_n, tancalc_output_line_5_V_V_full_n, tancalc_output_line_6_V_V_full_n, tancalc_output_line_7_V_V_full_n, tancalc_output_line_8_V_V_full_n, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter8, icmp_ln891_reg_2694, icmp_ln891_1_reg_2699, icmp_ln891_2_reg_2704, icmp_ln891_3_reg_2709, icmp_ln891_4_reg_2714, icmp_ln891_5_reg_2719, icmp_ln891_6_reg_2724, icmp_ln891_7_reg_2729)
    begin
                ap_block_pp1_stage0_01001 <= (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (((tancalc_output_line_8_V_V_full_n = ap_const_logic_0) and (icmp_ln891_7_reg_2729 = ap_const_lv1_0)) or ((tancalc_output_line_7_V_V_full_n = ap_const_logic_0) and (icmp_ln891_6_reg_2724 = ap_const_lv1_0)) or ((tancalc_output_line_6_V_V_full_n = ap_const_logic_0) and (icmp_ln891_5_reg_2719 = ap_const_lv1_0)) or ((tancalc_output_line_5_V_V_full_n = ap_const_logic_0) and (icmp_ln891_4_reg_2714 = ap_const_lv1_0)) or ((tancalc_output_line_4_V_V_full_n = ap_const_logic_0) and (icmp_ln891_3_reg_2709 = ap_const_lv1_0)) or ((tancalc_output_line_3_V_V_full_n = ap_const_logic_0) and (icmp_ln891_2_reg_2704 = ap_const_lv1_0)) or ((tancalc_output_line_2_V_V_full_n = ap_const_logic_0) and (icmp_ln891_1_reg_2699 = ap_const_lv1_0)) or ((tancalc_output_line_1_V_V_full_n = ap_const_logic_0) and (icmp_ln891_reg_2694 = ap_const_lv1_0)))) or ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(m_axi_tancalc_input_V_ARREADY, m_axi_tancalc_input_V_RVALID, tancalc_output_line_1_V_V_full_n, tancalc_output_line_2_V_V_full_n, tancalc_output_line_3_V_V_full_n, tancalc_output_line_4_V_V_full_n, tancalc_output_line_5_V_V_full_n, tancalc_output_line_6_V_V_full_n, tancalc_output_line_7_V_V_full_n, tancalc_output_line_8_V_V_full_n, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter8, icmp_ln891_reg_2694, icmp_ln891_1_reg_2699, icmp_ln891_2_reg_2704, icmp_ln891_3_reg_2709, icmp_ln891_4_reg_2714, icmp_ln891_5_reg_2719, icmp_ln891_6_reg_2724, icmp_ln891_7_reg_2729)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (((tancalc_output_line_8_V_V_full_n = ap_const_logic_0) and (icmp_ln891_7_reg_2729 = ap_const_lv1_0)) or ((tancalc_output_line_7_V_V_full_n = ap_const_logic_0) and (icmp_ln891_6_reg_2724 = ap_const_lv1_0)) or ((tancalc_output_line_6_V_V_full_n = ap_const_logic_0) and (icmp_ln891_5_reg_2719 = ap_const_lv1_0)) or ((tancalc_output_line_5_V_V_full_n = ap_const_logic_0) and (icmp_ln891_4_reg_2714 = ap_const_lv1_0)) or ((tancalc_output_line_4_V_V_full_n = ap_const_logic_0) and (icmp_ln891_3_reg_2709 = ap_const_lv1_0)) or ((tancalc_output_line_3_V_V_full_n = ap_const_logic_0) and (icmp_ln891_2_reg_2704 = ap_const_lv1_0)) or ((tancalc_output_line_2_V_V_full_n = ap_const_logic_0) and (icmp_ln891_1_reg_2699 = ap_const_lv1_0)) or ((tancalc_output_line_1_V_V_full_n = ap_const_logic_0) and (icmp_ln891_reg_2694 = ap_const_lv1_0)))) or ((m_axi_tancalc_input_V_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(m_axi_tancalc_input_V_ARREADY, m_axi_tancalc_input_V_RVALID, tancalc_output_line_1_V_V_full_n, tancalc_output_line_2_V_V_full_n, tancalc_output_line_3_V_V_full_n, tancalc_output_line_4_V_V_full_n, tancalc_output_line_5_V_V_full_n, tancalc_output_line_6_V_V_full_n, tancalc_output_line_7_V_V_full_n, tancalc_output_line_8_V_V_full_n, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter8, icmp_ln891_reg_2694, icmp_ln891_1_reg_2699, icmp_ln891_2_reg_2704, icmp_ln891_3_reg_2709, icmp_ln891_4_reg_2714, icmp_ln891_5_reg_2719, icmp_ln891_6_reg_2724, icmp_ln891_7_reg_2729)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (((tancalc_output_line_8_V_V_full_n = ap_const_logic_0) and (icmp_ln891_7_reg_2729 = ap_const_lv1_0)) or ((tancalc_output_line_7_V_V_full_n = ap_const_logic_0) and (icmp_ln891_6_reg_2724 = ap_const_lv1_0)) or ((tancalc_output_line_6_V_V_full_n = ap_const_logic_0) and (icmp_ln891_5_reg_2719 = ap_const_lv1_0)) or ((tancalc_output_line_5_V_V_full_n = ap_const_logic_0) and (icmp_ln891_4_reg_2714 = ap_const_lv1_0)) or ((tancalc_output_line_4_V_V_full_n = ap_const_logic_0) and (icmp_ln891_3_reg_2709 = ap_const_lv1_0)) or ((tancalc_output_line_3_V_V_full_n = ap_const_logic_0) and (icmp_ln891_2_reg_2704 = ap_const_lv1_0)) or ((tancalc_output_line_2_V_V_full_n = ap_const_logic_0) and (icmp_ln891_1_reg_2699 = ap_const_lv1_0)) or ((tancalc_output_line_1_V_V_full_n = ap_const_logic_0) and (icmp_ln891_reg_2694 = ap_const_lv1_0)))) or ((m_axi_tancalc_input_V_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(m_axi_tancalc_input_V_RVALID, tancalc_output_line_9_V_V_full_n, tancalc_output_line_10_V_V_full_n, tancalc_output_line_11_V_V_full_n, tancalc_output_line_12_V_V_full_n, tancalc_output_line_13_V_V_full_n, tancalc_output_line_14_V_V_full_n, tancalc_output_line_15_V_V_full_n, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter8, icmp_ln891_8_reg_2734, icmp_ln891_9_reg_2739, icmp_ln891_10_reg_2744, icmp_ln891_11_reg_2749, icmp_ln891_12_reg_2754, icmp_ln891_13_reg_2759, icmp_ln891_14_reg_2764)
    begin
                ap_block_pp1_stage1_01001 <= (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (((tancalc_output_line_15_V_V_full_n = ap_const_logic_0) and (icmp_ln891_14_reg_2764 = ap_const_lv1_0)) or ((tancalc_output_line_14_V_V_full_n = ap_const_logic_0) and (icmp_ln891_13_reg_2759 = ap_const_lv1_0)) or ((tancalc_output_line_13_V_V_full_n = ap_const_logic_0) and (icmp_ln891_12_reg_2754 = ap_const_lv1_0)) or ((tancalc_output_line_12_V_V_full_n = ap_const_logic_0) and (icmp_ln891_11_reg_2749 = ap_const_lv1_0)) or ((tancalc_output_line_11_V_V_full_n = ap_const_logic_0) and (icmp_ln891_10_reg_2744 = ap_const_lv1_0)) or ((tancalc_output_line_10_V_V_full_n = ap_const_logic_0) and (icmp_ln891_9_reg_2739 = ap_const_lv1_0)) or ((tancalc_output_line_9_V_V_full_n = ap_const_logic_0) and (icmp_ln891_8_reg_2734 = ap_const_lv1_0)))) or ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(m_axi_tancalc_input_V_RVALID, tancalc_output_line_9_V_V_full_n, tancalc_output_line_10_V_V_full_n, tancalc_output_line_11_V_V_full_n, tancalc_output_line_12_V_V_full_n, tancalc_output_line_13_V_V_full_n, tancalc_output_line_14_V_V_full_n, tancalc_output_line_15_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter8, icmp_ln891_8_reg_2734, icmp_ln891_9_reg_2739, icmp_ln891_10_reg_2744, icmp_ln891_11_reg_2749, icmp_ln891_12_reg_2754, icmp_ln891_13_reg_2759, icmp_ln891_14_reg_2764, ap_block_state16_io)
    begin
                ap_block_pp1_stage1_11001 <= (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (((tancalc_output_line_15_V_V_full_n = ap_const_logic_0) and (icmp_ln891_14_reg_2764 = ap_const_lv1_0)) or ((tancalc_output_line_14_V_V_full_n = ap_const_logic_0) and (icmp_ln891_13_reg_2759 = ap_const_lv1_0)) or ((tancalc_output_line_13_V_V_full_n = ap_const_logic_0) and (icmp_ln891_12_reg_2754 = ap_const_lv1_0)) or ((tancalc_output_line_12_V_V_full_n = ap_const_logic_0) and (icmp_ln891_11_reg_2749 = ap_const_lv1_0)) or ((tancalc_output_line_11_V_V_full_n = ap_const_logic_0) and (icmp_ln891_10_reg_2744 = ap_const_lv1_0)) or ((tancalc_output_line_10_V_V_full_n = ap_const_logic_0) and (icmp_ln891_9_reg_2739 = ap_const_lv1_0)) or ((tancalc_output_line_9_V_V_full_n = ap_const_logic_0) and (icmp_ln891_8_reg_2734 = ap_const_lv1_0)))) or ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state16_io) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(m_axi_tancalc_input_V_RVALID, tancalc_output_line_9_V_V_full_n, tancalc_output_line_10_V_V_full_n, tancalc_output_line_11_V_V_full_n, tancalc_output_line_12_V_V_full_n, tancalc_output_line_13_V_V_full_n, tancalc_output_line_14_V_V_full_n, tancalc_output_line_15_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter8, icmp_ln891_8_reg_2734, icmp_ln891_9_reg_2739, icmp_ln891_10_reg_2744, icmp_ln891_11_reg_2749, icmp_ln891_12_reg_2754, icmp_ln891_13_reg_2759, icmp_ln891_14_reg_2764, ap_block_state16_io)
    begin
                ap_block_pp1_stage1_subdone <= (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (((tancalc_output_line_15_V_V_full_n = ap_const_logic_0) and (icmp_ln891_14_reg_2764 = ap_const_lv1_0)) or ((tancalc_output_line_14_V_V_full_n = ap_const_logic_0) and (icmp_ln891_13_reg_2759 = ap_const_lv1_0)) or ((tancalc_output_line_13_V_V_full_n = ap_const_logic_0) and (icmp_ln891_12_reg_2754 = ap_const_lv1_0)) or ((tancalc_output_line_12_V_V_full_n = ap_const_logic_0) and (icmp_ln891_11_reg_2749 = ap_const_lv1_0)) or ((tancalc_output_line_11_V_V_full_n = ap_const_logic_0) and (icmp_ln891_10_reg_2744 = ap_const_lv1_0)) or ((tancalc_output_line_10_V_V_full_n = ap_const_logic_0) and (icmp_ln891_9_reg_2739 = ap_const_lv1_0)) or ((tancalc_output_line_9_V_V_full_n = ap_const_logic_0) and (icmp_ln891_8_reg_2734 = ap_const_lv1_0)))) or ((m_axi_tancalc_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state16_io) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter1_assign_proc : process(m_axi_tancalc_input_V_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter1 <= (m_axi_tancalc_input_V_RVALID = ap_const_logic_0);
    end process;

        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_io_assign_proc : process(m_axi_tancalc_input_V_ARREADY, icmp_ln88_reg_2389)
    begin
                ap_block_state16_io <= ((m_axi_tancalc_input_V_ARREADY = ap_const_logic_0) and (icmp_ln88_reg_2389 = ap_const_lv1_0));
    end process;

        ap_block_state16_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_pp1_stage0_iter4_assign_proc : process(m_axi_tancalc_input_V_RVALID)
    begin
                ap_block_state23_pp1_stage0_iter4 <= (m_axi_tancalc_input_V_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp1_stage1_iter4_assign_proc : process(m_axi_tancalc_input_V_RVALID)
    begin
                ap_block_state24_pp1_stage1_iter4 <= (m_axi_tancalc_input_V_RVALID = ap_const_logic_0);
    end process;

        ap_block_state25_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state31_pp1_stage0_iter8_assign_proc : process(tancalc_output_line_1_V_V_full_n, tancalc_output_line_2_V_V_full_n, tancalc_output_line_3_V_V_full_n, tancalc_output_line_4_V_V_full_n, tancalc_output_line_5_V_V_full_n, tancalc_output_line_6_V_V_full_n, tancalc_output_line_7_V_V_full_n, tancalc_output_line_8_V_V_full_n, icmp_ln891_reg_2694, icmp_ln891_1_reg_2699, icmp_ln891_2_reg_2704, icmp_ln891_3_reg_2709, icmp_ln891_4_reg_2714, icmp_ln891_5_reg_2719, icmp_ln891_6_reg_2724, icmp_ln891_7_reg_2729)
    begin
                ap_block_state31_pp1_stage0_iter8 <= (((tancalc_output_line_8_V_V_full_n = ap_const_logic_0) and (icmp_ln891_7_reg_2729 = ap_const_lv1_0)) or ((tancalc_output_line_7_V_V_full_n = ap_const_logic_0) and (icmp_ln891_6_reg_2724 = ap_const_lv1_0)) or ((tancalc_output_line_6_V_V_full_n = ap_const_logic_0) and (icmp_ln891_5_reg_2719 = ap_const_lv1_0)) or ((tancalc_output_line_5_V_V_full_n = ap_const_logic_0) and (icmp_ln891_4_reg_2714 = ap_const_lv1_0)) or ((tancalc_output_line_4_V_V_full_n = ap_const_logic_0) and (icmp_ln891_3_reg_2709 = ap_const_lv1_0)) or ((tancalc_output_line_3_V_V_full_n = ap_const_logic_0) and (icmp_ln891_2_reg_2704 = ap_const_lv1_0)) or ((tancalc_output_line_2_V_V_full_n = ap_const_logic_0) and (icmp_ln891_1_reg_2699 = ap_const_lv1_0)) or ((tancalc_output_line_1_V_V_full_n = ap_const_logic_0) and (icmp_ln891_reg_2694 = ap_const_lv1_0)));
    end process;


    ap_block_state32_pp1_stage1_iter8_assign_proc : process(tancalc_output_line_9_V_V_full_n, tancalc_output_line_10_V_V_full_n, tancalc_output_line_11_V_V_full_n, tancalc_output_line_12_V_V_full_n, tancalc_output_line_13_V_V_full_n, tancalc_output_line_14_V_V_full_n, tancalc_output_line_15_V_V_full_n, icmp_ln891_8_reg_2734, icmp_ln891_9_reg_2739, icmp_ln891_10_reg_2744, icmp_ln891_11_reg_2749, icmp_ln891_12_reg_2754, icmp_ln891_13_reg_2759, icmp_ln891_14_reg_2764)
    begin
                ap_block_state32_pp1_stage1_iter8 <= (((tancalc_output_line_15_V_V_full_n = ap_const_logic_0) and (icmp_ln891_14_reg_2764 = ap_const_lv1_0)) or ((tancalc_output_line_14_V_V_full_n = ap_const_logic_0) and (icmp_ln891_13_reg_2759 = ap_const_lv1_0)) or ((tancalc_output_line_13_V_V_full_n = ap_const_logic_0) and (icmp_ln891_12_reg_2754 = ap_const_lv1_0)) or ((tancalc_output_line_12_V_V_full_n = ap_const_logic_0) and (icmp_ln891_11_reg_2749 = ap_const_lv1_0)) or ((tancalc_output_line_11_V_V_full_n = ap_const_logic_0) and (icmp_ln891_10_reg_2744 = ap_const_lv1_0)) or ((tancalc_output_line_10_V_V_full_n = ap_const_logic_0) and (icmp_ln891_9_reg_2739 = ap_const_lv1_0)) or ((tancalc_output_line_9_V_V_full_n = ap_const_logic_0) and (icmp_ln891_8_reg_2734 = ap_const_lv1_0)));
    end process;


    ap_condition_2004_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2004 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2007_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2007 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2010_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2010 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2013_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2013 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2016_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2016 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2019_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2019 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2022_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2022 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2025_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2025 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2028_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2028 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2031_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2031 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2034_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2034 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2037_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2037 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2040_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2040 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2043_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2043 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2046_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2046 <= ((trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_2049_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter1_reg)
    begin
                ap_condition_2049 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (trunc_ln28_1_reg_2301_pp0_iter1_reg = ap_const_lv4_0));
    end process;


    ap_condition_2052_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2052 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2055_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2055 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2058_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2058 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2061_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2061 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2064_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2064 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2067_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2067 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2070_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2070 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2073_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2073 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2076_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2076 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2079_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2079 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2082_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2082 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2085_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2085 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2088_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2088 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2091_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2091 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2094_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2094 <= ((trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_2097_assign_proc : process(ap_block_pp0_stage0_11001, trunc_ln28_1_reg_2301_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_condition_2097 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln28_1_reg_2301_pp0_iter2_reg = ap_const_lv4_0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(icmp_ln26_fu_700_p2)
    begin
        if ((icmp_ln26_fu_700_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state15_assign_proc : process(icmp_ln88_fu_1214_p2)
    begin
        if ((icmp_ln88_fu_1214_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln85_fu_659_p2)
    begin
        if (((icmp_ln85_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter8, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter7)
    begin
        if (((ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_data_num_0_phi_fu_499_p4_assign_proc : process(icmp_ln88_reg_2389, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter1, data_num_0_reg_495, data_num_reg_2393)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln88_reg_2389 = ap_const_lv1_0))) then 
            ap_phi_mux_data_num_0_phi_fu_499_p4 <= data_num_reg_2393;
        else 
            ap_phi_mux_data_num_0_phi_fu_499_p4 <= data_num_0_reg_495;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    cmpr_chunk_num_fu_665_p2 <= std_logic_vector(unsigned(cmpr_chunk_num_0_reg_473) + unsigned(ap_const_lv3_1));
    cmpr_local_0_V_2_fu_853_p3 <= (temp_input_V_reg_2307 & data_local_temp_V_fu_849_p1);
    cmpr_local_0_V_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_input_V_reg_2307),32));
    cmprpop_local_0_V_1_fu_1068_p2 <= std_logic_vector(unsigned(tmp_4_fu_1027_p18) + unsigned(zext_ln700_2_fu_1064_p1));
    cmprpop_local_0_V_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_641),11));
    data_local_temp_V_fu_849_p1 <= p_Val2_s_fu_812_p18(16 - 1 downto 0);
    data_num_fu_1220_p2 <= std_logic_vector(unsigned(ap_phi_mux_data_num_0_phi_fu_499_p4) + unsigned(ap_const_lv7_1));
    data_part_num_fu_706_p2 <= std_logic_vector(unsigned(data_part_num_0_i23_reg_484) + unsigned(ap_const_lv6_1));

    grp_fu_1938_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1938_ce <= ap_const_logic_1;
        else 
            grp_fu_1938_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1938_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1938_p1 <= grp_fu_1938_p10(6 - 1 downto 0);
    grp_fu_1938_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_1_reg_2483),21));

    grp_fu_1945_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1945_ce <= ap_const_logic_1;
        else 
            grp_fu_1945_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1945_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1945_p1 <= grp_fu_1945_p10(6 - 1 downto 0);
    grp_fu_1945_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_2_reg_2489),21));

    grp_fu_1952_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1952_ce <= ap_const_logic_1;
        else 
            grp_fu_1952_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1952_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1952_p1 <= grp_fu_1952_p10(6 - 1 downto 0);
    grp_fu_1952_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_3_reg_2495),21));

    grp_fu_1959_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1959_ce <= ap_const_logic_1;
        else 
            grp_fu_1959_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1959_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1959_p1 <= grp_fu_1959_p10(6 - 1 downto 0);
    grp_fu_1959_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_4_reg_2501),21));

    grp_fu_1966_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1966_ce <= ap_const_logic_1;
        else 
            grp_fu_1966_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1966_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1966_p1 <= grp_fu_1966_p10(6 - 1 downto 0);
    grp_fu_1966_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_5_reg_2507),21));

    grp_fu_1973_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1973_ce <= ap_const_logic_1;
        else 
            grp_fu_1973_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1973_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1973_p1 <= grp_fu_1973_p10(6 - 1 downto 0);
    grp_fu_1973_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_6_reg_2513),21));

    grp_fu_1980_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1980_ce <= ap_const_logic_1;
        else 
            grp_fu_1980_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1980_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1980_p1 <= grp_fu_1980_p10(6 - 1 downto 0);
    grp_fu_1980_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_7_reg_2519),21));

    grp_fu_1987_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1987_ce <= ap_const_logic_1;
        else 
            grp_fu_1987_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1987_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1987_p1 <= grp_fu_1987_p10(6 - 1 downto 0);
    grp_fu_1987_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_8_reg_2525),21));

    grp_fu_1994_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_1994_ce <= ap_const_logic_1;
        else 
            grp_fu_1994_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1994_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_1994_p1 <= grp_fu_1994_p10(6 - 1 downto 0);
    grp_fu_1994_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_9_reg_2606),21));

    grp_fu_2001_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_2001_ce <= ap_const_logic_1;
        else 
            grp_fu_2001_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2001_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_2001_p1 <= grp_fu_2001_p10(6 - 1 downto 0);
    grp_fu_2001_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_s_reg_2612),21));

    grp_fu_2008_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_2008_ce <= ap_const_logic_1;
        else 
            grp_fu_2008_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2008_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_2008_p1 <= grp_fu_2008_p10(6 - 1 downto 0);
    grp_fu_2008_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_10_reg_2618),21));

    grp_fu_2015_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_2015_ce <= ap_const_logic_1;
        else 
            grp_fu_2015_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2015_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_2015_p1 <= grp_fu_2015_p10(6 - 1 downto 0);
    grp_fu_2015_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_11_reg_2624),21));

    grp_fu_2022_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_2022_ce <= ap_const_logic_1;
        else 
            grp_fu_2022_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2022_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_2022_p1 <= grp_fu_2022_p10(6 - 1 downto 0);
    grp_fu_2022_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_12_reg_2630),21));

    grp_fu_2029_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_2029_ce <= ap_const_logic_1;
        else 
            grp_fu_2029_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2029_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_2029_p1 <= grp_fu_2029_p10(6 - 1 downto 0);
    grp_fu_2029_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_13_reg_2636),21));

    grp_fu_2036_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            grp_fu_2036_ce <= ap_const_logic_1;
        else 
            grp_fu_2036_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2036_p0 <= ap_const_lv21_2710(15 - 1 downto 0);
    grp_fu_2036_p1 <= grp_fu_2036_p10(6 - 1 downto 0);
    grp_fu_2036_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_14_reg_2642),21));

    grp_popcnt_fu_546_x_V_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter4, ap_block_pp1_stage0, ap_enable_reg_pp0_iter2, trunc_ln26_reg_2297_pp0_iter1_reg, temp_input_V_reg_2307, tancalc_input_V_addr_1_read_reg_2415, tancalc_input_V_addr_2_read_reg_2421, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcnt_fu_546_x_V <= tancalc_input_V_addr_2_read_reg_2421;
        elsif (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcnt_fu_546_x_V <= tancalc_input_V_addr_1_read_reg_2415;
        elsif ((((trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln26_reg_2297_pp0_iter1_reg = ap_const_lv1_0)))) then 
            grp_popcnt_fu_546_x_V <= temp_input_V_reg_2307;
        else 
            grp_popcnt_fu_546_x_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_506_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_reg_2443, ap_enable_reg_pp1_iter5, and_ln1355_8_reg_2531, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_506_x_V <= and_ln1355_8_reg_2531;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_506_x_V <= and_ln1355_reg_2443;
        else 
            grp_popcntdata_fu_506_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_511_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_1_reg_2448, ap_enable_reg_pp1_iter5, and_ln1355_9_reg_2536, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_511_x_V <= and_ln1355_9_reg_2536;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_511_x_V <= and_ln1355_1_reg_2448;
        else 
            grp_popcntdata_fu_511_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_516_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_2_reg_2453, ap_enable_reg_pp1_iter5, and_ln1355_10_reg_2541, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_516_x_V <= and_ln1355_10_reg_2541;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_516_x_V <= and_ln1355_2_reg_2453;
        else 
            grp_popcntdata_fu_516_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_521_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_3_reg_2458, ap_enable_reg_pp1_iter5, and_ln1355_11_reg_2546, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_521_x_V <= and_ln1355_11_reg_2546;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_521_x_V <= and_ln1355_3_reg_2458;
        else 
            grp_popcntdata_fu_521_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_526_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_4_reg_2463, ap_enable_reg_pp1_iter5, and_ln1355_12_reg_2551, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_526_x_V <= and_ln1355_12_reg_2551;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_526_x_V <= and_ln1355_4_reg_2463;
        else 
            grp_popcntdata_fu_526_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_531_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_5_reg_2468, ap_enable_reg_pp1_iter5, and_ln1355_13_reg_2556, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_531_x_V <= and_ln1355_13_reg_2556;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_531_x_V <= and_ln1355_5_reg_2468;
        else 
            grp_popcntdata_fu_531_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_popcntdata_fu_536_x_V_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, and_ln1355_6_reg_2473, ap_enable_reg_pp1_iter5, and_ln1355_14_reg_2561, ap_enable_reg_pp1_iter6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_popcntdata_fu_536_x_V <= and_ln1355_14_reg_2561;
        elsif (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_popcntdata_fu_536_x_V <= and_ln1355_6_reg_2473;
        else 
            grp_popcntdata_fu_536_x_V <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln26_fu_700_p2 <= "1" when (data_part_num_0_i23_reg_484 = ap_const_lv6_20) else "0";
    icmp_ln85_fu_659_p2 <= "1" when (cmpr_chunk_num_0_reg_473 = ap_const_lv3_4) else "0";
    icmp_ln88_fu_1214_p2 <= "1" when (ap_phi_mux_data_num_0_phi_fu_499_p4 = ap_const_lv7_40) else "0";
    icmp_ln891_10_fu_1773_p2 <= "1" when (signed(grp_fu_2008_p2) < signed(sext_ln891_10_fu_1769_p1)) else "0";
    icmp_ln891_11_fu_1799_p2 <= "1" when (signed(grp_fu_2015_p2) < signed(sext_ln891_11_fu_1795_p1)) else "0";
    icmp_ln891_12_fu_1825_p2 <= "1" when (signed(grp_fu_2022_p2) < signed(sext_ln891_12_fu_1821_p1)) else "0";
    icmp_ln891_13_fu_1851_p2 <= "1" when (signed(grp_fu_2029_p2) < signed(sext_ln891_13_fu_1847_p1)) else "0";
    icmp_ln891_14_fu_1877_p2 <= "1" when (signed(grp_fu_2036_p2) < signed(sext_ln891_14_fu_1873_p1)) else "0";
    icmp_ln891_1_fu_1467_p2 <= "1" when (signed(grp_fu_1945_p2) < signed(sext_ln891_1_fu_1463_p1)) else "0";
    icmp_ln891_2_fu_1494_p2 <= "1" when (signed(grp_fu_1952_p2) < signed(sext_ln891_2_fu_1490_p1)) else "0";
    icmp_ln891_3_fu_1521_p2 <= "1" when (signed(grp_fu_1959_p2) < signed(sext_ln891_3_fu_1517_p1)) else "0";
    icmp_ln891_4_fu_1548_p2 <= "1" when (signed(grp_fu_1966_p2) < signed(sext_ln891_4_fu_1544_p1)) else "0";
    icmp_ln891_5_fu_1575_p2 <= "1" when (signed(grp_fu_1973_p2) < signed(sext_ln891_5_fu_1571_p1)) else "0";
    icmp_ln891_6_fu_1602_p2 <= "1" when (signed(grp_fu_1980_p2) < signed(sext_ln891_6_fu_1598_p1)) else "0";
    icmp_ln891_7_fu_1629_p2 <= "1" when (signed(grp_fu_1987_p2) < signed(sext_ln891_7_fu_1625_p1)) else "0";
    icmp_ln891_8_fu_1721_p2 <= "1" when (signed(grp_fu_1994_p2) < signed(sext_ln891_8_fu_1717_p1)) else "0";
    icmp_ln891_9_fu_1747_p2 <= "1" when (signed(grp_fu_2001_p2) < signed(sext_ln891_9_fu_1743_p1)) else "0";
    icmp_ln891_fu_1440_p2 <= "1" when (signed(grp_fu_1938_p2) < signed(sext_ln891_fu_1436_p1)) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln85_fu_659_p2)
    begin
        if (((icmp_ln85_fu_659_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_tancalc_input_V_ARADDR_assign_proc : process(m_axi_tancalc_input_V_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln88_reg_2389, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, tancalc_input_V_addr_reg_2282, ap_block_pp1_stage0_11001, tancalc_input_V_addr_1_reg_2403, tancalc_input_V_addr_2_reg_2409)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            m_axi_tancalc_input_V_ARADDR <= tancalc_input_V_addr_2_reg_2409;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln88_reg_2389 = ap_const_lv1_0))) then 
            m_axi_tancalc_input_V_ARADDR <= tancalc_input_V_addr_1_reg_2403;
        elsif (((m_axi_tancalc_input_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_tancalc_input_V_ARADDR <= tancalc_input_V_addr_reg_2282;
        else 
            m_axi_tancalc_input_V_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_tancalc_input_V_ARBURST <= ap_const_lv2_0;
    m_axi_tancalc_input_V_ARCACHE <= ap_const_lv4_0;
    m_axi_tancalc_input_V_ARID <= ap_const_lv1_0;

    m_axi_tancalc_input_V_ARLEN_assign_proc : process(m_axi_tancalc_input_V_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln88_reg_2389, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln88_reg_2389 = ap_const_lv1_0)))) then 
            m_axi_tancalc_input_V_ARLEN <= ap_const_lv32_1;
        elsif (((m_axi_tancalc_input_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_tancalc_input_V_ARLEN <= ap_const_lv32_20;
        else 
            m_axi_tancalc_input_V_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_tancalc_input_V_ARLOCK <= ap_const_lv2_0;
    m_axi_tancalc_input_V_ARPROT <= ap_const_lv3_0;
    m_axi_tancalc_input_V_ARQOS <= ap_const_lv4_0;
    m_axi_tancalc_input_V_ARREGION <= ap_const_lv4_0;
    m_axi_tancalc_input_V_ARSIZE <= ap_const_lv3_0;
    m_axi_tancalc_input_V_ARUSER <= ap_const_lv1_0;

    m_axi_tancalc_input_V_ARVALID_assign_proc : process(m_axi_tancalc_input_V_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln88_reg_2389, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln88_reg_2389 = ap_const_lv1_0)) or ((m_axi_tancalc_input_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            m_axi_tancalc_input_V_ARVALID <= ap_const_logic_1;
        else 
            m_axi_tancalc_input_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_tancalc_input_V_AWADDR <= ap_const_lv64_0;
    m_axi_tancalc_input_V_AWBURST <= ap_const_lv2_0;
    m_axi_tancalc_input_V_AWCACHE <= ap_const_lv4_0;
    m_axi_tancalc_input_V_AWID <= ap_const_lv1_0;
    m_axi_tancalc_input_V_AWLEN <= ap_const_lv32_0;
    m_axi_tancalc_input_V_AWLOCK <= ap_const_lv2_0;
    m_axi_tancalc_input_V_AWPROT <= ap_const_lv3_0;
    m_axi_tancalc_input_V_AWQOS <= ap_const_lv4_0;
    m_axi_tancalc_input_V_AWREGION <= ap_const_lv4_0;
    m_axi_tancalc_input_V_AWSIZE <= ap_const_lv3_0;
    m_axi_tancalc_input_V_AWUSER <= ap_const_lv1_0;
    m_axi_tancalc_input_V_AWVALID <= ap_const_logic_0;
    m_axi_tancalc_input_V_BREADY <= ap_const_logic_0;

    m_axi_tancalc_input_V_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axi_tancalc_input_V_RREADY <= ap_const_logic_1;
        else 
            m_axi_tancalc_input_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_tancalc_input_V_WDATA <= ap_const_lv16_0;
    m_axi_tancalc_input_V_WID <= ap_const_lv1_0;
    m_axi_tancalc_input_V_WLAST <= ap_const_logic_0;
    m_axi_tancalc_input_V_WSTRB <= ap_const_lv2_0;
    m_axi_tancalc_input_V_WUSER <= ap_const_lv1_0;
    m_axi_tancalc_input_V_WVALID <= ap_const_logic_0;
    or_ln219_fu_1247_p2 <= (shl_ln90_reg_2398 or ap_const_lv7_1);
    or_ln_fu_675_p4 <= ((ap_const_lv1_1 & trunc_ln86_fu_671_p1) & ap_const_lv5_0);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ref_local_0_V_fu_1267_p3 <= (tancalc_input_V_addr_2_read_reg_2421 & tancalc_input_V_addr_1_read_reg_2415);
    refpop_local_0_V_1_fu_1281_p2 <= std_logic_vector(unsigned(zext_ln700_fu_1273_p1) + unsigned(zext_ln700_1_fu_1277_p1));
    result_local_1_V_fu_1634_p2 <= (icmp_ln891_reg_2694 xor ap_const_lv1_1);
        sext_ln891_10_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_10_fu_1763_p2),21));

        sext_ln891_11_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_11_fu_1789_p2),21));

        sext_ln891_12_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_12_fu_1815_p2),21));

        sext_ln891_13_fu_1847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_13_fu_1841_p2),21));

        sext_ln891_14_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_14_fu_1867_p2),21));

        sext_ln891_1_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_1_fu_1457_p2),21));

        sext_ln891_2_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_2_fu_1484_p2),21));

        sext_ln891_3_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_3_fu_1511_p2),21));

        sext_ln891_4_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_4_fu_1538_p2),21));

        sext_ln891_5_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_5_fu_1565_p2),21));

        sext_ln891_6_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_6_fu_1592_p2),21));

        sext_ln891_7_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_7_fu_1619_p2),21));

        sext_ln891_8_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_8_fu_1711_p2),21));

        sext_ln891_9_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_9_fu_1737_p2),21));

        sext_ln891_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1354_fu_1430_p2),21));

    shl_ln90_fu_1226_p2 <= std_logic_vector(shift_left(unsigned(ap_phi_mux_data_num_0_phi_fu_499_p4),to_integer(unsigned('0' & ap_const_lv7_1(7-1 downto 0)))));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1354_10_fu_1763_p2 <= std_logic_vector(unsigned(zext_ln215_36_fu_1756_p1) - unsigned(zext_ln215_37_fu_1760_p1));
    sub_ln1354_11_fu_1789_p2 <= std_logic_vector(unsigned(zext_ln215_38_fu_1782_p1) - unsigned(zext_ln215_39_fu_1786_p1));
    sub_ln1354_12_fu_1815_p2 <= std_logic_vector(unsigned(zext_ln215_40_fu_1808_p1) - unsigned(zext_ln215_41_fu_1812_p1));
    sub_ln1354_13_fu_1841_p2 <= std_logic_vector(unsigned(zext_ln215_42_fu_1834_p1) - unsigned(zext_ln215_43_fu_1838_p1));
    sub_ln1354_14_fu_1867_p2 <= std_logic_vector(unsigned(zext_ln215_44_fu_1860_p1) - unsigned(zext_ln215_45_fu_1864_p1));
    sub_ln1354_1_fu_1457_p2 <= std_logic_vector(unsigned(zext_ln215_7_fu_1450_p1) - unsigned(zext_ln215_8_fu_1454_p1));
    sub_ln1354_2_fu_1484_p2 <= std_logic_vector(unsigned(zext_ln215_11_fu_1477_p1) - unsigned(zext_ln215_12_fu_1481_p1));
    sub_ln1354_3_fu_1511_p2 <= std_logic_vector(unsigned(zext_ln215_15_fu_1504_p1) - unsigned(zext_ln215_16_fu_1508_p1));
    sub_ln1354_4_fu_1538_p2 <= std_logic_vector(unsigned(zext_ln215_19_fu_1531_p1) - unsigned(zext_ln215_20_fu_1535_p1));
    sub_ln1354_5_fu_1565_p2 <= std_logic_vector(unsigned(zext_ln215_23_fu_1558_p1) - unsigned(zext_ln215_24_fu_1562_p1));
    sub_ln1354_6_fu_1592_p2 <= std_logic_vector(unsigned(zext_ln215_27_fu_1585_p1) - unsigned(zext_ln215_28_fu_1589_p1));
    sub_ln1354_7_fu_1619_p2 <= std_logic_vector(unsigned(zext_ln215_30_fu_1612_p1) - unsigned(zext_ln215_31_fu_1616_p1));
    sub_ln1354_8_fu_1711_p2 <= std_logic_vector(unsigned(zext_ln215_32_fu_1704_p1) - unsigned(zext_ln215_33_fu_1708_p1));
    sub_ln1354_9_fu_1737_p2 <= std_logic_vector(unsigned(zext_ln215_34_fu_1730_p1) - unsigned(zext_ln215_35_fu_1734_p1));
    sub_ln1354_fu_1430_p2 <= std_logic_vector(unsigned(zext_ln215_3_fu_1423_p1) - unsigned(zext_ln215_4_fu_1427_p1));

    tancalc_input_V_blk_n_AR_assign_proc : process(m_axi_tancalc_input_V_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, icmp_ln88_reg_2389, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln88_reg_2389 = ap_const_lv1_0)))) then 
            tancalc_input_V_blk_n_AR <= m_axi_tancalc_input_V_ARREADY;
        else 
            tancalc_input_V_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    tancalc_input_V_blk_n_R_assign_proc : process(m_axi_tancalc_input_V_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter4, ap_block_pp1_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tancalc_input_V_blk_n_R <= m_axi_tancalc_input_V_RVALID;
        else 
            tancalc_input_V_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_input_V_offset1_fu_645_p4 <= tancalc_input_V_offset(63 downto 1);

    tancalc_output_line_10_V_V_blk_n_assign_proc : process(tancalc_output_line_10_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_9_reg_2739)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_9_reg_2739 = ap_const_lv1_0))) then 
            tancalc_output_line_10_V_V_blk_n <= tancalc_output_line_10_V_V_full_n;
        else 
            tancalc_output_line_10_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_10_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_9_reg_2739(0) = '1') else 
        ap_const_lv10_A;

    tancalc_output_line_10_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_9_reg_2739, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_9_reg_2739 = ap_const_lv1_0))) then 
            tancalc_output_line_10_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_10_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_11_V_V_blk_n_assign_proc : process(tancalc_output_line_11_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_10_reg_2744)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_10_reg_2744 = ap_const_lv1_0))) then 
            tancalc_output_line_11_V_V_blk_n <= tancalc_output_line_11_V_V_full_n;
        else 
            tancalc_output_line_11_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_11_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_10_reg_2744(0) = '1') else 
        ap_const_lv10_B;

    tancalc_output_line_11_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_10_reg_2744, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_10_reg_2744 = ap_const_lv1_0))) then 
            tancalc_output_line_11_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_11_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_12_V_V_blk_n_assign_proc : process(tancalc_output_line_12_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_11_reg_2749)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_11_reg_2749 = ap_const_lv1_0))) then 
            tancalc_output_line_12_V_V_blk_n <= tancalc_output_line_12_V_V_full_n;
        else 
            tancalc_output_line_12_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_12_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_11_reg_2749(0) = '1') else 
        ap_const_lv10_C;

    tancalc_output_line_12_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_11_reg_2749, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_11_reg_2749 = ap_const_lv1_0))) then 
            tancalc_output_line_12_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_12_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_13_V_V_blk_n_assign_proc : process(tancalc_output_line_13_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_12_reg_2754)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_12_reg_2754 = ap_const_lv1_0))) then 
            tancalc_output_line_13_V_V_blk_n <= tancalc_output_line_13_V_V_full_n;
        else 
            tancalc_output_line_13_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_13_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_12_reg_2754(0) = '1') else 
        ap_const_lv10_D;

    tancalc_output_line_13_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_12_reg_2754, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_12_reg_2754 = ap_const_lv1_0))) then 
            tancalc_output_line_13_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_13_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_14_V_V_blk_n_assign_proc : process(tancalc_output_line_14_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_13_reg_2759)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_13_reg_2759 = ap_const_lv1_0))) then 
            tancalc_output_line_14_V_V_blk_n <= tancalc_output_line_14_V_V_full_n;
        else 
            tancalc_output_line_14_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_14_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_13_reg_2759(0) = '1') else 
        ap_const_lv10_E;

    tancalc_output_line_14_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_13_reg_2759, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_13_reg_2759 = ap_const_lv1_0))) then 
            tancalc_output_line_14_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_14_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_15_V_V_blk_n_assign_proc : process(tancalc_output_line_15_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_14_reg_2764)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_14_reg_2764 = ap_const_lv1_0))) then 
            tancalc_output_line_15_V_V_blk_n <= tancalc_output_line_15_V_V_full_n;
        else 
            tancalc_output_line_15_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_15_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_14_reg_2764(0) = '1') else 
        ap_const_lv10_F;

    tancalc_output_line_15_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_14_reg_2764, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_14_reg_2764 = ap_const_lv1_0))) then 
            tancalc_output_line_15_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_15_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_1_V_V_blk_n_assign_proc : process(tancalc_output_line_1_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_reg_2694)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_reg_2694 = ap_const_lv1_0))) then 
            tancalc_output_line_1_V_V_blk_n <= tancalc_output_line_1_V_V_full_n;
        else 
            tancalc_output_line_1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_1_V_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_local_1_V_fu_1634_p2),10));

    tancalc_output_line_1_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_reg_2694, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_reg_2694 = ap_const_lv1_0))) then 
            tancalc_output_line_1_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_2_V_V_blk_n_assign_proc : process(tancalc_output_line_2_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_1_reg_2699)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_1_reg_2699 = ap_const_lv1_0))) then 
            tancalc_output_line_2_V_V_blk_n <= tancalc_output_line_2_V_V_full_n;
        else 
            tancalc_output_line_2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_2_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_1_reg_2699(0) = '1') else 
        ap_const_lv10_2;

    tancalc_output_line_2_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_1_reg_2699, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_1_reg_2699 = ap_const_lv1_0))) then 
            tancalc_output_line_2_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_3_V_V_blk_n_assign_proc : process(tancalc_output_line_3_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_2_reg_2704)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_2_reg_2704 = ap_const_lv1_0))) then 
            tancalc_output_line_3_V_V_blk_n <= tancalc_output_line_3_V_V_full_n;
        else 
            tancalc_output_line_3_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_3_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_2_reg_2704(0) = '1') else 
        ap_const_lv10_3;

    tancalc_output_line_3_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_2_reg_2704, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_2_reg_2704 = ap_const_lv1_0))) then 
            tancalc_output_line_3_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_3_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_4_V_V_blk_n_assign_proc : process(tancalc_output_line_4_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_3_reg_2709)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_3_reg_2709 = ap_const_lv1_0))) then 
            tancalc_output_line_4_V_V_blk_n <= tancalc_output_line_4_V_V_full_n;
        else 
            tancalc_output_line_4_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_4_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_3_reg_2709(0) = '1') else 
        ap_const_lv10_4;

    tancalc_output_line_4_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_3_reg_2709, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_3_reg_2709 = ap_const_lv1_0))) then 
            tancalc_output_line_4_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_4_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_5_V_V_blk_n_assign_proc : process(tancalc_output_line_5_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_4_reg_2714)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_4_reg_2714 = ap_const_lv1_0))) then 
            tancalc_output_line_5_V_V_blk_n <= tancalc_output_line_5_V_V_full_n;
        else 
            tancalc_output_line_5_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_5_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_4_reg_2714(0) = '1') else 
        ap_const_lv10_5;

    tancalc_output_line_5_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_4_reg_2714, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_4_reg_2714 = ap_const_lv1_0))) then 
            tancalc_output_line_5_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_5_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_6_V_V_blk_n_assign_proc : process(tancalc_output_line_6_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_5_reg_2719)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_5_reg_2719 = ap_const_lv1_0))) then 
            tancalc_output_line_6_V_V_blk_n <= tancalc_output_line_6_V_V_full_n;
        else 
            tancalc_output_line_6_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_6_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_5_reg_2719(0) = '1') else 
        ap_const_lv10_6;

    tancalc_output_line_6_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_5_reg_2719, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_5_reg_2719 = ap_const_lv1_0))) then 
            tancalc_output_line_6_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_6_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_7_V_V_blk_n_assign_proc : process(tancalc_output_line_7_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_6_reg_2724)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_6_reg_2724 = ap_const_lv1_0))) then 
            tancalc_output_line_7_V_V_blk_n <= tancalc_output_line_7_V_V_full_n;
        else 
            tancalc_output_line_7_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_7_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_6_reg_2724(0) = '1') else 
        ap_const_lv10_7;

    tancalc_output_line_7_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_6_reg_2724, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_6_reg_2724 = ap_const_lv1_0))) then 
            tancalc_output_line_7_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_7_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_8_V_V_blk_n_assign_proc : process(tancalc_output_line_8_V_V_full_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_7_reg_2729)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_7_reg_2729 = ap_const_lv1_0))) then 
            tancalc_output_line_8_V_V_blk_n <= tancalc_output_line_8_V_V_full_n;
        else 
            tancalc_output_line_8_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_8_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_7_reg_2729(0) = '1') else 
        ap_const_lv10_8;

    tancalc_output_line_8_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter8, icmp_ln891_7_reg_2729, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln891_7_reg_2729 = ap_const_lv1_0))) then 
            tancalc_output_line_8_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_8_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tancalc_output_line_9_V_V_blk_n_assign_proc : process(tancalc_output_line_9_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_8_reg_2734)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (icmp_ln891_8_reg_2734 = ap_const_lv1_0))) then 
            tancalc_output_line_9_V_V_blk_n <= tancalc_output_line_9_V_V_full_n;
        else 
            tancalc_output_line_9_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tancalc_output_line_9_V_V_din <= 
        ap_const_lv10_0 when (icmp_ln891_8_reg_2734(0) = '1') else 
        ap_const_lv10_9;

    tancalc_output_line_9_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter8, icmp_ln891_8_reg_2734, ap_block_pp1_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (icmp_ln891_8_reg_2734 = ap_const_lv1_0))) then 
            tancalc_output_line_9_V_V_write <= ap_const_logic_1;
        else 
            tancalc_output_line_9_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln26_fu_712_p1 <= data_part_num_0_i23_reg_484(1 - 1 downto 0);
    trunc_ln86_fu_671_p1 <= cmpr_chunk_num_0_reg_473(2 - 1 downto 0);
    zext_ln215_10_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_6_fu_286),12));
    zext_ln215_11_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_2_fu_1472_p2),13));
    zext_ln215_12_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_3_reg_2495_pp1_iter6_reg),13));
    zext_ln215_13_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_7_fu_290),12));
    zext_ln215_14_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_8_fu_294),12));
    zext_ln215_15_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_3_fu_1499_p2),13));
    zext_ln215_16_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_4_reg_2501_pp1_iter6_reg),13));
    zext_ln215_17_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_9_fu_298),12));
    zext_ln215_18_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_10_fu_302),12));
    zext_ln215_19_fu_1531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_4_fu_1526_p2),13));
    zext_ln215_1_fu_1415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(refpop_local_0_V_1_reg_2438_pp1_iter7_reg),12));
    zext_ln215_20_fu_1535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_5_reg_2507_pp1_iter6_reg),13));
    zext_ln215_21_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_11_fu_306),12));
    zext_ln215_22_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_12_fu_310),12));
    zext_ln215_23_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_5_fu_1553_p2),13));
    zext_ln215_24_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_6_reg_2513_pp1_iter6_reg),13));
    zext_ln215_25_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_13_fu_314),12));
    zext_ln215_26_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_14_fu_318),12));
    zext_ln215_27_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_6_fu_1580_p2),13));
    zext_ln215_28_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_7_reg_2519_pp1_iter6_reg),13));
    zext_ln215_29_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_15_fu_322),12));
    zext_ln215_2_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_2_fu_270),12));
    zext_ln215_30_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_7_fu_1607_p2),13));
    zext_ln215_31_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_8_reg_2525_pp1_iter6_reg),13));
    zext_ln215_32_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_8_fu_1700_p2),13));
    zext_ln215_33_fu_1708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_9_reg_2606_pp1_iter7_reg),13));
    zext_ln215_34_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_9_fu_1726_p2),13));
    zext_ln215_35_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_s_reg_2612_pp1_iter7_reg),13));
    zext_ln215_36_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_10_fu_1752_p2),13));
    zext_ln215_37_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_10_reg_2618_pp1_iter7_reg),13));
    zext_ln215_38_fu_1782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_11_fu_1778_p2),13));
    zext_ln215_39_fu_1786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_11_reg_2624_pp1_iter7_reg),13));
    zext_ln215_3_fu_1423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_fu_1418_p2),13));
    zext_ln215_40_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_12_fu_1804_p2),13));
    zext_ln215_41_fu_1812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_12_reg_2630_pp1_iter7_reg),13));
    zext_ln215_42_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_13_fu_1830_p2),13));
    zext_ln215_43_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_13_reg_2636_pp1_iter7_reg),13));
    zext_ln215_44_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_14_fu_1856_p2),13));
    zext_ln215_45_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_14_reg_2642_pp1_iter7_reg),13));
    zext_ln215_4_fu_1427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_1_reg_2483_pp1_iter6_reg),13));
    zext_ln215_5_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_3_fu_274),12));
    zext_ln215_6_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_4_fu_278),12));
    zext_ln215_7_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1353_1_fu_1445_p2),13));
    zext_ln215_8_fu_1454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_V_0_2_reg_2489_pp1_iter6_reg),13));
    zext_ln215_9_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_5_fu_282),12));
    zext_ln215_fu_1154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cmprpop_local_15_V_1_fu_266),12));
    zext_ln219_1_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln219_fu_1247_p2),64));
    zext_ln219_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_675_p4),64));
    zext_ln700_1_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcnt_fu_546_ap_return),6));
    zext_ln700_2_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_641),11));
    zext_ln700_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_641),6));
    zext_ln71_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tancalc_input_V_offset1_fu_645_p4),64));
    zext_ln90_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln90_fu_1226_p2),64));
end behav;
