
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v
# synth_design -part xc7z020clg484-3 -top mode4_adder_tree -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mode4_adder_tree -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 271099 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 240665 ; free virtual = 307597
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mode4_adder_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:50]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:219]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:250]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:1010]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:1010]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:964]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:964]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:891]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:891]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:854]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:854]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:816]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:816]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:762]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:762]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:709]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:735]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:737]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:739]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:709]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:662]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:662]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:598]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:598]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:544]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:544]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_16' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:250]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:219]
INFO: [Synth 8-6155] done synthesizing module 'mode4_adder_tree' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:50]
WARNING: [Synth 8-3331] design FPAddSub has unconnected port operation
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 240669 ; free virtual = 307601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 240651 ; free virtual = 307583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 240651 ; free virtual = 307583
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:848]
WARNING: [Synth 8-327] inferring latch for variable 'Lvl2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v:733]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.656 ; free physical = 240603 ; free virtual = 307535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 8     
	   3 Input      5 Bit       Adders := 16    
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               48 Bit    Registers := 8     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 8     
	               33 Bit    Registers := 8     
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 8     
	   4 Input     17 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 16    
	   4 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 16    
	  13 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mode4_adder_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FPAddSub has unconnected port operation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPAddSub:/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'FPAddSub:/u_FPAddSub/pipe_3_reg[39]' (FDR) to 'FPAddSub:/u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3886] merging instance 'FPAddSub:/u_FPAddSub/pipe_5_reg[1]' (FDR) to 'FPAddSub:/u_FPAddSub/pipe_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'FPAddSub:/u_FPAddSub/pipe_5_reg[2]' (FDR) to 'FPAddSub:/u_FPAddSub/pipe_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'FPAddSub:/u_FPAddSub/pipe_5_reg[3]' (FDR) to 'FPAddSub:/u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPAddSub:/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'FPAddSub:/u_FPAddSub/pipe_5_reg[32]' (FDR) to 'FPAddSub:/u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPAddSub:/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'FPAddSub:/u_FPAddSub/pipe_8_reg[34]' (FDR) to 'FPAddSub:/u_FPAddSub/pipe_1_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPAddSub:/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FPAddSub:/\u_FPAddSub/pipe_5_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.078 ; gain = 245.438 ; free physical = 240199 ; free virtual = 307133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.082 ; gain = 245.441 ; free physical = 240090 ; free virtual = 307024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.094 ; gain = 268.453 ; free physical = 240065 ; free virtual = 306999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240051 ; free virtual = 306985
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240049 ; free virtual = 306983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240042 ; free virtual = 306976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240041 ; free virtual = 306975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240050 ; free virtual = 306984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240050 ; free virtual = 306984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    48|
|2     |LUT2   |   184|
|3     |LUT3   |   200|
|4     |LUT4   |   344|
|5     |LUT5   |   136|
|6     |LUT6   |   504|
|7     |FDRE   |  1056|
|8     |LD     |   104|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------------+------+
|      |Instance              |Module                      |Cells |
+------+----------------------+----------------------------+------+
|1     |top                   |                            |  2576|
|2     |  add0_stage0         |FPAddSub                    |   306|
|3     |    u_FPAddSub        |FPAddSub_16_31              |   306|
|4     |      AlignModule     |FPAddSub_AlignModule_32     |     2|
|5     |      ExecutionModule |FPAddSub_ExecutionModule_33 |     4|
|6     |      NormalizeShift1 |FPAddSub_NormalizeShift1_34 |    50|
|7     |  add0_stage1         |FPAddSub_0                  |   306|
|8     |    u_FPAddSub        |FPAddSub_16_27              |   306|
|9     |      AlignModule     |FPAddSub_AlignModule_28     |     2|
|10    |      ExecutionModule |FPAddSub_ExecutionModule_29 |     4|
|11    |      NormalizeShift1 |FPAddSub_NormalizeShift1_30 |    50|
|12    |  add0_stage2         |FPAddSub_1                  |   306|
|13    |    u_FPAddSub        |FPAddSub_16_23              |   306|
|14    |      AlignModule     |FPAddSub_AlignModule_24     |     2|
|15    |      ExecutionModule |FPAddSub_ExecutionModule_25 |     4|
|16    |      NormalizeShift1 |FPAddSub_NormalizeShift1_26 |    50|
|17    |  add0_stage3         |FPAddSub_2                  |   306|
|18    |    u_FPAddSub        |FPAddSub_16_19              |   306|
|19    |      AlignModule     |FPAddSub_AlignModule_20     |     2|
|20    |      ExecutionModule |FPAddSub_ExecutionModule_21 |     4|
|21    |      NormalizeShift1 |FPAddSub_NormalizeShift1_22 |    50|
|22    |  add1_stage2         |FPAddSub_3                  |   306|
|23    |    u_FPAddSub        |FPAddSub_16_15              |   306|
|24    |      AlignModule     |FPAddSub_AlignModule_16     |     2|
|25    |      ExecutionModule |FPAddSub_ExecutionModule_17 |     4|
|26    |      NormalizeShift1 |FPAddSub_NormalizeShift1_18 |    50|
|27    |  add1_stage3         |FPAddSub_4                  |   306|
|28    |    u_FPAddSub        |FPAddSub_16_11              |   306|
|29    |      AlignModule     |FPAddSub_AlignModule_12     |     2|
|30    |      ExecutionModule |FPAddSub_ExecutionModule_13 |     4|
|31    |      NormalizeShift1 |FPAddSub_NormalizeShift1_14 |    50|
|32    |  add2_stage3         |FPAddSub_5                  |   306|
|33    |    u_FPAddSub        |FPAddSub_16_7               |   306|
|34    |      AlignModule     |FPAddSub_AlignModule_8      |     2|
|35    |      ExecutionModule |FPAddSub_ExecutionModule_9  |     4|
|36    |      NormalizeShift1 |FPAddSub_NormalizeShift1_10 |    50|
|37    |  add3_stage3         |FPAddSub_6                  |   306|
|38    |    u_FPAddSub        |FPAddSub_16                 |   306|
|39    |      AlignModule     |FPAddSub_AlignModule        |     2|
|40    |      ExecutionModule |FPAddSub_ExecutionModule    |     4|
|41    |      NormalizeShift1 |FPAddSub_NormalizeShift1    |    50|
+------+----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240050 ; free virtual = 306984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.098 ; gain = 268.457 ; free physical = 240049 ; free virtual = 306983
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1742.102 ; gain = 268.457 ; free physical = 240049 ; free virtual = 306983
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.266 ; gain = 0.000 ; free physical = 239915 ; free virtual = 306849
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  LD => LDCE: 104 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1852.266 ; gain = 378.723 ; free physical = 239968 ; free virtual = 306903
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.922 ; gain = 561.656 ; free physical = 239119 ; free virtual = 306054
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.922 ; gain = 0.000 ; free physical = 239119 ; free virtual = 306053
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.930 ; gain = 0.000 ; free physical = 239110 ; free virtual = 306046
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2550.211 ; gain = 0.004 ; free physical = 238938 ; free virtual = 305876

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a5a4d84f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238935 ; free virtual = 305873

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a5a4d84f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238896 ; free virtual = 305834
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6d7f1688

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238892 ; free virtual = 305830
INFO: [Opt 31-389] Phase Constant propagation created 64 cells and removed 136 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d32b0295

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238887 ; free virtual = 305825
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d32b0295

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238886 ; free virtual = 305824
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238892 ; free virtual = 305830
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238891 ; free virtual = 305829
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |              64  |             136  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238890 ; free virtual = 305828
Ending Logic Optimization Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238890 ; free virtual = 305828

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238884 ; free virtual = 305822

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238884 ; free virtual = 305821

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238884 ; free virtual = 305821
Ending Netlist Obfuscation Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.211 ; gain = 0.000 ; free physical = 238884 ; free virtual = 305821
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.211 ; gain = 0.004 ; free physical = 238883 ; free virtual = 305821
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12ba7a8d4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mode4_adder_tree ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2582.207 ; gain = 0.000 ; free physical = 238828 ; free virtual = 305766
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2584.195 ; gain = 1.988 ; free physical = 238819 ; free virtual = 305757
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.500 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2587.195 ; gain = 4.988 ; free physical = 238820 ; free virtual = 305758
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2785.387 ; gain = 201.191 ; free physical = 238801 ; free virtual = 305739
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2785.387 ; gain = 203.180 ; free physical = 238801 ; free virtual = 305739

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238836 ; free virtual = 305774


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mode4_adder_tree ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1032
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238836 ; free virtual = 305774
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12ba7a8d4
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.387 ; gain = 235.176 ; free physical = 238843 ; free virtual = 305781
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28153728 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238872 ; free virtual = 305810
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238872 ; free virtual = 305810
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238875 ; free virtual = 305813
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238875 ; free virtual = 305813
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238874 ; free virtual = 305812

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238874 ; free virtual = 305812
Ending Netlist Obfuscation Task | Checksum: 12ba7a8d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238874 ; free virtual = 305812
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238680 ; free virtual = 305618
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 335e5423

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238680 ; free virtual = 305618
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238683 ; free virtual = 305622

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3f0e769d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238681 ; free virtual = 305619

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bc357883

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238673 ; free virtual = 305612

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bc357883

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238673 ; free virtual = 305611
Phase 1 Placer Initialization | Checksum: bc357883

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 238673 ; free virtual = 305611

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b3b61c09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239691 ; free virtual = 306627

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239482 ; free virtual = 306418

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 5716bda0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239482 ; free virtual = 306418
Phase 2 Global Placement | Checksum: 57c50a58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239477 ; free virtual = 306414

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 57c50a58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239477 ; free virtual = 306414

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149492587

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239545 ; free virtual = 306481

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a240b765

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239545 ; free virtual = 306481

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a499463b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239547 ; free virtual = 306483

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d422dbe9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239533 ; free virtual = 306470

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1861c917e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239539 ; free virtual = 306475

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 178c52234

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239535 ; free virtual = 306472
Phase 3 Detail Placement | Checksum: 178c52234

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239532 ; free virtual = 306469

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140003831

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 140003831

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239524 ; free virtual = 306461
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.064. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cf680d30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239523 ; free virtual = 306460
Phase 4.1 Post Commit Optimization | Checksum: 1cf680d30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239539 ; free virtual = 306475

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf680d30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239538 ; free virtual = 306475

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cf680d30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239537 ; free virtual = 306473

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239537 ; free virtual = 306473
Phase 4.4 Final Placement Cleanup | Checksum: 26e38bd66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239536 ; free virtual = 306473
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26e38bd66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239536 ; free virtual = 306472
Ending Placer Task | Checksum: 1ad881f5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239549 ; free virtual = 306486
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239549 ; free virtual = 306485
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239522 ; free virtual = 306459
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239508 ; free virtual = 306445
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 240650 ; free virtual = 307589
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ef77f680 ConstDB: 0 ShapeSum: be1028dc RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inp6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode4_stage0_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode4_stage0_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode4_stage3_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode4_stage3_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode4_stage1_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode4_stage1_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mode4_stage2_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode4_stage2_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14a0668ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239215 ; free virtual = 306154
Post Restoration Checksum: NetGraph: 6a3c97b4 NumContArr: dfc9d13a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14a0668ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239215 ; free virtual = 306154

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14a0668ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239180 ; free virtual = 306120

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14a0668ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239180 ; free virtual = 306120
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11c61a953

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239167 ; free virtual = 306107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.214  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 37027723

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239159 ; free virtual = 306099

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fc8dcbd5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239135 ; free virtual = 306075

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.547  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 167fd557c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239122 ; free virtual = 306062
Phase 4 Rip-up And Reroute | Checksum: 167fd557c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239121 ; free virtual = 306061

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 167fd557c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239120 ; free virtual = 306059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167fd557c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239119 ; free virtual = 306059
Phase 5 Delay and Skew Optimization | Checksum: 167fd557c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239118 ; free virtual = 306058

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d9b7afbc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239125 ; free virtual = 306065
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.547  | TNS=0.000  | WHS=0.115  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d9b7afbc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239125 ; free virtual = 306065
Phase 6 Post Hold Fix | Checksum: 1d9b7afbc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239125 ; free virtual = 306064

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.146526 %
  Global Horizontal Routing Utilization  = 0.187796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12dc8d175

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239119 ; free virtual = 306059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12dc8d175

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239117 ; free virtual = 306057

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c8e6ca0f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239108 ; free virtual = 306047

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.547  | TNS=0.000  | WHS=0.115  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c8e6ca0f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239106 ; free virtual = 306046
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239138 ; free virtual = 306078

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239138 ; free virtual = 306077
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239152 ; free virtual = 306091
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239137 ; free virtual = 306077
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2785.387 ; gain = 0.000 ; free physical = 239135 ; free virtual = 306078
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.176 ; gain = 0.000 ; free physical = 238372 ; free virtual = 305315
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 04:09:35 2022...
