/// Auto-generated bit field definitions for AFEC0
/// Device: ATSAME70J19B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70j19b::afec0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// AFEC0 Bit Field Definitions
// ============================================================================

/// CR - AFEC Control Register
namespace cr {
    /// Software Reset
    /// Position: 0, Width: 1
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// Start Conversion
    /// Position: 1, Width: 1
    using START = BitField<1, 1>;
    constexpr uint32_t START_Pos = 1;
    constexpr uint32_t START_Msk = START::mask;

}  // namespace cr

/// MR - AFEC Mode Register
namespace mr {
    /// Trigger Enable
    /// Position: 0, Width: 1
    using TRGEN = BitField<0, 1>;
    constexpr uint32_t TRGEN_Pos = 0;
    constexpr uint32_t TRGEN_Msk = TRGEN::mask;
    /// Enumerated values for TRGEN
    namespace trgen {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// Trigger Selection
    /// Position: 1, Width: 3
    using TRGSEL = BitField<1, 3>;
    constexpr uint32_t TRGSEL_Pos = 1;
    constexpr uint32_t TRGSEL_Msk = TRGSEL::mask;
    /// Enumerated values for TRGSEL
    namespace trgsel {
        constexpr uint32_t AFEC_TRIG0 = 0;
        constexpr uint32_t AFEC_TRIG1 = 1;
        constexpr uint32_t AFEC_TRIG2 = 2;
        constexpr uint32_t AFEC_TRIG3 = 3;
        constexpr uint32_t AFEC_TRIG4 = 4;
        constexpr uint32_t AFEC_TRIG5 = 5;
        constexpr uint32_t AFEC_TRIG6 = 6;
    }

    /// Sleep Mode
    /// Position: 5, Width: 1
    using SLEEP = BitField<5, 1>;
    constexpr uint32_t SLEEP_Pos = 5;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;
    /// Enumerated values for SLEEP
    namespace sleep {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t SLEEP = 1;
    }

    /// Fast Wake-up
    /// Position: 6, Width: 1
    using FWUP = BitField<6, 1>;
    constexpr uint32_t FWUP_Pos = 6;
    constexpr uint32_t FWUP_Msk = FWUP::mask;
    /// Enumerated values for FWUP
    namespace fwup {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t ON = 1;
    }

    /// Free Run Mode
    /// Position: 7, Width: 1
    using FREERUN = BitField<7, 1>;
    constexpr uint32_t FREERUN_Pos = 7;
    constexpr uint32_t FREERUN_Msk = FREERUN::mask;
    /// Enumerated values for FREERUN
    namespace freerun {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t ON = 1;
    }

    /// Prescaler Rate Selection
    /// Position: 8, Width: 8
    using PRESCAL = BitField<8, 8>;
    constexpr uint32_t PRESCAL_Pos = 8;
    constexpr uint32_t PRESCAL_Msk = PRESCAL::mask;

    /// Start-up Time
    /// Position: 16, Width: 4
    using STARTUP = BitField<16, 4>;
    constexpr uint32_t STARTUP_Pos = 16;
    constexpr uint32_t STARTUP_Msk = STARTUP::mask;
    /// Enumerated values for STARTUP
    namespace startup {
        constexpr uint32_t SUT0 = 0;
        constexpr uint32_t SUT8 = 1;
        constexpr uint32_t SUT16 = 2;
        constexpr uint32_t SUT24 = 3;
        constexpr uint32_t SUT64 = 4;
        constexpr uint32_t SUT80 = 5;
        constexpr uint32_t SUT96 = 6;
        constexpr uint32_t SUT112 = 7;
        constexpr uint32_t SUT512 = 8;
        constexpr uint32_t SUT576 = 9;
        constexpr uint32_t SUT640 = 10;
        constexpr uint32_t SUT704 = 11;
        constexpr uint32_t SUT768 = 12;
        constexpr uint32_t SUT832 = 13;
        constexpr uint32_t SUT896 = 14;
        constexpr uint32_t SUT960 = 15;
    }

    /// One
    /// Position: 23, Width: 1
    using ONE = BitField<23, 1>;
    constexpr uint32_t ONE_Pos = 23;
    constexpr uint32_t ONE_Msk = ONE::mask;

    /// Tracking Time
    /// Position: 24, Width: 4
    using TRACKTIM = BitField<24, 4>;
    constexpr uint32_t TRACKTIM_Pos = 24;
    constexpr uint32_t TRACKTIM_Msk = TRACKTIM::mask;

    /// Transfer Period
    /// Position: 28, Width: 2
    using TRANSFER = BitField<28, 2>;
    constexpr uint32_t TRANSFER_Pos = 28;
    constexpr uint32_t TRANSFER_Msk = TRANSFER::mask;

    /// User Sequence Enable
    /// Position: 31, Width: 1
    using USEQ = BitField<31, 1>;
    constexpr uint32_t USEQ_Pos = 31;
    constexpr uint32_t USEQ_Msk = USEQ::mask;
    /// Enumerated values for USEQ
    namespace useq {
        constexpr uint32_t NUM_ORDER = 0;
        constexpr uint32_t REG_ORDER = 1;
    }

}  // namespace mr

/// EMR - AFEC Extended Mode Register
namespace emr {
    /// Comparison Mode
    /// Position: 0, Width: 2
    using CMPMODE = BitField<0, 2>;
    constexpr uint32_t CMPMODE_Pos = 0;
    constexpr uint32_t CMPMODE_Msk = CMPMODE::mask;
    /// Enumerated values for CMPMODE
    namespace cmpmode {
        constexpr uint32_t LOW = 0;
        constexpr uint32_t HIGH = 1;
        constexpr uint32_t IN = 2;
        constexpr uint32_t OUT = 3;
    }

    /// Comparison Selected Channel
    /// Position: 3, Width: 5
    using CMPSEL = BitField<3, 5>;
    constexpr uint32_t CMPSEL_Pos = 3;
    constexpr uint32_t CMPSEL_Msk = CMPSEL::mask;

    /// Compare All Channels
    /// Position: 9, Width: 1
    using CMPALL = BitField<9, 1>;
    constexpr uint32_t CMPALL_Pos = 9;
    constexpr uint32_t CMPALL_Msk = CMPALL::mask;

    /// Compare Event Filtering
    /// Position: 12, Width: 2
    using CMPFILTER = BitField<12, 2>;
    constexpr uint32_t CMPFILTER_Pos = 12;
    constexpr uint32_t CMPFILTER_Msk = CMPFILTER::mask;

    /// Resolution
    /// Position: 16, Width: 3
    using RES = BitField<16, 3>;
    constexpr uint32_t RES_Pos = 16;
    constexpr uint32_t RES_Msk = RES::mask;
    /// Enumerated values for RES
    namespace res {
        constexpr uint32_t NO_AVERAGE = 0;
        constexpr uint32_t OSR4 = 2;
        constexpr uint32_t OSR16 = 3;
        constexpr uint32_t OSR64 = 4;
        constexpr uint32_t OSR256 = 5;
    }

    /// TAG of the AFEC_LDCR
    /// Position: 24, Width: 1
    using TAG = BitField<24, 1>;
    constexpr uint32_t TAG_Pos = 24;
    constexpr uint32_t TAG_Msk = TAG::mask;

    /// Single Trigger Mode
    /// Position: 25, Width: 1
    using STM = BitField<25, 1>;
    constexpr uint32_t STM_Pos = 25;
    constexpr uint32_t STM_Msk = STM::mask;

    /// Sign Mode
    /// Position: 28, Width: 2
    using SIGNMODE = BitField<28, 2>;
    constexpr uint32_t SIGNMODE_Pos = 28;
    constexpr uint32_t SIGNMODE_Msk = SIGNMODE::mask;
    /// Enumerated values for SIGNMODE
    namespace signmode {
        constexpr uint32_t SE_UNSG_DF_SIGN = 0;
        constexpr uint32_t SE_SIGN_DF_UNSG = 1;
        constexpr uint32_t ALL_UNSIGNED = 2;
        constexpr uint32_t ALL_SIGNED = 3;
    }

}  // namespace emr

/// SEQ1R - AFEC Channel Sequence 1 Register
namespace seq1r {
    /// User Sequence Number 0
    /// Position: 0, Width: 4
    using USCH0 = BitField<0, 4>;
    constexpr uint32_t USCH0_Pos = 0;
    constexpr uint32_t USCH0_Msk = USCH0::mask;

    /// User Sequence Number 1
    /// Position: 4, Width: 4
    using USCH1 = BitField<4, 4>;
    constexpr uint32_t USCH1_Pos = 4;
    constexpr uint32_t USCH1_Msk = USCH1::mask;

    /// User Sequence Number 2
    /// Position: 8, Width: 4
    using USCH2 = BitField<8, 4>;
    constexpr uint32_t USCH2_Pos = 8;
    constexpr uint32_t USCH2_Msk = USCH2::mask;

    /// User Sequence Number 3
    /// Position: 12, Width: 4
    using USCH3 = BitField<12, 4>;
    constexpr uint32_t USCH3_Pos = 12;
    constexpr uint32_t USCH3_Msk = USCH3::mask;

    /// User Sequence Number 4
    /// Position: 16, Width: 4
    using USCH4 = BitField<16, 4>;
    constexpr uint32_t USCH4_Pos = 16;
    constexpr uint32_t USCH4_Msk = USCH4::mask;

    /// User Sequence Number 5
    /// Position: 20, Width: 4
    using USCH5 = BitField<20, 4>;
    constexpr uint32_t USCH5_Pos = 20;
    constexpr uint32_t USCH5_Msk = USCH5::mask;

    /// User Sequence Number 6
    /// Position: 24, Width: 4
    using USCH6 = BitField<24, 4>;
    constexpr uint32_t USCH6_Pos = 24;
    constexpr uint32_t USCH6_Msk = USCH6::mask;

    /// User Sequence Number 7
    /// Position: 28, Width: 4
    using USCH7 = BitField<28, 4>;
    constexpr uint32_t USCH7_Pos = 28;
    constexpr uint32_t USCH7_Msk = USCH7::mask;

}  // namespace seq1r

/// SEQ2R - AFEC Channel Sequence 2 Register
namespace seq2r {
    /// User Sequence Number 8
    /// Position: 0, Width: 4
    using USCH8 = BitField<0, 4>;
    constexpr uint32_t USCH8_Pos = 0;
    constexpr uint32_t USCH8_Msk = USCH8::mask;

    /// User Sequence Number 9
    /// Position: 4, Width: 4
    using USCH9 = BitField<4, 4>;
    constexpr uint32_t USCH9_Pos = 4;
    constexpr uint32_t USCH9_Msk = USCH9::mask;

    /// User Sequence Number 10
    /// Position: 8, Width: 4
    using USCH10 = BitField<8, 4>;
    constexpr uint32_t USCH10_Pos = 8;
    constexpr uint32_t USCH10_Msk = USCH10::mask;

    /// User Sequence Number 11
    /// Position: 12, Width: 4
    using USCH11 = BitField<12, 4>;
    constexpr uint32_t USCH11_Pos = 12;
    constexpr uint32_t USCH11_Msk = USCH11::mask;

}  // namespace seq2r

/// CHER - AFEC Channel Enable Register
namespace cher {
    /// Channel 0 Enable
    /// Position: 0, Width: 1
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Enable
    /// Position: 1, Width: 1
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// Channel 2 Enable
    /// Position: 2, Width: 1
    using CH2 = BitField<2, 1>;
    constexpr uint32_t CH2_Pos = 2;
    constexpr uint32_t CH2_Msk = CH2::mask;

    /// Channel 3 Enable
    /// Position: 3, Width: 1
    using CH3 = BitField<3, 1>;
    constexpr uint32_t CH3_Pos = 3;
    constexpr uint32_t CH3_Msk = CH3::mask;

    /// Channel 4 Enable
    /// Position: 4, Width: 1
    using CH4 = BitField<4, 1>;
    constexpr uint32_t CH4_Pos = 4;
    constexpr uint32_t CH4_Msk = CH4::mask;

    /// Channel 5 Enable
    /// Position: 5, Width: 1
    using CH5 = BitField<5, 1>;
    constexpr uint32_t CH5_Pos = 5;
    constexpr uint32_t CH5_Msk = CH5::mask;

    /// Channel 6 Enable
    /// Position: 6, Width: 1
    using CH6 = BitField<6, 1>;
    constexpr uint32_t CH6_Pos = 6;
    constexpr uint32_t CH6_Msk = CH6::mask;

    /// Channel 7 Enable
    /// Position: 7, Width: 1
    using CH7 = BitField<7, 1>;
    constexpr uint32_t CH7_Pos = 7;
    constexpr uint32_t CH7_Msk = CH7::mask;

    /// Channel 8 Enable
    /// Position: 8, Width: 1
    using CH8 = BitField<8, 1>;
    constexpr uint32_t CH8_Pos = 8;
    constexpr uint32_t CH8_Msk = CH8::mask;

    /// Channel 9 Enable
    /// Position: 9, Width: 1
    using CH9 = BitField<9, 1>;
    constexpr uint32_t CH9_Pos = 9;
    constexpr uint32_t CH9_Msk = CH9::mask;

    /// Channel 10 Enable
    /// Position: 10, Width: 1
    using CH10 = BitField<10, 1>;
    constexpr uint32_t CH10_Pos = 10;
    constexpr uint32_t CH10_Msk = CH10::mask;

    /// Channel 11 Enable
    /// Position: 11, Width: 1
    using CH11 = BitField<11, 1>;
    constexpr uint32_t CH11_Pos = 11;
    constexpr uint32_t CH11_Msk = CH11::mask;

}  // namespace cher

/// CHDR - AFEC Channel Disable Register
namespace chdr {
    /// Channel 0 Disable
    /// Position: 0, Width: 1
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Disable
    /// Position: 1, Width: 1
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// Channel 2 Disable
    /// Position: 2, Width: 1
    using CH2 = BitField<2, 1>;
    constexpr uint32_t CH2_Pos = 2;
    constexpr uint32_t CH2_Msk = CH2::mask;

    /// Channel 3 Disable
    /// Position: 3, Width: 1
    using CH3 = BitField<3, 1>;
    constexpr uint32_t CH3_Pos = 3;
    constexpr uint32_t CH3_Msk = CH3::mask;

    /// Channel 4 Disable
    /// Position: 4, Width: 1
    using CH4 = BitField<4, 1>;
    constexpr uint32_t CH4_Pos = 4;
    constexpr uint32_t CH4_Msk = CH4::mask;

    /// Channel 5 Disable
    /// Position: 5, Width: 1
    using CH5 = BitField<5, 1>;
    constexpr uint32_t CH5_Pos = 5;
    constexpr uint32_t CH5_Msk = CH5::mask;

    /// Channel 6 Disable
    /// Position: 6, Width: 1
    using CH6 = BitField<6, 1>;
    constexpr uint32_t CH6_Pos = 6;
    constexpr uint32_t CH6_Msk = CH6::mask;

    /// Channel 7 Disable
    /// Position: 7, Width: 1
    using CH7 = BitField<7, 1>;
    constexpr uint32_t CH7_Pos = 7;
    constexpr uint32_t CH7_Msk = CH7::mask;

    /// Channel 8 Disable
    /// Position: 8, Width: 1
    using CH8 = BitField<8, 1>;
    constexpr uint32_t CH8_Pos = 8;
    constexpr uint32_t CH8_Msk = CH8::mask;

    /// Channel 9 Disable
    /// Position: 9, Width: 1
    using CH9 = BitField<9, 1>;
    constexpr uint32_t CH9_Pos = 9;
    constexpr uint32_t CH9_Msk = CH9::mask;

    /// Channel 10 Disable
    /// Position: 10, Width: 1
    using CH10 = BitField<10, 1>;
    constexpr uint32_t CH10_Pos = 10;
    constexpr uint32_t CH10_Msk = CH10::mask;

    /// Channel 11 Disable
    /// Position: 11, Width: 1
    using CH11 = BitField<11, 1>;
    constexpr uint32_t CH11_Pos = 11;
    constexpr uint32_t CH11_Msk = CH11::mask;

}  // namespace chdr

/// CHSR - AFEC Channel Status Register
namespace chsr {
    /// Channel 0 Status
    /// Position: 0, Width: 1
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Status
    /// Position: 1, Width: 1
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

    /// Channel 2 Status
    /// Position: 2, Width: 1
    using CH2 = BitField<2, 1>;
    constexpr uint32_t CH2_Pos = 2;
    constexpr uint32_t CH2_Msk = CH2::mask;

    /// Channel 3 Status
    /// Position: 3, Width: 1
    using CH3 = BitField<3, 1>;
    constexpr uint32_t CH3_Pos = 3;
    constexpr uint32_t CH3_Msk = CH3::mask;

    /// Channel 4 Status
    /// Position: 4, Width: 1
    using CH4 = BitField<4, 1>;
    constexpr uint32_t CH4_Pos = 4;
    constexpr uint32_t CH4_Msk = CH4::mask;

    /// Channel 5 Status
    /// Position: 5, Width: 1
    using CH5 = BitField<5, 1>;
    constexpr uint32_t CH5_Pos = 5;
    constexpr uint32_t CH5_Msk = CH5::mask;

    /// Channel 6 Status
    /// Position: 6, Width: 1
    using CH6 = BitField<6, 1>;
    constexpr uint32_t CH6_Pos = 6;
    constexpr uint32_t CH6_Msk = CH6::mask;

    /// Channel 7 Status
    /// Position: 7, Width: 1
    using CH7 = BitField<7, 1>;
    constexpr uint32_t CH7_Pos = 7;
    constexpr uint32_t CH7_Msk = CH7::mask;

    /// Channel 8 Status
    /// Position: 8, Width: 1
    using CH8 = BitField<8, 1>;
    constexpr uint32_t CH8_Pos = 8;
    constexpr uint32_t CH8_Msk = CH8::mask;

    /// Channel 9 Status
    /// Position: 9, Width: 1
    using CH9 = BitField<9, 1>;
    constexpr uint32_t CH9_Pos = 9;
    constexpr uint32_t CH9_Msk = CH9::mask;

    /// Channel 10 Status
    /// Position: 10, Width: 1
    using CH10 = BitField<10, 1>;
    constexpr uint32_t CH10_Pos = 10;
    constexpr uint32_t CH10_Msk = CH10::mask;

    /// Channel 11 Status
    /// Position: 11, Width: 1
    using CH11 = BitField<11, 1>;
    constexpr uint32_t CH11_Pos = 11;
    constexpr uint32_t CH11_Msk = CH11::mask;

}  // namespace chsr

/// LCDR - AFEC Last Converted Data Register
namespace lcdr {
    /// Last Data Converted
    /// Position: 0, Width: 16
    using LDATA = BitField<0, 16>;
    constexpr uint32_t LDATA_Pos = 0;
    constexpr uint32_t LDATA_Msk = LDATA::mask;

    /// Channel Number
    /// Position: 24, Width: 4
    using CHNB = BitField<24, 4>;
    constexpr uint32_t CHNB_Pos = 24;
    constexpr uint32_t CHNB_Msk = CHNB::mask;

}  // namespace lcdr

/// IER - AFEC Interrupt Enable Register
namespace ier {
    /// End of Conversion Interrupt Enable 0
    /// Position: 0, Width: 1
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Enable 1
    /// Position: 1, Width: 1
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion Interrupt Enable 2
    /// Position: 2, Width: 1
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion Interrupt Enable 3
    /// Position: 3, Width: 1
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion Interrupt Enable 4
    /// Position: 4, Width: 1
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion Interrupt Enable 5
    /// Position: 5, Width: 1
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion Interrupt Enable 6
    /// Position: 6, Width: 1
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion Interrupt Enable 7
    /// Position: 7, Width: 1
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion Interrupt Enable 8
    /// Position: 8, Width: 1
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion Interrupt Enable 9
    /// Position: 9, Width: 1
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion Interrupt Enable 10
    /// Position: 10, Width: 1
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion Interrupt Enable 11
    /// Position: 11, Width: 1
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// Data Ready Interrupt Enable
    /// Position: 24, Width: 1
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error Interrupt Enable
    /// Position: 25, Width: 1
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Event Interrupt Enable
    /// Position: 26, Width: 1
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// Temperature Change Interrupt Enable
    /// Position: 30, Width: 1
    using TEMPCHG = BitField<30, 1>;
    constexpr uint32_t TEMPCHG_Pos = 30;
    constexpr uint32_t TEMPCHG_Msk = TEMPCHG::mask;

}  // namespace ier

/// IDR - AFEC Interrupt Disable Register
namespace idr {
    /// End of Conversion Interrupt Disable 0
    /// Position: 0, Width: 1
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Disable 1
    /// Position: 1, Width: 1
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion Interrupt Disable 2
    /// Position: 2, Width: 1
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion Interrupt Disable 3
    /// Position: 3, Width: 1
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion Interrupt Disable 4
    /// Position: 4, Width: 1
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion Interrupt Disable 5
    /// Position: 5, Width: 1
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion Interrupt Disable 6
    /// Position: 6, Width: 1
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion Interrupt Disable 7
    /// Position: 7, Width: 1
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion Interrupt Disable 8
    /// Position: 8, Width: 1
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion Interrupt Disable 9
    /// Position: 9, Width: 1
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion Interrupt Disable 10
    /// Position: 10, Width: 1
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion Interrupt Disable 11
    /// Position: 11, Width: 1
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// Data Ready Interrupt Disable
    /// Position: 24, Width: 1
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error Interrupt Disable
    /// Position: 25, Width: 1
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Event Interrupt Disable
    /// Position: 26, Width: 1
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// Temperature Change Interrupt Disable
    /// Position: 30, Width: 1
    using TEMPCHG = BitField<30, 1>;
    constexpr uint32_t TEMPCHG_Pos = 30;
    constexpr uint32_t TEMPCHG_Msk = TEMPCHG::mask;

}  // namespace idr

/// IMR - AFEC Interrupt Mask Register
namespace imr {
    /// End of Conversion Interrupt Mask 0
    /// Position: 0, Width: 1
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion Interrupt Mask 1
    /// Position: 1, Width: 1
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion Interrupt Mask 2
    /// Position: 2, Width: 1
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion Interrupt Mask 3
    /// Position: 3, Width: 1
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion Interrupt Mask 4
    /// Position: 4, Width: 1
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion Interrupt Mask 5
    /// Position: 5, Width: 1
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion Interrupt Mask 6
    /// Position: 6, Width: 1
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion Interrupt Mask 7
    /// Position: 7, Width: 1
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion Interrupt Mask 8
    /// Position: 8, Width: 1
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion Interrupt Mask 9
    /// Position: 9, Width: 1
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion Interrupt Mask 10
    /// Position: 10, Width: 1
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion Interrupt Mask 11
    /// Position: 11, Width: 1
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// Data Ready Interrupt Mask
    /// Position: 24, Width: 1
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error Interrupt Mask
    /// Position: 25, Width: 1
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Event Interrupt Mask
    /// Position: 26, Width: 1
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// Temperature Change Interrupt Mask
    /// Position: 30, Width: 1
    using TEMPCHG = BitField<30, 1>;
    constexpr uint32_t TEMPCHG_Pos = 30;
    constexpr uint32_t TEMPCHG_Msk = TEMPCHG::mask;

}  // namespace imr

/// ISR - AFEC Interrupt Status Register
namespace isr {
    /// End of Conversion 0 (cleared by reading AFEC_CDRx)
    /// Position: 0, Width: 1
    using EOC0 = BitField<0, 1>;
    constexpr uint32_t EOC0_Pos = 0;
    constexpr uint32_t EOC0_Msk = EOC0::mask;

    /// End of Conversion 1 (cleared by reading AFEC_CDRx)
    /// Position: 1, Width: 1
    using EOC1 = BitField<1, 1>;
    constexpr uint32_t EOC1_Pos = 1;
    constexpr uint32_t EOC1_Msk = EOC1::mask;

    /// End of Conversion 2 (cleared by reading AFEC_CDRx)
    /// Position: 2, Width: 1
    using EOC2 = BitField<2, 1>;
    constexpr uint32_t EOC2_Pos = 2;
    constexpr uint32_t EOC2_Msk = EOC2::mask;

    /// End of Conversion 3 (cleared by reading AFEC_CDRx)
    /// Position: 3, Width: 1
    using EOC3 = BitField<3, 1>;
    constexpr uint32_t EOC3_Pos = 3;
    constexpr uint32_t EOC3_Msk = EOC3::mask;

    /// End of Conversion 4 (cleared by reading AFEC_CDRx)
    /// Position: 4, Width: 1
    using EOC4 = BitField<4, 1>;
    constexpr uint32_t EOC4_Pos = 4;
    constexpr uint32_t EOC4_Msk = EOC4::mask;

    /// End of Conversion 5 (cleared by reading AFEC_CDRx)
    /// Position: 5, Width: 1
    using EOC5 = BitField<5, 1>;
    constexpr uint32_t EOC5_Pos = 5;
    constexpr uint32_t EOC5_Msk = EOC5::mask;

    /// End of Conversion 6 (cleared by reading AFEC_CDRx)
    /// Position: 6, Width: 1
    using EOC6 = BitField<6, 1>;
    constexpr uint32_t EOC6_Pos = 6;
    constexpr uint32_t EOC6_Msk = EOC6::mask;

    /// End of Conversion 7 (cleared by reading AFEC_CDRx)
    /// Position: 7, Width: 1
    using EOC7 = BitField<7, 1>;
    constexpr uint32_t EOC7_Pos = 7;
    constexpr uint32_t EOC7_Msk = EOC7::mask;

    /// End of Conversion 8 (cleared by reading AFEC_CDRx)
    /// Position: 8, Width: 1
    using EOC8 = BitField<8, 1>;
    constexpr uint32_t EOC8_Pos = 8;
    constexpr uint32_t EOC8_Msk = EOC8::mask;

    /// End of Conversion 9 (cleared by reading AFEC_CDRx)
    /// Position: 9, Width: 1
    using EOC9 = BitField<9, 1>;
    constexpr uint32_t EOC9_Pos = 9;
    constexpr uint32_t EOC9_Msk = EOC9::mask;

    /// End of Conversion 10 (cleared by reading AFEC_CDRx)
    /// Position: 10, Width: 1
    using EOC10 = BitField<10, 1>;
    constexpr uint32_t EOC10_Pos = 10;
    constexpr uint32_t EOC10_Msk = EOC10::mask;

    /// End of Conversion 11 (cleared by reading AFEC_CDRx)
    /// Position: 11, Width: 1
    using EOC11 = BitField<11, 1>;
    constexpr uint32_t EOC11_Pos = 11;
    constexpr uint32_t EOC11_Msk = EOC11::mask;

    /// Data Ready (cleared by reading AFEC_LCDR)
    /// Position: 24, Width: 1
    using DRDY = BitField<24, 1>;
    constexpr uint32_t DRDY_Pos = 24;
    constexpr uint32_t DRDY_Msk = DRDY::mask;

    /// General Overrun Error (cleared by reading AFEC_ISR)
    /// Position: 25, Width: 1
    using GOVRE = BitField<25, 1>;
    constexpr uint32_t GOVRE_Pos = 25;
    constexpr uint32_t GOVRE_Msk = GOVRE::mask;

    /// Comparison Error (cleared by reading AFEC_ISR)
    /// Position: 26, Width: 1
    using COMPE = BitField<26, 1>;
    constexpr uint32_t COMPE_Pos = 26;
    constexpr uint32_t COMPE_Msk = COMPE::mask;

    /// Temperature Change (cleared on read)
    /// Position: 30, Width: 1
    using TEMPCHG = BitField<30, 1>;
    constexpr uint32_t TEMPCHG_Pos = 30;
    constexpr uint32_t TEMPCHG_Msk = TEMPCHG::mask;

}  // namespace isr

/// OVER - AFEC Overrun Status Register
namespace over {
    /// Overrun Error 0
    /// Position: 0, Width: 1
    using OVRE0 = BitField<0, 1>;
    constexpr uint32_t OVRE0_Pos = 0;
    constexpr uint32_t OVRE0_Msk = OVRE0::mask;

    /// Overrun Error 1
    /// Position: 1, Width: 1
    using OVRE1 = BitField<1, 1>;
    constexpr uint32_t OVRE1_Pos = 1;
    constexpr uint32_t OVRE1_Msk = OVRE1::mask;

    /// Overrun Error 2
    /// Position: 2, Width: 1
    using OVRE2 = BitField<2, 1>;
    constexpr uint32_t OVRE2_Pos = 2;
    constexpr uint32_t OVRE2_Msk = OVRE2::mask;

    /// Overrun Error 3
    /// Position: 3, Width: 1
    using OVRE3 = BitField<3, 1>;
    constexpr uint32_t OVRE3_Pos = 3;
    constexpr uint32_t OVRE3_Msk = OVRE3::mask;

    /// Overrun Error 4
    /// Position: 4, Width: 1
    using OVRE4 = BitField<4, 1>;
    constexpr uint32_t OVRE4_Pos = 4;
    constexpr uint32_t OVRE4_Msk = OVRE4::mask;

    /// Overrun Error 5
    /// Position: 5, Width: 1
    using OVRE5 = BitField<5, 1>;
    constexpr uint32_t OVRE5_Pos = 5;
    constexpr uint32_t OVRE5_Msk = OVRE5::mask;

    /// Overrun Error 6
    /// Position: 6, Width: 1
    using OVRE6 = BitField<6, 1>;
    constexpr uint32_t OVRE6_Pos = 6;
    constexpr uint32_t OVRE6_Msk = OVRE6::mask;

    /// Overrun Error 7
    /// Position: 7, Width: 1
    using OVRE7 = BitField<7, 1>;
    constexpr uint32_t OVRE7_Pos = 7;
    constexpr uint32_t OVRE7_Msk = OVRE7::mask;

    /// Overrun Error 8
    /// Position: 8, Width: 1
    using OVRE8 = BitField<8, 1>;
    constexpr uint32_t OVRE8_Pos = 8;
    constexpr uint32_t OVRE8_Msk = OVRE8::mask;

    /// Overrun Error 9
    /// Position: 9, Width: 1
    using OVRE9 = BitField<9, 1>;
    constexpr uint32_t OVRE9_Pos = 9;
    constexpr uint32_t OVRE9_Msk = OVRE9::mask;

    /// Overrun Error 10
    /// Position: 10, Width: 1
    using OVRE10 = BitField<10, 1>;
    constexpr uint32_t OVRE10_Pos = 10;
    constexpr uint32_t OVRE10_Msk = OVRE10::mask;

    /// Overrun Error 11
    /// Position: 11, Width: 1
    using OVRE11 = BitField<11, 1>;
    constexpr uint32_t OVRE11_Pos = 11;
    constexpr uint32_t OVRE11_Msk = OVRE11::mask;

}  // namespace over

/// CWR - AFEC Compare Window Register
namespace cwr {
    /// Low Threshold
    /// Position: 0, Width: 16
    using LOWTHRES = BitField<0, 16>;
    constexpr uint32_t LOWTHRES_Pos = 0;
    constexpr uint32_t LOWTHRES_Msk = LOWTHRES::mask;

    /// High Threshold
    /// Position: 16, Width: 16
    using HIGHTHRES = BitField<16, 16>;
    constexpr uint32_t HIGHTHRES_Pos = 16;
    constexpr uint32_t HIGHTHRES_Msk = HIGHTHRES::mask;

}  // namespace cwr

/// CGR - AFEC Channel Gain Register
namespace cgr {
    /// Gain for Channel 0
    /// Position: 0, Width: 2
    using GAIN0 = BitField<0, 2>;
    constexpr uint32_t GAIN0_Pos = 0;
    constexpr uint32_t GAIN0_Msk = GAIN0::mask;

    /// Gain for Channel 1
    /// Position: 2, Width: 2
    using GAIN1 = BitField<2, 2>;
    constexpr uint32_t GAIN1_Pos = 2;
    constexpr uint32_t GAIN1_Msk = GAIN1::mask;

    /// Gain for Channel 2
    /// Position: 4, Width: 2
    using GAIN2 = BitField<4, 2>;
    constexpr uint32_t GAIN2_Pos = 4;
    constexpr uint32_t GAIN2_Msk = GAIN2::mask;

    /// Gain for Channel 3
    /// Position: 6, Width: 2
    using GAIN3 = BitField<6, 2>;
    constexpr uint32_t GAIN3_Pos = 6;
    constexpr uint32_t GAIN3_Msk = GAIN3::mask;

    /// Gain for Channel 4
    /// Position: 8, Width: 2
    using GAIN4 = BitField<8, 2>;
    constexpr uint32_t GAIN4_Pos = 8;
    constexpr uint32_t GAIN4_Msk = GAIN4::mask;

    /// Gain for Channel 5
    /// Position: 10, Width: 2
    using GAIN5 = BitField<10, 2>;
    constexpr uint32_t GAIN5_Pos = 10;
    constexpr uint32_t GAIN5_Msk = GAIN5::mask;

    /// Gain for Channel 6
    /// Position: 12, Width: 2
    using GAIN6 = BitField<12, 2>;
    constexpr uint32_t GAIN6_Pos = 12;
    constexpr uint32_t GAIN6_Msk = GAIN6::mask;

    /// Gain for Channel 7
    /// Position: 14, Width: 2
    using GAIN7 = BitField<14, 2>;
    constexpr uint32_t GAIN7_Pos = 14;
    constexpr uint32_t GAIN7_Msk = GAIN7::mask;

    /// Gain for Channel 8
    /// Position: 16, Width: 2
    using GAIN8 = BitField<16, 2>;
    constexpr uint32_t GAIN8_Pos = 16;
    constexpr uint32_t GAIN8_Msk = GAIN8::mask;

    /// Gain for Channel 9
    /// Position: 18, Width: 2
    using GAIN9 = BitField<18, 2>;
    constexpr uint32_t GAIN9_Pos = 18;
    constexpr uint32_t GAIN9_Msk = GAIN9::mask;

    /// Gain for Channel 10
    /// Position: 20, Width: 2
    using GAIN10 = BitField<20, 2>;
    constexpr uint32_t GAIN10_Pos = 20;
    constexpr uint32_t GAIN10_Msk = GAIN10::mask;

    /// Gain for Channel 11
    /// Position: 22, Width: 2
    using GAIN11 = BitField<22, 2>;
    constexpr uint32_t GAIN11_Pos = 22;
    constexpr uint32_t GAIN11_Msk = GAIN11::mask;

}  // namespace cgr

/// DIFFR - AFEC Channel Differential Register
namespace diffr {
    /// Differential inputs for channel 0
    /// Position: 0, Width: 1
    using DIFF0 = BitField<0, 1>;
    constexpr uint32_t DIFF0_Pos = 0;
    constexpr uint32_t DIFF0_Msk = DIFF0::mask;

    /// Differential inputs for channel 1
    /// Position: 1, Width: 1
    using DIFF1 = BitField<1, 1>;
    constexpr uint32_t DIFF1_Pos = 1;
    constexpr uint32_t DIFF1_Msk = DIFF1::mask;

    /// Differential inputs for channel 2
    /// Position: 2, Width: 1
    using DIFF2 = BitField<2, 1>;
    constexpr uint32_t DIFF2_Pos = 2;
    constexpr uint32_t DIFF2_Msk = DIFF2::mask;

    /// Differential inputs for channel 3
    /// Position: 3, Width: 1
    using DIFF3 = BitField<3, 1>;
    constexpr uint32_t DIFF3_Pos = 3;
    constexpr uint32_t DIFF3_Msk = DIFF3::mask;

    /// Differential inputs for channel 4
    /// Position: 4, Width: 1
    using DIFF4 = BitField<4, 1>;
    constexpr uint32_t DIFF4_Pos = 4;
    constexpr uint32_t DIFF4_Msk = DIFF4::mask;

    /// Differential inputs for channel 5
    /// Position: 5, Width: 1
    using DIFF5 = BitField<5, 1>;
    constexpr uint32_t DIFF5_Pos = 5;
    constexpr uint32_t DIFF5_Msk = DIFF5::mask;

    /// Differential inputs for channel 6
    /// Position: 6, Width: 1
    using DIFF6 = BitField<6, 1>;
    constexpr uint32_t DIFF6_Pos = 6;
    constexpr uint32_t DIFF6_Msk = DIFF6::mask;

    /// Differential inputs for channel 7
    /// Position: 7, Width: 1
    using DIFF7 = BitField<7, 1>;
    constexpr uint32_t DIFF7_Pos = 7;
    constexpr uint32_t DIFF7_Msk = DIFF7::mask;

    /// Differential inputs for channel 8
    /// Position: 8, Width: 1
    using DIFF8 = BitField<8, 1>;
    constexpr uint32_t DIFF8_Pos = 8;
    constexpr uint32_t DIFF8_Msk = DIFF8::mask;

    /// Differential inputs for channel 9
    /// Position: 9, Width: 1
    using DIFF9 = BitField<9, 1>;
    constexpr uint32_t DIFF9_Pos = 9;
    constexpr uint32_t DIFF9_Msk = DIFF9::mask;

    /// Differential inputs for channel 10
    /// Position: 10, Width: 1
    using DIFF10 = BitField<10, 1>;
    constexpr uint32_t DIFF10_Pos = 10;
    constexpr uint32_t DIFF10_Msk = DIFF10::mask;

    /// Differential inputs for channel 11
    /// Position: 11, Width: 1
    using DIFF11 = BitField<11, 1>;
    constexpr uint32_t DIFF11_Pos = 11;
    constexpr uint32_t DIFF11_Msk = DIFF11::mask;

}  // namespace diffr

/// CSELR - AFEC Channel Selection Register
namespace cselr {
    /// Channel Selection
    /// Position: 0, Width: 4
    using CSEL = BitField<0, 4>;
    constexpr uint32_t CSEL_Pos = 0;
    constexpr uint32_t CSEL_Msk = CSEL::mask;

}  // namespace cselr

/// CDR - AFEC Channel Data Register
namespace cdr {
    /// Converted Data
    /// Position: 0, Width: 16
    using DATA = BitField<0, 16>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace cdr

/// COCR - AFEC Channel Offset Compensation Register
namespace cocr {
    /// Analog Offset
    /// Position: 0, Width: 10
    using AOFF = BitField<0, 10>;
    constexpr uint32_t AOFF_Pos = 0;
    constexpr uint32_t AOFF_Msk = AOFF::mask;

}  // namespace cocr

/// TEMPMR - AFEC Temperature Sensor Mode Register
namespace tempmr {
    /// Temperature Sensor RTC Trigger Mode
    /// Position: 0, Width: 1
    using RTCT = BitField<0, 1>;
    constexpr uint32_t RTCT_Pos = 0;
    constexpr uint32_t RTCT_Msk = RTCT::mask;

    /// Temperature Comparison Mode
    /// Position: 4, Width: 2
    using TEMPCMPMOD = BitField<4, 2>;
    constexpr uint32_t TEMPCMPMOD_Pos = 4;
    constexpr uint32_t TEMPCMPMOD_Msk = TEMPCMPMOD::mask;
    /// Enumerated values for TEMPCMPMOD
    namespace tempcmpmod {
        constexpr uint32_t LOW = 0;
        constexpr uint32_t HIGH = 1;
        constexpr uint32_t IN = 2;
        constexpr uint32_t OUT = 3;
    }

}  // namespace tempmr

/// TEMPCWR - AFEC Temperature Compare Window Register
namespace tempcwr {
    /// Temperature Low Threshold
    /// Position: 0, Width: 16
    using TLOWTHRES = BitField<0, 16>;
    constexpr uint32_t TLOWTHRES_Pos = 0;
    constexpr uint32_t TLOWTHRES_Msk = TLOWTHRES::mask;

    /// Temperature High Threshold
    /// Position: 16, Width: 16
    using THIGHTHRES = BitField<16, 16>;
    constexpr uint32_t THIGHTHRES_Pos = 16;
    constexpr uint32_t THIGHTHRES_Msk = THIGHTHRES::mask;

}  // namespace tempcwr

/// ACR - AFEC Analog Control Register
namespace acr {
    /// PGA0 Enable
    /// Position: 2, Width: 1
    using PGA0EN = BitField<2, 1>;
    constexpr uint32_t PGA0EN_Pos = 2;
    constexpr uint32_t PGA0EN_Msk = PGA0EN::mask;

    /// PGA1 Enable
    /// Position: 3, Width: 1
    using PGA1EN = BitField<3, 1>;
    constexpr uint32_t PGA1EN_Pos = 3;
    constexpr uint32_t PGA1EN_Msk = PGA1EN::mask;

    /// AFE Bias Current Control
    /// Position: 8, Width: 2
    using IBCTL = BitField<8, 2>;
    constexpr uint32_t IBCTL_Pos = 8;
    constexpr uint32_t IBCTL_Msk = IBCTL::mask;

}  // namespace acr

/// SHMR - AFEC Sample & Hold Mode Register
namespace shmr {
    /// Dual Sample & Hold for channel 0
    /// Position: 0, Width: 1
    using DUAL0 = BitField<0, 1>;
    constexpr uint32_t DUAL0_Pos = 0;
    constexpr uint32_t DUAL0_Msk = DUAL0::mask;

    /// Dual Sample & Hold for channel 1
    /// Position: 1, Width: 1
    using DUAL1 = BitField<1, 1>;
    constexpr uint32_t DUAL1_Pos = 1;
    constexpr uint32_t DUAL1_Msk = DUAL1::mask;

    /// Dual Sample & Hold for channel 2
    /// Position: 2, Width: 1
    using DUAL2 = BitField<2, 1>;
    constexpr uint32_t DUAL2_Pos = 2;
    constexpr uint32_t DUAL2_Msk = DUAL2::mask;

    /// Dual Sample & Hold for channel 3
    /// Position: 3, Width: 1
    using DUAL3 = BitField<3, 1>;
    constexpr uint32_t DUAL3_Pos = 3;
    constexpr uint32_t DUAL3_Msk = DUAL3::mask;

    /// Dual Sample & Hold for channel 4
    /// Position: 4, Width: 1
    using DUAL4 = BitField<4, 1>;
    constexpr uint32_t DUAL4_Pos = 4;
    constexpr uint32_t DUAL4_Msk = DUAL4::mask;

    /// Dual Sample & Hold for channel 5
    /// Position: 5, Width: 1
    using DUAL5 = BitField<5, 1>;
    constexpr uint32_t DUAL5_Pos = 5;
    constexpr uint32_t DUAL5_Msk = DUAL5::mask;

    /// Dual Sample & Hold for channel 6
    /// Position: 6, Width: 1
    using DUAL6 = BitField<6, 1>;
    constexpr uint32_t DUAL6_Pos = 6;
    constexpr uint32_t DUAL6_Msk = DUAL6::mask;

    /// Dual Sample & Hold for channel 7
    /// Position: 7, Width: 1
    using DUAL7 = BitField<7, 1>;
    constexpr uint32_t DUAL7_Pos = 7;
    constexpr uint32_t DUAL7_Msk = DUAL7::mask;

    /// Dual Sample & Hold for channel 8
    /// Position: 8, Width: 1
    using DUAL8 = BitField<8, 1>;
    constexpr uint32_t DUAL8_Pos = 8;
    constexpr uint32_t DUAL8_Msk = DUAL8::mask;

    /// Dual Sample & Hold for channel 9
    /// Position: 9, Width: 1
    using DUAL9 = BitField<9, 1>;
    constexpr uint32_t DUAL9_Pos = 9;
    constexpr uint32_t DUAL9_Msk = DUAL9::mask;

    /// Dual Sample & Hold for channel 10
    /// Position: 10, Width: 1
    using DUAL10 = BitField<10, 1>;
    constexpr uint32_t DUAL10_Pos = 10;
    constexpr uint32_t DUAL10_Msk = DUAL10::mask;

    /// Dual Sample & Hold for channel 11
    /// Position: 11, Width: 1
    using DUAL11 = BitField<11, 1>;
    constexpr uint32_t DUAL11_Pos = 11;
    constexpr uint32_t DUAL11_Msk = DUAL11::mask;

}  // namespace shmr

/// COSR - AFEC Correction Select Register
namespace cosr {
    /// Sample & Hold unit Correction Select
    /// Position: 0, Width: 1
    using CSEL = BitField<0, 1>;
    constexpr uint32_t CSEL_Pos = 0;
    constexpr uint32_t CSEL_Msk = CSEL::mask;

}  // namespace cosr

/// CVR - AFEC Correction Values Register
namespace cvr {
    /// Offset Correction
    /// Position: 0, Width: 16
    using OFFSETCORR = BitField<0, 16>;
    constexpr uint32_t OFFSETCORR_Pos = 0;
    constexpr uint32_t OFFSETCORR_Msk = OFFSETCORR::mask;

    /// Gain Correction
    /// Position: 16, Width: 16
    using GAINCORR = BitField<16, 16>;
    constexpr uint32_t GAINCORR_Pos = 16;
    constexpr uint32_t GAINCORR_Msk = GAINCORR::mask;

}  // namespace cvr

/// CECR - AFEC Channel Error Correction Register
namespace cecr {
    /// Error Correction Enable for channel 0
    /// Position: 0, Width: 1
    using ECORR0 = BitField<0, 1>;
    constexpr uint32_t ECORR0_Pos = 0;
    constexpr uint32_t ECORR0_Msk = ECORR0::mask;

    /// Error Correction Enable for channel 1
    /// Position: 1, Width: 1
    using ECORR1 = BitField<1, 1>;
    constexpr uint32_t ECORR1_Pos = 1;
    constexpr uint32_t ECORR1_Msk = ECORR1::mask;

    /// Error Correction Enable for channel 2
    /// Position: 2, Width: 1
    using ECORR2 = BitField<2, 1>;
    constexpr uint32_t ECORR2_Pos = 2;
    constexpr uint32_t ECORR2_Msk = ECORR2::mask;

    /// Error Correction Enable for channel 3
    /// Position: 3, Width: 1
    using ECORR3 = BitField<3, 1>;
    constexpr uint32_t ECORR3_Pos = 3;
    constexpr uint32_t ECORR3_Msk = ECORR3::mask;

    /// Error Correction Enable for channel 4
    /// Position: 4, Width: 1
    using ECORR4 = BitField<4, 1>;
    constexpr uint32_t ECORR4_Pos = 4;
    constexpr uint32_t ECORR4_Msk = ECORR4::mask;

    /// Error Correction Enable for channel 5
    /// Position: 5, Width: 1
    using ECORR5 = BitField<5, 1>;
    constexpr uint32_t ECORR5_Pos = 5;
    constexpr uint32_t ECORR5_Msk = ECORR5::mask;

    /// Error Correction Enable for channel 6
    /// Position: 6, Width: 1
    using ECORR6 = BitField<6, 1>;
    constexpr uint32_t ECORR6_Pos = 6;
    constexpr uint32_t ECORR6_Msk = ECORR6::mask;

    /// Error Correction Enable for channel 7
    /// Position: 7, Width: 1
    using ECORR7 = BitField<7, 1>;
    constexpr uint32_t ECORR7_Pos = 7;
    constexpr uint32_t ECORR7_Msk = ECORR7::mask;

    /// Error Correction Enable for channel 8
    /// Position: 8, Width: 1
    using ECORR8 = BitField<8, 1>;
    constexpr uint32_t ECORR8_Pos = 8;
    constexpr uint32_t ECORR8_Msk = ECORR8::mask;

    /// Error Correction Enable for channel 9
    /// Position: 9, Width: 1
    using ECORR9 = BitField<9, 1>;
    constexpr uint32_t ECORR9_Pos = 9;
    constexpr uint32_t ECORR9_Msk = ECORR9::mask;

    /// Error Correction Enable for channel 10
    /// Position: 10, Width: 1
    using ECORR10 = BitField<10, 1>;
    constexpr uint32_t ECORR10_Pos = 10;
    constexpr uint32_t ECORR10_Msk = ECORR10::mask;

    /// Error Correction Enable for channel 11
    /// Position: 11, Width: 1
    using ECORR11 = BitField<11, 1>;
    constexpr uint32_t ECORR11_Pos = 11;
    constexpr uint32_t ECORR11_Msk = ECORR11::mask;

}  // namespace cecr

/// WPMR - AFEC Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 4277315;
    }

}  // namespace wpmr

/// WPSR - AFEC Write Protection Status Register
namespace wpsr {
    /// Write Protect Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::same70::atsame70j19b::afec0
