# RV32
This is an RTL design for a RV32I core written entirely in verilog HDL.

This uses a 5stage Risc pipelining

The design has been implemented for basys3 board 

![alt text](https://github.com/arpiths/RV32/blob/master/Annotation%202022-07-25%20175232.jpg)

It implements the 37 base instructions mentioned in the spec and not the FENCE ECALL EBREAK

