****************************************
Report : Time Based Power
Design : lenet
Version: R-2020.09
Date   : Sat May 28 16:58:44 2022
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           2.867e-04 8.847e-05 1.364e-08 3.752e-04 (18.28%)  i
register                5.524e-05 2.084e-05 2.628e-07 7.634e-05 ( 3.72%)  
combinational           8.973e-04 7.010e-04 2.543e-06 1.601e-03 (78.00%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 8.103e-04   (39.48%)
  Cell Internal Power  = 1.239e-03   (60.38%)
  Cell Leakage Power   = 2.820e-06   ( 0.14%)
                         ---------
Total Power            = 2.052e-03  (100.00%)

X Transition Power     = 9.964e-05
Glitching Power        = 1.752e-06

Peak Power             =    0.0505
Peak Time              = 64170.531

1
