5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd merge3a.vcd -o merge3a.cdd -v merge3a.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" merge3a.v 9 31 1
2 1 13 d000d 1 1 8 0 0 c
2 2 13 90009 2 1 c 0 0 b
2 3 13 9000d 2 8 2028c 1 2 1 2 10102
2 4 13 50005 0 1 400 0 0 a
2 5 13 5000d 2 36 f00e 3 4
2 6 15 8000c 1 3d 121002 0 0 1 2 2 $u0
1 b 11 830005 1 0 0 0 1 1 1002
1 c 11 830008 1 0 0 0 1 1 2
1 a 13 30005 1 0 0 0 1 1 1002
4 5 5 5
4 6 0 0
3 1 main.$u0 "main.$u0" merge3a.v 0 20 1
2 7 16 50008 1 0 20008 0 0 1 4 1
2 8 16 10001 0 1 400 0 0 b
2 9 16 10008 1 37 1100a 7 8
2 10 17 50008 1 0 20008 0 0 1 4 1
2 11 17 10001 0 1 400 0 0 c
2 12 17 10008 1 37 a 10 11
2 13 18 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 14 18 10002 2 2c 22000a 13 0 32 2 aa aa aa aa aa aa aa aa
2 15 19 c000f 1 0 20004 0 0 1 4 0
2 16 19 80008 0 1 400 0 0 b
2 17 19 8000f 1 37 6 15 16
4 17 0 0
4 14 17 0
4 12 14 14
4 9 12 12
3 1 main.$u1 "main.$u1" merge3a.v 0 29 1
