
MPPT sensing unit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a260  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800a3f0  0800a3f0  0001a3f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7ec  0800a7ec  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a7ec  0800a7ec  0001a7ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7f4  0800a7f4  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7f4  0800a7f4  0001a7f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a7f8  0800a7f8  0001a7f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a7fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200001d8  0800a9d4  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  0800a9d4  000205b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b28d  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ea6  00000000  00000000  0003b4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017c8  00000000  00000000  0003f380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000125c  00000000  00000000  00040b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e7e  00000000  00000000  00041da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f692  00000000  00000000  00067c22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1a5c  00000000  00000000  000872b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007464  00000000  00000000  00168d10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  00170174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a3d8 	.word	0x0800a3d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800a3d8 	.word	0x0800a3d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <HSB_ADC_Select_ChannelE>:
const float Vref = 3.3;
const float twelfBitADC = 4096;
const float unitValue = Vref / twelfBitADC * 1000;
const float sensitivity = 1000.0 / 264.0;// 1000mA per 265 mV

void HSB_ADC_Select_ChannelE (void) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000eaa:	463b      	mov	r3, r7
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
 8000eb8:	615a      	str	r2, [r3, #20]
	  sConfig.Channel = ADC_CHANNEL_5;
 8000eba:	4b0d      	ldr	r3, [pc, #52]	; (8000ef0 <HSB_ADC_Select_ChannelE+0x4c>)
 8000ebc:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ebe:	2306      	movs	r3, #6
 8000ec0:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ec6:	237f      	movs	r3, #127	; 0x7f
 8000ec8:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000eca:	2304      	movs	r3, #4
 8000ecc:	613b      	str	r3, [r7, #16]
	  sConfig.Offset = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ed2:	463b      	mov	r3, r7
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <HSB_ADC_Select_ChannelE+0x50>)
 8000ed8:	f001 fc2c 	bl	8002734 <HAL_ADC_ConfigChannel>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <HSB_ADC_Select_ChannelE+0x42>
	  {
	    Error_Handler();
 8000ee2:	f000 fc39 	bl	8001758 <Error_Handler>
	  }
}
 8000ee6:	bf00      	nop
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	14f00020 	.word	0x14f00020
 8000ef4:	20000218 	.word	0x20000218

08000ef8 <HSB_ADC_Select_ChannelF>:

void HSB_ADC_Select_ChannelF (void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000efe:	463b      	mov	r3, r7
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
 8000f0c:	615a      	str	r2, [r3, #20]
	  sConfig.Channel = ADC_CHANNEL_6;
 8000f0e:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <HSB_ADC_Select_ChannelF+0x3c>)
 8000f10:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f12:	2306      	movs	r3, #6
 8000f14:	607b      	str	r3, [r7, #4]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f16:	463b      	mov	r3, r7
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4807      	ldr	r0, [pc, #28]	; (8000f38 <HSB_ADC_Select_ChannelF+0x40>)
 8000f1c:	f001 fc0a 	bl	8002734 <HAL_ADC_ConfigChannel>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <HSB_ADC_Select_ChannelF+0x32>
	  {
	    Error_Handler();
 8000f26:	f000 fc17 	bl	8001758 <Error_Handler>
	  }
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	19200040 	.word	0x19200040
 8000f38:	20000218 	.word	0x20000218

08000f3c <HSB_ReadCurrentModule>:

uint16_t HSB_ReadCurrentModule(int channel){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	if 		(channel == 0) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d102      	bne.n	8000f50 <HSB_ReadCurrentModule+0x14>
		HSB_ADC_Select_ChannelE();
 8000f4a:	f7ff ffab 	bl	8000ea4 <HSB_ADC_Select_ChannelE>
 8000f4e:	e004      	b.n	8000f5a <HSB_ReadCurrentModule+0x1e>
	}
	else if (channel == 1){
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d101      	bne.n	8000f5a <HSB_ReadCurrentModule+0x1e>
		HSB_ADC_Select_ChannelF();
 8000f56:	f7ff ffcf 	bl	8000ef8 <HSB_ADC_Select_ChannelF>
	}

	HAL_ADC_Start(&hadc1);
 8000f5a:	4826      	ldr	r0, [pc, #152]	; (8000ff4 <HSB_ReadCurrentModule+0xb8>)
 8000f5c:	f001 fab8 	bl	80024d0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f60:	f04f 31ff 	mov.w	r1, #4294967295
 8000f64:	4823      	ldr	r0, [pc, #140]	; (8000ff4 <HSB_ReadCurrentModule+0xb8>)
 8000f66:	f001 fb49 	bl	80025fc <HAL_ADC_PollForConversion>
	rawValues[channel] = HAL_ADC_GetValue(&hadc1);
 8000f6a:	4822      	ldr	r0, [pc, #136]	; (8000ff4 <HSB_ReadCurrentModule+0xb8>)
 8000f6c:	f001 fbd5 	bl	800271a <HAL_ADC_GetValue>
 8000f70:	4603      	mov	r3, r0
 8000f72:	b299      	uxth	r1, r3
 8000f74:	4a20      	ldr	r2, [pc, #128]	; (8000ff8 <HSB_ReadCurrentModule+0xbc>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	HAL_ADC_Stop(&hadc1);
 8000f7c:	481d      	ldr	r0, [pc, #116]	; (8000ff4 <HSB_ReadCurrentModule+0xb8>)
 8000f7e:	f001 fb0a 	bl	8002596 <HAL_ADC_Stop>

	raw = (uint16_t) rawValues[channel];
 8000f82:	4a1d      	ldr	r2, [pc, #116]	; (8000ff8 <HSB_ReadCurrentModule+0xbc>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f8a:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <HSB_ReadCurrentModule+0xc0>)
 8000f8c:	801a      	strh	r2, [r3, #0]
	voltage = unitValue * raw;
 8000f8e:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <HSB_ReadCurrentModule+0xc0>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	ee07 3a90 	vmov	s15, r3
 8000f96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f9a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001000 <HSB_ReadCurrentModule+0xc4>
 8000f9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fa2:	4b18      	ldr	r3, [pc, #96]	; (8001004 <HSB_ReadCurrentModule+0xc8>)
 8000fa4:	edc3 7a00 	vstr	s15, [r3]
	current = (voltage - offset) * sensitivity;
 8000fa8:	4b16      	ldr	r3, [pc, #88]	; (8001004 <HSB_ReadCurrentModule+0xc8>)
 8000faa:	edd3 7a00 	vldr	s15, [r3]
 8000fae:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001008 <HSB_ReadCurrentModule+0xcc>
 8000fb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fb6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800100c <HSB_ReadCurrentModule+0xd0>
 8000fba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fbe:	4b14      	ldr	r3, [pc, #80]	; (8001010 <HSB_ReadCurrentModule+0xd4>)
 8000fc0:	edc3 7a00 	vstr	s15, [r3]
	HSB_DebugPrint("Current Module\n\rChannel: %i\tValue %.2f \n\r", channel, current);
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HSB_ReadCurrentModule+0xd4>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fabd 	bl	8000548 <__aeabi_f2d>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	480f      	ldr	r0, [pc, #60]	; (8001014 <HSB_ReadCurrentModule+0xd8>)
 8000fd6:	f000 f853 	bl	8001080 <HSB_DebugPrint>
	return current;
 8000fda:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <HSB_ReadCurrentModule+0xd4>)
 8000fdc:	edd3 7a00 	vldr	s15, [r3]
 8000fe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fe4:	ee17 3a90 	vmov	r3, s15
 8000fe8:	b29b      	uxth	r3, r3
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000218 	.word	0x20000218
 8000ff8:	200001f8 	.word	0x200001f8
 8000ffc:	200001fc 	.word	0x200001fc
 8001000:	3f4e4000 	.word	0x3f4e4000
 8001004:	20000200 	.word	0x20000200
 8001008:	43a10000 	.word	0x43a10000
 800100c:	40726c9b 	.word	0x40726c9b
 8001010:	200001f4 	.word	0x200001f4
 8001014:	0800a3f0 	.word	0x0800a3f0

08001018 <HSB_CurrentModule>:

void HSB_CurrentModule(float* E, float* F){
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
	HSB_DebugPrint("\n\rstart current\n\r");
 8001022:	480e      	ldr	r0, [pc, #56]	; (800105c <HSB_CurrentModule+0x44>)
 8001024:	f000 f82c 	bl	8001080 <HSB_DebugPrint>
	*E = HSB_ReadCurrentModule(0);
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff ff87 	bl	8000f3c <HSB_ReadCurrentModule>
 800102e:	4603      	mov	r3, r0
 8001030:	ee07 3a90 	vmov	s15, r3
 8001034:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	edc3 7a00 	vstr	s15, [r3]
	*F = HSB_ReadCurrentModule(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f7ff ff7c 	bl	8000f3c <HSB_ReadCurrentModule>
 8001044:	4603      	mov	r3, r0
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	edc3 7a00 	vstr	s15, [r3]
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	0800a41c 	.word	0x0800a41c

08001060 <HSB_DebugPrint_Init>:

//Boolean for turn off debug print
//Make false to turn off
bool HSB_DebugPrintOn = true;

void HSB_DebugPrint_Init(bool input){
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
	HSB_DebugPrintOn = input;
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <HSB_DebugPrint_Init+0x1c>)
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	7013      	strb	r3, [r2, #0]
	}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000000 	.word	0x20000000

08001080 <HSB_DebugPrint>:

void HSB_DebugPrint(const char *x, ...){
 8001080:	b40f      	push	{r0, r1, r2, r3}
 8001082:	b580      	push	{r7, lr}
 8001084:	af00      	add	r7, sp, #0
	if(HSB_DebugPrintOn){
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <HSB_DebugPrint+0x38>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00e      	beq.n	80010ac <HSB_DebugPrint+0x2c>
		//UART variables
		sprintf(msg,x);
 800108e:	68b9      	ldr	r1, [r7, #8]
 8001090:	480a      	ldr	r0, [pc, #40]	; (80010bc <HSB_DebugPrint+0x3c>)
 8001092:	f007 f843 	bl	800811c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *) msg, strlen(msg), HAL_MAX_DELAY);
 8001096:	4809      	ldr	r0, [pc, #36]	; (80010bc <HSB_DebugPrint+0x3c>)
 8001098:	f7ff f8ea 	bl	8000270 <strlen>
 800109c:	4603      	mov	r3, r0
 800109e:	b29a      	uxth	r2, r3
 80010a0:	f04f 33ff 	mov.w	r3, #4294967295
 80010a4:	4905      	ldr	r1, [pc, #20]	; (80010bc <HSB_DebugPrint+0x3c>)
 80010a6:	4806      	ldr	r0, [pc, #24]	; (80010c0 <HSB_DebugPrint+0x40>)
 80010a8:	f005 fe44 	bl	8006d34 <HAL_UART_Transmit>
	}
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010b4:	b004      	add	sp, #16
 80010b6:	4770      	bx	lr
 80010b8:	20000000 	.word	0x20000000
 80010bc:	20000204 	.word	0x20000204
 80010c0:	200003e0 	.word	0x200003e0

080010c4 <HSB_VoltageModule_Init>:
const float ADCFactor = ReferenceVoltage / ADCBits;
//conversion factor to acount for the voltage divider on the PCB
//58.7 is the total resistance of the devider and 2.7 the small resistor
const float converionFactor = 1 / 2.7 * 58.7;

void HSB_VoltageModule_Init(uint8_t adress){
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
	i2cAddress = (adress << 1) | 0b0;
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <HSB_VoltageModule_Init+0x20>)
 80010d6:	701a      	strb	r2, [r3, #0]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	20000001 	.word	0x20000001

080010e8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010ec:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <MX_ADC1_Init+0x78>)
 80010ee:	4a1d      	ldr	r2, [pc, #116]	; (8001164 <MX_ADC1_Init+0x7c>)
 80010f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010f2:	4b1b      	ldr	r3, [pc, #108]	; (8001160 <MX_ADC1_Init+0x78>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010f8:	4b19      	ldr	r3, [pc, #100]	; (8001160 <MX_ADC1_Init+0x78>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010fe:	4b18      	ldr	r3, [pc, #96]	; (8001160 <MX_ADC1_Init+0x78>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001104:	4b16      	ldr	r3, [pc, #88]	; (8001160 <MX_ADC1_Init+0x78>)
 8001106:	2201      	movs	r2, #1
 8001108:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <MX_ADC1_Init+0x78>)
 800110c:	2204      	movs	r2, #4
 800110e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <MX_ADC1_Init+0x78>)
 8001112:	2200      	movs	r2, #0
 8001114:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001116:	4b12      	ldr	r3, [pc, #72]	; (8001160 <MX_ADC1_Init+0x78>)
 8001118:	2200      	movs	r2, #0
 800111a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <MX_ADC1_Init+0x78>)
 800111e:	2201      	movs	r2, #1
 8001120:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001122:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <MX_ADC1_Init+0x78>)
 8001124:	2200      	movs	r2, #0
 8001126:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800112a:	4b0d      	ldr	r3, [pc, #52]	; (8001160 <MX_ADC1_Init+0x78>)
 800112c:	2200      	movs	r2, #0
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <MX_ADC1_Init+0x78>)
 8001132:	2200      	movs	r2, #0
 8001134:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <MX_ADC1_Init+0x78>)
 8001138:	2200      	movs	r2, #0
 800113a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <MX_ADC1_Init+0x78>)
 8001140:	2200      	movs	r2, #0
 8001142:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001144:	4b06      	ldr	r3, [pc, #24]	; (8001160 <MX_ADC1_Init+0x78>)
 8001146:	2200      	movs	r2, #0
 8001148:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114c:	4804      	ldr	r0, [pc, #16]	; (8001160 <MX_ADC1_Init+0x78>)
 800114e:	f001 f87d 	bl	800224c <HAL_ADC_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001158:	f000 fafe 	bl	8001758 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000218 	.word	0x20000218
 8001164:	50040000 	.word	0x50040000

08001168 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b09e      	sub	sp, #120	; 0x78
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001180:	f107 0310 	add.w	r3, r7, #16
 8001184:	2254      	movs	r2, #84	; 0x54
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f007 f82a 	bl	80081e2 <memset>
  if(adcHandle->Instance==ADC1)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a25      	ldr	r2, [pc, #148]	; (8001228 <HAL_ADC_MspInit+0xc0>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d143      	bne.n	8001220 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001198:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800119c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800119e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80011a2:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80011a4:	2301      	movs	r3, #1
 80011a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80011ac:	2310      	movs	r3, #16
 80011ae:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80011b0:	2307      	movs	r3, #7
 80011b2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80011b4:	2302      	movs	r3, #2
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80011bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	4618      	mov	r0, r3
 80011c8:	f004 fb48 	bl	800585c <HAL_RCCEx_PeriphCLKConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80011d2:	f000 fac1 	bl	8001758 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011d6:	4b15      	ldr	r3, [pc, #84]	; (800122c <HAL_ADC_MspInit+0xc4>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	4a14      	ldr	r2, [pc, #80]	; (800122c <HAL_ADC_MspInit+0xc4>)
 80011dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80011e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e2:	4b12      	ldr	r3, [pc, #72]	; (800122c <HAL_ADC_MspInit+0xc4>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <HAL_ADC_MspInit+0xc4>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f2:	4a0e      	ldr	r2, [pc, #56]	; (800122c <HAL_ADC_MspInit+0xc4>)
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <HAL_ADC_MspInit+0xc4>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Current_E_Pin|Current_F_Pin;
 8001206:	2303      	movs	r3, #3
 8001208:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800120a:	230b      	movs	r3, #11
 800120c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001216:	4619      	mov	r1, r3
 8001218:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121c:	f002 fc14 	bl	8003a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001220:	bf00      	nop
 8001222:	3778      	adds	r7, #120	; 0x78
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	50040000 	.word	0x50040000
 800122c:	40021000 	.word	0x40021000

08001230 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001236:	4a1c      	ldr	r2, [pc, #112]	; (80012a8 <MX_CAN1_Init+0x78>)
 8001238:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 800123a:	4b1a      	ldr	r3, [pc, #104]	; (80012a4 <MX_CAN1_Init+0x74>)
 800123c:	2208      	movs	r2, #8
 800123e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001240:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001246:	4b17      	ldr	r3, [pc, #92]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 800124c:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <MX_CAN1_Init+0x74>)
 800124e:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001252:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001254:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001256:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800125a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800125c:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <MX_CAN1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001262:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001268:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <MX_CAN1_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800126e:	4b0d      	ldr	r3, [pc, #52]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001274:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800127a:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <MX_CAN1_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001280:	4808      	ldr	r0, [pc, #32]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001282:	f001 ffda 	bl	800323a <HAL_CAN_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800128c:	f000 fa64 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001290:	4804      	ldr	r0, [pc, #16]	; (80012a4 <MX_CAN1_Init+0x74>)
 8001292:	f002 f8cd 	bl	8003430 <HAL_CAN_Start>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_CAN1_Init+0x70>
    	    Error_Handler();
 800129c:	f000 fa5c 	bl	8001758 <Error_Handler>
    	}
  /* USER CODE END CAN1_Init 2 */

}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	2000027c 	.word	0x2000027c
 80012a8:	40006400 	.word	0x40006400

080012ac <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	; 0x28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a18      	ldr	r2, [pc, #96]	; (800132c <HAL_CAN_MspInit+0x80>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d129      	bne.n	8001322 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <HAL_CAN_MspInit+0x84>)
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	4a17      	ldr	r2, [pc, #92]	; (8001330 <HAL_CAN_MspInit+0x84>)
 80012d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012d8:	6593      	str	r3, [r2, #88]	; 0x58
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <HAL_CAN_MspInit+0x84>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <HAL_CAN_MspInit+0x84>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ea:	4a11      	ldr	r2, [pc, #68]	; (8001330 <HAL_CAN_MspInit+0x84>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <HAL_CAN_MspInit+0x84>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 80012fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001304:	2302      	movs	r3, #2
 8001306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001310:	2309      	movs	r3, #9
 8001312:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	4619      	mov	r1, r3
 800131a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131e:	f002 fb93 	bl	8003a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001322:	bf00      	nop
 8001324:	3728      	adds	r7, #40	; 0x28
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40006400 	.word	0x40006400
 8001330:	40021000 	.word	0x40021000

08001334 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800133a:	4b10      	ldr	r3, [pc, #64]	; (800137c <MX_DMA_Init+0x48>)
 800133c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800133e:	4a0f      	ldr	r2, [pc, #60]	; (800137c <MX_DMA_Init+0x48>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6493      	str	r3, [r2, #72]	; 0x48
 8001346:	4b0d      	ldr	r3, [pc, #52]	; (800137c <MX_DMA_Init+0x48>)
 8001348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2100      	movs	r1, #0
 8001356:	2010      	movs	r0, #16
 8001358:	f002 f989 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800135c:	2010      	movs	r0, #16
 800135e:	f002 f9a2 	bl	80036a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	2100      	movs	r1, #0
 8001366:	2011      	movs	r0, #17
 8001368:	f002 f981 	bl	800366e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800136c:	2011      	movs	r0, #17
 800136e:	f002 f99a 	bl	80036a6 <HAL_NVIC_EnableIRQ>

}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000

08001380 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001396:	4b24      	ldr	r3, [pc, #144]	; (8001428 <MX_GPIO_Init+0xa8>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139a:	4a23      	ldr	r2, [pc, #140]	; (8001428 <MX_GPIO_Init+0xa8>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a2:	4b21      	ldr	r3, [pc, #132]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b2:	4a1d      	ldr	r2, [pc, #116]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ba:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ca:	4a17      	ldr	r2, [pc, #92]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013cc:	f043 0302 	orr.w	r3, r3, #2
 80013d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <MX_GPIO_Init+0xa8>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	2108      	movs	r1, #8
 80013e2:	4812      	ldr	r0, [pc, #72]	; (800142c <MX_GPIO_Init+0xac>)
 80013e4:	f002 fc9a 	bl	8003d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 80013e8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001400:	f002 fb22 	bl	8003a48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001404:	2308      	movs	r3, #8
 8001406:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001408:	2301      	movs	r3, #1
 800140a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001410:	2300      	movs	r3, #0
 8001412:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001414:	f107 030c 	add.w	r3, r7, #12
 8001418:	4619      	mov	r1, r3
 800141a:	4804      	ldr	r0, [pc, #16]	; (800142c <MX_GPIO_Init+0xac>)
 800141c:	f002 fb14 	bl	8003a48 <HAL_GPIO_Init>

}
 8001420:	bf00      	nop
 8001422:	3720      	adds	r7, #32
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40021000 	.word	0x40021000
 800142c:	48000400 	.word	0x48000400

08001430 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001434:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001436:	4a1c      	ldr	r2, [pc, #112]	; (80014a8 <MX_I2C1_Init+0x78>)
 8001438:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800143a:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <MX_I2C1_Init+0x74>)
 800143c:	4a1b      	ldr	r2, [pc, #108]	; (80014ac <MX_I2C1_Init+0x7c>)
 800143e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001446:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001448:	2201      	movs	r2, #1
 800144a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800144c:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <MX_I2C1_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001452:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <MX_I2C1_Init+0x74>)
 800145a:	2200      	movs	r2, #0
 800145c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800145e:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001464:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800146a:	480e      	ldr	r0, [pc, #56]	; (80014a4 <MX_I2C1_Init+0x74>)
 800146c:	f002 fc6e 	bl	8003d4c <HAL_I2C_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001476:	f000 f96f 	bl	8001758 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800147a:	2100      	movs	r1, #0
 800147c:	4809      	ldr	r0, [pc, #36]	; (80014a4 <MX_I2C1_Init+0x74>)
 800147e:	f003 faaa 	bl	80049d6 <HAL_I2CEx_ConfigAnalogFilter>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001488:	f000 f966 	bl	8001758 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800148c:	2100      	movs	r1, #0
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_I2C1_Init+0x74>)
 8001490:	f003 faec 	bl	8004a6c <HAL_I2CEx_ConfigDigitalFilter>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800149a:	f000 f95d 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200002a4 	.word	0x200002a4
 80014a8:	40005400 	.word	0x40005400
 80014ac:	00707cbb 	.word	0x00707cbb

080014b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b09e      	sub	sp, #120	; 0x78
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014c8:	f107 0310 	add.w	r3, r7, #16
 80014cc:	2254      	movs	r2, #84	; 0x54
 80014ce:	2100      	movs	r1, #0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f006 fe86 	bl	80081e2 <memset>
  if(i2cHandle->Instance==I2C1)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a50      	ldr	r2, [pc, #320]	; (800161c <HAL_I2C_MspInit+0x16c>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	f040 8098 	bne.w	8001612 <HAL_I2C_MspInit+0x162>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014e2:	2340      	movs	r3, #64	; 0x40
 80014e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	4618      	mov	r0, r3
 80014f0:	f004 f9b4 	bl	800585c <HAL_RCCEx_PeriphCLKConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80014fa:	f000 f92d 	bl	8001758 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	4b48      	ldr	r3, [pc, #288]	; (8001620 <HAL_I2C_MspInit+0x170>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001502:	4a47      	ldr	r2, [pc, #284]	; (8001620 <HAL_I2C_MspInit+0x170>)
 8001504:	f043 0302 	orr.w	r3, r3, #2
 8001508:	64d3      	str	r3, [r2, #76]	; 0x4c
 800150a:	4b45      	ldr	r3, [pc, #276]	; (8001620 <HAL_I2C_MspInit+0x170>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8001516:	23c0      	movs	r3, #192	; 0xc0
 8001518:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800151a:	2312      	movs	r3, #18
 800151c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800151e:	2301      	movs	r3, #1
 8001520:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001526:	2304      	movs	r3, #4
 8001528:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800152e:	4619      	mov	r1, r3
 8001530:	483c      	ldr	r0, [pc, #240]	; (8001624 <HAL_I2C_MspInit+0x174>)
 8001532:	f002 fa89 	bl	8003a48 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001536:	4b3a      	ldr	r3, [pc, #232]	; (8001620 <HAL_I2C_MspInit+0x170>)
 8001538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153a:	4a39      	ldr	r2, [pc, #228]	; (8001620 <HAL_I2C_MspInit+0x170>)
 800153c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001540:	6593      	str	r3, [r2, #88]	; 0x58
 8001542:	4b37      	ldr	r3, [pc, #220]	; (8001620 <HAL_I2C_MspInit+0x170>)
 8001544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001546:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 800154e:	4b36      	ldr	r3, [pc, #216]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001550:	4a36      	ldr	r2, [pc, #216]	; (800162c <HAL_I2C_MspInit+0x17c>)
 8001552:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 8001554:	4b34      	ldr	r3, [pc, #208]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001556:	2203      	movs	r2, #3
 8001558:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800155a:	4b33      	ldr	r3, [pc, #204]	; (8001628 <HAL_I2C_MspInit+0x178>)
 800155c:	2200      	movs	r2, #0
 800155e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001560:	4b31      	ldr	r3, [pc, #196]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800156c:	4b2e      	ldr	r3, [pc, #184]	; (8001628 <HAL_I2C_MspInit+0x178>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001572:	4b2d      	ldr	r3, [pc, #180]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001578:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <HAL_I2C_MspInit+0x178>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800157e:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001584:	4828      	ldr	r0, [pc, #160]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001586:	f002 f8a9 	bl	80036dc <HAL_DMA_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <HAL_I2C_MspInit+0xe4>
    {
      Error_Handler();
 8001590:	f000 f8e2 	bl	8001758 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a24      	ldr	r2, [pc, #144]	; (8001628 <HAL_I2C_MspInit+0x178>)
 8001598:	63da      	str	r2, [r3, #60]	; 0x3c
 800159a:	4a23      	ldr	r2, [pc, #140]	; (8001628 <HAL_I2C_MspInit+0x178>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80015a0:	4b23      	ldr	r3, [pc, #140]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015a2:	4a24      	ldr	r2, [pc, #144]	; (8001634 <HAL_I2C_MspInit+0x184>)
 80015a4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 80015a6:	4b22      	ldr	r3, [pc, #136]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015a8:	2203      	movs	r2, #3
 80015aa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015ac:	4b20      	ldr	r3, [pc, #128]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015ae:	2210      	movs	r2, #16
 80015b0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015b2:	4b1f      	ldr	r3, [pc, #124]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015ba:	2280      	movs	r2, #128	; 0x80
 80015bc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015c4:	4b1a      	ldr	r3, [pc, #104]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80015ca:	4b19      	ldr	r3, [pc, #100]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80015d6:	4816      	ldr	r0, [pc, #88]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015d8:	f002 f880 	bl	80036dc <HAL_DMA_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <HAL_I2C_MspInit+0x136>
    {
      Error_Handler();
 80015e2:	f000 f8b9 	bl	8001758 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a11      	ldr	r2, [pc, #68]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015ea:	639a      	str	r2, [r3, #56]	; 0x38
 80015ec:	4a10      	ldr	r2, [pc, #64]	; (8001630 <HAL_I2C_MspInit+0x180>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2100      	movs	r1, #0
 80015f6:	201f      	movs	r0, #31
 80015f8:	f002 f839 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80015fc:	201f      	movs	r0, #31
 80015fe:	f002 f852 	bl	80036a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	2100      	movs	r1, #0
 8001606:	2020      	movs	r0, #32
 8001608:	f002 f831 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800160c:	2020      	movs	r0, #32
 800160e:	f002 f84a 	bl	80036a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001612:	bf00      	nop
 8001614:	3778      	adds	r7, #120	; 0x78
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40005400 	.word	0x40005400
 8001620:	40021000 	.word	0x40021000
 8001624:	48000400 	.word	0x48000400
 8001628:	200002f8 	.word	0x200002f8
 800162c:	40020080 	.word	0x40020080
 8001630:	20000340 	.word	0x20000340
 8001634:	4002006c 	.word	0x4002006c

08001638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800163c:	f000 fb7b 	bl	8001d36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001640:	f000 f81e 	bl	8001680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001644:	f7ff fe9c 	bl	8001380 <MX_GPIO_Init>
  MX_DMA_Init();
 8001648:	f7ff fe74 	bl	8001334 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800164c:	f000 fab0 	bl	8001bb0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001650:	f7ff fd4a 	bl	80010e8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001654:	f7ff feec 	bl	8001430 <MX_I2C1_Init>
  MX_CAN1_Init();
 8001658:	f7ff fdea 	bl	8001230 <MX_CAN1_Init>
  MX_TIM2_Init();
 800165c:	f000 f9da 	bl	8001a14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HSB_DebugPrint_Init(true);
 8001660:	2001      	movs	r0, #1
 8001662:	f7ff fcfd 	bl	8001060 <HSB_DebugPrint_Init>
  HSB_VoltageModule_Init(0x68);
 8001666:	2068      	movs	r0, #104	; 0x68
 8001668:	f7ff fd2c 	bl	80010c4 <HSB_VoltageModule_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HSB_CurrentModule(&CurrentE, &CurrentF);
 800166c:	4902      	ldr	r1, [pc, #8]	; (8001678 <main+0x40>)
 800166e:	4803      	ldr	r0, [pc, #12]	; (800167c <main+0x44>)
 8001670:	f7ff fcd2 	bl	8001018 <HSB_CurrentModule>
 8001674:	e7fa      	b.n	800166c <main+0x34>
 8001676:	bf00      	nop
 8001678:	2000038c 	.word	0x2000038c
 800167c:	20000388 	.word	0x20000388

08001680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b096      	sub	sp, #88	; 0x58
 8001684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001686:	f107 0314 	add.w	r3, r7, #20
 800168a:	2244      	movs	r2, #68	; 0x44
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f006 fda7 	bl	80081e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001694:	463b      	mov	r3, r7
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]
 80016a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016a2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80016a6:	f003 fa4b 	bl	8004b40 <HAL_PWREx_ControlVoltageScaling>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80016b0:	f000 f852 	bl	8001758 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80016b4:	f003 fa26 	bl	8004b04 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80016b8:	4b21      	ldr	r3, [pc, #132]	; (8001740 <SystemClock_Config+0xc0>)
 80016ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016be:	4a20      	ldr	r2, [pc, #128]	; (8001740 <SystemClock_Config+0xc0>)
 80016c0:	f023 0318 	bic.w	r3, r3, #24
 80016c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80016c8:	2314      	movs	r3, #20
 80016ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80016cc:	2301      	movs	r3, #1
 80016ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016d0:	2301      	movs	r3, #1
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016d8:	2360      	movs	r3, #96	; 0x60
 80016da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016dc:	2302      	movs	r3, #2
 80016de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80016e0:	2301      	movs	r3, #1
 80016e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016e4:	2301      	movs	r3, #1
 80016e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80016e8:	2310      	movs	r3, #16
 80016ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016ec:	2307      	movs	r3, #7
 80016ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016f0:	2302      	movs	r3, #2
 80016f2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016f4:	2302      	movs	r3, #2
 80016f6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4618      	mov	r0, r3
 80016fe:	f003 fa75 	bl	8004bec <HAL_RCC_OscConfig>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001708:	f000 f826 	bl	8001758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800170c:	230f      	movs	r3, #15
 800170e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001710:	2303      	movs	r3, #3
 8001712:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001720:	463b      	mov	r3, r7
 8001722:	2101      	movs	r1, #1
 8001724:	4618      	mov	r0, r3
 8001726:	f003 fe75 	bl	8005414 <HAL_RCC_ClockConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001730:	f000 f812 	bl	8001758 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001734:	f004 fa88 	bl	8005c48 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001738:	bf00      	nop
 800173a:	3758      	adds	r7, #88	; 0x58
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000

08001744 <HAL_TIM_PeriodElapsedCallback>:
	  Error_Handler ();
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	//function to run on interval interupt
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800175c:	b672      	cpsid	i
}
 800175e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001760:	e7fe      	b.n	8001760 <Error_Handler+0x8>
	...

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <HAL_MspInit+0x44>)
 800176c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800176e:	4a0e      	ldr	r2, [pc, #56]	; (80017a8 <HAL_MspInit+0x44>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6613      	str	r3, [r2, #96]	; 0x60
 8001776:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_MspInit+0x44>)
 8001778:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <HAL_MspInit+0x44>)
 8001784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001786:	4a08      	ldr	r2, [pc, #32]	; (80017a8 <HAL_MspInit+0x44>)
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800178c:	6593      	str	r3, [r2, #88]	; 0x58
 800178e:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <HAL_MspInit+0x44>)
 8001790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000

080017ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b0:	e7fe      	b.n	80017b0 <NMI_Handler+0x4>

080017b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b6:	e7fe      	b.n	80017b6 <HardFault_Handler+0x4>

080017b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017bc:	e7fe      	b.n	80017bc <MemManage_Handler+0x4>

080017be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017be:	b480      	push	{r7}
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c2:	e7fe      	b.n	80017c2 <BusFault_Handler+0x4>

080017c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c8:	e7fe      	b.n	80017c8 <UsageFault_Handler+0x4>

080017ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017f8:	f000 faf2 	bl	8001de0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}

08001800 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001804:	4802      	ldr	r0, [pc, #8]	; (8001810 <DMA1_Channel6_IRQHandler+0x10>)
 8001806:	f002 f862 	bl	80038ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000340 	.word	0x20000340

08001814 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001818:	4802      	ldr	r0, [pc, #8]	; (8001824 <DMA1_Channel7_IRQHandler+0x10>)
 800181a:	f002 f858 	bl	80038ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	200002f8 	.word	0x200002f8

08001828 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <TIM2_IRQHandler+0x10>)
 800182e:	f004 fbc5 	bl	8005fbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000394 	.word	0x20000394

0800183c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <I2C1_EV_IRQHandler+0x10>)
 8001842:	f002 fb1e 	bl	8003e82 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200002a4 	.word	0x200002a4

08001850 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <I2C1_ER_IRQHandler+0x10>)
 8001856:	f002 fb2e 	bl	8003eb6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	200002a4 	.word	0x200002a4

08001864 <_getpid>:
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
 8001868:	2301      	movs	r3, #1
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <_kill>:
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
 800187e:	f006 fd03 	bl	8008288 <__errno>
 8001882:	4603      	mov	r3, r0
 8001884:	2216      	movs	r2, #22
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	f04f 33ff 	mov.w	r3, #4294967295
 800188c:	4618      	mov	r0, r3
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <_exit>:
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	f04f 31ff 	mov.w	r1, #4294967295
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff ffe7 	bl	8001874 <_kill>
 80018a6:	e7fe      	b.n	80018a6 <_exit+0x12>

080018a8 <_read>:
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e00a      	b.n	80018d0 <_read+0x28>
 80018ba:	f3af 8000 	nop.w
 80018be:	4601      	mov	r1, r0
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	60ba      	str	r2, [r7, #8]
 80018c6:	b2ca      	uxtb	r2, r1
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	3301      	adds	r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dbf0      	blt.n	80018ba <_read+0x12>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4618      	mov	r0, r3
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <_write>:
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	e009      	b.n	8001908 <_write+0x26>
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	1c5a      	adds	r2, r3, #1
 80018f8:	60ba      	str	r2, [r7, #8]
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f3af 8000 	nop.w
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	3301      	adds	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	429a      	cmp	r2, r3
 800190e:	dbf1      	blt.n	80018f4 <_write+0x12>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <_close>:
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_fstat>:
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	2300      	movs	r3, #0
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <_isatty>:
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
 800195a:	2301      	movs	r3, #1
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <_lseek>:
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
 8001974:	2300      	movs	r3, #0
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <_sbrk>:
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	4a14      	ldr	r2, [pc, #80]	; (80019e0 <_sbrk+0x5c>)
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <_sbrk+0x60>)
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <_sbrk+0x22>
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <_sbrk+0x64>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <_sbrk+0x68>)
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <_sbrk+0x64>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d207      	bcs.n	80019c4 <_sbrk+0x40>
 80019b4:	f006 fc68 	bl	8008288 <__errno>
 80019b8:	4603      	mov	r3, r0
 80019ba:	220c      	movs	r2, #12
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
 80019c2:	e009      	b.n	80019d8 <_sbrk+0x54>
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <_sbrk+0x64>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <_sbrk+0x64>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	4a05      	ldr	r2, [pc, #20]	; (80019e8 <_sbrk+0x64>)
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20010000 	.word	0x20010000
 80019e4:	00000400 	.word	0x00000400
 80019e8:	20000390 	.word	0x20000390
 80019ec:	200005b8 	.word	0x200005b8

080019f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019f4:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <SystemInit+0x20>)
 80019f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019fa:	4a05      	ldr	r2, [pc, #20]	; (8001a10 <SystemInit+0x20>)
 80019fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08e      	sub	sp, #56	; 0x38
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a34:	463b      	mov	r3, r7
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
 8001a40:	611a      	str	r2, [r3, #16]
 8001a42:	615a      	str	r2, [r3, #20]
 8001a44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a46:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000 - 1;
 8001a4e:	4b2b      	ldr	r3, [pc, #172]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a50:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001a54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a56:	4b29      	ldr	r3, [pc, #164]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001a5c:	4b27      	ldr	r3, [pc, #156]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a5e:	220a      	movs	r2, #10
 8001a60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a62:	4b26      	ldr	r3, [pc, #152]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a68:	4b24      	ldr	r3, [pc, #144]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a6e:	4823      	ldr	r0, [pc, #140]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a70:	f004 f9ec 	bl	8005e4c <HAL_TIM_Base_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a7a:	f7ff fe6d 	bl	8001758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a88:	4619      	mov	r1, r3
 8001a8a:	481c      	ldr	r0, [pc, #112]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a8c:	f004 fc12 	bl	80062b4 <HAL_TIM_ConfigClockSource>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a96:	f7ff fe5f 	bl	8001758 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001a9a:	4818      	ldr	r0, [pc, #96]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001a9c:	f004 fa2d 	bl	8005efa <HAL_TIM_OC_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001aa6:	f7ff fe57 	bl	8001758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ab2:	f107 031c 	add.w	r3, r7, #28
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4810      	ldr	r0, [pc, #64]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001aba:	f005 f869 	bl	8006b90 <HAL_TIMEx_MasterConfigSynchronization>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001ac4:	f7ff fe48 	bl	8001758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_FORCED_ACTIVE;
 8001ac8:	2350      	movs	r3, #80	; 0x50
 8001aca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ad8:	463b      	mov	r3, r7
 8001ada:	2200      	movs	r2, #0
 8001adc:	4619      	mov	r1, r3
 8001ade:	4807      	ldr	r0, [pc, #28]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001ae0:	f004 fb6e 	bl	80061c0 <HAL_TIM_OC_ConfigChannel>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001aea:	f7ff fe35 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001aee:	4803      	ldr	r0, [pc, #12]	; (8001afc <MX_TIM2_Init+0xe8>)
 8001af0:	f000 f82a 	bl	8001b48 <HAL_TIM_MspPostInit>

}
 8001af4:	bf00      	nop
 8001af6:	3738      	adds	r7, #56	; 0x38
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000394 	.word	0x20000394

08001b00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b10:	d113      	bne.n	8001b3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b12:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <HAL_TIM_Base_MspInit+0x44>)
 8001b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b16:	4a0b      	ldr	r2, [pc, #44]	; (8001b44 <HAL_TIM_Base_MspInit+0x44>)
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <HAL_TIM_Base_MspInit+0x44>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	201c      	movs	r0, #28
 8001b30:	f001 fd9d 	bl	800366e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b34:	201c      	movs	r0, #28
 8001b36:	f001 fdb6 	bl	80036a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000

08001b48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b088      	sub	sp, #32
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b68:	d11c      	bne.n	8001ba4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <HAL_TIM_MspPostInit+0x64>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	4a0f      	ldr	r2, [pc, #60]	; (8001bac <HAL_TIM_MspPostInit+0x64>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <HAL_TIM_MspPostInit+0x64>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIMER2_Pin;
 8001b82:	2320      	movs	r3, #32
 8001b84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b92:	2301      	movs	r3, #1
 8001b94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIMER2_GPIO_Port, &GPIO_InitStruct);
 8001b96:	f107 030c 	add.w	r3, r7, #12
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ba0:	f001 ff52 	bl	8003a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ba4:	bf00      	nop
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000

08001bb0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bb4:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bb6:	4a15      	ldr	r2, [pc, #84]	; (8001c0c <MX_USART2_UART_Init+0x5c>)
 8001bb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bba:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bc2:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bce:	4b0e      	ldr	r3, [pc, #56]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bda:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001be0:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001be6:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bf2:	4805      	ldr	r0, [pc, #20]	; (8001c08 <MX_USART2_UART_Init+0x58>)
 8001bf4:	f005 f850 	bl	8006c98 <HAL_UART_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001bfe:	f7ff fdab 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200003e0 	.word	0x200003e0
 8001c0c:	40004400 	.word	0x40004400

08001c10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b09e      	sub	sp, #120	; 0x78
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c28:	f107 0310 	add.w	r3, r7, #16
 8001c2c:	2254      	movs	r2, #84	; 0x54
 8001c2e:	2100      	movs	r1, #0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f006 fad6 	bl	80081e2 <memset>
  if(uartHandle->Instance==USART2)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a28      	ldr	r2, [pc, #160]	; (8001cdc <HAL_UART_MspInit+0xcc>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d148      	bne.n	8001cd2 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c40:	2302      	movs	r3, #2
 8001c42:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c44:	2300      	movs	r3, #0
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c48:	f107 0310 	add.w	r3, r7, #16
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f003 fe05 	bl	800585c <HAL_RCCEx_PeriphCLKConfig>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c58:	f7ff fd7e 	bl	8001758 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c5c:	4b20      	ldr	r3, [pc, #128]	; (8001ce0 <HAL_UART_MspInit+0xd0>)
 8001c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c60:	4a1f      	ldr	r2, [pc, #124]	; (8001ce0 <HAL_UART_MspInit+0xd0>)
 8001c62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c66:	6593      	str	r3, [r2, #88]	; 0x58
 8001c68:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <HAL_UART_MspInit+0xd0>)
 8001c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c74:	4b1a      	ldr	r3, [pc, #104]	; (8001ce0 <HAL_UART_MspInit+0xd0>)
 8001c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c78:	4a19      	ldr	r2, [pc, #100]	; (8001ce0 <HAL_UART_MspInit+0xd0>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c80:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <HAL_UART_MspInit+0xd0>)
 8001c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c9c:	2307      	movs	r3, #7
 8001c9e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001ca0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001caa:	f001 fecd 	bl	8003a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001cae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001cb2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001cc4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cce:	f001 febb 	bl	8003a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3778      	adds	r7, #120	; 0x78
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40004400 	.word	0x40004400
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <Reset_Handler>:
 8001ce4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d1c <LoopForever+0x2>
 8001ce8:	f7ff fe82 	bl	80019f0 <SystemInit>
 8001cec:	480c      	ldr	r0, [pc, #48]	; (8001d20 <LoopForever+0x6>)
 8001cee:	490d      	ldr	r1, [pc, #52]	; (8001d24 <LoopForever+0xa>)
 8001cf0:	4a0d      	ldr	r2, [pc, #52]	; (8001d28 <LoopForever+0xe>)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	e002      	b.n	8001cfc <LoopCopyDataInit>

08001cf6 <CopyDataInit>:
 8001cf6:	58d4      	ldr	r4, [r2, r3]
 8001cf8:	50c4      	str	r4, [r0, r3]
 8001cfa:	3304      	adds	r3, #4

08001cfc <LoopCopyDataInit>:
 8001cfc:	18c4      	adds	r4, r0, r3
 8001cfe:	428c      	cmp	r4, r1
 8001d00:	d3f9      	bcc.n	8001cf6 <CopyDataInit>
 8001d02:	4a0a      	ldr	r2, [pc, #40]	; (8001d2c <LoopForever+0x12>)
 8001d04:	4c0a      	ldr	r4, [pc, #40]	; (8001d30 <LoopForever+0x16>)
 8001d06:	2300      	movs	r3, #0
 8001d08:	e001      	b.n	8001d0e <LoopFillZerobss>

08001d0a <FillZerobss>:
 8001d0a:	6013      	str	r3, [r2, #0]
 8001d0c:	3204      	adds	r2, #4

08001d0e <LoopFillZerobss>:
 8001d0e:	42a2      	cmp	r2, r4
 8001d10:	d3fb      	bcc.n	8001d0a <FillZerobss>
 8001d12:	f006 fabf 	bl	8008294 <__libc_init_array>
 8001d16:	f7ff fc8f 	bl	8001638 <main>

08001d1a <LoopForever>:
 8001d1a:	e7fe      	b.n	8001d1a <LoopForever>
 8001d1c:	20010000 	.word	0x20010000
 8001d20:	20000000 	.word	0x20000000
 8001d24:	200001d8 	.word	0x200001d8
 8001d28:	0800a7fc 	.word	0x0800a7fc
 8001d2c:	200001d8 	.word	0x200001d8
 8001d30:	200005b8 	.word	0x200005b8

08001d34 <ADC1_IRQHandler>:
 8001d34:	e7fe      	b.n	8001d34 <ADC1_IRQHandler>

08001d36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f001 fc89 	bl	8003658 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d46:	2000      	movs	r0, #0
 8001d48:	f000 f80e 	bl	8001d68 <HAL_InitTick>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d002      	beq.n	8001d58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	71fb      	strb	r3, [r7, #7]
 8001d56:	e001      	b.n	8001d5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d58:	f7ff fd04 	bl	8001764 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d70:	2300      	movs	r3, #0
 8001d72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d74:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <HAL_InitTick+0x6c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d023      	beq.n	8001dc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d7c:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <HAL_InitTick+0x70>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <HAL_InitTick+0x6c>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	4619      	mov	r1, r3
 8001d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d92:	4618      	mov	r0, r3
 8001d94:	f001 fc95 	bl	80036c2 <HAL_SYSTICK_Config>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10f      	bne.n	8001dbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b0f      	cmp	r3, #15
 8001da2:	d809      	bhi.n	8001db8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001da4:	2200      	movs	r2, #0
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dac:	f001 fc5f 	bl	800366e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001db0:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <HAL_InitTick+0x74>)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e007      	b.n	8001dc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
 8001dbc:	e004      	b.n	8001dc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	73fb      	strb	r3, [r7, #15]
 8001dc2:	e001      	b.n	8001dc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2000000c 	.word	0x2000000c
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	20000008 	.word	0x20000008

08001de0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_IncTick+0x20>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	461a      	mov	r2, r3
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_IncTick+0x24>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4413      	add	r3, r2
 8001df0:	4a04      	ldr	r2, [pc, #16]	; (8001e04 <HAL_IncTick+0x24>)
 8001df2:	6013      	str	r3, [r2, #0]
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	2000000c 	.word	0x2000000c
 8001e04:	20000468 	.word	0x20000468

08001e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e0c:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <HAL_GetTick+0x14>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000468 	.word	0x20000468

08001e20 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	609a      	str	r2, [r3, #8]
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	609a      	str	r2, [r3, #8]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	3360      	adds	r3, #96	; 0x60
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <LL_ADC_SetOffset+0x44>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001ec0:	bf00      	nop
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	03fff000 	.word	0x03fff000

08001ed0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	3360      	adds	r3, #96	; 0x60
 8001ede:	461a      	mov	r2, r3
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3714      	adds	r7, #20
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b087      	sub	sp, #28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3360      	adds	r3, #96	; 0x60
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f26:	bf00      	nop
 8001f28:	371c      	adds	r7, #28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e000      	b.n	8001f4c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f4a:	2300      	movs	r3, #0
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b087      	sub	sp, #28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	3330      	adds	r3, #48	; 0x30
 8001f68:	461a      	mov	r2, r3
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	0a1b      	lsrs	r3, r3, #8
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	f003 030c 	and.w	r3, r3, #12
 8001f74:	4413      	add	r3, r2
 8001f76:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f003 031f 	and.w	r3, r3, #31
 8001f82:	211f      	movs	r1, #31
 8001f84:	fa01 f303 	lsl.w	r3, r1, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	401a      	ands	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	0e9b      	lsrs	r3, r3, #26
 8001f90:	f003 011f 	and.w	r1, r3, #31
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	f003 031f 	and.w	r3, r3, #31
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fa4:	bf00      	nop
 8001fa6:	371c      	adds	r7, #28
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3314      	adds	r3, #20
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	0e5b      	lsrs	r3, r3, #25
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	f003 0304 	and.w	r3, r3, #4
 8001fcc:	4413      	add	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	0d1b      	lsrs	r3, r3, #20
 8001fd8:	f003 031f 	and.w	r3, r3, #31
 8001fdc:	2107      	movs	r1, #7
 8001fde:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	401a      	ands	r2, r3
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	0d1b      	lsrs	r3, r3, #20
 8001fea:	f003 031f 	and.w	r3, r3, #31
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ffa:	bf00      	nop
 8001ffc:	371c      	adds	r7, #28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	60b9      	str	r1, [r7, #8]
 8002012:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002020:	43db      	mvns	r3, r3
 8002022:	401a      	ands	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f003 0318 	and.w	r3, r3, #24
 800202a:	4908      	ldr	r1, [pc, #32]	; (800204c <LL_ADC_SetChannelSingleDiff+0x44>)
 800202c:	40d9      	lsrs	r1, r3
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	400b      	ands	r3, r1
 8002032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002036:	431a      	orrs	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800203e:	bf00      	nop
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	0007ffff 	.word	0x0007ffff

08002050 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002060:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6093      	str	r3, [r2, #8]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002084:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002088:	d101      	bne.n	800208e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800208a:	2301      	movs	r3, #1
 800208c:	e000      	b.n	8002090 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80020ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020d8:	d101      	bne.n	80020de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020da:	2301      	movs	r3, #1
 80020dc:	e000      	b.n	80020e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002100:	f043 0201 	orr.w	r2, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002124:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002128:	f043 0202 	orr.w	r2, r3, #2
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	2b01      	cmp	r3, #1
 800214e:	d101      	bne.n	8002154 <LL_ADC_IsEnabled+0x18>
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <LL_ADC_IsEnabled+0x1a>
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr

08002162 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b02      	cmp	r3, #2
 8002174:	d101      	bne.n	800217a <LL_ADC_IsDisableOngoing+0x18>
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <LL_ADC_IsDisableOngoing+0x1a>
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002198:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800219c:	f043 0204 	orr.w	r2, r3, #4
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021c4:	f043 0210 	orr.w	r2, r3, #16
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b04      	cmp	r3, #4
 80021ea:	d101      	bne.n	80021f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80021ec:	2301      	movs	r3, #1
 80021ee:	e000      	b.n	80021f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800220e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002212:	f043 0220 	orr.w	r2, r3, #32
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b08      	cmp	r3, #8
 8002238:	d101      	bne.n	800223e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b088      	sub	sp, #32
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e126      	b.n	80024b4 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002270:	2b00      	cmp	r3, #0
 8002272:	d109      	bne.n	8002288 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7fe ff77 	bl	8001168 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fef1 	bl	8002074 <LL_ADC_IsDeepPowerDownEnabled>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d004      	beq.n	80022a2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fed7 	bl	8002050 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ff0c 	bl	80020c4 <LL_ADC_IsInternalRegulatorEnabled>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d115      	bne.n	80022de <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fef0 	bl	800209c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022bc:	4b7f      	ldr	r3, [pc, #508]	; (80024bc <HAL_ADC_Init+0x270>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	099b      	lsrs	r3, r3, #6
 80022c2:	4a7f      	ldr	r2, [pc, #508]	; (80024c0 <HAL_ADC_Init+0x274>)
 80022c4:	fba2 2303 	umull	r2, r3, r2, r3
 80022c8:	099b      	lsrs	r3, r3, #6
 80022ca:	3301      	adds	r3, #1
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022d0:	e002      	b.n	80022d8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3b01      	subs	r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f9      	bne.n	80022d2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff feee 	bl	80020c4 <LL_ADC_IsInternalRegulatorEnabled>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10d      	bne.n	800230a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f2:	f043 0210 	orr.w	r2, r3, #16
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022fe:	f043 0201 	orr.w	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff ff62 	bl	80021d8 <LL_ADC_REG_IsConversionOngoing>
 8002314:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	2b00      	cmp	r3, #0
 8002320:	f040 80bf 	bne.w	80024a2 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	2b00      	cmp	r3, #0
 8002328:	f040 80bb 	bne.w	80024a2 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002330:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002334:	f043 0202 	orr.w	r2, r3, #2
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fefb 	bl	800213c <LL_ADC_IsEnabled>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10b      	bne.n	8002364 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800234c:	485d      	ldr	r0, [pc, #372]	; (80024c4 <HAL_ADC_Init+0x278>)
 800234e:	f7ff fef5 	bl	800213c <LL_ADC_IsEnabled>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d105      	bne.n	8002364 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4619      	mov	r1, r3
 800235e:	485a      	ldr	r0, [pc, #360]	; (80024c8 <HAL_ADC_Init+0x27c>)
 8002360:	f7ff fd5e 	bl	8001e20 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	7e5b      	ldrb	r3, [r3, #25]
 8002368:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800236e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002374:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800237a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002382:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d106      	bne.n	80023a0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002396:	3b01      	subs	r3, #1
 8002398:	045b      	lsls	r3, r3, #17
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	4313      	orrs	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d009      	beq.n	80023bc <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ac:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	4b42      	ldr	r3, [pc, #264]	; (80024cc <HAL_ADC_Init+0x280>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	6812      	ldr	r2, [r2, #0]
 80023ca:	69b9      	ldr	r1, [r7, #24]
 80023cc:	430b      	orrs	r3, r1
 80023ce:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff26 	bl	8002226 <LL_ADC_INJ_IsConversionOngoing>
 80023da:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d13d      	bne.n	800245e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d13a      	bne.n	800245e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80023ec:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023f4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80023f6:	4313      	orrs	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002404:	f023 0302 	bic.w	r3, r3, #2
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	69b9      	ldr	r1, [r7, #24]
 800240e:	430b      	orrs	r3, r1
 8002410:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002418:	2b01      	cmp	r3, #1
 800241a:	d118      	bne.n	800244e <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002426:	f023 0304 	bic.w	r3, r3, #4
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002432:	4311      	orrs	r1, r2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002438:	4311      	orrs	r1, r2
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800243e:	430a      	orrs	r2, r1
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	611a      	str	r2, [r3, #16]
 800244c:	e007      	b.n	800245e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d10c      	bne.n	8002480 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	f023 010f 	bic.w	r1, r3, #15
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	1e5a      	subs	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
 800247e:	e007      	b.n	8002490 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 020f 	bic.w	r2, r2, #15
 800248e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002494:	f023 0303 	bic.w	r3, r3, #3
 8002498:	f043 0201 	orr.w	r2, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	655a      	str	r2, [r3, #84]	; 0x54
 80024a0:	e007      	b.n	80024b2 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	f043 0210 	orr.w	r2, r3, #16
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3720      	adds	r7, #32
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20000004 	.word	0x20000004
 80024c0:	053e2d63 	.word	0x053e2d63
 80024c4:	50040000 	.word	0x50040000
 80024c8:	50040300 	.word	0x50040300
 80024cc:	fff0c007 	.word	0xfff0c007

080024d0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff fe7b 	bl	80021d8 <LL_ADC_REG_IsConversionOngoing>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d14f      	bne.n	8002588 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d101      	bne.n	80024f6 <HAL_ADC_Start+0x26>
 80024f2:	2302      	movs	r3, #2
 80024f4:	e04b      	b.n	800258e <HAL_ADC_Start+0xbe>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 fdb6 	bl	8003070 <ADC_Enable>
 8002504:	4603      	mov	r3, r0
 8002506:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d137      	bne.n	800257e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002512:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002516:	f023 0301 	bic.w	r3, r3, #1
 800251a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800252a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800252e:	d106      	bne.n	800253e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002534:	f023 0206 	bic.w	r2, r3, #6
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	659a      	str	r2, [r3, #88]	; 0x58
 800253c:	e002      	b.n	8002544 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	221c      	movs	r2, #28
 800254a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d007      	beq.n	8002572 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002566:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800256a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff fe06 	bl	8002188 <LL_ADC_REG_StartConversion>
 800257c:	e006      	b.n	800258c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002586:	e001      	b.n	800258c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002588:	2302      	movs	r3, #2
 800258a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800258c:	7bfb      	ldrb	r3, [r7, #15]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d101      	bne.n	80025ac <HAL_ADC_Stop+0x16>
 80025a8:	2302      	movs	r3, #2
 80025aa:	e023      	b.n	80025f4 <HAL_ADC_Stop+0x5e>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80025b4:	2103      	movs	r1, #3
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 fc9e 	bl	8002ef8 <ADC_ConversionStop>
 80025bc:	4603      	mov	r3, r0
 80025be:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d111      	bne.n	80025ea <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 fdd8 	bl	800317c <ADC_Disable>
 80025cc:	4603      	mov	r3, r0
 80025ce:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025da:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025de:	f023 0301 	bic.w	r3, r3, #1
 80025e2:	f043 0201 	orr.w	r2, r3, #1
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	2b08      	cmp	r3, #8
 800260c:	d102      	bne.n	8002614 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800260e:	2308      	movs	r3, #8
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	e010      	b.n	8002636 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b00      	cmp	r3, #0
 8002620:	d007      	beq.n	8002632 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002626:	f043 0220 	orr.w	r2, r3, #32
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e06f      	b.n	8002712 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002632:	2304      	movs	r3, #4
 8002634:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002636:	f7ff fbe7 	bl	8001e08 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800263c:	e021      	b.n	8002682 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002644:	d01d      	beq.n	8002682 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002646:	f7ff fbdf 	bl	8001e08 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d302      	bcc.n	800265c <HAL_ADC_PollForConversion+0x60>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d112      	bne.n	8002682 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	4013      	ands	r3, r2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10b      	bne.n	8002682 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266e:	f043 0204 	orr.w	r2, r3, #4
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e047      	b.n	8002712 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	4013      	ands	r3, r2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0d6      	beq.n	800263e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002694:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fc46 	bl	8001f32 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d01c      	beq.n	80026e6 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	7e5b      	ldrb	r3, [r3, #25]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d118      	bne.n	80026e6 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d111      	bne.n	80026e6 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026de:	f043 0201 	orr.w	r2, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	655a      	str	r2, [r3, #84]	; 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d104      	bne.n	80026fe <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2208      	movs	r2, #8
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	e008      	b.n	8002710 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d103      	bne.n	8002710 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	220c      	movs	r2, #12
 800270e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800271a:	b480      	push	{r7}
 800271c:	b083      	sub	sp, #12
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b0b6      	sub	sp, #216	; 0xd8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800273e:	2300      	movs	r3, #0
 8002740:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002744:	2300      	movs	r3, #0
 8002746:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800274e:	2b01      	cmp	r3, #1
 8002750:	d101      	bne.n	8002756 <HAL_ADC_ConfigChannel+0x22>
 8002752:	2302      	movs	r3, #2
 8002754:	e3bb      	b.n	8002ece <HAL_ADC_ConfigChannel+0x79a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7ff fd38 	bl	80021d8 <LL_ADC_REG_IsConversionOngoing>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	f040 83a0 	bne.w	8002eb0 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	2b05      	cmp	r3, #5
 800277e:	d824      	bhi.n	80027ca <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	3b02      	subs	r3, #2
 8002786:	2b03      	cmp	r3, #3
 8002788:	d81b      	bhi.n	80027c2 <HAL_ADC_ConfigChannel+0x8e>
 800278a:	a201      	add	r2, pc, #4	; (adr r2, 8002790 <HAL_ADC_ConfigChannel+0x5c>)
 800278c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002790:	080027a1 	.word	0x080027a1
 8002794:	080027a9 	.word	0x080027a9
 8002798:	080027b1 	.word	0x080027b1
 800279c:	080027b9 	.word	0x080027b9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80027a0:	230c      	movs	r3, #12
 80027a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027a6:	e010      	b.n	80027ca <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80027a8:	2312      	movs	r3, #18
 80027aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027ae:	e00c      	b.n	80027ca <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80027b0:	2318      	movs	r3, #24
 80027b2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027b6:	e008      	b.n	80027ca <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80027b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027c0:	e003      	b.n	80027ca <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80027c2:	2306      	movs	r3, #6
 80027c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80027c8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	461a      	mov	r2, r3
 80027d4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80027d8:	f7ff fbbe 	bl	8001f58 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fcf9 	bl	80021d8 <LL_ADC_REG_IsConversionOngoing>
 80027e6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fd19 	bl	8002226 <LL_ADC_INJ_IsConversionOngoing>
 80027f4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f040 81a4 	bne.w	8002b4a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002802:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002806:	2b00      	cmp	r3, #0
 8002808:	f040 819f 	bne.w	8002b4a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6818      	ldr	r0, [r3, #0]
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	6819      	ldr	r1, [r3, #0]
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	461a      	mov	r2, r3
 800281a:	f7ff fbc9 	bl	8001fb0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	08db      	lsrs	r3, r3, #3
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	2b04      	cmp	r3, #4
 800283e:	d00a      	beq.n	8002856 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	6919      	ldr	r1, [r3, #16]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002850:	f7ff fb1a 	bl	8001e88 <LL_ADC_SetOffset>
 8002854:	e179      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2100      	movs	r1, #0
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fb37 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002862:	4603      	mov	r3, r0
 8002864:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002868:	2b00      	cmp	r3, #0
 800286a:	d10a      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x14e>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2100      	movs	r1, #0
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff fb2c 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002878:	4603      	mov	r3, r0
 800287a:	0e9b      	lsrs	r3, r3, #26
 800287c:	f003 021f 	and.w	r2, r3, #31
 8002880:	e01e      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x18c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2100      	movs	r1, #0
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fb21 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 800288e:	4603      	mov	r3, r0
 8002890:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002894:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002898:	fa93 f3a3 	rbit	r3, r3
 800289c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80028a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80028b0:	2320      	movs	r3, #32
 80028b2:	e004      	b.n	80028be <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80028b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028b8:	fab3 f383 	clz	r3, r3
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d105      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x1a4>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	0e9b      	lsrs	r3, r3, #26
 80028d2:	f003 031f 	and.w	r3, r3, #31
 80028d6:	e018      	b.n	800290a <HAL_ADC_ConfigChannel+0x1d6>
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028e4:	fa93 f3a3 	rbit	r3, r3
 80028e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80028ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80028f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80028f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80028fc:	2320      	movs	r3, #32
 80028fe:	e004      	b.n	800290a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002900:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800290a:	429a      	cmp	r2, r3
 800290c:	d106      	bne.n	800291c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2200      	movs	r2, #0
 8002914:	2100      	movs	r1, #0
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff faf0 	bl	8001efc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2101      	movs	r1, #1
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fad4 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10a      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x214>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2101      	movs	r1, #1
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fac9 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	0e9b      	lsrs	r3, r3, #26
 8002942:	f003 021f 	and.w	r2, r3, #31
 8002946:	e01e      	b.n	8002986 <HAL_ADC_ConfigChannel+0x252>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2101      	movs	r1, #1
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fabe 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002954:	4603      	mov	r3, r0
 8002956:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002966:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800296a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800296e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002976:	2320      	movs	r3, #32
 8002978:	e004      	b.n	8002984 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800297a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800297e:	fab3 f383 	clz	r3, r3
 8002982:	b2db      	uxtb	r3, r3
 8002984:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298e:	2b00      	cmp	r3, #0
 8002990:	d105      	bne.n	800299e <HAL_ADC_ConfigChannel+0x26a>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	0e9b      	lsrs	r3, r3, #26
 8002998:	f003 031f 	and.w	r3, r3, #31
 800299c:	e018      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x29c>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80029b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80029b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80029ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80029c2:	2320      	movs	r3, #32
 80029c4:	e004      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80029c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d106      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2200      	movs	r2, #0
 80029da:	2101      	movs	r1, #1
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fa8d 	bl	8001efc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2102      	movs	r1, #2
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff fa71 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 80029ee:	4603      	mov	r3, r0
 80029f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10a      	bne.n	8002a0e <HAL_ADC_ConfigChannel+0x2da>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2102      	movs	r1, #2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fa66 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002a04:	4603      	mov	r3, r0
 8002a06:	0e9b      	lsrs	r3, r3, #26
 8002a08:	f003 021f 	and.w	r2, r3, #31
 8002a0c:	e01e      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x318>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2102      	movs	r1, #2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff fa5b 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a30:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002a34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002a3c:	2320      	movs	r3, #32
 8002a3e:	e004      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002a40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a44:	fab3 f383 	clz	r3, r3
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d105      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x330>
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	0e9b      	lsrs	r3, r3, #26
 8002a5e:	f003 031f 	and.w	r3, r3, #31
 8002a62:	e014      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x35a>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a6c:	fa93 f3a3 	rbit	r3, r3
 8002a70:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002a72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002a78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002a80:	2320      	movs	r3, #32
 8002a82:	e004      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002a84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002a88:	fab3 f383 	clz	r3, r3
 8002a8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d106      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2200      	movs	r2, #0
 8002a98:	2102      	movs	r1, #2
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fa2e 	bl	8001efc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2103      	movs	r1, #3
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fa12 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10a      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x398>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2103      	movs	r1, #3
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fa07 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	0e9b      	lsrs	r3, r3, #26
 8002ac6:	f003 021f 	and.w	r2, r3, #31
 8002aca:	e017      	b.n	8002afc <HAL_ADC_ConfigChannel+0x3c8>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2103      	movs	r1, #3
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff f9fc 	bl	8001ed0 <LL_ADC_GetOffsetChannel>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002adc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ade:	fa93 f3a3 	rbit	r3, r3
 8002ae2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002ae4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ae6:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002ae8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002aee:	2320      	movs	r3, #32
 8002af0:	e003      	b.n	8002afa <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002af2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002af4:	fab3 f383 	clz	r3, r3
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d105      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x3e0>
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	0e9b      	lsrs	r3, r3, #26
 8002b0e:	f003 031f 	and.w	r3, r3, #31
 8002b12:	e011      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x404>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b1c:	fa93 f3a3 	rbit	r3, r3
 8002b20:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002b22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b24:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002b26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002b2c:	2320      	movs	r3, #32
 8002b2e:	e003      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002b30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d106      	bne.n	8002b4a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2200      	movs	r2, #0
 8002b42:	2103      	movs	r1, #3
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff f9d9 	bl	8001efc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff faf4 	bl	800213c <LL_ADC_IsEnabled>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f040 8140 	bne.w	8002ddc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	6819      	ldr	r1, [r3, #0]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	f7ff fa4d 	bl	8002008 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	4a8f      	ldr	r2, [pc, #572]	; (8002db0 <HAL_ADC_ConfigChannel+0x67c>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	f040 8131 	bne.w	8002ddc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10b      	bne.n	8002ba2 <HAL_ADC_ConfigChannel+0x46e>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	0e9b      	lsrs	r3, r3, #26
 8002b90:	3301      	adds	r3, #1
 8002b92:	f003 031f 	and.w	r3, r3, #31
 8002b96:	2b09      	cmp	r3, #9
 8002b98:	bf94      	ite	ls
 8002b9a:	2301      	movls	r3, #1
 8002b9c:	2300      	movhi	r3, #0
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	e019      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x4a2>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002baa:	fa93 f3a3 	rbit	r3, r3
 8002bae:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bb2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002bb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002bba:	2320      	movs	r3, #32
 8002bbc:	e003      	b.n	8002bc6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002bbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bc0:	fab3 f383 	clz	r3, r3
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	2b09      	cmp	r3, #9
 8002bce:	bf94      	ite	ls
 8002bd0:	2301      	movls	r3, #1
 8002bd2:	2300      	movhi	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d079      	beq.n	8002cce <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d107      	bne.n	8002bf6 <HAL_ADC_ConfigChannel+0x4c2>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	0e9b      	lsrs	r3, r3, #26
 8002bec:	3301      	adds	r3, #1
 8002bee:	069b      	lsls	r3, r3, #26
 8002bf0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bf4:	e015      	b.n	8002c22 <HAL_ADC_ConfigChannel+0x4ee>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bfe:	fa93 f3a3 	rbit	r3, r3
 8002c02:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002c04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c06:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002c08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002c0e:	2320      	movs	r3, #32
 8002c10:	e003      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002c12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c14:	fab3 f383 	clz	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	069b      	lsls	r3, r3, #26
 8002c1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x50e>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	0e9b      	lsrs	r3, r3, #26
 8002c34:	3301      	adds	r3, #1
 8002c36:	f003 031f 	and.w	r3, r3, #31
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c40:	e017      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x53e>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002c50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c52:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002c54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e003      	b.n	8002c66 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c60:	fab3 f383 	clz	r3, r3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	3301      	adds	r3, #1
 8002c68:	f003 031f 	and.w	r3, r3, #31
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c72:	ea42 0103 	orr.w	r1, r2, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10a      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x564>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	0e9b      	lsrs	r3, r3, #26
 8002c88:	3301      	adds	r3, #1
 8002c8a:	f003 021f 	and.w	r2, r3, #31
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	051b      	lsls	r3, r3, #20
 8002c96:	e018      	b.n	8002cca <HAL_ADC_ConfigChannel+0x596>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca0:	fa93 f3a3 	rbit	r3, r3
 8002ca4:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002cb0:	2320      	movs	r3, #32
 8002cb2:	e003      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb6:	fab3 f383 	clz	r3, r3
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f003 021f 	and.w	r2, r3, #31
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4413      	add	r3, r2
 8002cc8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cca:	430b      	orrs	r3, r1
 8002ccc:	e081      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d107      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x5b6>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	0e9b      	lsrs	r3, r3, #26
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	069b      	lsls	r3, r3, #26
 8002ce4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ce8:	e015      	b.n	8002d16 <HAL_ADC_ConfigChannel+0x5e2>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf2:	fa93 f3a3 	rbit	r3, r3
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002d02:	2320      	movs	r3, #32
 8002d04:	e003      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d08:	fab3 f383 	clz	r3, r3
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	3301      	adds	r3, #1
 8002d10:	069b      	lsls	r3, r3, #26
 8002d12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d109      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x602>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	0e9b      	lsrs	r3, r3, #26
 8002d28:	3301      	adds	r3, #1
 8002d2a:	f003 031f 	and.w	r3, r3, #31
 8002d2e:	2101      	movs	r1, #1
 8002d30:	fa01 f303 	lsl.w	r3, r1, r3
 8002d34:	e017      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x632>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	fa93 f3a3 	rbit	r3, r3
 8002d42:	61bb      	str	r3, [r7, #24]
  return result;
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d48:	6a3b      	ldr	r3, [r7, #32]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002d4e:	2320      	movs	r3, #32
 8002d50:	e003      	b.n	8002d5a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	fab3 f383 	clz	r3, r3
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	2101      	movs	r1, #1
 8002d62:	fa01 f303 	lsl.w	r3, r1, r3
 8002d66:	ea42 0103 	orr.w	r1, r2, r3
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10d      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x65e>
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	0e9b      	lsrs	r3, r3, #26
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	f003 021f 	and.w	r2, r3, #31
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	3b1e      	subs	r3, #30
 8002d8a:	051b      	lsls	r3, r3, #20
 8002d8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d90:	e01e      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x69c>
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	fa93 f3a3 	rbit	r3, r3
 8002d9e:	60fb      	str	r3, [r7, #12]
  return result;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d104      	bne.n	8002db4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002daa:	2320      	movs	r3, #32
 8002dac:	e006      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x688>
 8002dae:	bf00      	nop
 8002db0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	fab3 f383 	clz	r3, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f003 021f 	and.w	r2, r3, #31
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4413      	add	r3, r2
 8002dc8:	3b1e      	subs	r3, #30
 8002dca:	051b      	lsls	r3, r3, #20
 8002dcc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dd0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	f7ff f8ea 	bl	8001fb0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	4b3d      	ldr	r3, [pc, #244]	; (8002ed8 <HAL_ADC_ConfigChannel+0x7a4>)
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d06c      	beq.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002de8:	483c      	ldr	r0, [pc, #240]	; (8002edc <HAL_ADC_ConfigChannel+0x7a8>)
 8002dea:	f7ff f83f 	bl	8001e6c <LL_ADC_GetCommonPathInternalCh>
 8002dee:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a3a      	ldr	r2, [pc, #232]	; (8002ee0 <HAL_ADC_ConfigChannel+0x7ac>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d127      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002dfc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d121      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a35      	ldr	r2, [pc, #212]	; (8002ee4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d157      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e16:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	482f      	ldr	r0, [pc, #188]	; (8002edc <HAL_ADC_ConfigChannel+0x7a8>)
 8002e1e:	f7ff f812 	bl	8001e46 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e22:	4b31      	ldr	r3, [pc, #196]	; (8002ee8 <HAL_ADC_ConfigChannel+0x7b4>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	099b      	lsrs	r3, r3, #6
 8002e28:	4a30      	ldr	r2, [pc, #192]	; (8002eec <HAL_ADC_ConfigChannel+0x7b8>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	099b      	lsrs	r3, r3, #6
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e3c:	e002      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	3b01      	subs	r3, #1
 8002e42:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f9      	bne.n	8002e3e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e4a:	e03a      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a27      	ldr	r2, [pc, #156]	; (8002ef0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d113      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10d      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a1f      	ldr	r2, [pc, #124]	; (8002ee4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d12a      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e74:	4619      	mov	r1, r3
 8002e76:	4819      	ldr	r0, [pc, #100]	; (8002edc <HAL_ADC_ConfigChannel+0x7a8>)
 8002e78:	f7fe ffe5 	bl	8001e46 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e7c:	e021      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a1c      	ldr	r2, [pc, #112]	; (8002ef4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d11c      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002e88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d116      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a12      	ldr	r2, [pc, #72]	; (8002ee4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d111      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ea2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	480c      	ldr	r0, [pc, #48]	; (8002edc <HAL_ADC_ConfigChannel+0x7a8>)
 8002eaa:	f7fe ffcc 	bl	8001e46 <LL_ADC_SetCommonPathInternalCh>
 8002eae:	e008      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb4:	f043 0220 	orr.w	r2, r3, #32
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002eca:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	37d8      	adds	r7, #216	; 0xd8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	80080000 	.word	0x80080000
 8002edc:	50040300 	.word	0x50040300
 8002ee0:	c7520000 	.word	0xc7520000
 8002ee4:	50040000 	.word	0x50040000
 8002ee8:	20000004 	.word	0x20000004
 8002eec:	053e2d63 	.word	0x053e2d63
 8002ef0:	cb840000 	.word	0xcb840000
 8002ef4:	80000001 	.word	0x80000001

08002ef8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b088      	sub	sp, #32
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff f962 	bl	80021d8 <LL_ADC_REG_IsConversionOngoing>
 8002f14:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff f983 	bl	8002226 <LL_ADC_INJ_IsConversionOngoing>
 8002f20:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d103      	bne.n	8002f30 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f000 8098 	beq.w	8003060 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d02a      	beq.n	8002f94 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	7e5b      	ldrb	r3, [r3, #25]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d126      	bne.n	8002f94 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	7e1b      	ldrb	r3, [r3, #24]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d122      	bne.n	8002f94 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002f52:	e014      	b.n	8002f7e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	4a45      	ldr	r2, [pc, #276]	; (800306c <ADC_ConversionStop+0x174>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d90d      	bls.n	8002f78 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f60:	f043 0210 	orr.w	r2, r3, #16
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6c:	f043 0201 	orr.w	r2, r3, #1
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e074      	b.n	8003062 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f88:	2b40      	cmp	r3, #64	; 0x40
 8002f8a:	d1e3      	bne.n	8002f54 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2240      	movs	r2, #64	; 0x40
 8002f92:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d014      	beq.n	8002fc4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7ff f91a 	bl	80021d8 <LL_ADC_REG_IsConversionOngoing>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00c      	beq.n	8002fc4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff f8d7 	bl	8002162 <LL_ADC_IsDisableOngoing>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d104      	bne.n	8002fc4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff f8f6 	bl	80021b0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d014      	beq.n	8002ff4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff f929 	bl	8002226 <LL_ADC_INJ_IsConversionOngoing>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00c      	beq.n	8002ff4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7ff f8bf 	bl	8002162 <LL_ADC_IsDisableOngoing>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d104      	bne.n	8002ff4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff f905 	bl	80021fe <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d005      	beq.n	8003006 <ADC_ConversionStop+0x10e>
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d105      	bne.n	800300c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003000:	230c      	movs	r3, #12
 8003002:	617b      	str	r3, [r7, #20]
        break;
 8003004:	e005      	b.n	8003012 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003006:	2308      	movs	r3, #8
 8003008:	617b      	str	r3, [r7, #20]
        break;
 800300a:	e002      	b.n	8003012 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800300c:	2304      	movs	r3, #4
 800300e:	617b      	str	r3, [r7, #20]
        break;
 8003010:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003012:	f7fe fef9 	bl	8001e08 <HAL_GetTick>
 8003016:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003018:	e01b      	b.n	8003052 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800301a:	f7fe fef5 	bl	8001e08 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b05      	cmp	r3, #5
 8003026:	d914      	bls.n	8003052 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	4013      	ands	r3, r2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00d      	beq.n	8003052 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303a:	f043 0210 	orr.w	r2, r3, #16
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	f043 0201 	orr.w	r2, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e007      	b.n	8003062 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	4013      	ands	r3, r2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d1dc      	bne.n	800301a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3720      	adds	r7, #32
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	a33fffff 	.word	0xa33fffff

08003070 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003078:	2300      	movs	r3, #0
 800307a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff f85b 	bl	800213c <LL_ADC_IsEnabled>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d169      	bne.n	8003160 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689a      	ldr	r2, [r3, #8]
 8003092:	4b36      	ldr	r3, [pc, #216]	; (800316c <ADC_Enable+0xfc>)
 8003094:	4013      	ands	r3, r2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00d      	beq.n	80030b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309e:	f043 0210 	orr.w	r2, r3, #16
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030aa:	f043 0201 	orr.w	r2, r3, #1
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e055      	b.n	8003162 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff f816 	bl	80020ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80030c0:	482b      	ldr	r0, [pc, #172]	; (8003170 <ADC_Enable+0x100>)
 80030c2:	f7fe fed3 	bl	8001e6c <LL_ADC_GetCommonPathInternalCh>
 80030c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80030c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d013      	beq.n	80030f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030d0:	4b28      	ldr	r3, [pc, #160]	; (8003174 <ADC_Enable+0x104>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	099b      	lsrs	r3, r3, #6
 80030d6:	4a28      	ldr	r2, [pc, #160]	; (8003178 <ADC_Enable+0x108>)
 80030d8:	fba2 2303 	umull	r2, r3, r2, r3
 80030dc:	099b      	lsrs	r3, r3, #6
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030ea:	e002      	b.n	80030f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f9      	bne.n	80030ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80030f8:	f7fe fe86 	bl	8001e08 <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030fe:	e028      	b.n	8003152 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff f819 	bl	800213c <LL_ADC_IsEnabled>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d104      	bne.n	800311a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4618      	mov	r0, r3
 8003116:	f7fe ffe9 	bl	80020ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800311a:	f7fe fe75 	bl	8001e08 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d914      	bls.n	8003152 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b01      	cmp	r3, #1
 8003134:	d00d      	beq.n	8003152 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800313a:	f043 0210 	orr.w	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003146:	f043 0201 	orr.w	r2, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e007      	b.n	8003162 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b01      	cmp	r3, #1
 800315e:	d1cf      	bne.n	8003100 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	8000003f 	.word	0x8000003f
 8003170:	50040300 	.word	0x50040300
 8003174:	20000004 	.word	0x20000004
 8003178:	053e2d63 	.word	0x053e2d63

0800317c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4618      	mov	r0, r3
 800318a:	f7fe ffea 	bl	8002162 <LL_ADC_IsDisableOngoing>
 800318e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f7fe ffd1 	bl	800213c <LL_ADC_IsEnabled>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d047      	beq.n	8003230 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d144      	bne.n	8003230 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 030d 	and.w	r3, r3, #13
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d10c      	bne.n	80031ce <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7fe ffab 	bl	8002114 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2203      	movs	r2, #3
 80031c4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80031c6:	f7fe fe1f 	bl	8001e08 <HAL_GetTick>
 80031ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031cc:	e029      	b.n	8003222 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d2:	f043 0210 	orr.w	r2, r3, #16
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031de:	f043 0201 	orr.w	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e023      	b.n	8003232 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031ea:	f7fe fe0d 	bl	8001e08 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d914      	bls.n	8003222 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00d      	beq.n	8003222 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320a:	f043 0210 	orr.w	r2, r3, #16
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003216:	f043 0201 	orr.w	r2, r3, #1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e007      	b.n	8003232 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1dc      	bne.n	80031ea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b084      	sub	sp, #16
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e0ed      	b.n	8003428 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d102      	bne.n	800325e <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7fe f827 	bl	80012ac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0201 	orr.w	r2, r2, #1
 800326c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800326e:	f7fe fdcb 	bl	8001e08 <HAL_GetTick>
 8003272:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003274:	e012      	b.n	800329c <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003276:	f7fe fdc7 	bl	8001e08 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b0a      	cmp	r3, #10
 8003282:	d90b      	bls.n	800329c <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2205      	movs	r2, #5
 8003294:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e0c5      	b.n	8003428 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0e5      	beq.n	8003276 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0202 	bic.w	r2, r2, #2
 80032b8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032ba:	f7fe fda5 	bl	8001e08 <HAL_GetTick>
 80032be:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032c0:	e012      	b.n	80032e8 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80032c2:	f7fe fda1 	bl	8001e08 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b0a      	cmp	r3, #10
 80032ce:	d90b      	bls.n	80032e8 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2205      	movs	r2, #5
 80032e0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e09f      	b.n	8003428 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1e5      	bne.n	80032c2 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	7e1b      	ldrb	r3, [r3, #24]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d108      	bne.n	8003310 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	e007      	b.n	8003320 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800331e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	7e5b      	ldrb	r3, [r3, #25]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d108      	bne.n	800333a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	e007      	b.n	800334a <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003348:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	7e9b      	ldrb	r3, [r3, #26]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d108      	bne.n	8003364 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 0220 	orr.w	r2, r2, #32
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	e007      	b.n	8003374 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f022 0220 	bic.w	r2, r2, #32
 8003372:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	7edb      	ldrb	r3, [r3, #27]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d108      	bne.n	800338e <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0210 	bic.w	r2, r2, #16
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	e007      	b.n	800339e <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0210 	orr.w	r2, r2, #16
 800339c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	7f1b      	ldrb	r3, [r3, #28]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d108      	bne.n	80033b8 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f042 0208 	orr.w	r2, r2, #8
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	e007      	b.n	80033c8 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0208 	bic.w	r2, r2, #8
 80033c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	7f5b      	ldrb	r3, [r3, #29]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d108      	bne.n	80033e2 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0204 	orr.w	r2, r2, #4
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	e007      	b.n	80033f2 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0204 	bic.w	r2, r2, #4
 80033f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	ea42 0103 	orr.w	r1, r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	1e5a      	subs	r2, r3, #1
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b01      	cmp	r3, #1
 8003442:	d12e      	bne.n	80034a2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2202      	movs	r2, #2
 8003448:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800345c:	f7fe fcd4 	bl	8001e08 <HAL_GetTick>
 8003460:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003462:	e012      	b.n	800348a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003464:	f7fe fcd0 	bl	8001e08 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b0a      	cmp	r3, #10
 8003470:	d90b      	bls.n	800348a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003476:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2205      	movs	r2, #5
 8003482:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e012      	b.n	80034b0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1e5      	bne.n	8003464 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	e006      	b.n	80034b0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
  }
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034c8:	4b0c      	ldr	r3, [pc, #48]	; (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ce:	68ba      	ldr	r2, [r7, #8]
 80034d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034d4:	4013      	ands	r3, r2
 80034d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ea:	4a04      	ldr	r2, [pc, #16]	; (80034fc <__NVIC_SetPriorityGrouping+0x44>)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	60d3      	str	r3, [r2, #12]
}
 80034f0:	bf00      	nop
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003504:	4b04      	ldr	r3, [pc, #16]	; (8003518 <__NVIC_GetPriorityGrouping+0x18>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	0a1b      	lsrs	r3, r3, #8
 800350a:	f003 0307 	and.w	r3, r3, #7
}
 800350e:	4618      	mov	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00

0800351c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	4603      	mov	r3, r0
 8003524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352a:	2b00      	cmp	r3, #0
 800352c:	db0b      	blt.n	8003546 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800352e:	79fb      	ldrb	r3, [r7, #7]
 8003530:	f003 021f 	and.w	r2, r3, #31
 8003534:	4907      	ldr	r1, [pc, #28]	; (8003554 <__NVIC_EnableIRQ+0x38>)
 8003536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2001      	movs	r0, #1
 800353e:	fa00 f202 	lsl.w	r2, r0, r2
 8003542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	e000e100 	.word	0xe000e100

08003558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	6039      	str	r1, [r7, #0]
 8003562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	2b00      	cmp	r3, #0
 800356a:	db0a      	blt.n	8003582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	490c      	ldr	r1, [pc, #48]	; (80035a4 <__NVIC_SetPriority+0x4c>)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	0112      	lsls	r2, r2, #4
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	440b      	add	r3, r1
 800357c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003580:	e00a      	b.n	8003598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4908      	ldr	r1, [pc, #32]	; (80035a8 <__NVIC_SetPriority+0x50>)
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	3b04      	subs	r3, #4
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	440b      	add	r3, r1
 8003596:	761a      	strb	r2, [r3, #24]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	e000e100 	.word	0xe000e100
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	; 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f1c3 0307 	rsb	r3, r3, #7
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	bf28      	it	cs
 80035ca:	2304      	movcs	r3, #4
 80035cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d902      	bls.n	80035dc <NVIC_EncodePriority+0x30>
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3b03      	subs	r3, #3
 80035da:	e000      	b.n	80035de <NVIC_EncodePriority+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f4:	f04f 31ff 	mov.w	r1, #4294967295
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	43d9      	mvns	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	4313      	orrs	r3, r2
         );
}
 8003606:	4618      	mov	r0, r3
 8003608:	3724      	adds	r7, #36	; 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3b01      	subs	r3, #1
 8003620:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003624:	d301      	bcc.n	800362a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003626:	2301      	movs	r3, #1
 8003628:	e00f      	b.n	800364a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800362a:	4a0a      	ldr	r2, [pc, #40]	; (8003654 <SysTick_Config+0x40>)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3b01      	subs	r3, #1
 8003630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003632:	210f      	movs	r1, #15
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	f7ff ff8e 	bl	8003558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800363c:	4b05      	ldr	r3, [pc, #20]	; (8003654 <SysTick_Config+0x40>)
 800363e:	2200      	movs	r2, #0
 8003640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003642:	4b04      	ldr	r3, [pc, #16]	; (8003654 <SysTick_Config+0x40>)
 8003644:	2207      	movs	r2, #7
 8003646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000e010 	.word	0xe000e010

08003658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7ff ff29 	bl	80034b8 <__NVIC_SetPriorityGrouping>
}
 8003666:	bf00      	nop
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b086      	sub	sp, #24
 8003672:	af00      	add	r7, sp, #0
 8003674:	4603      	mov	r3, r0
 8003676:	60b9      	str	r1, [r7, #8]
 8003678:	607a      	str	r2, [r7, #4]
 800367a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800367c:	2300      	movs	r3, #0
 800367e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003680:	f7ff ff3e 	bl	8003500 <__NVIC_GetPriorityGrouping>
 8003684:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	6978      	ldr	r0, [r7, #20]
 800368c:	f7ff ff8e 	bl	80035ac <NVIC_EncodePriority>
 8003690:	4602      	mov	r2, r0
 8003692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003696:	4611      	mov	r1, r2
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff ff5d 	bl	8003558 <__NVIC_SetPriority>
}
 800369e:	bf00      	nop
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b082      	sub	sp, #8
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	4603      	mov	r3, r0
 80036ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff ff31 	bl	800351c <__NVIC_EnableIRQ>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7ff ffa2 	bl	8003614 <SysTick_Config>
 80036d0:	4603      	mov	r3, r0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e098      	b.n	8003820 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	4b4d      	ldr	r3, [pc, #308]	; (800382c <HAL_DMA_Init+0x150>)
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d80f      	bhi.n	800371a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	4b4b      	ldr	r3, [pc, #300]	; (8003830 <HAL_DMA_Init+0x154>)
 8003702:	4413      	add	r3, r2
 8003704:	4a4b      	ldr	r2, [pc, #300]	; (8003834 <HAL_DMA_Init+0x158>)
 8003706:	fba2 2303 	umull	r2, r3, r2, r3
 800370a:	091b      	lsrs	r3, r3, #4
 800370c:	009a      	lsls	r2, r3, #2
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a48      	ldr	r2, [pc, #288]	; (8003838 <HAL_DMA_Init+0x15c>)
 8003716:	641a      	str	r2, [r3, #64]	; 0x40
 8003718:	e00e      	b.n	8003738 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	4b46      	ldr	r3, [pc, #280]	; (800383c <HAL_DMA_Init+0x160>)
 8003722:	4413      	add	r3, r2
 8003724:	4a43      	ldr	r2, [pc, #268]	; (8003834 <HAL_DMA_Init+0x158>)
 8003726:	fba2 2303 	umull	r2, r3, r2, r3
 800372a:	091b      	lsrs	r3, r3, #4
 800372c:	009a      	lsls	r2, r3, #2
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a42      	ldr	r2, [pc, #264]	; (8003840 <HAL_DMA_Init+0x164>)
 8003736:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800374e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003752:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800375c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003792:	d039      	beq.n	8003808 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	4a27      	ldr	r2, [pc, #156]	; (8003838 <HAL_DMA_Init+0x15c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d11a      	bne.n	80037d4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800379e:	4b29      	ldr	r3, [pc, #164]	; (8003844 <HAL_DMA_Init+0x168>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a6:	f003 031c 	and.w	r3, r3, #28
 80037aa:	210f      	movs	r1, #15
 80037ac:	fa01 f303 	lsl.w	r3, r1, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	4924      	ldr	r1, [pc, #144]	; (8003844 <HAL_DMA_Init+0x168>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80037b8:	4b22      	ldr	r3, [pc, #136]	; (8003844 <HAL_DMA_Init+0x168>)
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6859      	ldr	r1, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c4:	f003 031c 	and.w	r3, r3, #28
 80037c8:	fa01 f303 	lsl.w	r3, r1, r3
 80037cc:	491d      	ldr	r1, [pc, #116]	; (8003844 <HAL_DMA_Init+0x168>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	600b      	str	r3, [r1, #0]
 80037d2:	e019      	b.n	8003808 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80037d4:	4b1c      	ldr	r3, [pc, #112]	; (8003848 <HAL_DMA_Init+0x16c>)
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037dc:	f003 031c 	and.w	r3, r3, #28
 80037e0:	210f      	movs	r1, #15
 80037e2:	fa01 f303 	lsl.w	r3, r1, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	4917      	ldr	r1, [pc, #92]	; (8003848 <HAL_DMA_Init+0x16c>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80037ee:	4b16      	ldr	r3, [pc, #88]	; (8003848 <HAL_DMA_Init+0x16c>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6859      	ldr	r1, [r3, #4]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fa:	f003 031c 	and.w	r3, r3, #28
 80037fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003802:	4911      	ldr	r1, [pc, #68]	; (8003848 <HAL_DMA_Init+0x16c>)
 8003804:	4313      	orrs	r3, r2
 8003806:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	40020407 	.word	0x40020407
 8003830:	bffdfff8 	.word	0xbffdfff8
 8003834:	cccccccd 	.word	0xcccccccd
 8003838:	40020000 	.word	0x40020000
 800383c:	bffdfbf8 	.word	0xbffdfbf8
 8003840:	40020400 	.word	0x40020400
 8003844:	400200a8 	.word	0x400200a8
 8003848:	400204a8 	.word	0x400204a8

0800384c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d005      	beq.n	8003870 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2204      	movs	r2, #4
 8003868:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	73fb      	strb	r3, [r7, #15]
 800386e:	e029      	b.n	80038c4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 020e 	bic.w	r2, r2, #14
 800387e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0201 	bic.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003894:	f003 021c 	and.w	r2, r3, #28
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389c:	2101      	movs	r1, #1
 800389e:	fa01 f202 	lsl.w	r2, r1, r2
 80038a2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	4798      	blx	r3
    }
  }
  return status;
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b084      	sub	sp, #16
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ea:	f003 031c 	and.w	r3, r3, #28
 80038ee:	2204      	movs	r2, #4
 80038f0:	409a      	lsls	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4013      	ands	r3, r2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d026      	beq.n	8003948 <HAL_DMA_IRQHandler+0x7a>
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f003 0304 	and.w	r3, r3, #4
 8003900:	2b00      	cmp	r3, #0
 8003902:	d021      	beq.n	8003948 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0320 	and.w	r3, r3, #32
 800390e:	2b00      	cmp	r3, #0
 8003910:	d107      	bne.n	8003922 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 0204 	bic.w	r2, r2, #4
 8003920:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003926:	f003 021c 	and.w	r2, r3, #28
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	2104      	movs	r1, #4
 8003930:	fa01 f202 	lsl.w	r2, r1, r2
 8003934:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393a:	2b00      	cmp	r3, #0
 800393c:	d071      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003946:	e06c      	b.n	8003a22 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394c:	f003 031c 	and.w	r3, r3, #28
 8003950:	2202      	movs	r2, #2
 8003952:	409a      	lsls	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4013      	ands	r3, r2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d02e      	beq.n	80039ba <HAL_DMA_IRQHandler+0xec>
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d029      	beq.n	80039ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0320 	and.w	r3, r3, #32
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10b      	bne.n	800398c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 020a 	bic.w	r2, r2, #10
 8003982:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003990:	f003 021c 	and.w	r2, r3, #28
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	2102      	movs	r1, #2
 800399a:	fa01 f202 	lsl.w	r2, r1, r2
 800399e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d038      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80039b8:	e033      	b.n	8003a22 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039be:	f003 031c 	and.w	r3, r3, #28
 80039c2:	2208      	movs	r2, #8
 80039c4:	409a      	lsls	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	4013      	ands	r3, r2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d02a      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x156>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d025      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 020e 	bic.w	r2, r2, #14
 80039e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ec:	f003 021c 	and.w	r2, r3, #28
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f4:	2101      	movs	r1, #1
 80039f6:	fa01 f202 	lsl.w	r2, r1, r2
 80039fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d004      	beq.n	8003a24 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003a22:	bf00      	nop
 8003a24:	bf00      	nop
}
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a3a:	b2db      	uxtb	r3, r3
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b087      	sub	sp, #28
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a56:	e148      	b.n	8003cea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	fa01 f303 	lsl.w	r3, r1, r3
 8003a64:	4013      	ands	r3, r2
 8003a66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f000 813a 	beq.w	8003ce4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f003 0303 	and.w	r3, r3, #3
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d005      	beq.n	8003a88 <HAL_GPIO_Init+0x40>
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f003 0303 	and.w	r3, r3, #3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d130      	bne.n	8003aea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	2203      	movs	r2, #3
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	68da      	ldr	r2, [r3, #12]
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003abe:	2201      	movs	r2, #1
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	4013      	ands	r3, r2
 8003acc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	091b      	lsrs	r3, r3, #4
 8003ad4:	f003 0201 	and.w	r2, r3, #1
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	fa02 f303 	lsl.w	r3, r2, r3
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	2b03      	cmp	r3, #3
 8003af4:	d017      	beq.n	8003b26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	2203      	movs	r2, #3
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	43db      	mvns	r3, r3
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d123      	bne.n	8003b7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	08da      	lsrs	r2, r3, #3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3208      	adds	r2, #8
 8003b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f003 0307 	and.w	r3, r3, #7
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	220f      	movs	r2, #15
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4013      	ands	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	691a      	ldr	r2, [r3, #16]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f003 0307 	and.w	r3, r3, #7
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	08da      	lsrs	r2, r3, #3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	3208      	adds	r2, #8
 8003b74:	6939      	ldr	r1, [r7, #16]
 8003b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	2203      	movs	r2, #3
 8003b86:	fa02 f303 	lsl.w	r3, r2, r3
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f003 0203 	and.w	r2, r3, #3
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 8094 	beq.w	8003ce4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bbc:	4b52      	ldr	r3, [pc, #328]	; (8003d08 <HAL_GPIO_Init+0x2c0>)
 8003bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bc0:	4a51      	ldr	r2, [pc, #324]	; (8003d08 <HAL_GPIO_Init+0x2c0>)
 8003bc2:	f043 0301 	orr.w	r3, r3, #1
 8003bc6:	6613      	str	r3, [r2, #96]	; 0x60
 8003bc8:	4b4f      	ldr	r3, [pc, #316]	; (8003d08 <HAL_GPIO_Init+0x2c0>)
 8003bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003bd4:	4a4d      	ldr	r2, [pc, #308]	; (8003d0c <HAL_GPIO_Init+0x2c4>)
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	089b      	lsrs	r3, r3, #2
 8003bda:	3302      	adds	r3, #2
 8003bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	220f      	movs	r2, #15
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003bfe:	d00d      	beq.n	8003c1c <HAL_GPIO_Init+0x1d4>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a43      	ldr	r2, [pc, #268]	; (8003d10 <HAL_GPIO_Init+0x2c8>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d007      	beq.n	8003c18 <HAL_GPIO_Init+0x1d0>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a42      	ldr	r2, [pc, #264]	; (8003d14 <HAL_GPIO_Init+0x2cc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d101      	bne.n	8003c14 <HAL_GPIO_Init+0x1cc>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e004      	b.n	8003c1e <HAL_GPIO_Init+0x1d6>
 8003c14:	2307      	movs	r3, #7
 8003c16:	e002      	b.n	8003c1e <HAL_GPIO_Init+0x1d6>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e000      	b.n	8003c1e <HAL_GPIO_Init+0x1d6>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	f002 0203 	and.w	r2, r2, #3
 8003c24:	0092      	lsls	r2, r2, #2
 8003c26:	4093      	lsls	r3, r2
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c2e:	4937      	ldr	r1, [pc, #220]	; (8003d0c <HAL_GPIO_Init+0x2c4>)
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	089b      	lsrs	r3, r3, #2
 8003c34:	3302      	adds	r3, #2
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c3c:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	43db      	mvns	r3, r3
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d003      	beq.n	8003c60 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003c58:	693a      	ldr	r2, [r7, #16]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c60:	4a2d      	ldr	r2, [pc, #180]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c66:	4b2c      	ldr	r3, [pc, #176]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	43db      	mvns	r3, r3
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	4013      	ands	r3, r2
 8003c74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d003      	beq.n	8003c8a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c8a:	4a23      	ldr	r2, [pc, #140]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c90:	4b21      	ldr	r3, [pc, #132]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003cb4:	4a18      	ldr	r2, [pc, #96]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003cba:	4b17      	ldr	r3, [pc, #92]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	43db      	mvns	r3, r3
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d003      	beq.n	8003cde <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cde:	4a0e      	ldr	r2, [pc, #56]	; (8003d18 <HAL_GPIO_Init+0x2d0>)
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f47f aeaf 	bne.w	8003a58 <HAL_GPIO_Init+0x10>
  }
}
 8003cfa:	bf00      	nop
 8003cfc:	bf00      	nop
 8003cfe:	371c      	adds	r7, #28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	48000400 	.word	0x48000400
 8003d14:	48000800 	.word	0x48000800
 8003d18:	40010400 	.word	0x40010400

08003d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	460b      	mov	r3, r1
 8003d26:	807b      	strh	r3, [r7, #2]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d2c:	787b      	ldrb	r3, [r7, #1]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d38:	e002      	b.n	8003d40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d3a:	887a      	ldrh	r2, [r7, #2]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e08d      	b.n	8003e7a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d106      	bne.n	8003d78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7fd fb9c 	bl	80014b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2224      	movs	r2, #36	; 0x24
 8003d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 0201 	bic.w	r2, r2, #1
 8003d8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003dac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d107      	bne.n	8003dc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	e006      	b.n	8003dd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003dd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d108      	bne.n	8003dee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dea:	605a      	str	r2, [r3, #4]
 8003dec:	e007      	b.n	8003dfe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6812      	ldr	r2, [r2, #0]
 8003e08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691a      	ldr	r2, [r3, #16]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	69d9      	ldr	r1, [r3, #28]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a1a      	ldr	r2, [r3, #32]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0201 	orr.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b084      	sub	sp, #16
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	68f9      	ldr	r1, [r7, #12]
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	4798      	blx	r3
  }
}
 8003eae:	bf00      	nop
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b086      	sub	sp, #24
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00f      	beq.n	8003ef8 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee6:	f043 0201 	orr.w	r2, r3, #1
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ef6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00f      	beq.n	8003f22 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f10:	f043 0208 	orr.w	r2, r3, #8
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f20:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00f      	beq.n	8003f4c <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f3a:	f043 0202 	orr.w	r2, r3, #2
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f4a:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f003 030b 	and.w	r3, r3, #11
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8003f5c:	68f9      	ldr	r1, [r7, #12]
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fb82 	bl	8004668 <I2C_ITError>
  }
}
 8003f64:	bf00      	nop
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	70fb      	strb	r3, [r7, #3]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003fcc:	bf00      	nop
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b086      	sub	sp, #24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffc:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004008:	2b01      	cmp	r3, #1
 800400a:	d101      	bne.n	8004010 <I2C_Slave_ISR_IT+0x24>
 800400c:	2302      	movs	r3, #2
 800400e:	e0e1      	b.n	80041d4 <I2C_Slave_ISR_IT+0x1e8>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f003 0320 	and.w	r3, r3, #32
 800401e:	2b00      	cmp	r3, #0
 8004020:	d008      	beq.n	8004034 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800402c:	6939      	ldr	r1, [r7, #16]
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f9b4 	bl	800439c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f003 0310 	and.w	r3, r3, #16
 800403a:	2b00      	cmp	r3, #0
 800403c:	d04b      	beq.n	80040d6 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004044:	2b00      	cmp	r3, #0
 8004046:	d046      	beq.n	80040d6 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d128      	bne.n	80040a4 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b28      	cmp	r3, #40	; 0x28
 800405c:	d108      	bne.n	8004070 <I2C_Slave_ISR_IT+0x84>
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004064:	d104      	bne.n	8004070 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004066:	6939      	ldr	r1, [r7, #16]
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 faa9 	bl	80045c0 <I2C_ITListenCplt>
 800406e:	e031      	b.n	80040d4 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b29      	cmp	r3, #41	; 0x29
 800407a:	d10e      	bne.n	800409a <I2C_Slave_ISR_IT+0xae>
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004082:	d00a      	beq.n	800409a <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2210      	movs	r2, #16
 800408a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 fc02 	bl	8004896 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 f926 	bl	80042e4 <I2C_ITSlaveSeqCplt>
 8004098:	e01c      	b.n	80040d4 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2210      	movs	r2, #16
 80040a0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80040a2:	e08f      	b.n	80041c4 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2210      	movs	r2, #16
 80040aa:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b0:	f043 0204 	orr.w	r2, r3, #4
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <I2C_Slave_ISR_IT+0xda>
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040c4:	d17e      	bne.n	80041c4 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ca:	4619      	mov	r1, r3
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f000 facb 	bl	8004668 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80040d2:	e077      	b.n	80041c4 <I2C_Slave_ISR_IT+0x1d8>
 80040d4:	e076      	b.n	80041c4 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	f003 0304 	and.w	r3, r3, #4
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d02f      	beq.n	8004140 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d02a      	beq.n	8004140 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d018      	beq.n	8004126 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fe:	b2d2      	uxtb	r2, r2
 8004100:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	1c5a      	adds	r2, r3, #1
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800411c:	b29b      	uxth	r3, r3
 800411e:	3b01      	subs	r3, #1
 8004120:	b29a      	uxth	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	d14b      	bne.n	80041c8 <I2C_Slave_ISR_IT+0x1dc>
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004136:	d047      	beq.n	80041c8 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 f8d3 	bl	80042e4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800413e:	e043      	b.n	80041c8 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	2b00      	cmp	r3, #0
 8004148:	d009      	beq.n	800415e <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004150:	2b00      	cmp	r3, #0
 8004152:	d004      	beq.n	800415e <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004154:	6939      	ldr	r1, [r7, #16]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 f840 	bl	80041dc <I2C_ITAddrCplt>
 800415c:	e035      	b.n	80041ca <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d030      	beq.n	80041ca <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800416e:	2b00      	cmp	r3, #0
 8004170:	d02b      	beq.n	80041ca <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004176:	b29b      	uxth	r3, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	d018      	beq.n	80041ae <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004180:	781a      	ldrb	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	1c5a      	adds	r2, r3, #1
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004196:	b29b      	uxth	r3, r3
 8004198:	3b01      	subs	r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	851a      	strh	r2, [r3, #40]	; 0x28
 80041ac:	e00d      	b.n	80041ca <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80041b4:	d002      	beq.n	80041bc <I2C_Slave_ISR_IT+0x1d0>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d106      	bne.n	80041ca <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 f891 	bl	80042e4 <I2C_ITSlaveSeqCplt>
 80041c2:	e002      	b.n	80041ca <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 80041c4:	bf00      	nop
 80041c6:	e000      	b.n	80041ca <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 80041c8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3718      	adds	r7, #24
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80041f2:	2b28      	cmp	r3, #40	; 0x28
 80041f4:	d16a      	bne.n	80042cc <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	0c1b      	lsrs	r3, r3, #16
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	0c1b      	lsrs	r3, r3, #16
 800420e:	b29b      	uxth	r3, r3
 8004210:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004214:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	b29b      	uxth	r3, r3
 800421e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004222:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	b29b      	uxth	r3, r3
 800422c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004230:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d138      	bne.n	80042ac <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800423a:	897b      	ldrh	r3, [r7, #10]
 800423c:	09db      	lsrs	r3, r3, #7
 800423e:	b29a      	uxth	r2, r3
 8004240:	89bb      	ldrh	r3, [r7, #12]
 8004242:	4053      	eors	r3, r2
 8004244:	b29b      	uxth	r3, r3
 8004246:	f003 0306 	and.w	r3, r3, #6
 800424a:	2b00      	cmp	r3, #0
 800424c:	d11c      	bne.n	8004288 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800424e:	897b      	ldrh	r3, [r7, #10]
 8004250:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004260:	2b02      	cmp	r3, #2
 8004262:	d13b      	bne.n	80042dc <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2208      	movs	r2, #8
 8004270:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800427a:	89ba      	ldrh	r2, [r7, #12]
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	4619      	mov	r1, r3
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff fe87 	bl	8003f94 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004286:	e029      	b.n	80042dc <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004288:	893b      	ldrh	r3, [r7, #8]
 800428a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800428c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fb42 	bl	800491a <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800429e:	89ba      	ldrh	r2, [r7, #12]
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	4619      	mov	r1, r3
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff fe75 	bl	8003f94 <HAL_I2C_AddrCallback>
}
 80042aa:	e017      	b.n	80042dc <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80042ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 fb32 	bl	800491a <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80042be:	89ba      	ldrh	r2, [r7, #12]
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
 80042c2:	4619      	mov	r1, r3
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff fe65 	bl	8003f94 <HAL_I2C_AddrCallback>
}
 80042ca:	e007      	b.n	80042dc <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2208      	movs	r2, #8
 80042d2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80042dc:	bf00      	nop
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d008      	beq.n	8004318 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	e00c      	b.n	8004332 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d007      	beq.n	8004332 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004330:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b29      	cmp	r3, #41	; 0x29
 800433c:	d112      	bne.n	8004364 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2228      	movs	r2, #40	; 0x28
 8004342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2221      	movs	r2, #33	; 0x21
 800434a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800434c:	2101      	movs	r1, #1
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 fae3 	bl	800491a <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff fe05 	bl	8003f6c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004362:	e017      	b.n	8004394 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b2a      	cmp	r3, #42	; 0x2a
 800436e:	d111      	bne.n	8004394 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2228      	movs	r2, #40	; 0x28
 8004374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2222      	movs	r2, #34	; 0x22
 800437c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800437e:	2102      	movs	r1, #2
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 faca 	bl	800491a <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7ff fdf6 	bl	8003f80 <HAL_I2C_SlaveRxCpltCallback>
}
 8004394:	bf00      	nop
 8004396:	3710      	adds	r7, #16
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043b8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2220      	movs	r2, #32
 80043c0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80043c2:	7bfb      	ldrb	r3, [r7, #15]
 80043c4:	2b21      	cmp	r3, #33	; 0x21
 80043c6:	d002      	beq.n	80043ce <I2C_ITSlaveCplt+0x32>
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
 80043ca:	2b29      	cmp	r3, #41	; 0x29
 80043cc:	d108      	bne.n	80043e0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80043ce:	f248 0101 	movw	r1, #32769	; 0x8001
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 faa1 	bl	800491a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2221      	movs	r2, #33	; 0x21
 80043dc:	631a      	str	r2, [r3, #48]	; 0x30
 80043de:	e019      	b.n	8004414 <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
 80043e2:	2b22      	cmp	r3, #34	; 0x22
 80043e4:	d002      	beq.n	80043ec <I2C_ITSlaveCplt+0x50>
 80043e6:	7bfb      	ldrb	r3, [r7, #15]
 80043e8:	2b2a      	cmp	r3, #42	; 0x2a
 80043ea:	d108      	bne.n	80043fe <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80043ec:	f248 0102 	movw	r1, #32770	; 0x8002
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 fa92 	bl	800491a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2222      	movs	r2, #34	; 0x22
 80043fa:	631a      	str	r2, [r3, #48]	; 0x30
 80043fc:	e00a      	b.n	8004414 <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80043fe:	7bfb      	ldrb	r3, [r7, #15]
 8004400:	2b28      	cmp	r3, #40	; 0x28
 8004402:	d107      	bne.n	8004414 <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004404:	f248 0103 	movw	r1, #32771	; 0x8003
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 fa86 	bl	800491a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004422:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6859      	ldr	r1, [r3, #4]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	4b62      	ldr	r3, [pc, #392]	; (80045b8 <I2C_ITSlaveCplt+0x21c>)
 8004430:	400b      	ands	r3, r1
 8004432:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 fa2e 	bl	8004896 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d013      	beq.n	800446c <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004452:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01f      	beq.n	800449c <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	b29a      	uxth	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	855a      	strh	r2, [r3, #42]	; 0x2a
 800446a:	e017      	b.n	800449c <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d012      	beq.n	800449c <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004484:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448a:	2b00      	cmp	r3, #0
 800448c:	d006      	beq.n	800449c <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	b29a      	uxth	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d020      	beq.n	80044e8 <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f023 0304 	bic.w	r3, r3, #4
 80044ac:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	b2d2      	uxtb	r2, r2
 80044ba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c0:	1c5a      	adds	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00c      	beq.n	80044e8 <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d2:	3b01      	subs	r3, #1
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044de:	b29b      	uxth	r3, r3
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d005      	beq.n	80044fe <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f6:	f043 0204 	orr.w	r2, r3, #4
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004510:	2b00      	cmp	r3, #0
 8004512:	d010      	beq.n	8004536 <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004518:	4619      	mov	r1, r3
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f8a4 	bl	8004668 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b28      	cmp	r3, #40	; 0x28
 800452a:	d141      	bne.n	80045b0 <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800452c:	6979      	ldr	r1, [r7, #20]
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f846 	bl	80045c0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004534:	e03c      	b.n	80045b0 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800453e:	d014      	beq.n	800456a <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7ff fecf 	bl	80042e4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a1c      	ldr	r2, [pc, #112]	; (80045bc <I2C_ITSlaveCplt+0x220>)
 800454a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7ff fd24 	bl	8003fb0 <HAL_I2C_ListenCpltCallback>
}
 8004568:	e022      	b.n	80045b0 <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b22      	cmp	r3, #34	; 0x22
 8004574:	d10e      	bne.n	8004594 <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2220      	movs	r2, #32
 800457a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7ff fcf7 	bl	8003f80 <HAL_I2C_SlaveRxCpltCallback>
}
 8004592:	e00d      	b.n	80045b0 <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2220      	movs	r2, #32
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7ff fcde 	bl	8003f6c <HAL_I2C_SlaveTxCpltCallback>
}
 80045b0:	bf00      	nop
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	fe00e800 	.word	0xfe00e800
 80045bc:	ffff0000 	.word	0xffff0000

080045c0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a25      	ldr	r2, [pc, #148]	; (8004664 <I2C_ITListenCplt+0xa4>)
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	f003 0304 	and.w	r3, r3, #4
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d022      	beq.n	800463c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	d012      	beq.n	800463c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800461a:	3b01      	subs	r3, #1
 800461c:	b29a      	uxth	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004634:	f043 0204 	orr.w	r2, r3, #4
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800463c:	f248 0103 	movw	r1, #32771	; 0x8003
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f96a 	bl	800491a <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2210      	movs	r2, #16
 800464c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7ff fcaa 	bl	8003fb0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800465c:	bf00      	nop
 800465e:	3708      	adds	r7, #8
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	ffff0000 	.word	0xffff0000

08004668 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004678:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a6d      	ldr	r2, [pc, #436]	; (800483c <I2C_ITError+0x1d4>)
 8004686:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800469a:	7bfb      	ldrb	r3, [r7, #15]
 800469c:	2b28      	cmp	r3, #40	; 0x28
 800469e:	d005      	beq.n	80046ac <I2C_ITError+0x44>
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
 80046a2:	2b29      	cmp	r3, #41	; 0x29
 80046a4:	d002      	beq.n	80046ac <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
 80046a8:	2b2a      	cmp	r3, #42	; 0x2a
 80046aa:	d10b      	bne.n	80046c4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046ac:	2103      	movs	r1, #3
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f933 	bl	800491a <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2228      	movs	r2, #40	; 0x28
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a60      	ldr	r2, [pc, #384]	; (8004840 <I2C_ITError+0x1d8>)
 80046c0:	635a      	str	r2, [r3, #52]	; 0x34
 80046c2:	e030      	b.n	8004726 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046c4:	f248 0103 	movw	r1, #32771	; 0x8003
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 f926 	bl	800491a <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f8e1 	bl	8004896 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b60      	cmp	r3, #96	; 0x60
 80046de:	d01f      	beq.n	8004720 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	f003 0320 	and.w	r3, r3, #32
 80046f2:	2b20      	cmp	r3, #32
 80046f4:	d114      	bne.n	8004720 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	f003 0310 	and.w	r3, r3, #16
 8004700:	2b10      	cmp	r3, #16
 8004702:	d109      	bne.n	8004718 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2210      	movs	r2, #16
 800470a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004710:	f043 0204 	orr.w	r2, r3, #4
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2220      	movs	r2, #32
 800471e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004730:	2b00      	cmp	r3, #0
 8004732:	d039      	beq.n	80047a8 <I2C_ITError+0x140>
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b11      	cmp	r3, #17
 8004738:	d002      	beq.n	8004740 <I2C_ITError+0xd8>
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	2b21      	cmp	r3, #33	; 0x21
 800473e:	d133      	bne.n	80047a8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800474a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800474e:	d107      	bne.n	8004760 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800475e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004764:	4618      	mov	r0, r3
 8004766:	f7ff f961 	bl	8003a2c <HAL_DMA_GetState>
 800476a:	4603      	mov	r3, r0
 800476c:	2b01      	cmp	r3, #1
 800476e:	d017      	beq.n	80047a0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004774:	4a33      	ldr	r2, [pc, #204]	; (8004844 <I2C_ITError+0x1dc>)
 8004776:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004784:	4618      	mov	r0, r3
 8004786:	f7ff f861 	bl	800384c <HAL_DMA_Abort_IT>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d04d      	beq.n	800482c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800479a:	4610      	mov	r0, r2
 800479c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800479e:	e045      	b.n	800482c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 f851 	bl	8004848 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047a6:	e041      	b.n	800482c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d039      	beq.n	8004824 <I2C_ITError+0x1bc>
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	2b12      	cmp	r3, #18
 80047b4:	d002      	beq.n	80047bc <I2C_ITError+0x154>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	2b22      	cmp	r3, #34	; 0x22
 80047ba:	d133      	bne.n	8004824 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ca:	d107      	bne.n	80047dc <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047da:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff f923 	bl	8003a2c <HAL_DMA_GetState>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d017      	beq.n	800481c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f0:	4a14      	ldr	r2, [pc, #80]	; (8004844 <I2C_ITError+0x1dc>)
 80047f2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff f823 	bl	800384c <HAL_DMA_Abort_IT>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d011      	beq.n	8004830 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004816:	4610      	mov	r0, r2
 8004818:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800481a:	e009      	b.n	8004830 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f813 	bl	8004848 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004822:	e005      	b.n	8004830 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 f80f 	bl	8004848 <I2C_TreatErrorCallback>
  }
}
 800482a:	e002      	b.n	8004832 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800482c:	bf00      	nop
 800482e:	e000      	b.n	8004832 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004830:	bf00      	nop
}
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	ffff0000 	.word	0xffff0000
 8004840:	08003fed 	.word	0x08003fed
 8004844:	080048df 	.word	0x080048df

08004848 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b60      	cmp	r3, #96	; 0x60
 800485a:	d10e      	bne.n	800487a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2220      	movs	r2, #32
 8004860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7ff fbb0 	bl	8003fd8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004878:	e009      	b.n	800488e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7ff fb9b 	bl	8003fc4 <HAL_I2C_ErrorCallback>
}
 800488e:	bf00      	nop
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004896:	b480      	push	{r7}
 8004898:	b083      	sub	sp, #12
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d103      	bne.n	80048b4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2200      	movs	r2, #0
 80048b2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d007      	beq.n	80048d2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699a      	ldr	r2, [r3, #24]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	619a      	str	r2, [r3, #24]
  }
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b084      	sub	sp, #16
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f8:	2200      	movs	r2, #0
 80048fa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004908:	2200      	movs	r2, #0
 800490a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f7ff ff9b 	bl	8004848 <I2C_TreatErrorCallback>
}
 8004912:	bf00      	nop
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800491a:	b480      	push	{r7}
 800491c:	b085      	sub	sp, #20
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	460b      	mov	r3, r1
 8004924:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800492a:	887b      	ldrh	r3, [r7, #2]
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00f      	beq.n	8004954 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800493a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004942:	b2db      	uxtb	r3, r3
 8004944:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004948:	2b28      	cmp	r3, #40	; 0x28
 800494a:	d003      	beq.n	8004954 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004952:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004954:	887b      	ldrh	r3, [r7, #2]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00f      	beq.n	800497e <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004964:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800496c:	b2db      	uxtb	r3, r3
 800496e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004972:	2b28      	cmp	r3, #40	; 0x28
 8004974:	d003      	beq.n	800497e <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800497c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800497e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004982:	2b00      	cmp	r3, #0
 8004984:	da03      	bge.n	800498e <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800498c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800498e:	887b      	ldrh	r3, [r7, #2]
 8004990:	2b10      	cmp	r3, #16
 8004992:	d103      	bne.n	800499c <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800499a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800499c:	887b      	ldrh	r3, [r7, #2]
 800499e:	2b20      	cmp	r3, #32
 80049a0:	d103      	bne.n	80049aa <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f043 0320 	orr.w	r3, r3, #32
 80049a8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80049aa:	887b      	ldrh	r3, [r7, #2]
 80049ac:	2b40      	cmp	r3, #64	; 0x40
 80049ae:	d103      	bne.n	80049b8 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049b6:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6819      	ldr	r1, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	43da      	mvns	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	400a      	ands	r2, r1
 80049c8:	601a      	str	r2, [r3, #0]
}
 80049ca:	bf00      	nop
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b083      	sub	sp, #12
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d138      	bne.n	8004a5e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d101      	bne.n	80049fa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049f6:	2302      	movs	r3, #2
 80049f8:	e032      	b.n	8004a60 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2224      	movs	r2, #36	; 0x24
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a28:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6819      	ldr	r1, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f042 0201 	orr.w	r2, r2, #1
 8004a48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	e000      	b.n	8004a60 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a5e:	2302      	movs	r3, #2
  }
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b20      	cmp	r3, #32
 8004a80:	d139      	bne.n	8004af6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d101      	bne.n	8004a90 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	e033      	b.n	8004af8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2224      	movs	r2, #36	; 0x24
 8004a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0201 	bic.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004abe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	021b      	lsls	r3, r3, #8
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f042 0201 	orr.w	r2, r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2220      	movs	r2, #32
 8004ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e000      	b.n	8004af8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004af6:	2302      	movs	r3, #2
  }
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004b04:	b480      	push	{r7}
 8004b06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b08:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a04      	ldr	r2, [pc, #16]	; (8004b20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b12:	6013      	str	r3, [r2, #0]
}
 8004b14:	bf00      	nop
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40007000 	.word	0x40007000

08004b24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004b28:	4b04      	ldr	r3, [pc, #16]	; (8004b3c <HAL_PWREx_GetVoltageRange+0x18>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40007000 	.word	0x40007000

08004b40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b4e:	d130      	bne.n	8004bb2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b50:	4b23      	ldr	r3, [pc, #140]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b5c:	d038      	beq.n	8004bd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b5e:	4b20      	ldr	r3, [pc, #128]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b66:	4a1e      	ldr	r2, [pc, #120]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b6c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b6e:	4b1d      	ldr	r3, [pc, #116]	; (8004be4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2232      	movs	r2, #50	; 0x32
 8004b74:	fb02 f303 	mul.w	r3, r2, r3
 8004b78:	4a1b      	ldr	r2, [pc, #108]	; (8004be8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7e:	0c9b      	lsrs	r3, r3, #18
 8004b80:	3301      	adds	r3, #1
 8004b82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b84:	e002      	b.n	8004b8c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b8c:	4b14      	ldr	r3, [pc, #80]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b98:	d102      	bne.n	8004ba0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1f2      	bne.n	8004b86 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ba0:	4b0f      	ldr	r3, [pc, #60]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bac:	d110      	bne.n	8004bd0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e00f      	b.n	8004bd2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004bb2:	4b0b      	ldr	r3, [pc, #44]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bbe:	d007      	beq.n	8004bd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004bc0:	4b07      	ldr	r3, [pc, #28]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004bc8:	4a05      	ldr	r2, [pc, #20]	; (8004be0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004bca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	40007000 	.word	0x40007000
 8004be4:	20000004 	.word	0x20000004
 8004be8:	431bde83 	.word	0x431bde83

08004bec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b088      	sub	sp, #32
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d102      	bne.n	8004c00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	f000 bc02 	b.w	8005404 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c00:	4b96      	ldr	r3, [pc, #600]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 030c 	and.w	r3, r3, #12
 8004c08:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c0a:	4b94      	ldr	r3, [pc, #592]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	f003 0303 	and.w	r3, r3, #3
 8004c12:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0310 	and.w	r3, r3, #16
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f000 80e4 	beq.w	8004dea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d007      	beq.n	8004c38 <HAL_RCC_OscConfig+0x4c>
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	2b0c      	cmp	r3, #12
 8004c2c:	f040 808b 	bne.w	8004d46 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	f040 8087 	bne.w	8004d46 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c38:	4b88      	ldr	r3, [pc, #544]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d005      	beq.n	8004c50 <HAL_RCC_OscConfig+0x64>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e3d9      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a1a      	ldr	r2, [r3, #32]
 8004c54:	4b81      	ldr	r3, [pc, #516]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0308 	and.w	r3, r3, #8
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d004      	beq.n	8004c6a <HAL_RCC_OscConfig+0x7e>
 8004c60:	4b7e      	ldr	r3, [pc, #504]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c68:	e005      	b.n	8004c76 <HAL_RCC_OscConfig+0x8a>
 8004c6a:	4b7c      	ldr	r3, [pc, #496]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c70:	091b      	lsrs	r3, r3, #4
 8004c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d223      	bcs.n	8004cc2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 fd8c 	bl	800579c <RCC_SetFlashLatencyFromMSIRange>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e3ba      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c8e:	4b73      	ldr	r3, [pc, #460]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a72      	ldr	r2, [pc, #456]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c94:	f043 0308 	orr.w	r3, r3, #8
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	4b70      	ldr	r3, [pc, #448]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	496d      	ldr	r1, [pc, #436]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cac:	4b6b      	ldr	r3, [pc, #428]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	4968      	ldr	r1, [pc, #416]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	604b      	str	r3, [r1, #4]
 8004cc0:	e025      	b.n	8004d0e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cc2:	4b66      	ldr	r3, [pc, #408]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a65      	ldr	r2, [pc, #404]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cc8:	f043 0308 	orr.w	r3, r3, #8
 8004ccc:	6013      	str	r3, [r2, #0]
 8004cce:	4b63      	ldr	r3, [pc, #396]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	4960      	ldr	r1, [pc, #384]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ce0:	4b5e      	ldr	r3, [pc, #376]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	021b      	lsls	r3, r3, #8
 8004cee:	495b      	ldr	r1, [pc, #364]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d109      	bne.n	8004d0e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f000 fd4c 	bl	800579c <RCC_SetFlashLatencyFromMSIRange>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d001      	beq.n	8004d0e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e37a      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d0e:	f000 fc81 	bl	8005614 <HAL_RCC_GetSysClockFreq>
 8004d12:	4602      	mov	r2, r0
 8004d14:	4b51      	ldr	r3, [pc, #324]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	4950      	ldr	r1, [pc, #320]	; (8004e60 <HAL_RCC_OscConfig+0x274>)
 8004d20:	5ccb      	ldrb	r3, [r1, r3]
 8004d22:	f003 031f 	and.w	r3, r3, #31
 8004d26:	fa22 f303 	lsr.w	r3, r2, r3
 8004d2a:	4a4e      	ldr	r2, [pc, #312]	; (8004e64 <HAL_RCC_OscConfig+0x278>)
 8004d2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004d2e:	4b4e      	ldr	r3, [pc, #312]	; (8004e68 <HAL_RCC_OscConfig+0x27c>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7fd f818 	bl	8001d68 <HAL_InitTick>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d052      	beq.n	8004de8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004d42:	7bfb      	ldrb	r3, [r7, #15]
 8004d44:	e35e      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d032      	beq.n	8004db4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d4e:	4b43      	ldr	r3, [pc, #268]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a42      	ldr	r2, [pc, #264]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d54:	f043 0301 	orr.w	r3, r3, #1
 8004d58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d5a:	f7fd f855 	bl	8001e08 <HAL_GetTick>
 8004d5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d60:	e008      	b.n	8004d74 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d62:	f7fd f851 	bl	8001e08 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d901      	bls.n	8004d74 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e347      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d74:	4b39      	ldr	r3, [pc, #228]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d0f0      	beq.n	8004d62 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d80:	4b36      	ldr	r3, [pc, #216]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a35      	ldr	r2, [pc, #212]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d86:	f043 0308 	orr.w	r3, r3, #8
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	4b33      	ldr	r3, [pc, #204]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	4930      	ldr	r1, [pc, #192]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d9e:	4b2f      	ldr	r3, [pc, #188]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	69db      	ldr	r3, [r3, #28]
 8004daa:	021b      	lsls	r3, r3, #8
 8004dac:	492b      	ldr	r1, [pc, #172]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	604b      	str	r3, [r1, #4]
 8004db2:	e01a      	b.n	8004dea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004db4:	4b29      	ldr	r3, [pc, #164]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a28      	ldr	r2, [pc, #160]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004dba:	f023 0301 	bic.w	r3, r3, #1
 8004dbe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004dc0:	f7fd f822 	bl	8001e08 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004dc8:	f7fd f81e 	bl	8001e08 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e314      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004dda:	4b20      	ldr	r3, [pc, #128]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1f0      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x1dc>
 8004de6:	e000      	b.n	8004dea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004de8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d073      	beq.n	8004ede <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d005      	beq.n	8004e08 <HAL_RCC_OscConfig+0x21c>
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	2b0c      	cmp	r3, #12
 8004e00:	d10e      	bne.n	8004e20 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d10b      	bne.n	8004e20 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e08:	4b14      	ldr	r3, [pc, #80]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d063      	beq.n	8004edc <HAL_RCC_OscConfig+0x2f0>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d15f      	bne.n	8004edc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e2f1      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e28:	d106      	bne.n	8004e38 <HAL_RCC_OscConfig+0x24c>
 8004e2a:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a0b      	ldr	r2, [pc, #44]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e34:	6013      	str	r3, [r2, #0]
 8004e36:	e025      	b.n	8004e84 <HAL_RCC_OscConfig+0x298>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e40:	d114      	bne.n	8004e6c <HAL_RCC_OscConfig+0x280>
 8004e42:	4b06      	ldr	r3, [pc, #24]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a05      	ldr	r2, [pc, #20]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	4b03      	ldr	r3, [pc, #12]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a02      	ldr	r2, [pc, #8]	; (8004e5c <HAL_RCC_OscConfig+0x270>)
 8004e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e58:	6013      	str	r3, [r2, #0]
 8004e5a:	e013      	b.n	8004e84 <HAL_RCC_OscConfig+0x298>
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	0800a430 	.word	0x0800a430
 8004e64:	20000004 	.word	0x20000004
 8004e68:	20000008 	.word	0x20000008
 8004e6c:	4ba0      	ldr	r3, [pc, #640]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a9f      	ldr	r2, [pc, #636]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	4b9d      	ldr	r3, [pc, #628]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a9c      	ldr	r2, [pc, #624]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d013      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8c:	f7fc ffbc 	bl	8001e08 <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e94:	f7fc ffb8 	bl	8001e08 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b64      	cmp	r3, #100	; 0x64
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e2ae      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ea6:	4b92      	ldr	r3, [pc, #584]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0x2a8>
 8004eb2:	e014      	b.n	8004ede <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb4:	f7fc ffa8 	bl	8001e08 <HAL_GetTick>
 8004eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004eba:	e008      	b.n	8004ece <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ebc:	f7fc ffa4 	bl	8001e08 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b64      	cmp	r3, #100	; 0x64
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e29a      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ece:	4b88      	ldr	r3, [pc, #544]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f0      	bne.n	8004ebc <HAL_RCC_OscConfig+0x2d0>
 8004eda:	e000      	b.n	8004ede <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d060      	beq.n	8004fac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d005      	beq.n	8004efc <HAL_RCC_OscConfig+0x310>
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	2b0c      	cmp	r3, #12
 8004ef4:	d119      	bne.n	8004f2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d116      	bne.n	8004f2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004efc:	4b7c      	ldr	r3, [pc, #496]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d005      	beq.n	8004f14 <HAL_RCC_OscConfig+0x328>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e277      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f14:	4b76      	ldr	r3, [pc, #472]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	061b      	lsls	r3, r3, #24
 8004f22:	4973      	ldr	r1, [pc, #460]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f28:	e040      	b.n	8004fac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d023      	beq.n	8004f7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f32:	4b6f      	ldr	r3, [pc, #444]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a6e      	ldr	r2, [pc, #440]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f3e:	f7fc ff63 	bl	8001e08 <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f46:	f7fc ff5f 	bl	8001e08 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e255      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f58:	4b65      	ldr	r3, [pc, #404]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f64:	4b62      	ldr	r3, [pc, #392]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	061b      	lsls	r3, r3, #24
 8004f72:	495f      	ldr	r1, [pc, #380]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	604b      	str	r3, [r1, #4]
 8004f78:	e018      	b.n	8004fac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f7a:	4b5d      	ldr	r3, [pc, #372]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a5c      	ldr	r2, [pc, #368]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004f80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f86:	f7fc ff3f 	bl	8001e08 <HAL_GetTick>
 8004f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f8c:	e008      	b.n	8004fa0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f8e:	f7fc ff3b 	bl	8001e08 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d901      	bls.n	8004fa0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e231      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fa0:	4b53      	ldr	r3, [pc, #332]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1f0      	bne.n	8004f8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d03c      	beq.n	8005032 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d01c      	beq.n	8004ffa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fc0:	4b4b      	ldr	r3, [pc, #300]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fc6:	4a4a      	ldr	r2, [pc, #296]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004fc8:	f043 0301 	orr.w	r3, r3, #1
 8004fcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd0:	f7fc ff1a 	bl	8001e08 <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fd8:	f7fc ff16 	bl	8001e08 <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e20c      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fea:	4b41      	ldr	r3, [pc, #260]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0ef      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x3ec>
 8004ff8:	e01b      	b.n	8005032 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ffa:	4b3d      	ldr	r3, [pc, #244]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8004ffc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005000:	4a3b      	ldr	r2, [pc, #236]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800500a:	f7fc fefd 	bl	8001e08 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005010:	e008      	b.n	8005024 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005012:	f7fc fef9 	bl	8001e08 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b02      	cmp	r3, #2
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e1ef      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005024:	4b32      	ldr	r3, [pc, #200]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8005026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1ef      	bne.n	8005012 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0304 	and.w	r3, r3, #4
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 80a6 	beq.w	800518c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005040:	2300      	movs	r3, #0
 8005042:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005044:	4b2a      	ldr	r3, [pc, #168]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8005046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10d      	bne.n	800506c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005050:	4b27      	ldr	r3, [pc, #156]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8005052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005054:	4a26      	ldr	r2, [pc, #152]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 8005056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800505a:	6593      	str	r3, [r2, #88]	; 0x58
 800505c:	4b24      	ldr	r3, [pc, #144]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 800505e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005064:	60bb      	str	r3, [r7, #8]
 8005066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005068:	2301      	movs	r3, #1
 800506a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800506c:	4b21      	ldr	r3, [pc, #132]	; (80050f4 <HAL_RCC_OscConfig+0x508>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005074:	2b00      	cmp	r3, #0
 8005076:	d118      	bne.n	80050aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005078:	4b1e      	ldr	r3, [pc, #120]	; (80050f4 <HAL_RCC_OscConfig+0x508>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a1d      	ldr	r2, [pc, #116]	; (80050f4 <HAL_RCC_OscConfig+0x508>)
 800507e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005082:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005084:	f7fc fec0 	bl	8001e08 <HAL_GetTick>
 8005088:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800508a:	e008      	b.n	800509e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800508c:	f7fc febc 	bl	8001e08 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d901      	bls.n	800509e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e1b2      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800509e:	4b15      	ldr	r3, [pc, #84]	; (80050f4 <HAL_RCC_OscConfig+0x508>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d0f0      	beq.n	800508c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d108      	bne.n	80050c4 <HAL_RCC_OscConfig+0x4d8>
 80050b2:	4b0f      	ldr	r3, [pc, #60]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 80050b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b8:	4a0d      	ldr	r2, [pc, #52]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 80050ba:	f043 0301 	orr.w	r3, r3, #1
 80050be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050c2:	e029      	b.n	8005118 <HAL_RCC_OscConfig+0x52c>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	2b05      	cmp	r3, #5
 80050ca:	d115      	bne.n	80050f8 <HAL_RCC_OscConfig+0x50c>
 80050cc:	4b08      	ldr	r3, [pc, #32]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 80050ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d2:	4a07      	ldr	r2, [pc, #28]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 80050d4:	f043 0304 	orr.w	r3, r3, #4
 80050d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050dc:	4b04      	ldr	r3, [pc, #16]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 80050de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e2:	4a03      	ldr	r2, [pc, #12]	; (80050f0 <HAL_RCC_OscConfig+0x504>)
 80050e4:	f043 0301 	orr.w	r3, r3, #1
 80050e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80050ec:	e014      	b.n	8005118 <HAL_RCC_OscConfig+0x52c>
 80050ee:	bf00      	nop
 80050f0:	40021000 	.word	0x40021000
 80050f4:	40007000 	.word	0x40007000
 80050f8:	4b9a      	ldr	r3, [pc, #616]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80050fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050fe:	4a99      	ldr	r2, [pc, #612]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005100:	f023 0301 	bic.w	r3, r3, #1
 8005104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005108:	4b96      	ldr	r3, [pc, #600]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 800510a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510e:	4a95      	ldr	r2, [pc, #596]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005110:	f023 0304 	bic.w	r3, r3, #4
 8005114:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d016      	beq.n	800514e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005120:	f7fc fe72 	bl	8001e08 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005126:	e00a      	b.n	800513e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005128:	f7fc fe6e 	bl	8001e08 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	f241 3288 	movw	r2, #5000	; 0x1388
 8005136:	4293      	cmp	r3, r2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e162      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800513e:	4b89      	ldr	r3, [pc, #548]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0ed      	beq.n	8005128 <HAL_RCC_OscConfig+0x53c>
 800514c:	e015      	b.n	800517a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514e:	f7fc fe5b 	bl	8001e08 <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005154:	e00a      	b.n	800516c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005156:	f7fc fe57 	bl	8001e08 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	f241 3288 	movw	r2, #5000	; 0x1388
 8005164:	4293      	cmp	r3, r2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e14b      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800516c:	4b7d      	ldr	r3, [pc, #500]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1ed      	bne.n	8005156 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800517a:	7ffb      	ldrb	r3, [r7, #31]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d105      	bne.n	800518c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005180:	4b78      	ldr	r3, [pc, #480]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005184:	4a77      	ldr	r2, [pc, #476]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005186:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800518a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0320 	and.w	r3, r3, #32
 8005194:	2b00      	cmp	r3, #0
 8005196:	d03c      	beq.n	8005212 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	2b00      	cmp	r3, #0
 800519e:	d01c      	beq.n	80051da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80051a0:	4b70      	ldr	r3, [pc, #448]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80051a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051a6:	4a6f      	ldr	r2, [pc, #444]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80051a8:	f043 0301 	orr.w	r3, r3, #1
 80051ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051b0:	f7fc fe2a 	bl	8001e08 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051b8:	f7fc fe26 	bl	8001e08 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e11c      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80051ca:	4b66      	ldr	r3, [pc, #408]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80051cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d0ef      	beq.n	80051b8 <HAL_RCC_OscConfig+0x5cc>
 80051d8:	e01b      	b.n	8005212 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80051da:	4b62      	ldr	r3, [pc, #392]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80051dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80051e0:	4a60      	ldr	r2, [pc, #384]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80051e2:	f023 0301 	bic.w	r3, r3, #1
 80051e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051ea:	f7fc fe0d 	bl	8001e08 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051f2:	f7fc fe09 	bl	8001e08 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e0ff      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005204:	4b57      	ldr	r3, [pc, #348]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005206:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1ef      	bne.n	80051f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005216:	2b00      	cmp	r3, #0
 8005218:	f000 80f3 	beq.w	8005402 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005220:	2b02      	cmp	r3, #2
 8005222:	f040 80c9 	bne.w	80053b8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005226:	4b4f      	ldr	r3, [pc, #316]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f003 0203 	and.w	r2, r3, #3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005236:	429a      	cmp	r2, r3
 8005238:	d12c      	bne.n	8005294 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005244:	3b01      	subs	r3, #1
 8005246:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d123      	bne.n	8005294 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005256:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005258:	429a      	cmp	r2, r3
 800525a:	d11b      	bne.n	8005294 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005266:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005268:	429a      	cmp	r2, r3
 800526a:	d113      	bne.n	8005294 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005276:	085b      	lsrs	r3, r3, #1
 8005278:	3b01      	subs	r3, #1
 800527a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800527c:	429a      	cmp	r2, r3
 800527e:	d109      	bne.n	8005294 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528a:	085b      	lsrs	r3, r3, #1
 800528c:	3b01      	subs	r3, #1
 800528e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005290:	429a      	cmp	r2, r3
 8005292:	d06b      	beq.n	800536c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	2b0c      	cmp	r3, #12
 8005298:	d062      	beq.n	8005360 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800529a:	4b32      	ldr	r3, [pc, #200]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e0ac      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80052aa:	4b2e      	ldr	r3, [pc, #184]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a2d      	ldr	r2, [pc, #180]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80052b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80052b4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052b6:	f7fc fda7 	bl	8001e08 <HAL_GetTick>
 80052ba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052bc:	e008      	b.n	80052d0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052be:	f7fc fda3 	bl	8001e08 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d901      	bls.n	80052d0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e099      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052d0:	4b24      	ldr	r3, [pc, #144]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1f0      	bne.n	80052be <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052dc:	4b21      	ldr	r3, [pc, #132]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 80052de:	68da      	ldr	r2, [r3, #12]
 80052e0:	4b21      	ldr	r3, [pc, #132]	; (8005368 <HAL_RCC_OscConfig+0x77c>)
 80052e2:	4013      	ands	r3, r2
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80052ec:	3a01      	subs	r2, #1
 80052ee:	0112      	lsls	r2, r2, #4
 80052f0:	4311      	orrs	r1, r2
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80052f6:	0212      	lsls	r2, r2, #8
 80052f8:	4311      	orrs	r1, r2
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80052fe:	0852      	lsrs	r2, r2, #1
 8005300:	3a01      	subs	r2, #1
 8005302:	0552      	lsls	r2, r2, #21
 8005304:	4311      	orrs	r1, r2
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800530a:	0852      	lsrs	r2, r2, #1
 800530c:	3a01      	subs	r2, #1
 800530e:	0652      	lsls	r2, r2, #25
 8005310:	4311      	orrs	r1, r2
 8005312:	687a      	ldr	r2, [r7, #4]
 8005314:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005316:	06d2      	lsls	r2, r2, #27
 8005318:	430a      	orrs	r2, r1
 800531a:	4912      	ldr	r1, [pc, #72]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 800531c:	4313      	orrs	r3, r2
 800531e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005320:	4b10      	ldr	r3, [pc, #64]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a0f      	ldr	r2, [pc, #60]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005326:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800532a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800532c:	4b0d      	ldr	r3, [pc, #52]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	4a0c      	ldr	r2, [pc, #48]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005336:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005338:	f7fc fd66 	bl	8001e08 <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800533e:	e008      	b.n	8005352 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005340:	f7fc fd62 	bl	8001e08 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b02      	cmp	r3, #2
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e058      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005352:	4b04      	ldr	r3, [pc, #16]	; (8005364 <HAL_RCC_OscConfig+0x778>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0f0      	beq.n	8005340 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800535e:	e050      	b.n	8005402 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e04f      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
 8005364:	40021000 	.word	0x40021000
 8005368:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800536c:	4b27      	ldr	r3, [pc, #156]	; (800540c <HAL_RCC_OscConfig+0x820>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d144      	bne.n	8005402 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005378:	4b24      	ldr	r3, [pc, #144]	; (800540c <HAL_RCC_OscConfig+0x820>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a23      	ldr	r2, [pc, #140]	; (800540c <HAL_RCC_OscConfig+0x820>)
 800537e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005382:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005384:	4b21      	ldr	r3, [pc, #132]	; (800540c <HAL_RCC_OscConfig+0x820>)
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	4a20      	ldr	r2, [pc, #128]	; (800540c <HAL_RCC_OscConfig+0x820>)
 800538a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800538e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005390:	f7fc fd3a 	bl	8001e08 <HAL_GetTick>
 8005394:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005396:	e008      	b.n	80053aa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005398:	f7fc fd36 	bl	8001e08 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e02c      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053aa:	4b18      	ldr	r3, [pc, #96]	; (800540c <HAL_RCC_OscConfig+0x820>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d0f0      	beq.n	8005398 <HAL_RCC_OscConfig+0x7ac>
 80053b6:	e024      	b.n	8005402 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	2b0c      	cmp	r3, #12
 80053bc:	d01f      	beq.n	80053fe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053be:	4b13      	ldr	r3, [pc, #76]	; (800540c <HAL_RCC_OscConfig+0x820>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a12      	ldr	r2, [pc, #72]	; (800540c <HAL_RCC_OscConfig+0x820>)
 80053c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ca:	f7fc fd1d 	bl	8001e08 <HAL_GetTick>
 80053ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053d0:	e008      	b.n	80053e4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053d2:	f7fc fd19 	bl	8001e08 <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d901      	bls.n	80053e4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e00f      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053e4:	4b09      	ldr	r3, [pc, #36]	; (800540c <HAL_RCC_OscConfig+0x820>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1f0      	bne.n	80053d2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80053f0:	4b06      	ldr	r3, [pc, #24]	; (800540c <HAL_RCC_OscConfig+0x820>)
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	4905      	ldr	r1, [pc, #20]	; (800540c <HAL_RCC_OscConfig+0x820>)
 80053f6:	4b06      	ldr	r3, [pc, #24]	; (8005410 <HAL_RCC_OscConfig+0x824>)
 80053f8:	4013      	ands	r3, r2
 80053fa:	60cb      	str	r3, [r1, #12]
 80053fc:	e001      	b.n	8005402 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e000      	b.n	8005404 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3720      	adds	r7, #32
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	40021000 	.word	0x40021000
 8005410:	feeefffc 	.word	0xfeeefffc

08005414 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e0e7      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005428:	4b75      	ldr	r3, [pc, #468]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	429a      	cmp	r2, r3
 8005434:	d910      	bls.n	8005458 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005436:	4b72      	ldr	r3, [pc, #456]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f023 0207 	bic.w	r2, r3, #7
 800543e:	4970      	ldr	r1, [pc, #448]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	4313      	orrs	r3, r2
 8005444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005446:	4b6e      	ldr	r3, [pc, #440]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0307 	and.w	r3, r3, #7
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	429a      	cmp	r2, r3
 8005452:	d001      	beq.n	8005458 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e0cf      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d010      	beq.n	8005486 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	689a      	ldr	r2, [r3, #8]
 8005468:	4b66      	ldr	r3, [pc, #408]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005470:	429a      	cmp	r2, r3
 8005472:	d908      	bls.n	8005486 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005474:	4b63      	ldr	r3, [pc, #396]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	4960      	ldr	r1, [pc, #384]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 8005482:	4313      	orrs	r3, r2
 8005484:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d04c      	beq.n	800552c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b03      	cmp	r3, #3
 8005498:	d107      	bne.n	80054aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800549a:	4b5a      	ldr	r3, [pc, #360]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d121      	bne.n	80054ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e0a6      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d107      	bne.n	80054c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054b2:	4b54      	ldr	r3, [pc, #336]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d115      	bne.n	80054ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e09a      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d107      	bne.n	80054da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054ca:	4b4e      	ldr	r3, [pc, #312]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d109      	bne.n	80054ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e08e      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054da:	4b4a      	ldr	r3, [pc, #296]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d101      	bne.n	80054ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e086      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054ea:	4b46      	ldr	r3, [pc, #280]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f023 0203 	bic.w	r2, r3, #3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	4943      	ldr	r1, [pc, #268]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054fc:	f7fc fc84 	bl	8001e08 <HAL_GetTick>
 8005500:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005502:	e00a      	b.n	800551a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005504:	f7fc fc80 	bl	8001e08 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005512:	4293      	cmp	r3, r2
 8005514:	d901      	bls.n	800551a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e06e      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800551a:	4b3a      	ldr	r3, [pc, #232]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 020c 	and.w	r2, r3, #12
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	429a      	cmp	r2, r3
 800552a:	d1eb      	bne.n	8005504 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d010      	beq.n	800555a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689a      	ldr	r2, [r3, #8]
 800553c:	4b31      	ldr	r3, [pc, #196]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005544:	429a      	cmp	r2, r3
 8005546:	d208      	bcs.n	800555a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005548:	4b2e      	ldr	r3, [pc, #184]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	492b      	ldr	r1, [pc, #172]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 8005556:	4313      	orrs	r3, r2
 8005558:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800555a:	4b29      	ldr	r3, [pc, #164]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0307 	and.w	r3, r3, #7
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	429a      	cmp	r2, r3
 8005566:	d210      	bcs.n	800558a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005568:	4b25      	ldr	r3, [pc, #148]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f023 0207 	bic.w	r2, r3, #7
 8005570:	4923      	ldr	r1, [pc, #140]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	4313      	orrs	r3, r2
 8005576:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005578:	4b21      	ldr	r3, [pc, #132]	; (8005600 <HAL_RCC_ClockConfig+0x1ec>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	683a      	ldr	r2, [r7, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d001      	beq.n	800558a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e036      	b.n	80055f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0304 	and.w	r3, r3, #4
 8005592:	2b00      	cmp	r3, #0
 8005594:	d008      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005596:	4b1b      	ldr	r3, [pc, #108]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	4918      	ldr	r1, [pc, #96]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0308 	and.w	r3, r3, #8
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d009      	beq.n	80055c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055b4:	4b13      	ldr	r3, [pc, #76]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	691b      	ldr	r3, [r3, #16]
 80055c0:	00db      	lsls	r3, r3, #3
 80055c2:	4910      	ldr	r1, [pc, #64]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055c8:	f000 f824 	bl	8005614 <HAL_RCC_GetSysClockFreq>
 80055cc:	4602      	mov	r2, r0
 80055ce:	4b0d      	ldr	r3, [pc, #52]	; (8005604 <HAL_RCC_ClockConfig+0x1f0>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	091b      	lsrs	r3, r3, #4
 80055d4:	f003 030f 	and.w	r3, r3, #15
 80055d8:	490b      	ldr	r1, [pc, #44]	; (8005608 <HAL_RCC_ClockConfig+0x1f4>)
 80055da:	5ccb      	ldrb	r3, [r1, r3]
 80055dc:	f003 031f 	and.w	r3, r3, #31
 80055e0:	fa22 f303 	lsr.w	r3, r2, r3
 80055e4:	4a09      	ldr	r2, [pc, #36]	; (800560c <HAL_RCC_ClockConfig+0x1f8>)
 80055e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80055e8:	4b09      	ldr	r3, [pc, #36]	; (8005610 <HAL_RCC_ClockConfig+0x1fc>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7fc fbbb 	bl	8001d68 <HAL_InitTick>
 80055f2:	4603      	mov	r3, r0
 80055f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80055f6:	7afb      	ldrb	r3, [r7, #11]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	40022000 	.word	0x40022000
 8005604:	40021000 	.word	0x40021000
 8005608:	0800a430 	.word	0x0800a430
 800560c:	20000004 	.word	0x20000004
 8005610:	20000008 	.word	0x20000008

08005614 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005614:	b480      	push	{r7}
 8005616:	b089      	sub	sp, #36	; 0x24
 8005618:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
 800561e:	2300      	movs	r3, #0
 8005620:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005622:	4b3e      	ldr	r3, [pc, #248]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 030c 	and.w	r3, r3, #12
 800562a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800562c:	4b3b      	ldr	r3, [pc, #236]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	f003 0303 	and.w	r3, r3, #3
 8005634:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d005      	beq.n	8005648 <HAL_RCC_GetSysClockFreq+0x34>
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	2b0c      	cmp	r3, #12
 8005640:	d121      	bne.n	8005686 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d11e      	bne.n	8005686 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005648:	4b34      	ldr	r3, [pc, #208]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0308 	and.w	r3, r3, #8
 8005650:	2b00      	cmp	r3, #0
 8005652:	d107      	bne.n	8005664 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005654:	4b31      	ldr	r3, [pc, #196]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 8005656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800565a:	0a1b      	lsrs	r3, r3, #8
 800565c:	f003 030f 	and.w	r3, r3, #15
 8005660:	61fb      	str	r3, [r7, #28]
 8005662:	e005      	b.n	8005670 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005664:	4b2d      	ldr	r3, [pc, #180]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	091b      	lsrs	r3, r3, #4
 800566a:	f003 030f 	and.w	r3, r3, #15
 800566e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005670:	4a2b      	ldr	r2, [pc, #172]	; (8005720 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005678:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10d      	bne.n	800569c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005684:	e00a      	b.n	800569c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2b04      	cmp	r3, #4
 800568a:	d102      	bne.n	8005692 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800568c:	4b25      	ldr	r3, [pc, #148]	; (8005724 <HAL_RCC_GetSysClockFreq+0x110>)
 800568e:	61bb      	str	r3, [r7, #24]
 8005690:	e004      	b.n	800569c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	2b08      	cmp	r3, #8
 8005696:	d101      	bne.n	800569c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005698:	4b23      	ldr	r3, [pc, #140]	; (8005728 <HAL_RCC_GetSysClockFreq+0x114>)
 800569a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	2b0c      	cmp	r3, #12
 80056a0:	d134      	bne.n	800570c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056a2:	4b1e      	ldr	r3, [pc, #120]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f003 0303 	and.w	r3, r3, #3
 80056aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d003      	beq.n	80056ba <HAL_RCC_GetSysClockFreq+0xa6>
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	2b03      	cmp	r3, #3
 80056b6:	d003      	beq.n	80056c0 <HAL_RCC_GetSysClockFreq+0xac>
 80056b8:	e005      	b.n	80056c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80056ba:	4b1a      	ldr	r3, [pc, #104]	; (8005724 <HAL_RCC_GetSysClockFreq+0x110>)
 80056bc:	617b      	str	r3, [r7, #20]
      break;
 80056be:	e005      	b.n	80056cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <HAL_RCC_GetSysClockFreq+0x114>)
 80056c2:	617b      	str	r3, [r7, #20]
      break;
 80056c4:	e002      	b.n	80056cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	617b      	str	r3, [r7, #20]
      break;
 80056ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056cc:	4b13      	ldr	r3, [pc, #76]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	091b      	lsrs	r3, r3, #4
 80056d2:	f003 0307 	and.w	r3, r3, #7
 80056d6:	3301      	adds	r3, #1
 80056d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80056da:	4b10      	ldr	r3, [pc, #64]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	0a1b      	lsrs	r3, r3, #8
 80056e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	fb03 f202 	mul.w	r2, r3, r2
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056f2:	4b0a      	ldr	r3, [pc, #40]	; (800571c <HAL_RCC_GetSysClockFreq+0x108>)
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	0e5b      	lsrs	r3, r3, #25
 80056f8:	f003 0303 	and.w	r3, r3, #3
 80056fc:	3301      	adds	r3, #1
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	fbb2 f3f3 	udiv	r3, r2, r3
 800570a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800570c:	69bb      	ldr	r3, [r7, #24]
}
 800570e:	4618      	mov	r0, r3
 8005710:	3724      	adds	r7, #36	; 0x24
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	40021000 	.word	0x40021000
 8005720:	0800a448 	.word	0x0800a448
 8005724:	00f42400 	.word	0x00f42400
 8005728:	007a1200 	.word	0x007a1200

0800572c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800572c:	b480      	push	{r7}
 800572e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005730:	4b03      	ldr	r3, [pc, #12]	; (8005740 <HAL_RCC_GetHCLKFreq+0x14>)
 8005732:	681b      	ldr	r3, [r3, #0]
}
 8005734:	4618      	mov	r0, r3
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	20000004 	.word	0x20000004

08005744 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005748:	f7ff fff0 	bl	800572c <HAL_RCC_GetHCLKFreq>
 800574c:	4602      	mov	r2, r0
 800574e:	4b06      	ldr	r3, [pc, #24]	; (8005768 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	0a1b      	lsrs	r3, r3, #8
 8005754:	f003 0307 	and.w	r3, r3, #7
 8005758:	4904      	ldr	r1, [pc, #16]	; (800576c <HAL_RCC_GetPCLK1Freq+0x28>)
 800575a:	5ccb      	ldrb	r3, [r1, r3]
 800575c:	f003 031f 	and.w	r3, r3, #31
 8005760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005764:	4618      	mov	r0, r3
 8005766:	bd80      	pop	{r7, pc}
 8005768:	40021000 	.word	0x40021000
 800576c:	0800a440 	.word	0x0800a440

08005770 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005774:	f7ff ffda 	bl	800572c <HAL_RCC_GetHCLKFreq>
 8005778:	4602      	mov	r2, r0
 800577a:	4b06      	ldr	r3, [pc, #24]	; (8005794 <HAL_RCC_GetPCLK2Freq+0x24>)
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	0adb      	lsrs	r3, r3, #11
 8005780:	f003 0307 	and.w	r3, r3, #7
 8005784:	4904      	ldr	r1, [pc, #16]	; (8005798 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005786:	5ccb      	ldrb	r3, [r1, r3]
 8005788:	f003 031f 	and.w	r3, r3, #31
 800578c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005790:	4618      	mov	r0, r3
 8005792:	bd80      	pop	{r7, pc}
 8005794:	40021000 	.word	0x40021000
 8005798:	0800a440 	.word	0x0800a440

0800579c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80057a4:	2300      	movs	r3, #0
 80057a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80057a8:	4b2a      	ldr	r3, [pc, #168]	; (8005854 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d003      	beq.n	80057bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80057b4:	f7ff f9b6 	bl	8004b24 <HAL_PWREx_GetVoltageRange>
 80057b8:	6178      	str	r0, [r7, #20]
 80057ba:	e014      	b.n	80057e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80057bc:	4b25      	ldr	r3, [pc, #148]	; (8005854 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c0:	4a24      	ldr	r2, [pc, #144]	; (8005854 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057c6:	6593      	str	r3, [r2, #88]	; 0x58
 80057c8:	4b22      	ldr	r3, [pc, #136]	; (8005854 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80057d4:	f7ff f9a6 	bl	8004b24 <HAL_PWREx_GetVoltageRange>
 80057d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80057da:	4b1e      	ldr	r3, [pc, #120]	; (8005854 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057de:	4a1d      	ldr	r2, [pc, #116]	; (8005854 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80057e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057e4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057ec:	d10b      	bne.n	8005806 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b80      	cmp	r3, #128	; 0x80
 80057f2:	d919      	bls.n	8005828 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2ba0      	cmp	r3, #160	; 0xa0
 80057f8:	d902      	bls.n	8005800 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80057fa:	2302      	movs	r3, #2
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	e013      	b.n	8005828 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005800:	2301      	movs	r3, #1
 8005802:	613b      	str	r3, [r7, #16]
 8005804:	e010      	b.n	8005828 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b80      	cmp	r3, #128	; 0x80
 800580a:	d902      	bls.n	8005812 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800580c:	2303      	movs	r3, #3
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	e00a      	b.n	8005828 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b80      	cmp	r3, #128	; 0x80
 8005816:	d102      	bne.n	800581e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005818:	2302      	movs	r3, #2
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	e004      	b.n	8005828 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b70      	cmp	r3, #112	; 0x70
 8005822:	d101      	bne.n	8005828 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005824:	2301      	movs	r3, #1
 8005826:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005828:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f023 0207 	bic.w	r2, r3, #7
 8005830:	4909      	ldr	r1, [pc, #36]	; (8005858 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	4313      	orrs	r3, r2
 8005836:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005838:	4b07      	ldr	r3, [pc, #28]	; (8005858 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	429a      	cmp	r2, r3
 8005844:	d001      	beq.n	800584a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e000      	b.n	800584c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3718      	adds	r7, #24
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40021000 	.word	0x40021000
 8005858:	40022000 	.word	0x40022000

0800585c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005864:	2300      	movs	r3, #0
 8005866:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005868:	2300      	movs	r3, #0
 800586a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005874:	2b00      	cmp	r3, #0
 8005876:	d031      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005880:	d01a      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005882:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005886:	d814      	bhi.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005888:	2b00      	cmp	r3, #0
 800588a:	d009      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800588c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005890:	d10f      	bne.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005892:	4b5d      	ldr	r3, [pc, #372]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	4a5c      	ldr	r2, [pc, #368]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800589c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800589e:	e00c      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3304      	adds	r3, #4
 80058a4:	2100      	movs	r1, #0
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 f9de 	bl	8005c68 <RCCEx_PLLSAI1_Config>
 80058ac:	4603      	mov	r3, r0
 80058ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80058b0:	e003      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	74fb      	strb	r3, [r7, #19]
      break;
 80058b6:	e000      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80058b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058ba:	7cfb      	ldrb	r3, [r7, #19]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10b      	bne.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058c0:	4b51      	ldr	r3, [pc, #324]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ce:	494e      	ldr	r1, [pc, #312]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80058d6:	e001      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d8:	7cfb      	ldrb	r3, [r7, #19]
 80058da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 809e 	beq.w	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058ea:	2300      	movs	r3, #0
 80058ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058ee:	4b46      	ldr	r3, [pc, #280]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80058f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e000      	b.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80058fe:	2300      	movs	r3, #0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00d      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005904:	4b40      	ldr	r3, [pc, #256]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005908:	4a3f      	ldr	r2, [pc, #252]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800590a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800590e:	6593      	str	r3, [r2, #88]	; 0x58
 8005910:	4b3d      	ldr	r3, [pc, #244]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005918:	60bb      	str	r3, [r7, #8]
 800591a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800591c:	2301      	movs	r3, #1
 800591e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005920:	4b3a      	ldr	r3, [pc, #232]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a39      	ldr	r2, [pc, #228]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005926:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800592a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800592c:	f7fc fa6c 	bl	8001e08 <HAL_GetTick>
 8005930:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005932:	e009      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005934:	f7fc fa68 	bl	8001e08 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	2b02      	cmp	r3, #2
 8005940:	d902      	bls.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	74fb      	strb	r3, [r7, #19]
        break;
 8005946:	e005      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005948:	4b30      	ldr	r3, [pc, #192]	; (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005950:	2b00      	cmp	r3, #0
 8005952:	d0ef      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005954:	7cfb      	ldrb	r3, [r7, #19]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d15a      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800595a:	4b2b      	ldr	r3, [pc, #172]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800595c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005960:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005964:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d01e      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	429a      	cmp	r2, r3
 8005974:	d019      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005976:	4b24      	ldr	r3, [pc, #144]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800597c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005980:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005982:	4b21      	ldr	r3, [pc, #132]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005988:	4a1f      	ldr	r2, [pc, #124]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800598a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800598e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005992:	4b1d      	ldr	r3, [pc, #116]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005998:	4a1b      	ldr	r2, [pc, #108]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800599a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800599e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059a2:	4a19      	ldr	r2, [pc, #100]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d016      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b4:	f7fc fa28 	bl	8001e08 <HAL_GetTick>
 80059b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059ba:	e00b      	b.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059bc:	f7fc fa24 	bl	8001e08 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d902      	bls.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	74fb      	strb	r3, [r7, #19]
            break;
 80059d2:	e006      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059d4:	4b0c      	ldr	r3, [pc, #48]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0ec      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80059e2:	7cfb      	ldrb	r3, [r7, #19]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10b      	bne.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059e8:	4b07      	ldr	r3, [pc, #28]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059f6:	4904      	ldr	r1, [pc, #16]	; (8005a08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80059fe:	e009      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a00:	7cfb      	ldrb	r3, [r7, #19]
 8005a02:	74bb      	strb	r3, [r7, #18]
 8005a04:	e006      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005a06:	bf00      	nop
 8005a08:	40021000 	.word	0x40021000
 8005a0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a10:	7cfb      	ldrb	r3, [r7, #19]
 8005a12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a14:	7c7b      	ldrb	r3, [r7, #17]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d105      	bne.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1a:	4b8a      	ldr	r3, [pc, #552]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1e:	4a89      	ldr	r2, [pc, #548]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00a      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a32:	4b84      	ldr	r3, [pc, #528]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a38:	f023 0203 	bic.w	r2, r3, #3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	4980      	ldr	r1, [pc, #512]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00a      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a54:	4b7b      	ldr	r3, [pc, #492]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a5a:	f023 020c 	bic.w	r2, r3, #12
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a62:	4978      	ldr	r1, [pc, #480]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0320 	and.w	r3, r3, #32
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00a      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a76:	4b73      	ldr	r3, [pc, #460]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a84:	496f      	ldr	r1, [pc, #444]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00a      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a98:	4b6a      	ldr	r3, [pc, #424]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a9e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa6:	4967      	ldr	r1, [pc, #412]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00a      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005aba:	4b62      	ldr	r3, [pc, #392]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ac0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	495e      	ldr	r1, [pc, #376]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00a      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005adc:	4b59      	ldr	r3, [pc, #356]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aea:	4956      	ldr	r1, [pc, #344]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00a      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005afe:	4b51      	ldr	r3, [pc, #324]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0c:	494d      	ldr	r1, [pc, #308]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d028      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b20:	4b48      	ldr	r3, [pc, #288]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2e:	4945      	ldr	r1, [pc, #276]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b3e:	d106      	bne.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b40:	4b40      	ldr	r3, [pc, #256]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	4a3f      	ldr	r2, [pc, #252]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b4a:	60d3      	str	r3, [r2, #12]
 8005b4c:	e011      	b.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b52:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b56:	d10c      	bne.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3304      	adds	r3, #4
 8005b5c:	2101      	movs	r1, #1
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f000 f882 	bl	8005c68 <RCCEx_PLLSAI1_Config>
 8005b64:	4603      	mov	r3, r0
 8005b66:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005b68:	7cfb      	ldrb	r3, [r7, #19]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d001      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8005b6e:	7cfb      	ldrb	r3, [r7, #19]
 8005b70:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d028      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b7e:	4b31      	ldr	r3, [pc, #196]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b84:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b8c:	492d      	ldr	r1, [pc, #180]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b9c:	d106      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b9e:	4b29      	ldr	r3, [pc, #164]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	4a28      	ldr	r2, [pc, #160]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ba4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ba8:	60d3      	str	r3, [r2, #12]
 8005baa:	e011      	b.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005bb4:	d10c      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	3304      	adds	r3, #4
 8005bba:	2101      	movs	r1, #1
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f000 f853 	bl	8005c68 <RCCEx_PLLSAI1_Config>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bc6:	7cfb      	ldrb	r3, [r7, #19]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005bcc:	7cfb      	ldrb	r3, [r7, #19]
 8005bce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d01c      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bdc:	4b19      	ldr	r3, [pc, #100]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bea:	4916      	ldr	r1, [pc, #88]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005bfa:	d10c      	bne.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3304      	adds	r3, #4
 8005c00:	2102      	movs	r1, #2
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 f830 	bl	8005c68 <RCCEx_PLLSAI1_Config>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c0c:	7cfb      	ldrb	r3, [r7, #19]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8005c12:	7cfb      	ldrb	r3, [r7, #19]
 8005c14:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c22:	4b08      	ldr	r3, [pc, #32]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c28:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c30:	4904      	ldr	r1, [pc, #16]	; (8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c38:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3718      	adds	r7, #24
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	40021000 	.word	0x40021000

08005c48 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005c4c:	4b05      	ldr	r3, [pc, #20]	; (8005c64 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a04      	ldr	r2, [pc, #16]	; (8005c64 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005c52:	f043 0304 	orr.w	r3, r3, #4
 8005c56:	6013      	str	r3, [r2, #0]
}
 8005c58:	bf00      	nop
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40021000 	.word	0x40021000

08005c68 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c76:	4b74      	ldr	r3, [pc, #464]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	f003 0303 	and.w	r3, r3, #3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d018      	beq.n	8005cb4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c82:	4b71      	ldr	r3, [pc, #452]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f003 0203 	and.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d10d      	bne.n	8005cae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
       ||
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c9a:	4b6b      	ldr	r3, [pc, #428]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	091b      	lsrs	r3, r3, #4
 8005ca0:	f003 0307 	and.w	r3, r3, #7
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
       ||
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d047      	beq.n	8005d3e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	73fb      	strb	r3, [r7, #15]
 8005cb2:	e044      	b.n	8005d3e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b03      	cmp	r3, #3
 8005cba:	d018      	beq.n	8005cee <RCCEx_PLLSAI1_Config+0x86>
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d825      	bhi.n	8005d0c <RCCEx_PLLSAI1_Config+0xa4>
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d002      	beq.n	8005cca <RCCEx_PLLSAI1_Config+0x62>
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d009      	beq.n	8005cdc <RCCEx_PLLSAI1_Config+0x74>
 8005cc8:	e020      	b.n	8005d0c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cca:	4b5f      	ldr	r3, [pc, #380]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d11d      	bne.n	8005d12 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cda:	e01a      	b.n	8005d12 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cdc:	4b5a      	ldr	r3, [pc, #360]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d116      	bne.n	8005d16 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cec:	e013      	b.n	8005d16 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cee:	4b56      	ldr	r3, [pc, #344]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10f      	bne.n	8005d1a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cfa:	4b53      	ldr	r3, [pc, #332]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d0a:	e006      	b.n	8005d1a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d10:	e004      	b.n	8005d1c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d12:	bf00      	nop
 8005d14:	e002      	b.n	8005d1c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d16:	bf00      	nop
 8005d18:	e000      	b.n	8005d1c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d1c:	7bfb      	ldrb	r3, [r7, #15]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10d      	bne.n	8005d3e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d22:	4b49      	ldr	r3, [pc, #292]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	430b      	orrs	r3, r1
 8005d38:	4943      	ldr	r1, [pc, #268]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d17c      	bne.n	8005e3e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d44:	4b40      	ldr	r3, [pc, #256]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a3f      	ldr	r2, [pc, #252]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d4a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005d4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d50:	f7fc f85a 	bl	8001e08 <HAL_GetTick>
 8005d54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d56:	e009      	b.n	8005d6c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d58:	f7fc f856 	bl	8001e08 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d902      	bls.n	8005d6c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	73fb      	strb	r3, [r7, #15]
        break;
 8005d6a:	e005      	b.n	8005d78 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d6c:	4b36      	ldr	r3, [pc, #216]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1ef      	bne.n	8005d58 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d15f      	bne.n	8005e3e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d110      	bne.n	8005da6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d84:	4b30      	ldr	r3, [pc, #192]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005d8c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6892      	ldr	r2, [r2, #8]
 8005d94:	0211      	lsls	r1, r2, #8
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	68d2      	ldr	r2, [r2, #12]
 8005d9a:	06d2      	lsls	r2, r2, #27
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	492a      	ldr	r1, [pc, #168]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	610b      	str	r3, [r1, #16]
 8005da4:	e027      	b.n	8005df6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d112      	bne.n	8005dd2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dac:	4b26      	ldr	r3, [pc, #152]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005db4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6892      	ldr	r2, [r2, #8]
 8005dbc:	0211      	lsls	r1, r2, #8
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	6912      	ldr	r2, [r2, #16]
 8005dc2:	0852      	lsrs	r2, r2, #1
 8005dc4:	3a01      	subs	r2, #1
 8005dc6:	0552      	lsls	r2, r2, #21
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	491f      	ldr	r1, [pc, #124]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	610b      	str	r3, [r1, #16]
 8005dd0:	e011      	b.n	8005df6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dd2:	4b1d      	ldr	r3, [pc, #116]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005dda:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6892      	ldr	r2, [r2, #8]
 8005de2:	0211      	lsls	r1, r2, #8
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6952      	ldr	r2, [r2, #20]
 8005de8:	0852      	lsrs	r2, r2, #1
 8005dea:	3a01      	subs	r2, #1
 8005dec:	0652      	lsls	r2, r2, #25
 8005dee:	430a      	orrs	r2, r1
 8005df0:	4915      	ldr	r1, [pc, #84]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005df6:	4b14      	ldr	r3, [pc, #80]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a13      	ldr	r2, [pc, #76]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005dfc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e00:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e02:	f7fc f801 	bl	8001e08 <HAL_GetTick>
 8005e06:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e08:	e009      	b.n	8005e1e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e0a:	f7fb fffd 	bl	8001e08 <HAL_GetTick>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	1ad3      	subs	r3, r2, r3
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d902      	bls.n	8005e1e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	73fb      	strb	r3, [r7, #15]
          break;
 8005e1c:	e005      	b.n	8005e2a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e1e:	4b0a      	ldr	r3, [pc, #40]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0ef      	beq.n	8005e0a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d106      	bne.n	8005e3e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e30:	4b05      	ldr	r3, [pc, #20]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e32:	691a      	ldr	r2, [r3, #16]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	4903      	ldr	r1, [pc, #12]	; (8005e48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40021000 	.word	0x40021000

08005e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e049      	b.n	8005ef2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fb fe44 	bl	8001b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	3304      	adds	r3, #4
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	f000 fb04 	bl	8006498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b082      	sub	sp, #8
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e049      	b.n	8005fa0 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d106      	bne.n	8005f26 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 f841 	bl	8005fa8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2202      	movs	r2, #2
 8005f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	3304      	adds	r3, #4
 8005f36:	4619      	mov	r1, r3
 8005f38:	4610      	mov	r0, r2
 8005f3a:	f000 faad 	bl	8006498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3708      	adds	r7, #8
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d020      	beq.n	8006020 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f003 0302 	and.w	r3, r3, #2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d01b      	beq.n	8006020 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f06f 0202 	mvn.w	r2, #2
 8005ff0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	f003 0303 	and.w	r3, r3, #3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d003      	beq.n	800600e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 fa27 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 800600c:	e005      	b.n	800601a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 fa19 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 fa2a 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f003 0304 	and.w	r3, r3, #4
 8006026:	2b00      	cmp	r3, #0
 8006028:	d020      	beq.n	800606c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f003 0304 	and.w	r3, r3, #4
 8006030:	2b00      	cmp	r3, #0
 8006032:	d01b      	beq.n	800606c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f06f 0204 	mvn.w	r2, #4
 800603c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2202      	movs	r2, #2
 8006042:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 fa01 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 8006058:	e005      	b.n	8006066 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f9f3 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 fa04 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	f003 0308 	and.w	r3, r3, #8
 8006072:	2b00      	cmp	r3, #0
 8006074:	d020      	beq.n	80060b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f003 0308 	and.w	r3, r3, #8
 800607c:	2b00      	cmp	r3, #0
 800607e:	d01b      	beq.n	80060b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f06f 0208 	mvn.w	r2, #8
 8006088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2204      	movs	r2, #4
 800608e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	f003 0303 	and.w	r3, r3, #3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d003      	beq.n	80060a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f9db 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 80060a4:	e005      	b.n	80060b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f9cd 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 f9de 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f003 0310 	and.w	r3, r3, #16
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d020      	beq.n	8006104 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f003 0310 	and.w	r3, r3, #16
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d01b      	beq.n	8006104 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f06f 0210 	mvn.w	r2, #16
 80060d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2208      	movs	r2, #8
 80060da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	69db      	ldr	r3, [r3, #28]
 80060e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f9b5 	bl	800645a <HAL_TIM_IC_CaptureCallback>
 80060f0:	e005      	b.n	80060fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 f9a7 	bl	8006446 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f9b8 	bl	800646e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00c      	beq.n	8006128 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f003 0301 	and.w	r3, r3, #1
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f06f 0201 	mvn.w	r2, #1
 8006120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f7fb fb0e 	bl	8001744 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00c      	beq.n	800614c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006138:	2b00      	cmp	r3, #0
 800613a:	d007      	beq.n	800614c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fd92 	bl	8006c70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00c      	beq.n	8006170 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615c:	2b00      	cmp	r3, #0
 800615e:	d007      	beq.n	8006170 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 fd8a 	bl	8006c84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00c      	beq.n	8006194 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800618c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f977 	bl	8006482 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00c      	beq.n	80061b8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f003 0320 	and.w	r3, r3, #32
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d007      	beq.n	80061b8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f06f 0220 	mvn.w	r2, #32
 80061b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fd52 	bl	8006c5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061b8:	bf00      	nop
 80061ba:	3710      	adds	r7, #16
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d101      	bne.n	80061de <HAL_TIM_OC_ConfigChannel+0x1e>
 80061da:	2302      	movs	r3, #2
 80061dc:	e066      	b.n	80062ac <HAL_TIM_OC_ConfigChannel+0xec>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b14      	cmp	r3, #20
 80061ea:	d857      	bhi.n	800629c <HAL_TIM_OC_ConfigChannel+0xdc>
 80061ec:	a201      	add	r2, pc, #4	; (adr r2, 80061f4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80061ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f2:	bf00      	nop
 80061f4:	08006249 	.word	0x08006249
 80061f8:	0800629d 	.word	0x0800629d
 80061fc:	0800629d 	.word	0x0800629d
 8006200:	0800629d 	.word	0x0800629d
 8006204:	08006257 	.word	0x08006257
 8006208:	0800629d 	.word	0x0800629d
 800620c:	0800629d 	.word	0x0800629d
 8006210:	0800629d 	.word	0x0800629d
 8006214:	08006265 	.word	0x08006265
 8006218:	0800629d 	.word	0x0800629d
 800621c:	0800629d 	.word	0x0800629d
 8006220:	0800629d 	.word	0x0800629d
 8006224:	08006273 	.word	0x08006273
 8006228:	0800629d 	.word	0x0800629d
 800622c:	0800629d 	.word	0x0800629d
 8006230:	0800629d 	.word	0x0800629d
 8006234:	08006281 	.word	0x08006281
 8006238:	0800629d 	.word	0x0800629d
 800623c:	0800629d 	.word	0x0800629d
 8006240:	0800629d 	.word	0x0800629d
 8006244:	0800628f 	.word	0x0800628f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68b9      	ldr	r1, [r7, #8]
 800624e:	4618      	mov	r0, r3
 8006250:	f000 f986 	bl	8006560 <TIM_OC1_SetConfig>
      break;
 8006254:	e025      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68b9      	ldr	r1, [r7, #8]
 800625c:	4618      	mov	r0, r3
 800625e:	f000 f9fb 	bl	8006658 <TIM_OC2_SetConfig>
      break;
 8006262:	e01e      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68b9      	ldr	r1, [r7, #8]
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fa6e 	bl	800674c <TIM_OC3_SetConfig>
      break;
 8006270:	e017      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68b9      	ldr	r1, [r7, #8]
 8006278:	4618      	mov	r0, r3
 800627a:	f000 fadf 	bl	800683c <TIM_OC4_SetConfig>
      break;
 800627e:	e010      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68b9      	ldr	r1, [r7, #8]
 8006286:	4618      	mov	r0, r3
 8006288:	f000 fb36 	bl	80068f8 <TIM_OC5_SetConfig>
      break;
 800628c:	e009      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68b9      	ldr	r1, [r7, #8]
 8006294:	4618      	mov	r0, r3
 8006296:	f000 fb87 	bl	80069a8 <TIM_OC6_SetConfig>
      break;
 800629a:	e002      	b.n	80062a2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	75fb      	strb	r3, [r7, #23]
      break;
 80062a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d101      	bne.n	80062d0 <HAL_TIM_ConfigClockSource+0x1c>
 80062cc:	2302      	movs	r3, #2
 80062ce:	e0b6      	b.n	800643e <HAL_TIM_ConfigClockSource+0x18a>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800630c:	d03e      	beq.n	800638c <HAL_TIM_ConfigClockSource+0xd8>
 800630e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006312:	f200 8087 	bhi.w	8006424 <HAL_TIM_ConfigClockSource+0x170>
 8006316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800631a:	f000 8086 	beq.w	800642a <HAL_TIM_ConfigClockSource+0x176>
 800631e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006322:	d87f      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 8006324:	2b70      	cmp	r3, #112	; 0x70
 8006326:	d01a      	beq.n	800635e <HAL_TIM_ConfigClockSource+0xaa>
 8006328:	2b70      	cmp	r3, #112	; 0x70
 800632a:	d87b      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 800632c:	2b60      	cmp	r3, #96	; 0x60
 800632e:	d050      	beq.n	80063d2 <HAL_TIM_ConfigClockSource+0x11e>
 8006330:	2b60      	cmp	r3, #96	; 0x60
 8006332:	d877      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 8006334:	2b50      	cmp	r3, #80	; 0x50
 8006336:	d03c      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0xfe>
 8006338:	2b50      	cmp	r3, #80	; 0x50
 800633a:	d873      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 800633c:	2b40      	cmp	r3, #64	; 0x40
 800633e:	d058      	beq.n	80063f2 <HAL_TIM_ConfigClockSource+0x13e>
 8006340:	2b40      	cmp	r3, #64	; 0x40
 8006342:	d86f      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 8006344:	2b30      	cmp	r3, #48	; 0x30
 8006346:	d064      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x15e>
 8006348:	2b30      	cmp	r3, #48	; 0x30
 800634a:	d86b      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 800634c:	2b20      	cmp	r3, #32
 800634e:	d060      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x15e>
 8006350:	2b20      	cmp	r3, #32
 8006352:	d867      	bhi.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
 8006354:	2b00      	cmp	r3, #0
 8006356:	d05c      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x15e>
 8006358:	2b10      	cmp	r3, #16
 800635a:	d05a      	beq.n	8006412 <HAL_TIM_ConfigClockSource+0x15e>
 800635c:	e062      	b.n	8006424 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800636e:	f000 fbef 	bl	8006b50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006380:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68ba      	ldr	r2, [r7, #8]
 8006388:	609a      	str	r2, [r3, #8]
      break;
 800638a:	e04f      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800639c:	f000 fbd8 	bl	8006b50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063ae:	609a      	str	r2, [r3, #8]
      break;
 80063b0:	e03c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063be:	461a      	mov	r2, r3
 80063c0:	f000 fb4c 	bl	8006a5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2150      	movs	r1, #80	; 0x50
 80063ca:	4618      	mov	r0, r3
 80063cc:	f000 fba5 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 80063d0:	e02c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063de:	461a      	mov	r2, r3
 80063e0:	f000 fb6b 	bl	8006aba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2160      	movs	r1, #96	; 0x60
 80063ea:	4618      	mov	r0, r3
 80063ec:	f000 fb95 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 80063f0:	e01c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063fe:	461a      	mov	r2, r3
 8006400:	f000 fb2c 	bl	8006a5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2140      	movs	r1, #64	; 0x40
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fb85 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 8006410:	e00c      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4619      	mov	r1, r3
 800641c:	4610      	mov	r0, r2
 800641e:	f000 fb7c 	bl	8006b1a <TIM_ITRx_SetConfig>
      break;
 8006422:	e003      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	73fb      	strb	r3, [r7, #15]
      break;
 8006428:	e000      	b.n	800642c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800642a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800643c:	7bfb      	ldrb	r3, [r7, #15]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800645a:	b480      	push	{r7}
 800645c:	b083      	sub	sp, #12
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr

0800646e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006476:	bf00      	nop
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr

08006482 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006482:	b480      	push	{r7}
 8006484:	b083      	sub	sp, #12
 8006486:	af00      	add	r7, sp, #0
 8006488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800648a:	bf00      	nop
 800648c:	370c      	adds	r7, #12
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
	...

08006498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a2a      	ldr	r2, [pc, #168]	; (8006554 <TIM_Base_SetConfig+0xbc>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d003      	beq.n	80064b8 <TIM_Base_SetConfig+0x20>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064b6:	d108      	bne.n	80064ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a21      	ldr	r2, [pc, #132]	; (8006554 <TIM_Base_SetConfig+0xbc>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00b      	beq.n	80064ea <TIM_Base_SetConfig+0x52>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064d8:	d007      	beq.n	80064ea <TIM_Base_SetConfig+0x52>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a1e      	ldr	r2, [pc, #120]	; (8006558 <TIM_Base_SetConfig+0xc0>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d003      	beq.n	80064ea <TIM_Base_SetConfig+0x52>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a1d      	ldr	r2, [pc, #116]	; (800655c <TIM_Base_SetConfig+0xc4>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d108      	bne.n	80064fc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	695b      	ldr	r3, [r3, #20]
 8006506:	4313      	orrs	r3, r2
 8006508:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	689a      	ldr	r2, [r3, #8]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a0c      	ldr	r2, [pc, #48]	; (8006554 <TIM_Base_SetConfig+0xbc>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d007      	beq.n	8006538 <TIM_Base_SetConfig+0xa0>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a0b      	ldr	r2, [pc, #44]	; (8006558 <TIM_Base_SetConfig+0xc0>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d003      	beq.n	8006538 <TIM_Base_SetConfig+0xa0>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a0a      	ldr	r2, [pc, #40]	; (800655c <TIM_Base_SetConfig+0xc4>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d103      	bne.n	8006540 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	691a      	ldr	r2, [r3, #16]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	615a      	str	r2, [r3, #20]
}
 8006546:	bf00      	nop
 8006548:	3714      	adds	r7, #20
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40012c00 	.word	0x40012c00
 8006558:	40014000 	.word	0x40014000
 800655c:	40014400 	.word	0x40014400

08006560 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006560:	b480      	push	{r7}
 8006562:	b087      	sub	sp, #28
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
 8006568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a1b      	ldr	r3, [r3, #32]
 8006574:	f023 0201 	bic.w	r2, r3, #1
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800658e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f023 0303 	bic.w	r3, r3, #3
 800659a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	f023 0302 	bic.w	r3, r3, #2
 80065ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a24      	ldr	r2, [pc, #144]	; (800664c <TIM_OC1_SetConfig+0xec>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d007      	beq.n	80065d0 <TIM_OC1_SetConfig+0x70>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a23      	ldr	r2, [pc, #140]	; (8006650 <TIM_OC1_SetConfig+0xf0>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d003      	beq.n	80065d0 <TIM_OC1_SetConfig+0x70>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	4a22      	ldr	r2, [pc, #136]	; (8006654 <TIM_OC1_SetConfig+0xf4>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d10c      	bne.n	80065ea <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f023 0308 	bic.w	r3, r3, #8
 80065d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	697a      	ldr	r2, [r7, #20]
 80065de:	4313      	orrs	r3, r2
 80065e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f023 0304 	bic.w	r3, r3, #4
 80065e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a17      	ldr	r2, [pc, #92]	; (800664c <TIM_OC1_SetConfig+0xec>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d007      	beq.n	8006602 <TIM_OC1_SetConfig+0xa2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a16      	ldr	r2, [pc, #88]	; (8006650 <TIM_OC1_SetConfig+0xf0>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d003      	beq.n	8006602 <TIM_OC1_SetConfig+0xa2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a15      	ldr	r2, [pc, #84]	; (8006654 <TIM_OC1_SetConfig+0xf4>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d111      	bne.n	8006626 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006608:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006610:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	4313      	orrs	r3, r2
 800661a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	4313      	orrs	r3, r2
 8006624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68fa      	ldr	r2, [r7, #12]
 8006630:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	685a      	ldr	r2, [r3, #4]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	697a      	ldr	r2, [r7, #20]
 800663e:	621a      	str	r2, [r3, #32]
}
 8006640:	bf00      	nop
 8006642:	371c      	adds	r7, #28
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	40012c00 	.word	0x40012c00
 8006650:	40014000 	.word	0x40014000
 8006654:	40014400 	.word	0x40014400

08006658 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	f023 0210 	bic.w	r2, r3, #16
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800668a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006692:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	021b      	lsls	r3, r3, #8
 800669a:	68fa      	ldr	r2, [r7, #12]
 800669c:	4313      	orrs	r3, r2
 800669e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f023 0320 	bic.w	r3, r3, #32
 80066a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	011b      	lsls	r3, r3, #4
 80066ae:	697a      	ldr	r2, [r7, #20]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a22      	ldr	r2, [pc, #136]	; (8006740 <TIM_OC2_SetConfig+0xe8>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d10d      	bne.n	80066d8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	011b      	lsls	r3, r3, #4
 80066ca:	697a      	ldr	r2, [r7, #20]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a19      	ldr	r2, [pc, #100]	; (8006740 <TIM_OC2_SetConfig+0xe8>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d007      	beq.n	80066f0 <TIM_OC2_SetConfig+0x98>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a18      	ldr	r2, [pc, #96]	; (8006744 <TIM_OC2_SetConfig+0xec>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d003      	beq.n	80066f0 <TIM_OC2_SetConfig+0x98>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a17      	ldr	r2, [pc, #92]	; (8006748 <TIM_OC2_SetConfig+0xf0>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d113      	bne.n	8006718 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	695b      	ldr	r3, [r3, #20]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	4313      	orrs	r3, r2
 800670a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	621a      	str	r2, [r3, #32]
}
 8006732:	bf00      	nop
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	40012c00 	.word	0x40012c00
 8006744:	40014000 	.word	0x40014000
 8006748:	40014400 	.word	0x40014400

0800674c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800674c:	b480      	push	{r7}
 800674e:	b087      	sub	sp, #28
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	69db      	ldr	r3, [r3, #28]
 8006772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800677a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800677e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f023 0303 	bic.w	r3, r3, #3
 8006786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	4313      	orrs	r3, r2
 8006790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	021b      	lsls	r3, r3, #8
 80067a0:	697a      	ldr	r2, [r7, #20]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a21      	ldr	r2, [pc, #132]	; (8006830 <TIM_OC3_SetConfig+0xe4>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d10d      	bne.n	80067ca <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	021b      	lsls	r3, r3, #8
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a18      	ldr	r2, [pc, #96]	; (8006830 <TIM_OC3_SetConfig+0xe4>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <TIM_OC3_SetConfig+0x96>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a17      	ldr	r2, [pc, #92]	; (8006834 <TIM_OC3_SetConfig+0xe8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d003      	beq.n	80067e2 <TIM_OC3_SetConfig+0x96>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a16      	ldr	r2, [pc, #88]	; (8006838 <TIM_OC3_SetConfig+0xec>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d113      	bne.n	800680a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	011b      	lsls	r3, r3, #4
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	4313      	orrs	r3, r2
 8006808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	621a      	str	r2, [r3, #32]
}
 8006824:	bf00      	nop
 8006826:	371c      	adds	r7, #28
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr
 8006830:	40012c00 	.word	0x40012c00
 8006834:	40014000 	.word	0x40014000
 8006838:	40014400 	.word	0x40014400

0800683c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800686a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800686e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	021b      	lsls	r3, r3, #8
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	4313      	orrs	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800688a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	031b      	lsls	r3, r3, #12
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	4313      	orrs	r3, r2
 8006896:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a14      	ldr	r2, [pc, #80]	; (80068ec <TIM_OC4_SetConfig+0xb0>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d007      	beq.n	80068b0 <TIM_OC4_SetConfig+0x74>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a13      	ldr	r2, [pc, #76]	; (80068f0 <TIM_OC4_SetConfig+0xb4>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d003      	beq.n	80068b0 <TIM_OC4_SetConfig+0x74>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a12      	ldr	r2, [pc, #72]	; (80068f4 <TIM_OC4_SetConfig+0xb8>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d109      	bne.n	80068c4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	695b      	ldr	r3, [r3, #20]
 80068bc:	019b      	lsls	r3, r3, #6
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	621a      	str	r2, [r3, #32]
}
 80068de:	bf00      	nop
 80068e0:	371c      	adds	r7, #28
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	40012c00 	.word	0x40012c00
 80068f0:	40014000 	.word	0x40014000
 80068f4:	40014400 	.word	0x40014400

080068f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a1b      	ldr	r3, [r3, #32]
 800690c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800691e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800692a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	4313      	orrs	r3, r2
 8006934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800693c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	041b      	lsls	r3, r3, #16
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a13      	ldr	r2, [pc, #76]	; (800699c <TIM_OC5_SetConfig+0xa4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d007      	beq.n	8006962 <TIM_OC5_SetConfig+0x6a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a12      	ldr	r2, [pc, #72]	; (80069a0 <TIM_OC5_SetConfig+0xa8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d003      	beq.n	8006962 <TIM_OC5_SetConfig+0x6a>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a11      	ldr	r2, [pc, #68]	; (80069a4 <TIM_OC5_SetConfig+0xac>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d109      	bne.n	8006976 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006968:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	021b      	lsls	r3, r3, #8
 8006970:	697a      	ldr	r2, [r7, #20]
 8006972:	4313      	orrs	r3, r2
 8006974:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	693a      	ldr	r2, [r7, #16]
 800698e:	621a      	str	r2, [r3, #32]
}
 8006990:	bf00      	nop
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	40012c00 	.word	0x40012c00
 80069a0:	40014000 	.word	0x40014000
 80069a4:	40014400 	.word	0x40014400

080069a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a1b      	ldr	r3, [r3, #32]
 80069bc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	021b      	lsls	r3, r3, #8
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80069ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	051b      	lsls	r3, r3, #20
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a14      	ldr	r2, [pc, #80]	; (8006a50 <TIM_OC6_SetConfig+0xa8>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d007      	beq.n	8006a14 <TIM_OC6_SetConfig+0x6c>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a13      	ldr	r2, [pc, #76]	; (8006a54 <TIM_OC6_SetConfig+0xac>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <TIM_OC6_SetConfig+0x6c>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a12      	ldr	r2, [pc, #72]	; (8006a58 <TIM_OC6_SetConfig+0xb0>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d109      	bne.n	8006a28 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	029b      	lsls	r3, r3, #10
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	621a      	str	r2, [r3, #32]
}
 8006a42:	bf00      	nop
 8006a44:	371c      	adds	r7, #28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	40012c00 	.word	0x40012c00
 8006a54:	40014000 	.word	0x40014000
 8006a58:	40014400 	.word	0x40014400

08006a5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b087      	sub	sp, #28
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	f023 0201 	bic.w	r2, r3, #1
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	011b      	lsls	r3, r3, #4
 8006a8c:	693a      	ldr	r2, [r7, #16]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f023 030a 	bic.w	r3, r3, #10
 8006a98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a9a:	697a      	ldr	r2, [r7, #20]
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	697a      	ldr	r2, [r7, #20]
 8006aac:	621a      	str	r2, [r3, #32]
}
 8006aae:	bf00      	nop
 8006ab0:	371c      	adds	r7, #28
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b087      	sub	sp, #28
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	60f8      	str	r0, [r7, #12]
 8006ac2:	60b9      	str	r1, [r7, #8]
 8006ac4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a1b      	ldr	r3, [r3, #32]
 8006ad0:	f023 0210 	bic.w	r2, r3, #16
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ae4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	031b      	lsls	r3, r3, #12
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006af6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	011b      	lsls	r3, r3, #4
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	693a      	ldr	r2, [r7, #16]
 8006b06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	697a      	ldr	r2, [r7, #20]
 8006b0c:	621a      	str	r2, [r3, #32]
}
 8006b0e:	bf00      	nop
 8006b10:	371c      	adds	r7, #28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr

08006b1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b085      	sub	sp, #20
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	f043 0307 	orr.w	r3, r3, #7
 8006b3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	609a      	str	r2, [r3, #8]
}
 8006b44:	bf00      	nop
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b087      	sub	sp, #28
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	607a      	str	r2, [r7, #4]
 8006b5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	021a      	lsls	r2, r3, #8
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	431a      	orrs	r2, r3
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	697a      	ldr	r2, [r7, #20]
 8006b82:	609a      	str	r2, [r3, #8]
}
 8006b84:	bf00      	nop
 8006b86:	371c      	adds	r7, #28
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e04f      	b.n	8006c48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2202      	movs	r2, #2
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a21      	ldr	r2, [pc, #132]	; (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d108      	bne.n	8006be4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006bd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68fa      	ldr	r2, [r7, #12]
 8006bfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a14      	ldr	r2, [pc, #80]	; (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d009      	beq.n	8006c1c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c10:	d004      	beq.n	8006c1c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a10      	ldr	r2, [pc, #64]	; (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d10c      	bne.n	8006c36 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3714      	adds	r7, #20
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr
 8006c54:	40012c00 	.word	0x40012c00
 8006c58:	40014000 	.word	0x40014000

08006c5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e040      	b.n	8006d2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d106      	bne.n	8006cc0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7fa ffa8 	bl	8001c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2224      	movs	r2, #36	; 0x24
 8006cc4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f022 0201 	bic.w	r2, r2, #1
 8006cd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d002      	beq.n	8006ce4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 fade 	bl	80072a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f8af 	bl	8006e48 <UART_SetConfig>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d101      	bne.n	8006cf4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e01b      	b.n	8006d2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689a      	ldr	r2, [r3, #8]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fb5d 	bl	80073e4 <UART_CheckIdleState>
 8006d2a:	4603      	mov	r3, r0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3708      	adds	r7, #8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08a      	sub	sp, #40	; 0x28
 8006d38:	af02      	add	r7, sp, #8
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	603b      	str	r3, [r7, #0]
 8006d40:	4613      	mov	r3, r2
 8006d42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d48:	2b20      	cmp	r3, #32
 8006d4a:	d178      	bne.n	8006e3e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <HAL_UART_Transmit+0x24>
 8006d52:	88fb      	ldrh	r3, [r7, #6]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d101      	bne.n	8006d5c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e071      	b.n	8006e40 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2221      	movs	r2, #33	; 0x21
 8006d68:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d6a:	f7fb f84d 	bl	8001e08 <HAL_GetTick>
 8006d6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	88fa      	ldrh	r2, [r7, #6]
 8006d74:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	88fa      	ldrh	r2, [r7, #6]
 8006d7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d88:	d108      	bne.n	8006d9c <HAL_UART_Transmit+0x68>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d104      	bne.n	8006d9c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	61bb      	str	r3, [r7, #24]
 8006d9a:	e003      	b.n	8006da4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006da4:	e030      	b.n	8006e08 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2200      	movs	r2, #0
 8006dae:	2180      	movs	r1, #128	; 0x80
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f000 fbbf 	bl	8007534 <UART_WaitOnFlagUntilTimeout>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d004      	beq.n	8006dc6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2220      	movs	r2, #32
 8006dc0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e03c      	b.n	8006e40 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10b      	bne.n	8006de4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	881a      	ldrh	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd8:	b292      	uxth	r2, r2
 8006dda:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	3302      	adds	r3, #2
 8006de0:	61bb      	str	r3, [r7, #24]
 8006de2:	e008      	b.n	8006df6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	781a      	ldrb	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	b292      	uxth	r2, r2
 8006dee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	3301      	adds	r3, #1
 8006df4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	b29a      	uxth	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d1c8      	bne.n	8006da6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	9300      	str	r3, [sp, #0]
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2140      	movs	r1, #64	; 0x40
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f000 fb88 	bl	8007534 <UART_WaitOnFlagUntilTimeout>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d004      	beq.n	8006e34 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	e005      	b.n	8006e40 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2220      	movs	r2, #32
 8006e38:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e000      	b.n	8006e40 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006e3e:	2302      	movs	r3, #2
  }
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3720      	adds	r7, #32
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e4c:	b08a      	sub	sp, #40	; 0x28
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e52:	2300      	movs	r3, #0
 8006e54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	689a      	ldr	r2, [r3, #8]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	431a      	orrs	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	431a      	orrs	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	69db      	ldr	r3, [r3, #28]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	4bb4      	ldr	r3, [pc, #720]	; (8007148 <UART_SetConfig+0x300>)
 8006e78:	4013      	ands	r3, r2
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	6812      	ldr	r2, [r2, #0]
 8006e7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e80:	430b      	orrs	r3, r1
 8006e82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	68da      	ldr	r2, [r3, #12]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	430a      	orrs	r2, r1
 8006e98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4aa9      	ldr	r2, [pc, #676]	; (800714c <UART_SetConfig+0x304>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d004      	beq.n	8006eb4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ec4:	430a      	orrs	r2, r1
 8006ec6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4aa0      	ldr	r2, [pc, #640]	; (8007150 <UART_SetConfig+0x308>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d126      	bne.n	8006f20 <UART_SetConfig+0xd8>
 8006ed2:	4ba0      	ldr	r3, [pc, #640]	; (8007154 <UART_SetConfig+0x30c>)
 8006ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ed8:	f003 0303 	and.w	r3, r3, #3
 8006edc:	2b03      	cmp	r3, #3
 8006ede:	d81b      	bhi.n	8006f18 <UART_SetConfig+0xd0>
 8006ee0:	a201      	add	r2, pc, #4	; (adr r2, 8006ee8 <UART_SetConfig+0xa0>)
 8006ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee6:	bf00      	nop
 8006ee8:	08006ef9 	.word	0x08006ef9
 8006eec:	08006f09 	.word	0x08006f09
 8006ef0:	08006f01 	.word	0x08006f01
 8006ef4:	08006f11 	.word	0x08006f11
 8006ef8:	2301      	movs	r3, #1
 8006efa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006efe:	e080      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f00:	2302      	movs	r3, #2
 8006f02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f06:	e07c      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f08:	2304      	movs	r3, #4
 8006f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f0e:	e078      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f10:	2308      	movs	r3, #8
 8006f12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f16:	e074      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f1e:	e070      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a8c      	ldr	r2, [pc, #560]	; (8007158 <UART_SetConfig+0x310>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d138      	bne.n	8006f9c <UART_SetConfig+0x154>
 8006f2a:	4b8a      	ldr	r3, [pc, #552]	; (8007154 <UART_SetConfig+0x30c>)
 8006f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f30:	f003 030c 	and.w	r3, r3, #12
 8006f34:	2b0c      	cmp	r3, #12
 8006f36:	d82d      	bhi.n	8006f94 <UART_SetConfig+0x14c>
 8006f38:	a201      	add	r2, pc, #4	; (adr r2, 8006f40 <UART_SetConfig+0xf8>)
 8006f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3e:	bf00      	nop
 8006f40:	08006f75 	.word	0x08006f75
 8006f44:	08006f95 	.word	0x08006f95
 8006f48:	08006f95 	.word	0x08006f95
 8006f4c:	08006f95 	.word	0x08006f95
 8006f50:	08006f85 	.word	0x08006f85
 8006f54:	08006f95 	.word	0x08006f95
 8006f58:	08006f95 	.word	0x08006f95
 8006f5c:	08006f95 	.word	0x08006f95
 8006f60:	08006f7d 	.word	0x08006f7d
 8006f64:	08006f95 	.word	0x08006f95
 8006f68:	08006f95 	.word	0x08006f95
 8006f6c:	08006f95 	.word	0x08006f95
 8006f70:	08006f8d 	.word	0x08006f8d
 8006f74:	2300      	movs	r3, #0
 8006f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f7a:	e042      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f82:	e03e      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f84:	2304      	movs	r3, #4
 8006f86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f8a:	e03a      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f8c:	2308      	movs	r3, #8
 8006f8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f92:	e036      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f94:	2310      	movs	r3, #16
 8006f96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f9a:	e032      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a6a      	ldr	r2, [pc, #424]	; (800714c <UART_SetConfig+0x304>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d12a      	bne.n	8006ffc <UART_SetConfig+0x1b4>
 8006fa6:	4b6b      	ldr	r3, [pc, #428]	; (8007154 <UART_SetConfig+0x30c>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006fb0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006fb4:	d01a      	beq.n	8006fec <UART_SetConfig+0x1a4>
 8006fb6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006fba:	d81b      	bhi.n	8006ff4 <UART_SetConfig+0x1ac>
 8006fbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fc0:	d00c      	beq.n	8006fdc <UART_SetConfig+0x194>
 8006fc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fc6:	d815      	bhi.n	8006ff4 <UART_SetConfig+0x1ac>
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d003      	beq.n	8006fd4 <UART_SetConfig+0x18c>
 8006fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fd0:	d008      	beq.n	8006fe4 <UART_SetConfig+0x19c>
 8006fd2:	e00f      	b.n	8006ff4 <UART_SetConfig+0x1ac>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fda:	e012      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe2:	e00e      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006fe4:	2304      	movs	r3, #4
 8006fe6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fea:	e00a      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006fec:	2308      	movs	r3, #8
 8006fee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ff2:	e006      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ffa:	e002      	b.n	8007002 <UART_SetConfig+0x1ba>
 8006ffc:	2310      	movs	r3, #16
 8006ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a51      	ldr	r2, [pc, #324]	; (800714c <UART_SetConfig+0x304>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d17a      	bne.n	8007102 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800700c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007010:	2b08      	cmp	r3, #8
 8007012:	d824      	bhi.n	800705e <UART_SetConfig+0x216>
 8007014:	a201      	add	r2, pc, #4	; (adr r2, 800701c <UART_SetConfig+0x1d4>)
 8007016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701a:	bf00      	nop
 800701c:	08007041 	.word	0x08007041
 8007020:	0800705f 	.word	0x0800705f
 8007024:	08007049 	.word	0x08007049
 8007028:	0800705f 	.word	0x0800705f
 800702c:	0800704f 	.word	0x0800704f
 8007030:	0800705f 	.word	0x0800705f
 8007034:	0800705f 	.word	0x0800705f
 8007038:	0800705f 	.word	0x0800705f
 800703c:	08007057 	.word	0x08007057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007040:	f7fe fb80 	bl	8005744 <HAL_RCC_GetPCLK1Freq>
 8007044:	61f8      	str	r0, [r7, #28]
        break;
 8007046:	e010      	b.n	800706a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007048:	4b44      	ldr	r3, [pc, #272]	; (800715c <UART_SetConfig+0x314>)
 800704a:	61fb      	str	r3, [r7, #28]
        break;
 800704c:	e00d      	b.n	800706a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800704e:	f7fe fae1 	bl	8005614 <HAL_RCC_GetSysClockFreq>
 8007052:	61f8      	str	r0, [r7, #28]
        break;
 8007054:	e009      	b.n	800706a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007056:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800705a:	61fb      	str	r3, [r7, #28]
        break;
 800705c:	e005      	b.n	800706a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800705e:	2300      	movs	r3, #0
 8007060:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007068:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 8107 	beq.w	8007280 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	685a      	ldr	r2, [r3, #4]
 8007076:	4613      	mov	r3, r2
 8007078:	005b      	lsls	r3, r3, #1
 800707a:	4413      	add	r3, r2
 800707c:	69fa      	ldr	r2, [r7, #28]
 800707e:	429a      	cmp	r2, r3
 8007080:	d305      	bcc.n	800708e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007088:	69fa      	ldr	r2, [r7, #28]
 800708a:	429a      	cmp	r2, r3
 800708c:	d903      	bls.n	8007096 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007094:	e0f4      	b.n	8007280 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	2200      	movs	r2, #0
 800709a:	461c      	mov	r4, r3
 800709c:	4615      	mov	r5, r2
 800709e:	f04f 0200 	mov.w	r2, #0
 80070a2:	f04f 0300 	mov.w	r3, #0
 80070a6:	022b      	lsls	r3, r5, #8
 80070a8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80070ac:	0222      	lsls	r2, r4, #8
 80070ae:	68f9      	ldr	r1, [r7, #12]
 80070b0:	6849      	ldr	r1, [r1, #4]
 80070b2:	0849      	lsrs	r1, r1, #1
 80070b4:	2000      	movs	r0, #0
 80070b6:	4688      	mov	r8, r1
 80070b8:	4681      	mov	r9, r0
 80070ba:	eb12 0a08 	adds.w	sl, r2, r8
 80070be:	eb43 0b09 	adc.w	fp, r3, r9
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	603b      	str	r3, [r7, #0]
 80070ca:	607a      	str	r2, [r7, #4]
 80070cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070d0:	4650      	mov	r0, sl
 80070d2:	4659      	mov	r1, fp
 80070d4:	f7f9 fd68 	bl	8000ba8 <__aeabi_uldivmod>
 80070d8:	4602      	mov	r2, r0
 80070da:	460b      	mov	r3, r1
 80070dc:	4613      	mov	r3, r2
 80070de:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070e6:	d308      	bcc.n	80070fa <UART_SetConfig+0x2b2>
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070ee:	d204      	bcs.n	80070fa <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	69ba      	ldr	r2, [r7, #24]
 80070f6:	60da      	str	r2, [r3, #12]
 80070f8:	e0c2      	b.n	8007280 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007100:	e0be      	b.n	8007280 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800710a:	d16a      	bne.n	80071e2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800710c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007110:	2b08      	cmp	r3, #8
 8007112:	d834      	bhi.n	800717e <UART_SetConfig+0x336>
 8007114:	a201      	add	r2, pc, #4	; (adr r2, 800711c <UART_SetConfig+0x2d4>)
 8007116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711a:	bf00      	nop
 800711c:	08007141 	.word	0x08007141
 8007120:	08007161 	.word	0x08007161
 8007124:	08007169 	.word	0x08007169
 8007128:	0800717f 	.word	0x0800717f
 800712c:	0800716f 	.word	0x0800716f
 8007130:	0800717f 	.word	0x0800717f
 8007134:	0800717f 	.word	0x0800717f
 8007138:	0800717f 	.word	0x0800717f
 800713c:	08007177 	.word	0x08007177
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007140:	f7fe fb00 	bl	8005744 <HAL_RCC_GetPCLK1Freq>
 8007144:	61f8      	str	r0, [r7, #28]
        break;
 8007146:	e020      	b.n	800718a <UART_SetConfig+0x342>
 8007148:	efff69f3 	.word	0xefff69f3
 800714c:	40008000 	.word	0x40008000
 8007150:	40013800 	.word	0x40013800
 8007154:	40021000 	.word	0x40021000
 8007158:	40004400 	.word	0x40004400
 800715c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007160:	f7fe fb06 	bl	8005770 <HAL_RCC_GetPCLK2Freq>
 8007164:	61f8      	str	r0, [r7, #28]
        break;
 8007166:	e010      	b.n	800718a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007168:	4b4c      	ldr	r3, [pc, #304]	; (800729c <UART_SetConfig+0x454>)
 800716a:	61fb      	str	r3, [r7, #28]
        break;
 800716c:	e00d      	b.n	800718a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800716e:	f7fe fa51 	bl	8005614 <HAL_RCC_GetSysClockFreq>
 8007172:	61f8      	str	r0, [r7, #28]
        break;
 8007174:	e009      	b.n	800718a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007176:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800717a:	61fb      	str	r3, [r7, #28]
        break;
 800717c:	e005      	b.n	800718a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007188:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d077      	beq.n	8007280 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	005a      	lsls	r2, r3, #1
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	085b      	lsrs	r3, r3, #1
 800719a:	441a      	add	r2, r3
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	2b0f      	cmp	r3, #15
 80071aa:	d916      	bls.n	80071da <UART_SetConfig+0x392>
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071b2:	d212      	bcs.n	80071da <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	f023 030f 	bic.w	r3, r3, #15
 80071bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	085b      	lsrs	r3, r3, #1
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	f003 0307 	and.w	r3, r3, #7
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	8afb      	ldrh	r3, [r7, #22]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	8afa      	ldrh	r2, [r7, #22]
 80071d6:	60da      	str	r2, [r3, #12]
 80071d8:	e052      	b.n	8007280 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80071e0:	e04e      	b.n	8007280 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071e6:	2b08      	cmp	r3, #8
 80071e8:	d827      	bhi.n	800723a <UART_SetConfig+0x3f2>
 80071ea:	a201      	add	r2, pc, #4	; (adr r2, 80071f0 <UART_SetConfig+0x3a8>)
 80071ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f0:	08007215 	.word	0x08007215
 80071f4:	0800721d 	.word	0x0800721d
 80071f8:	08007225 	.word	0x08007225
 80071fc:	0800723b 	.word	0x0800723b
 8007200:	0800722b 	.word	0x0800722b
 8007204:	0800723b 	.word	0x0800723b
 8007208:	0800723b 	.word	0x0800723b
 800720c:	0800723b 	.word	0x0800723b
 8007210:	08007233 	.word	0x08007233
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007214:	f7fe fa96 	bl	8005744 <HAL_RCC_GetPCLK1Freq>
 8007218:	61f8      	str	r0, [r7, #28]
        break;
 800721a:	e014      	b.n	8007246 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800721c:	f7fe faa8 	bl	8005770 <HAL_RCC_GetPCLK2Freq>
 8007220:	61f8      	str	r0, [r7, #28]
        break;
 8007222:	e010      	b.n	8007246 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007224:	4b1d      	ldr	r3, [pc, #116]	; (800729c <UART_SetConfig+0x454>)
 8007226:	61fb      	str	r3, [r7, #28]
        break;
 8007228:	e00d      	b.n	8007246 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800722a:	f7fe f9f3 	bl	8005614 <HAL_RCC_GetSysClockFreq>
 800722e:	61f8      	str	r0, [r7, #28]
        break;
 8007230:	e009      	b.n	8007246 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007236:	61fb      	str	r3, [r7, #28]
        break;
 8007238:	e005      	b.n	8007246 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007244:	bf00      	nop
    }

    if (pclk != 0U)
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d019      	beq.n	8007280 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	085a      	lsrs	r2, r3, #1
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	441a      	add	r2, r3
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	fbb2 f3f3 	udiv	r3, r2, r3
 800725e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	2b0f      	cmp	r3, #15
 8007264:	d909      	bls.n	800727a <UART_SetConfig+0x432>
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800726c:	d205      	bcs.n	800727a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	b29a      	uxth	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	60da      	str	r2, [r3, #12]
 8007278:	e002      	b.n	8007280 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800728c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007290:	4618      	mov	r0, r3
 8007292:	3728      	adds	r7, #40	; 0x28
 8007294:	46bd      	mov	sp, r7
 8007296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800729a:	bf00      	nop
 800729c:	00f42400 	.word	0x00f42400

080072a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ac:	f003 0308 	and.w	r3, r3, #8
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00a      	beq.n	80072ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ce:	f003 0301 	and.w	r3, r3, #1
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00a      	beq.n	80072ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	430a      	orrs	r2, r1
 80072ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	f003 0302 	and.w	r3, r3, #2
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00a      	beq.n	800730e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007312:	f003 0304 	and.w	r3, r3, #4
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00a      	beq.n	8007330 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	430a      	orrs	r2, r1
 800732e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007334:	f003 0310 	and.w	r3, r3, #16
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00a      	beq.n	8007352 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007356:	f003 0320 	and.w	r3, r3, #32
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00a      	beq.n	8007374 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	430a      	orrs	r2, r1
 8007372:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800737c:	2b00      	cmp	r3, #0
 800737e:	d01a      	beq.n	80073b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	430a      	orrs	r2, r1
 8007394:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800739e:	d10a      	bne.n	80073b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	430a      	orrs	r2, r1
 80073b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	605a      	str	r2, [r3, #4]
  }
}
 80073d8:	bf00      	nop
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b098      	sub	sp, #96	; 0x60
 80073e8:	af02      	add	r7, sp, #8
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073f4:	f7fa fd08 	bl	8001e08 <HAL_GetTick>
 80073f8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 0308 	and.w	r3, r3, #8
 8007404:	2b08      	cmp	r3, #8
 8007406:	d12e      	bne.n	8007466 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007408:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007410:	2200      	movs	r2, #0
 8007412:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 f88c 	bl	8007534 <UART_WaitOnFlagUntilTimeout>
 800741c:	4603      	mov	r3, r0
 800741e:	2b00      	cmp	r3, #0
 8007420:	d021      	beq.n	8007466 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742a:	e853 3f00 	ldrex	r3, [r3]
 800742e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007436:	653b      	str	r3, [r7, #80]	; 0x50
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	461a      	mov	r2, r3
 800743e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007440:	647b      	str	r3, [r7, #68]	; 0x44
 8007442:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007444:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007446:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007448:	e841 2300 	strex	r3, r2, [r1]
 800744c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800744e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1e6      	bne.n	8007422 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2220      	movs	r2, #32
 8007458:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e062      	b.n	800752c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 0304 	and.w	r3, r3, #4
 8007470:	2b04      	cmp	r3, #4
 8007472:	d149      	bne.n	8007508 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007474:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800747c:	2200      	movs	r2, #0
 800747e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f856 	bl	8007534 <UART_WaitOnFlagUntilTimeout>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d03c      	beq.n	8007508 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007496:	e853 3f00 	ldrex	r3, [r3]
 800749a:	623b      	str	r3, [r7, #32]
   return(result);
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	461a      	mov	r2, r3
 80074aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074ac:	633b      	str	r3, [r7, #48]	; 0x30
 80074ae:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074b4:	e841 2300 	strex	r3, r2, [r1]
 80074b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d1e6      	bne.n	800748e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	3308      	adds	r3, #8
 80074c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	e853 3f00 	ldrex	r3, [r3]
 80074ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f023 0301 	bic.w	r3, r3, #1
 80074d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3308      	adds	r3, #8
 80074de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80074e0:	61fa      	str	r2, [r7, #28]
 80074e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e4:	69b9      	ldr	r1, [r7, #24]
 80074e6:	69fa      	ldr	r2, [r7, #28]
 80074e8:	e841 2300 	strex	r3, r2, [r1]
 80074ec:	617b      	str	r3, [r7, #20]
   return(result);
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d1e5      	bne.n	80074c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2220      	movs	r2, #32
 80074f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e011      	b.n	800752c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2220      	movs	r2, #32
 800750c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2220      	movs	r2, #32
 8007512:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800752a:	2300      	movs	r3, #0
}
 800752c:	4618      	mov	r0, r3
 800752e:	3758      	adds	r7, #88	; 0x58
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	603b      	str	r3, [r7, #0]
 8007540:	4613      	mov	r3, r2
 8007542:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007544:	e049      	b.n	80075da <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754c:	d045      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800754e:	f7fa fc5b 	bl	8001e08 <HAL_GetTick>
 8007552:	4602      	mov	r2, r0
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	1ad3      	subs	r3, r2, r3
 8007558:	69ba      	ldr	r2, [r7, #24]
 800755a:	429a      	cmp	r2, r3
 800755c:	d302      	bcc.n	8007564 <UART_WaitOnFlagUntilTimeout+0x30>
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d101      	bne.n	8007568 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007564:	2303      	movs	r3, #3
 8007566:	e048      	b.n	80075fa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0304 	and.w	r3, r3, #4
 8007572:	2b00      	cmp	r3, #0
 8007574:	d031      	beq.n	80075da <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	69db      	ldr	r3, [r3, #28]
 800757c:	f003 0308 	and.w	r3, r3, #8
 8007580:	2b08      	cmp	r3, #8
 8007582:	d110      	bne.n	80075a6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2208      	movs	r2, #8
 800758a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 f838 	bl	8007602 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2208      	movs	r2, #8
 8007596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e029      	b.n	80075fa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075b4:	d111      	bne.n	80075da <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f000 f81e 	bl	8007602 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e00f      	b.n	80075fa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	69da      	ldr	r2, [r3, #28]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	4013      	ands	r3, r2
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	bf0c      	ite	eq
 80075ea:	2301      	moveq	r3, #1
 80075ec:	2300      	movne	r3, #0
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	461a      	mov	r2, r3
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d0a6      	beq.n	8007546 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007602:	b480      	push	{r7}
 8007604:	b095      	sub	sp, #84	; 0x54
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800761a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800761e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	461a      	mov	r2, r3
 8007626:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007628:	643b      	str	r3, [r7, #64]	; 0x40
 800762a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800762e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007630:	e841 2300 	strex	r3, r2, [r1]
 8007634:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1e6      	bne.n	800760a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	3308      	adds	r3, #8
 8007642:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	6a3b      	ldr	r3, [r7, #32]
 8007646:	e853 3f00 	ldrex	r3, [r3]
 800764a:	61fb      	str	r3, [r7, #28]
   return(result);
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	f023 0301 	bic.w	r3, r3, #1
 8007652:	64bb      	str	r3, [r7, #72]	; 0x48
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	3308      	adds	r3, #8
 800765a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800765c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800765e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007662:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800766a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e5      	bne.n	800763c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007674:	2b01      	cmp	r3, #1
 8007676:	d118      	bne.n	80076aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	e853 3f00 	ldrex	r3, [r3]
 8007684:	60bb      	str	r3, [r7, #8]
   return(result);
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	f023 0310 	bic.w	r3, r3, #16
 800768c:	647b      	str	r3, [r7, #68]	; 0x44
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	461a      	mov	r2, r3
 8007694:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007696:	61bb      	str	r3, [r7, #24]
 8007698:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769a:	6979      	ldr	r1, [r7, #20]
 800769c:	69ba      	ldr	r2, [r7, #24]
 800769e:	e841 2300 	strex	r3, r2, [r1]
 80076a2:	613b      	str	r3, [r7, #16]
   return(result);
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d1e6      	bne.n	8007678 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2220      	movs	r2, #32
 80076ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80076be:	bf00      	nop
 80076c0:	3754      	adds	r7, #84	; 0x54
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr

080076ca <__cvt>:
 80076ca:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076ce:	ec55 4b10 	vmov	r4, r5, d0
 80076d2:	2d00      	cmp	r5, #0
 80076d4:	460e      	mov	r6, r1
 80076d6:	4619      	mov	r1, r3
 80076d8:	462b      	mov	r3, r5
 80076da:	bfbb      	ittet	lt
 80076dc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80076e0:	461d      	movlt	r5, r3
 80076e2:	2300      	movge	r3, #0
 80076e4:	232d      	movlt	r3, #45	; 0x2d
 80076e6:	700b      	strb	r3, [r1, #0]
 80076e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80076ee:	4691      	mov	r9, r2
 80076f0:	f023 0820 	bic.w	r8, r3, #32
 80076f4:	bfbc      	itt	lt
 80076f6:	4622      	movlt	r2, r4
 80076f8:	4614      	movlt	r4, r2
 80076fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076fe:	d005      	beq.n	800770c <__cvt+0x42>
 8007700:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007704:	d100      	bne.n	8007708 <__cvt+0x3e>
 8007706:	3601      	adds	r6, #1
 8007708:	2102      	movs	r1, #2
 800770a:	e000      	b.n	800770e <__cvt+0x44>
 800770c:	2103      	movs	r1, #3
 800770e:	ab03      	add	r3, sp, #12
 8007710:	9301      	str	r3, [sp, #4]
 8007712:	ab02      	add	r3, sp, #8
 8007714:	9300      	str	r3, [sp, #0]
 8007716:	ec45 4b10 	vmov	d0, r4, r5
 800771a:	4653      	mov	r3, sl
 800771c:	4632      	mov	r2, r6
 800771e:	f000 fe6b 	bl	80083f8 <_dtoa_r>
 8007722:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007726:	4607      	mov	r7, r0
 8007728:	d102      	bne.n	8007730 <__cvt+0x66>
 800772a:	f019 0f01 	tst.w	r9, #1
 800772e:	d022      	beq.n	8007776 <__cvt+0xac>
 8007730:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007734:	eb07 0906 	add.w	r9, r7, r6
 8007738:	d110      	bne.n	800775c <__cvt+0x92>
 800773a:	783b      	ldrb	r3, [r7, #0]
 800773c:	2b30      	cmp	r3, #48	; 0x30
 800773e:	d10a      	bne.n	8007756 <__cvt+0x8c>
 8007740:	2200      	movs	r2, #0
 8007742:	2300      	movs	r3, #0
 8007744:	4620      	mov	r0, r4
 8007746:	4629      	mov	r1, r5
 8007748:	f7f9 f9be 	bl	8000ac8 <__aeabi_dcmpeq>
 800774c:	b918      	cbnz	r0, 8007756 <__cvt+0x8c>
 800774e:	f1c6 0601 	rsb	r6, r6, #1
 8007752:	f8ca 6000 	str.w	r6, [sl]
 8007756:	f8da 3000 	ldr.w	r3, [sl]
 800775a:	4499      	add	r9, r3
 800775c:	2200      	movs	r2, #0
 800775e:	2300      	movs	r3, #0
 8007760:	4620      	mov	r0, r4
 8007762:	4629      	mov	r1, r5
 8007764:	f7f9 f9b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007768:	b108      	cbz	r0, 800776e <__cvt+0xa4>
 800776a:	f8cd 900c 	str.w	r9, [sp, #12]
 800776e:	2230      	movs	r2, #48	; 0x30
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	454b      	cmp	r3, r9
 8007774:	d307      	bcc.n	8007786 <__cvt+0xbc>
 8007776:	9b03      	ldr	r3, [sp, #12]
 8007778:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800777a:	1bdb      	subs	r3, r3, r7
 800777c:	4638      	mov	r0, r7
 800777e:	6013      	str	r3, [r2, #0]
 8007780:	b004      	add	sp, #16
 8007782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007786:	1c59      	adds	r1, r3, #1
 8007788:	9103      	str	r1, [sp, #12]
 800778a:	701a      	strb	r2, [r3, #0]
 800778c:	e7f0      	b.n	8007770 <__cvt+0xa6>

0800778e <__exponent>:
 800778e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007790:	4603      	mov	r3, r0
 8007792:	2900      	cmp	r1, #0
 8007794:	bfb8      	it	lt
 8007796:	4249      	neglt	r1, r1
 8007798:	f803 2b02 	strb.w	r2, [r3], #2
 800779c:	bfb4      	ite	lt
 800779e:	222d      	movlt	r2, #45	; 0x2d
 80077a0:	222b      	movge	r2, #43	; 0x2b
 80077a2:	2909      	cmp	r1, #9
 80077a4:	7042      	strb	r2, [r0, #1]
 80077a6:	dd2a      	ble.n	80077fe <__exponent+0x70>
 80077a8:	f10d 0207 	add.w	r2, sp, #7
 80077ac:	4617      	mov	r7, r2
 80077ae:	260a      	movs	r6, #10
 80077b0:	4694      	mov	ip, r2
 80077b2:	fb91 f5f6 	sdiv	r5, r1, r6
 80077b6:	fb06 1415 	mls	r4, r6, r5, r1
 80077ba:	3430      	adds	r4, #48	; 0x30
 80077bc:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80077c0:	460c      	mov	r4, r1
 80077c2:	2c63      	cmp	r4, #99	; 0x63
 80077c4:	f102 32ff 	add.w	r2, r2, #4294967295
 80077c8:	4629      	mov	r1, r5
 80077ca:	dcf1      	bgt.n	80077b0 <__exponent+0x22>
 80077cc:	3130      	adds	r1, #48	; 0x30
 80077ce:	f1ac 0402 	sub.w	r4, ip, #2
 80077d2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80077d6:	1c41      	adds	r1, r0, #1
 80077d8:	4622      	mov	r2, r4
 80077da:	42ba      	cmp	r2, r7
 80077dc:	d30a      	bcc.n	80077f4 <__exponent+0x66>
 80077de:	f10d 0209 	add.w	r2, sp, #9
 80077e2:	eba2 020c 	sub.w	r2, r2, ip
 80077e6:	42bc      	cmp	r4, r7
 80077e8:	bf88      	it	hi
 80077ea:	2200      	movhi	r2, #0
 80077ec:	4413      	add	r3, r2
 80077ee:	1a18      	subs	r0, r3, r0
 80077f0:	b003      	add	sp, #12
 80077f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077f4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80077f8:	f801 5f01 	strb.w	r5, [r1, #1]!
 80077fc:	e7ed      	b.n	80077da <__exponent+0x4c>
 80077fe:	2330      	movs	r3, #48	; 0x30
 8007800:	3130      	adds	r1, #48	; 0x30
 8007802:	7083      	strb	r3, [r0, #2]
 8007804:	70c1      	strb	r1, [r0, #3]
 8007806:	1d03      	adds	r3, r0, #4
 8007808:	e7f1      	b.n	80077ee <__exponent+0x60>
	...

0800780c <_printf_float>:
 800780c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007810:	ed2d 8b02 	vpush	{d8}
 8007814:	b08d      	sub	sp, #52	; 0x34
 8007816:	460c      	mov	r4, r1
 8007818:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800781c:	4616      	mov	r6, r2
 800781e:	461f      	mov	r7, r3
 8007820:	4605      	mov	r5, r0
 8007822:	f000 fce7 	bl	80081f4 <_localeconv_r>
 8007826:	f8d0 a000 	ldr.w	sl, [r0]
 800782a:	4650      	mov	r0, sl
 800782c:	f7f8 fd20 	bl	8000270 <strlen>
 8007830:	2300      	movs	r3, #0
 8007832:	930a      	str	r3, [sp, #40]	; 0x28
 8007834:	6823      	ldr	r3, [r4, #0]
 8007836:	9305      	str	r3, [sp, #20]
 8007838:	f8d8 3000 	ldr.w	r3, [r8]
 800783c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007840:	3307      	adds	r3, #7
 8007842:	f023 0307 	bic.w	r3, r3, #7
 8007846:	f103 0208 	add.w	r2, r3, #8
 800784a:	f8c8 2000 	str.w	r2, [r8]
 800784e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007852:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007856:	9307      	str	r3, [sp, #28]
 8007858:	f8cd 8018 	str.w	r8, [sp, #24]
 800785c:	ee08 0a10 	vmov	s16, r0
 8007860:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007864:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007868:	4b9e      	ldr	r3, [pc, #632]	; (8007ae4 <_printf_float+0x2d8>)
 800786a:	f04f 32ff 	mov.w	r2, #4294967295
 800786e:	f7f9 f95d 	bl	8000b2c <__aeabi_dcmpun>
 8007872:	bb88      	cbnz	r0, 80078d8 <_printf_float+0xcc>
 8007874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007878:	4b9a      	ldr	r3, [pc, #616]	; (8007ae4 <_printf_float+0x2d8>)
 800787a:	f04f 32ff 	mov.w	r2, #4294967295
 800787e:	f7f9 f937 	bl	8000af0 <__aeabi_dcmple>
 8007882:	bb48      	cbnz	r0, 80078d8 <_printf_float+0xcc>
 8007884:	2200      	movs	r2, #0
 8007886:	2300      	movs	r3, #0
 8007888:	4640      	mov	r0, r8
 800788a:	4649      	mov	r1, r9
 800788c:	f7f9 f926 	bl	8000adc <__aeabi_dcmplt>
 8007890:	b110      	cbz	r0, 8007898 <_printf_float+0x8c>
 8007892:	232d      	movs	r3, #45	; 0x2d
 8007894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007898:	4a93      	ldr	r2, [pc, #588]	; (8007ae8 <_printf_float+0x2dc>)
 800789a:	4b94      	ldr	r3, [pc, #592]	; (8007aec <_printf_float+0x2e0>)
 800789c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80078a0:	bf94      	ite	ls
 80078a2:	4690      	movls	r8, r2
 80078a4:	4698      	movhi	r8, r3
 80078a6:	2303      	movs	r3, #3
 80078a8:	6123      	str	r3, [r4, #16]
 80078aa:	9b05      	ldr	r3, [sp, #20]
 80078ac:	f023 0304 	bic.w	r3, r3, #4
 80078b0:	6023      	str	r3, [r4, #0]
 80078b2:	f04f 0900 	mov.w	r9, #0
 80078b6:	9700      	str	r7, [sp, #0]
 80078b8:	4633      	mov	r3, r6
 80078ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80078bc:	4621      	mov	r1, r4
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 f9da 	bl	8007c78 <_printf_common>
 80078c4:	3001      	adds	r0, #1
 80078c6:	f040 8090 	bne.w	80079ea <_printf_float+0x1de>
 80078ca:	f04f 30ff 	mov.w	r0, #4294967295
 80078ce:	b00d      	add	sp, #52	; 0x34
 80078d0:	ecbd 8b02 	vpop	{d8}
 80078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d8:	4642      	mov	r2, r8
 80078da:	464b      	mov	r3, r9
 80078dc:	4640      	mov	r0, r8
 80078de:	4649      	mov	r1, r9
 80078e0:	f7f9 f924 	bl	8000b2c <__aeabi_dcmpun>
 80078e4:	b140      	cbz	r0, 80078f8 <_printf_float+0xec>
 80078e6:	464b      	mov	r3, r9
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	bfbc      	itt	lt
 80078ec:	232d      	movlt	r3, #45	; 0x2d
 80078ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80078f2:	4a7f      	ldr	r2, [pc, #508]	; (8007af0 <_printf_float+0x2e4>)
 80078f4:	4b7f      	ldr	r3, [pc, #508]	; (8007af4 <_printf_float+0x2e8>)
 80078f6:	e7d1      	b.n	800789c <_printf_float+0x90>
 80078f8:	6863      	ldr	r3, [r4, #4]
 80078fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80078fe:	9206      	str	r2, [sp, #24]
 8007900:	1c5a      	adds	r2, r3, #1
 8007902:	d13f      	bne.n	8007984 <_printf_float+0x178>
 8007904:	2306      	movs	r3, #6
 8007906:	6063      	str	r3, [r4, #4]
 8007908:	9b05      	ldr	r3, [sp, #20]
 800790a:	6861      	ldr	r1, [r4, #4]
 800790c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007910:	2300      	movs	r3, #0
 8007912:	9303      	str	r3, [sp, #12]
 8007914:	ab0a      	add	r3, sp, #40	; 0x28
 8007916:	e9cd b301 	strd	fp, r3, [sp, #4]
 800791a:	ab09      	add	r3, sp, #36	; 0x24
 800791c:	ec49 8b10 	vmov	d0, r8, r9
 8007920:	9300      	str	r3, [sp, #0]
 8007922:	6022      	str	r2, [r4, #0]
 8007924:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007928:	4628      	mov	r0, r5
 800792a:	f7ff fece 	bl	80076ca <__cvt>
 800792e:	9b06      	ldr	r3, [sp, #24]
 8007930:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007932:	2b47      	cmp	r3, #71	; 0x47
 8007934:	4680      	mov	r8, r0
 8007936:	d108      	bne.n	800794a <_printf_float+0x13e>
 8007938:	1cc8      	adds	r0, r1, #3
 800793a:	db02      	blt.n	8007942 <_printf_float+0x136>
 800793c:	6863      	ldr	r3, [r4, #4]
 800793e:	4299      	cmp	r1, r3
 8007940:	dd41      	ble.n	80079c6 <_printf_float+0x1ba>
 8007942:	f1ab 0302 	sub.w	r3, fp, #2
 8007946:	fa5f fb83 	uxtb.w	fp, r3
 800794a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800794e:	d820      	bhi.n	8007992 <_printf_float+0x186>
 8007950:	3901      	subs	r1, #1
 8007952:	465a      	mov	r2, fp
 8007954:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007958:	9109      	str	r1, [sp, #36]	; 0x24
 800795a:	f7ff ff18 	bl	800778e <__exponent>
 800795e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007960:	1813      	adds	r3, r2, r0
 8007962:	2a01      	cmp	r2, #1
 8007964:	4681      	mov	r9, r0
 8007966:	6123      	str	r3, [r4, #16]
 8007968:	dc02      	bgt.n	8007970 <_printf_float+0x164>
 800796a:	6822      	ldr	r2, [r4, #0]
 800796c:	07d2      	lsls	r2, r2, #31
 800796e:	d501      	bpl.n	8007974 <_printf_float+0x168>
 8007970:	3301      	adds	r3, #1
 8007972:	6123      	str	r3, [r4, #16]
 8007974:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007978:	2b00      	cmp	r3, #0
 800797a:	d09c      	beq.n	80078b6 <_printf_float+0xaa>
 800797c:	232d      	movs	r3, #45	; 0x2d
 800797e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007982:	e798      	b.n	80078b6 <_printf_float+0xaa>
 8007984:	9a06      	ldr	r2, [sp, #24]
 8007986:	2a47      	cmp	r2, #71	; 0x47
 8007988:	d1be      	bne.n	8007908 <_printf_float+0xfc>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1bc      	bne.n	8007908 <_printf_float+0xfc>
 800798e:	2301      	movs	r3, #1
 8007990:	e7b9      	b.n	8007906 <_printf_float+0xfa>
 8007992:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007996:	d118      	bne.n	80079ca <_printf_float+0x1be>
 8007998:	2900      	cmp	r1, #0
 800799a:	6863      	ldr	r3, [r4, #4]
 800799c:	dd0b      	ble.n	80079b6 <_printf_float+0x1aa>
 800799e:	6121      	str	r1, [r4, #16]
 80079a0:	b913      	cbnz	r3, 80079a8 <_printf_float+0x19c>
 80079a2:	6822      	ldr	r2, [r4, #0]
 80079a4:	07d0      	lsls	r0, r2, #31
 80079a6:	d502      	bpl.n	80079ae <_printf_float+0x1a2>
 80079a8:	3301      	adds	r3, #1
 80079aa:	440b      	add	r3, r1
 80079ac:	6123      	str	r3, [r4, #16]
 80079ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80079b0:	f04f 0900 	mov.w	r9, #0
 80079b4:	e7de      	b.n	8007974 <_printf_float+0x168>
 80079b6:	b913      	cbnz	r3, 80079be <_printf_float+0x1b2>
 80079b8:	6822      	ldr	r2, [r4, #0]
 80079ba:	07d2      	lsls	r2, r2, #31
 80079bc:	d501      	bpl.n	80079c2 <_printf_float+0x1b6>
 80079be:	3302      	adds	r3, #2
 80079c0:	e7f4      	b.n	80079ac <_printf_float+0x1a0>
 80079c2:	2301      	movs	r3, #1
 80079c4:	e7f2      	b.n	80079ac <_printf_float+0x1a0>
 80079c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80079ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079cc:	4299      	cmp	r1, r3
 80079ce:	db05      	blt.n	80079dc <_printf_float+0x1d0>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	6121      	str	r1, [r4, #16]
 80079d4:	07d8      	lsls	r0, r3, #31
 80079d6:	d5ea      	bpl.n	80079ae <_printf_float+0x1a2>
 80079d8:	1c4b      	adds	r3, r1, #1
 80079da:	e7e7      	b.n	80079ac <_printf_float+0x1a0>
 80079dc:	2900      	cmp	r1, #0
 80079de:	bfd4      	ite	le
 80079e0:	f1c1 0202 	rsble	r2, r1, #2
 80079e4:	2201      	movgt	r2, #1
 80079e6:	4413      	add	r3, r2
 80079e8:	e7e0      	b.n	80079ac <_printf_float+0x1a0>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	055a      	lsls	r2, r3, #21
 80079ee:	d407      	bmi.n	8007a00 <_printf_float+0x1f4>
 80079f0:	6923      	ldr	r3, [r4, #16]
 80079f2:	4642      	mov	r2, r8
 80079f4:	4631      	mov	r1, r6
 80079f6:	4628      	mov	r0, r5
 80079f8:	47b8      	blx	r7
 80079fa:	3001      	adds	r0, #1
 80079fc:	d12c      	bne.n	8007a58 <_printf_float+0x24c>
 80079fe:	e764      	b.n	80078ca <_printf_float+0xbe>
 8007a00:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a04:	f240 80e0 	bls.w	8007bc8 <_printf_float+0x3bc>
 8007a08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f7f9 f85a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d034      	beq.n	8007a82 <_printf_float+0x276>
 8007a18:	4a37      	ldr	r2, [pc, #220]	; (8007af8 <_printf_float+0x2ec>)
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	4631      	mov	r1, r6
 8007a1e:	4628      	mov	r0, r5
 8007a20:	47b8      	blx	r7
 8007a22:	3001      	adds	r0, #1
 8007a24:	f43f af51 	beq.w	80078ca <_printf_float+0xbe>
 8007a28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	db02      	blt.n	8007a36 <_printf_float+0x22a>
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	07d8      	lsls	r0, r3, #31
 8007a34:	d510      	bpl.n	8007a58 <_printf_float+0x24c>
 8007a36:	ee18 3a10 	vmov	r3, s16
 8007a3a:	4652      	mov	r2, sl
 8007a3c:	4631      	mov	r1, r6
 8007a3e:	4628      	mov	r0, r5
 8007a40:	47b8      	blx	r7
 8007a42:	3001      	adds	r0, #1
 8007a44:	f43f af41 	beq.w	80078ca <_printf_float+0xbe>
 8007a48:	f04f 0800 	mov.w	r8, #0
 8007a4c:	f104 091a 	add.w	r9, r4, #26
 8007a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a52:	3b01      	subs	r3, #1
 8007a54:	4543      	cmp	r3, r8
 8007a56:	dc09      	bgt.n	8007a6c <_printf_float+0x260>
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	079b      	lsls	r3, r3, #30
 8007a5c:	f100 8107 	bmi.w	8007c6e <_printf_float+0x462>
 8007a60:	68e0      	ldr	r0, [r4, #12]
 8007a62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a64:	4298      	cmp	r0, r3
 8007a66:	bfb8      	it	lt
 8007a68:	4618      	movlt	r0, r3
 8007a6a:	e730      	b.n	80078ce <_printf_float+0xc2>
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	464a      	mov	r2, r9
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	f43f af27 	beq.w	80078ca <_printf_float+0xbe>
 8007a7c:	f108 0801 	add.w	r8, r8, #1
 8007a80:	e7e6      	b.n	8007a50 <_printf_float+0x244>
 8007a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	dc39      	bgt.n	8007afc <_printf_float+0x2f0>
 8007a88:	4a1b      	ldr	r2, [pc, #108]	; (8007af8 <_printf_float+0x2ec>)
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4628      	mov	r0, r5
 8007a90:	47b8      	blx	r7
 8007a92:	3001      	adds	r0, #1
 8007a94:	f43f af19 	beq.w	80078ca <_printf_float+0xbe>
 8007a98:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	d102      	bne.n	8007aa6 <_printf_float+0x29a>
 8007aa0:	6823      	ldr	r3, [r4, #0]
 8007aa2:	07d9      	lsls	r1, r3, #31
 8007aa4:	d5d8      	bpl.n	8007a58 <_printf_float+0x24c>
 8007aa6:	ee18 3a10 	vmov	r3, s16
 8007aaa:	4652      	mov	r2, sl
 8007aac:	4631      	mov	r1, r6
 8007aae:	4628      	mov	r0, r5
 8007ab0:	47b8      	blx	r7
 8007ab2:	3001      	adds	r0, #1
 8007ab4:	f43f af09 	beq.w	80078ca <_printf_float+0xbe>
 8007ab8:	f04f 0900 	mov.w	r9, #0
 8007abc:	f104 0a1a 	add.w	sl, r4, #26
 8007ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ac2:	425b      	negs	r3, r3
 8007ac4:	454b      	cmp	r3, r9
 8007ac6:	dc01      	bgt.n	8007acc <_printf_float+0x2c0>
 8007ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aca:	e792      	b.n	80079f2 <_printf_float+0x1e6>
 8007acc:	2301      	movs	r3, #1
 8007ace:	4652      	mov	r2, sl
 8007ad0:	4631      	mov	r1, r6
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	47b8      	blx	r7
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	f43f aef7 	beq.w	80078ca <_printf_float+0xbe>
 8007adc:	f109 0901 	add.w	r9, r9, #1
 8007ae0:	e7ee      	b.n	8007ac0 <_printf_float+0x2b4>
 8007ae2:	bf00      	nop
 8007ae4:	7fefffff 	.word	0x7fefffff
 8007ae8:	0800a478 	.word	0x0800a478
 8007aec:	0800a47c 	.word	0x0800a47c
 8007af0:	0800a480 	.word	0x0800a480
 8007af4:	0800a484 	.word	0x0800a484
 8007af8:	0800a488 	.word	0x0800a488
 8007afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007afe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b00:	429a      	cmp	r2, r3
 8007b02:	bfa8      	it	ge
 8007b04:	461a      	movge	r2, r3
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	4691      	mov	r9, r2
 8007b0a:	dc37      	bgt.n	8007b7c <_printf_float+0x370>
 8007b0c:	f04f 0b00 	mov.w	fp, #0
 8007b10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b14:	f104 021a 	add.w	r2, r4, #26
 8007b18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b1a:	9305      	str	r3, [sp, #20]
 8007b1c:	eba3 0309 	sub.w	r3, r3, r9
 8007b20:	455b      	cmp	r3, fp
 8007b22:	dc33      	bgt.n	8007b8c <_printf_float+0x380>
 8007b24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	db3b      	blt.n	8007ba4 <_printf_float+0x398>
 8007b2c:	6823      	ldr	r3, [r4, #0]
 8007b2e:	07da      	lsls	r2, r3, #31
 8007b30:	d438      	bmi.n	8007ba4 <_printf_float+0x398>
 8007b32:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007b36:	eba2 0903 	sub.w	r9, r2, r3
 8007b3a:	9b05      	ldr	r3, [sp, #20]
 8007b3c:	1ad2      	subs	r2, r2, r3
 8007b3e:	4591      	cmp	r9, r2
 8007b40:	bfa8      	it	ge
 8007b42:	4691      	movge	r9, r2
 8007b44:	f1b9 0f00 	cmp.w	r9, #0
 8007b48:	dc35      	bgt.n	8007bb6 <_printf_float+0x3aa>
 8007b4a:	f04f 0800 	mov.w	r8, #0
 8007b4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b52:	f104 0a1a 	add.w	sl, r4, #26
 8007b56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b5a:	1a9b      	subs	r3, r3, r2
 8007b5c:	eba3 0309 	sub.w	r3, r3, r9
 8007b60:	4543      	cmp	r3, r8
 8007b62:	f77f af79 	ble.w	8007a58 <_printf_float+0x24c>
 8007b66:	2301      	movs	r3, #1
 8007b68:	4652      	mov	r2, sl
 8007b6a:	4631      	mov	r1, r6
 8007b6c:	4628      	mov	r0, r5
 8007b6e:	47b8      	blx	r7
 8007b70:	3001      	adds	r0, #1
 8007b72:	f43f aeaa 	beq.w	80078ca <_printf_float+0xbe>
 8007b76:	f108 0801 	add.w	r8, r8, #1
 8007b7a:	e7ec      	b.n	8007b56 <_printf_float+0x34a>
 8007b7c:	4613      	mov	r3, r2
 8007b7e:	4631      	mov	r1, r6
 8007b80:	4642      	mov	r2, r8
 8007b82:	4628      	mov	r0, r5
 8007b84:	47b8      	blx	r7
 8007b86:	3001      	adds	r0, #1
 8007b88:	d1c0      	bne.n	8007b0c <_printf_float+0x300>
 8007b8a:	e69e      	b.n	80078ca <_printf_float+0xbe>
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	4631      	mov	r1, r6
 8007b90:	4628      	mov	r0, r5
 8007b92:	9205      	str	r2, [sp, #20]
 8007b94:	47b8      	blx	r7
 8007b96:	3001      	adds	r0, #1
 8007b98:	f43f ae97 	beq.w	80078ca <_printf_float+0xbe>
 8007b9c:	9a05      	ldr	r2, [sp, #20]
 8007b9e:	f10b 0b01 	add.w	fp, fp, #1
 8007ba2:	e7b9      	b.n	8007b18 <_printf_float+0x30c>
 8007ba4:	ee18 3a10 	vmov	r3, s16
 8007ba8:	4652      	mov	r2, sl
 8007baa:	4631      	mov	r1, r6
 8007bac:	4628      	mov	r0, r5
 8007bae:	47b8      	blx	r7
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d1be      	bne.n	8007b32 <_printf_float+0x326>
 8007bb4:	e689      	b.n	80078ca <_printf_float+0xbe>
 8007bb6:	9a05      	ldr	r2, [sp, #20]
 8007bb8:	464b      	mov	r3, r9
 8007bba:	4442      	add	r2, r8
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	47b8      	blx	r7
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d1c1      	bne.n	8007b4a <_printf_float+0x33e>
 8007bc6:	e680      	b.n	80078ca <_printf_float+0xbe>
 8007bc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bca:	2a01      	cmp	r2, #1
 8007bcc:	dc01      	bgt.n	8007bd2 <_printf_float+0x3c6>
 8007bce:	07db      	lsls	r3, r3, #31
 8007bd0:	d53a      	bpl.n	8007c48 <_printf_float+0x43c>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	4642      	mov	r2, r8
 8007bd6:	4631      	mov	r1, r6
 8007bd8:	4628      	mov	r0, r5
 8007bda:	47b8      	blx	r7
 8007bdc:	3001      	adds	r0, #1
 8007bde:	f43f ae74 	beq.w	80078ca <_printf_float+0xbe>
 8007be2:	ee18 3a10 	vmov	r3, s16
 8007be6:	4652      	mov	r2, sl
 8007be8:	4631      	mov	r1, r6
 8007bea:	4628      	mov	r0, r5
 8007bec:	47b8      	blx	r7
 8007bee:	3001      	adds	r0, #1
 8007bf0:	f43f ae6b 	beq.w	80078ca <_printf_float+0xbe>
 8007bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007c00:	f7f8 ff62 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c04:	b9d8      	cbnz	r0, 8007c3e <_printf_float+0x432>
 8007c06:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007c0a:	f108 0201 	add.w	r2, r8, #1
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	d10e      	bne.n	8007c36 <_printf_float+0x42a>
 8007c18:	e657      	b.n	80078ca <_printf_float+0xbe>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	4652      	mov	r2, sl
 8007c1e:	4631      	mov	r1, r6
 8007c20:	4628      	mov	r0, r5
 8007c22:	47b8      	blx	r7
 8007c24:	3001      	adds	r0, #1
 8007c26:	f43f ae50 	beq.w	80078ca <_printf_float+0xbe>
 8007c2a:	f108 0801 	add.w	r8, r8, #1
 8007c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c30:	3b01      	subs	r3, #1
 8007c32:	4543      	cmp	r3, r8
 8007c34:	dcf1      	bgt.n	8007c1a <_printf_float+0x40e>
 8007c36:	464b      	mov	r3, r9
 8007c38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c3c:	e6da      	b.n	80079f4 <_printf_float+0x1e8>
 8007c3e:	f04f 0800 	mov.w	r8, #0
 8007c42:	f104 0a1a 	add.w	sl, r4, #26
 8007c46:	e7f2      	b.n	8007c2e <_printf_float+0x422>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4642      	mov	r2, r8
 8007c4c:	e7df      	b.n	8007c0e <_printf_float+0x402>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	464a      	mov	r2, r9
 8007c52:	4631      	mov	r1, r6
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b8      	blx	r7
 8007c58:	3001      	adds	r0, #1
 8007c5a:	f43f ae36 	beq.w	80078ca <_printf_float+0xbe>
 8007c5e:	f108 0801 	add.w	r8, r8, #1
 8007c62:	68e3      	ldr	r3, [r4, #12]
 8007c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c66:	1a5b      	subs	r3, r3, r1
 8007c68:	4543      	cmp	r3, r8
 8007c6a:	dcf0      	bgt.n	8007c4e <_printf_float+0x442>
 8007c6c:	e6f8      	b.n	8007a60 <_printf_float+0x254>
 8007c6e:	f04f 0800 	mov.w	r8, #0
 8007c72:	f104 0919 	add.w	r9, r4, #25
 8007c76:	e7f4      	b.n	8007c62 <_printf_float+0x456>

08007c78 <_printf_common>:
 8007c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	4699      	mov	r9, r3
 8007c80:	688a      	ldr	r2, [r1, #8]
 8007c82:	690b      	ldr	r3, [r1, #16]
 8007c84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	bfb8      	it	lt
 8007c8c:	4613      	movlt	r3, r2
 8007c8e:	6033      	str	r3, [r6, #0]
 8007c90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c94:	4607      	mov	r7, r0
 8007c96:	460c      	mov	r4, r1
 8007c98:	b10a      	cbz	r2, 8007c9e <_printf_common+0x26>
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	6033      	str	r3, [r6, #0]
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	0699      	lsls	r1, r3, #26
 8007ca2:	bf42      	ittt	mi
 8007ca4:	6833      	ldrmi	r3, [r6, #0]
 8007ca6:	3302      	addmi	r3, #2
 8007ca8:	6033      	strmi	r3, [r6, #0]
 8007caa:	6825      	ldr	r5, [r4, #0]
 8007cac:	f015 0506 	ands.w	r5, r5, #6
 8007cb0:	d106      	bne.n	8007cc0 <_printf_common+0x48>
 8007cb2:	f104 0a19 	add.w	sl, r4, #25
 8007cb6:	68e3      	ldr	r3, [r4, #12]
 8007cb8:	6832      	ldr	r2, [r6, #0]
 8007cba:	1a9b      	subs	r3, r3, r2
 8007cbc:	42ab      	cmp	r3, r5
 8007cbe:	dc26      	bgt.n	8007d0e <_printf_common+0x96>
 8007cc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007cc4:	1e13      	subs	r3, r2, #0
 8007cc6:	6822      	ldr	r2, [r4, #0]
 8007cc8:	bf18      	it	ne
 8007cca:	2301      	movne	r3, #1
 8007ccc:	0692      	lsls	r2, r2, #26
 8007cce:	d42b      	bmi.n	8007d28 <_printf_common+0xb0>
 8007cd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cd4:	4649      	mov	r1, r9
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c0      	blx	r8
 8007cda:	3001      	adds	r0, #1
 8007cdc:	d01e      	beq.n	8007d1c <_printf_common+0xa4>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	6922      	ldr	r2, [r4, #16]
 8007ce2:	f003 0306 	and.w	r3, r3, #6
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	bf02      	ittt	eq
 8007cea:	68e5      	ldreq	r5, [r4, #12]
 8007cec:	6833      	ldreq	r3, [r6, #0]
 8007cee:	1aed      	subeq	r5, r5, r3
 8007cf0:	68a3      	ldr	r3, [r4, #8]
 8007cf2:	bf0c      	ite	eq
 8007cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cf8:	2500      	movne	r5, #0
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	bfc4      	itt	gt
 8007cfe:	1a9b      	subgt	r3, r3, r2
 8007d00:	18ed      	addgt	r5, r5, r3
 8007d02:	2600      	movs	r6, #0
 8007d04:	341a      	adds	r4, #26
 8007d06:	42b5      	cmp	r5, r6
 8007d08:	d11a      	bne.n	8007d40 <_printf_common+0xc8>
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	e008      	b.n	8007d20 <_printf_common+0xa8>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4652      	mov	r2, sl
 8007d12:	4649      	mov	r1, r9
 8007d14:	4638      	mov	r0, r7
 8007d16:	47c0      	blx	r8
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d103      	bne.n	8007d24 <_printf_common+0xac>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d24:	3501      	adds	r5, #1
 8007d26:	e7c6      	b.n	8007cb6 <_printf_common+0x3e>
 8007d28:	18e1      	adds	r1, r4, r3
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	2030      	movs	r0, #48	; 0x30
 8007d2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d32:	4422      	add	r2, r4
 8007d34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	e7c7      	b.n	8007cd0 <_printf_common+0x58>
 8007d40:	2301      	movs	r3, #1
 8007d42:	4622      	mov	r2, r4
 8007d44:	4649      	mov	r1, r9
 8007d46:	4638      	mov	r0, r7
 8007d48:	47c0      	blx	r8
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d0e6      	beq.n	8007d1c <_printf_common+0xa4>
 8007d4e:	3601      	adds	r6, #1
 8007d50:	e7d9      	b.n	8007d06 <_printf_common+0x8e>
	...

08007d54 <_printf_i>:
 8007d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	7e0f      	ldrb	r7, [r1, #24]
 8007d5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d5c:	2f78      	cmp	r7, #120	; 0x78
 8007d5e:	4691      	mov	r9, r2
 8007d60:	4680      	mov	r8, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	469a      	mov	sl, r3
 8007d66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d6a:	d807      	bhi.n	8007d7c <_printf_i+0x28>
 8007d6c:	2f62      	cmp	r7, #98	; 0x62
 8007d6e:	d80a      	bhi.n	8007d86 <_printf_i+0x32>
 8007d70:	2f00      	cmp	r7, #0
 8007d72:	f000 80d4 	beq.w	8007f1e <_printf_i+0x1ca>
 8007d76:	2f58      	cmp	r7, #88	; 0x58
 8007d78:	f000 80c0 	beq.w	8007efc <_printf_i+0x1a8>
 8007d7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d84:	e03a      	b.n	8007dfc <_printf_i+0xa8>
 8007d86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d8a:	2b15      	cmp	r3, #21
 8007d8c:	d8f6      	bhi.n	8007d7c <_printf_i+0x28>
 8007d8e:	a101      	add	r1, pc, #4	; (adr r1, 8007d94 <_printf_i+0x40>)
 8007d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d94:	08007ded 	.word	0x08007ded
 8007d98:	08007e01 	.word	0x08007e01
 8007d9c:	08007d7d 	.word	0x08007d7d
 8007da0:	08007d7d 	.word	0x08007d7d
 8007da4:	08007d7d 	.word	0x08007d7d
 8007da8:	08007d7d 	.word	0x08007d7d
 8007dac:	08007e01 	.word	0x08007e01
 8007db0:	08007d7d 	.word	0x08007d7d
 8007db4:	08007d7d 	.word	0x08007d7d
 8007db8:	08007d7d 	.word	0x08007d7d
 8007dbc:	08007d7d 	.word	0x08007d7d
 8007dc0:	08007f05 	.word	0x08007f05
 8007dc4:	08007e2d 	.word	0x08007e2d
 8007dc8:	08007ebf 	.word	0x08007ebf
 8007dcc:	08007d7d 	.word	0x08007d7d
 8007dd0:	08007d7d 	.word	0x08007d7d
 8007dd4:	08007f27 	.word	0x08007f27
 8007dd8:	08007d7d 	.word	0x08007d7d
 8007ddc:	08007e2d 	.word	0x08007e2d
 8007de0:	08007d7d 	.word	0x08007d7d
 8007de4:	08007d7d 	.word	0x08007d7d
 8007de8:	08007ec7 	.word	0x08007ec7
 8007dec:	682b      	ldr	r3, [r5, #0]
 8007dee:	1d1a      	adds	r2, r3, #4
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	602a      	str	r2, [r5, #0]
 8007df4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007df8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e09f      	b.n	8007f40 <_printf_i+0x1ec>
 8007e00:	6820      	ldr	r0, [r4, #0]
 8007e02:	682b      	ldr	r3, [r5, #0]
 8007e04:	0607      	lsls	r7, r0, #24
 8007e06:	f103 0104 	add.w	r1, r3, #4
 8007e0a:	6029      	str	r1, [r5, #0]
 8007e0c:	d501      	bpl.n	8007e12 <_printf_i+0xbe>
 8007e0e:	681e      	ldr	r6, [r3, #0]
 8007e10:	e003      	b.n	8007e1a <_printf_i+0xc6>
 8007e12:	0646      	lsls	r6, r0, #25
 8007e14:	d5fb      	bpl.n	8007e0e <_printf_i+0xba>
 8007e16:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007e1a:	2e00      	cmp	r6, #0
 8007e1c:	da03      	bge.n	8007e26 <_printf_i+0xd2>
 8007e1e:	232d      	movs	r3, #45	; 0x2d
 8007e20:	4276      	negs	r6, r6
 8007e22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e26:	485a      	ldr	r0, [pc, #360]	; (8007f90 <_printf_i+0x23c>)
 8007e28:	230a      	movs	r3, #10
 8007e2a:	e012      	b.n	8007e52 <_printf_i+0xfe>
 8007e2c:	682b      	ldr	r3, [r5, #0]
 8007e2e:	6820      	ldr	r0, [r4, #0]
 8007e30:	1d19      	adds	r1, r3, #4
 8007e32:	6029      	str	r1, [r5, #0]
 8007e34:	0605      	lsls	r5, r0, #24
 8007e36:	d501      	bpl.n	8007e3c <_printf_i+0xe8>
 8007e38:	681e      	ldr	r6, [r3, #0]
 8007e3a:	e002      	b.n	8007e42 <_printf_i+0xee>
 8007e3c:	0641      	lsls	r1, r0, #25
 8007e3e:	d5fb      	bpl.n	8007e38 <_printf_i+0xe4>
 8007e40:	881e      	ldrh	r6, [r3, #0]
 8007e42:	4853      	ldr	r0, [pc, #332]	; (8007f90 <_printf_i+0x23c>)
 8007e44:	2f6f      	cmp	r7, #111	; 0x6f
 8007e46:	bf0c      	ite	eq
 8007e48:	2308      	moveq	r3, #8
 8007e4a:	230a      	movne	r3, #10
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e52:	6865      	ldr	r5, [r4, #4]
 8007e54:	60a5      	str	r5, [r4, #8]
 8007e56:	2d00      	cmp	r5, #0
 8007e58:	bfa2      	ittt	ge
 8007e5a:	6821      	ldrge	r1, [r4, #0]
 8007e5c:	f021 0104 	bicge.w	r1, r1, #4
 8007e60:	6021      	strge	r1, [r4, #0]
 8007e62:	b90e      	cbnz	r6, 8007e68 <_printf_i+0x114>
 8007e64:	2d00      	cmp	r5, #0
 8007e66:	d04b      	beq.n	8007f00 <_printf_i+0x1ac>
 8007e68:	4615      	mov	r5, r2
 8007e6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e6e:	fb03 6711 	mls	r7, r3, r1, r6
 8007e72:	5dc7      	ldrb	r7, [r0, r7]
 8007e74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e78:	4637      	mov	r7, r6
 8007e7a:	42bb      	cmp	r3, r7
 8007e7c:	460e      	mov	r6, r1
 8007e7e:	d9f4      	bls.n	8007e6a <_printf_i+0x116>
 8007e80:	2b08      	cmp	r3, #8
 8007e82:	d10b      	bne.n	8007e9c <_printf_i+0x148>
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	07de      	lsls	r6, r3, #31
 8007e88:	d508      	bpl.n	8007e9c <_printf_i+0x148>
 8007e8a:	6923      	ldr	r3, [r4, #16]
 8007e8c:	6861      	ldr	r1, [r4, #4]
 8007e8e:	4299      	cmp	r1, r3
 8007e90:	bfde      	ittt	le
 8007e92:	2330      	movle	r3, #48	; 0x30
 8007e94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e9c:	1b52      	subs	r2, r2, r5
 8007e9e:	6122      	str	r2, [r4, #16]
 8007ea0:	f8cd a000 	str.w	sl, [sp]
 8007ea4:	464b      	mov	r3, r9
 8007ea6:	aa03      	add	r2, sp, #12
 8007ea8:	4621      	mov	r1, r4
 8007eaa:	4640      	mov	r0, r8
 8007eac:	f7ff fee4 	bl	8007c78 <_printf_common>
 8007eb0:	3001      	adds	r0, #1
 8007eb2:	d14a      	bne.n	8007f4a <_printf_i+0x1f6>
 8007eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb8:	b004      	add	sp, #16
 8007eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ebe:	6823      	ldr	r3, [r4, #0]
 8007ec0:	f043 0320 	orr.w	r3, r3, #32
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	4833      	ldr	r0, [pc, #204]	; (8007f94 <_printf_i+0x240>)
 8007ec8:	2778      	movs	r7, #120	; 0x78
 8007eca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007ece:	6823      	ldr	r3, [r4, #0]
 8007ed0:	6829      	ldr	r1, [r5, #0]
 8007ed2:	061f      	lsls	r7, r3, #24
 8007ed4:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ed8:	d402      	bmi.n	8007ee0 <_printf_i+0x18c>
 8007eda:	065f      	lsls	r7, r3, #25
 8007edc:	bf48      	it	mi
 8007ede:	b2b6      	uxthmi	r6, r6
 8007ee0:	07df      	lsls	r7, r3, #31
 8007ee2:	bf48      	it	mi
 8007ee4:	f043 0320 	orrmi.w	r3, r3, #32
 8007ee8:	6029      	str	r1, [r5, #0]
 8007eea:	bf48      	it	mi
 8007eec:	6023      	strmi	r3, [r4, #0]
 8007eee:	b91e      	cbnz	r6, 8007ef8 <_printf_i+0x1a4>
 8007ef0:	6823      	ldr	r3, [r4, #0]
 8007ef2:	f023 0320 	bic.w	r3, r3, #32
 8007ef6:	6023      	str	r3, [r4, #0]
 8007ef8:	2310      	movs	r3, #16
 8007efa:	e7a7      	b.n	8007e4c <_printf_i+0xf8>
 8007efc:	4824      	ldr	r0, [pc, #144]	; (8007f90 <_printf_i+0x23c>)
 8007efe:	e7e4      	b.n	8007eca <_printf_i+0x176>
 8007f00:	4615      	mov	r5, r2
 8007f02:	e7bd      	b.n	8007e80 <_printf_i+0x12c>
 8007f04:	682b      	ldr	r3, [r5, #0]
 8007f06:	6826      	ldr	r6, [r4, #0]
 8007f08:	6961      	ldr	r1, [r4, #20]
 8007f0a:	1d18      	adds	r0, r3, #4
 8007f0c:	6028      	str	r0, [r5, #0]
 8007f0e:	0635      	lsls	r5, r6, #24
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	d501      	bpl.n	8007f18 <_printf_i+0x1c4>
 8007f14:	6019      	str	r1, [r3, #0]
 8007f16:	e002      	b.n	8007f1e <_printf_i+0x1ca>
 8007f18:	0670      	lsls	r0, r6, #25
 8007f1a:	d5fb      	bpl.n	8007f14 <_printf_i+0x1c0>
 8007f1c:	8019      	strh	r1, [r3, #0]
 8007f1e:	2300      	movs	r3, #0
 8007f20:	6123      	str	r3, [r4, #16]
 8007f22:	4615      	mov	r5, r2
 8007f24:	e7bc      	b.n	8007ea0 <_printf_i+0x14c>
 8007f26:	682b      	ldr	r3, [r5, #0]
 8007f28:	1d1a      	adds	r2, r3, #4
 8007f2a:	602a      	str	r2, [r5, #0]
 8007f2c:	681d      	ldr	r5, [r3, #0]
 8007f2e:	6862      	ldr	r2, [r4, #4]
 8007f30:	2100      	movs	r1, #0
 8007f32:	4628      	mov	r0, r5
 8007f34:	f7f8 f94c 	bl	80001d0 <memchr>
 8007f38:	b108      	cbz	r0, 8007f3e <_printf_i+0x1ea>
 8007f3a:	1b40      	subs	r0, r0, r5
 8007f3c:	6060      	str	r0, [r4, #4]
 8007f3e:	6863      	ldr	r3, [r4, #4]
 8007f40:	6123      	str	r3, [r4, #16]
 8007f42:	2300      	movs	r3, #0
 8007f44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f48:	e7aa      	b.n	8007ea0 <_printf_i+0x14c>
 8007f4a:	6923      	ldr	r3, [r4, #16]
 8007f4c:	462a      	mov	r2, r5
 8007f4e:	4649      	mov	r1, r9
 8007f50:	4640      	mov	r0, r8
 8007f52:	47d0      	blx	sl
 8007f54:	3001      	adds	r0, #1
 8007f56:	d0ad      	beq.n	8007eb4 <_printf_i+0x160>
 8007f58:	6823      	ldr	r3, [r4, #0]
 8007f5a:	079b      	lsls	r3, r3, #30
 8007f5c:	d413      	bmi.n	8007f86 <_printf_i+0x232>
 8007f5e:	68e0      	ldr	r0, [r4, #12]
 8007f60:	9b03      	ldr	r3, [sp, #12]
 8007f62:	4298      	cmp	r0, r3
 8007f64:	bfb8      	it	lt
 8007f66:	4618      	movlt	r0, r3
 8007f68:	e7a6      	b.n	8007eb8 <_printf_i+0x164>
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	4632      	mov	r2, r6
 8007f6e:	4649      	mov	r1, r9
 8007f70:	4640      	mov	r0, r8
 8007f72:	47d0      	blx	sl
 8007f74:	3001      	adds	r0, #1
 8007f76:	d09d      	beq.n	8007eb4 <_printf_i+0x160>
 8007f78:	3501      	adds	r5, #1
 8007f7a:	68e3      	ldr	r3, [r4, #12]
 8007f7c:	9903      	ldr	r1, [sp, #12]
 8007f7e:	1a5b      	subs	r3, r3, r1
 8007f80:	42ab      	cmp	r3, r5
 8007f82:	dcf2      	bgt.n	8007f6a <_printf_i+0x216>
 8007f84:	e7eb      	b.n	8007f5e <_printf_i+0x20a>
 8007f86:	2500      	movs	r5, #0
 8007f88:	f104 0619 	add.w	r6, r4, #25
 8007f8c:	e7f5      	b.n	8007f7a <_printf_i+0x226>
 8007f8e:	bf00      	nop
 8007f90:	0800a48a 	.word	0x0800a48a
 8007f94:	0800a49b 	.word	0x0800a49b

08007f98 <std>:
 8007f98:	2300      	movs	r3, #0
 8007f9a:	b510      	push	{r4, lr}
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	e9c0 3300 	strd	r3, r3, [r0]
 8007fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fa6:	6083      	str	r3, [r0, #8]
 8007fa8:	8181      	strh	r1, [r0, #12]
 8007faa:	6643      	str	r3, [r0, #100]	; 0x64
 8007fac:	81c2      	strh	r2, [r0, #14]
 8007fae:	6183      	str	r3, [r0, #24]
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	2208      	movs	r2, #8
 8007fb4:	305c      	adds	r0, #92	; 0x5c
 8007fb6:	f000 f914 	bl	80081e2 <memset>
 8007fba:	4b0d      	ldr	r3, [pc, #52]	; (8007ff0 <std+0x58>)
 8007fbc:	6263      	str	r3, [r4, #36]	; 0x24
 8007fbe:	4b0d      	ldr	r3, [pc, #52]	; (8007ff4 <std+0x5c>)
 8007fc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fc2:	4b0d      	ldr	r3, [pc, #52]	; (8007ff8 <std+0x60>)
 8007fc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fc6:	4b0d      	ldr	r3, [pc, #52]	; (8007ffc <std+0x64>)
 8007fc8:	6323      	str	r3, [r4, #48]	; 0x30
 8007fca:	4b0d      	ldr	r3, [pc, #52]	; (8008000 <std+0x68>)
 8007fcc:	6224      	str	r4, [r4, #32]
 8007fce:	429c      	cmp	r4, r3
 8007fd0:	d006      	beq.n	8007fe0 <std+0x48>
 8007fd2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007fd6:	4294      	cmp	r4, r2
 8007fd8:	d002      	beq.n	8007fe0 <std+0x48>
 8007fda:	33d0      	adds	r3, #208	; 0xd0
 8007fdc:	429c      	cmp	r4, r3
 8007fde:	d105      	bne.n	8007fec <std+0x54>
 8007fe0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fe8:	f000 b978 	b.w	80082dc <__retarget_lock_init_recursive>
 8007fec:	bd10      	pop	{r4, pc}
 8007fee:	bf00      	nop
 8007ff0:	0800815d 	.word	0x0800815d
 8007ff4:	0800817f 	.word	0x0800817f
 8007ff8:	080081b7 	.word	0x080081b7
 8007ffc:	080081db 	.word	0x080081db
 8008000:	2000046c 	.word	0x2000046c

08008004 <stdio_exit_handler>:
 8008004:	4a02      	ldr	r2, [pc, #8]	; (8008010 <stdio_exit_handler+0xc>)
 8008006:	4903      	ldr	r1, [pc, #12]	; (8008014 <stdio_exit_handler+0x10>)
 8008008:	4803      	ldr	r0, [pc, #12]	; (8008018 <stdio_exit_handler+0x14>)
 800800a:	f000 b869 	b.w	80080e0 <_fwalk_sglue>
 800800e:	bf00      	nop
 8008010:	20000010 	.word	0x20000010
 8008014:	08009c91 	.word	0x08009c91
 8008018:	2000001c 	.word	0x2000001c

0800801c <cleanup_stdio>:
 800801c:	6841      	ldr	r1, [r0, #4]
 800801e:	4b0c      	ldr	r3, [pc, #48]	; (8008050 <cleanup_stdio+0x34>)
 8008020:	4299      	cmp	r1, r3
 8008022:	b510      	push	{r4, lr}
 8008024:	4604      	mov	r4, r0
 8008026:	d001      	beq.n	800802c <cleanup_stdio+0x10>
 8008028:	f001 fe32 	bl	8009c90 <_fflush_r>
 800802c:	68a1      	ldr	r1, [r4, #8]
 800802e:	4b09      	ldr	r3, [pc, #36]	; (8008054 <cleanup_stdio+0x38>)
 8008030:	4299      	cmp	r1, r3
 8008032:	d002      	beq.n	800803a <cleanup_stdio+0x1e>
 8008034:	4620      	mov	r0, r4
 8008036:	f001 fe2b 	bl	8009c90 <_fflush_r>
 800803a:	68e1      	ldr	r1, [r4, #12]
 800803c:	4b06      	ldr	r3, [pc, #24]	; (8008058 <cleanup_stdio+0x3c>)
 800803e:	4299      	cmp	r1, r3
 8008040:	d004      	beq.n	800804c <cleanup_stdio+0x30>
 8008042:	4620      	mov	r0, r4
 8008044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008048:	f001 be22 	b.w	8009c90 <_fflush_r>
 800804c:	bd10      	pop	{r4, pc}
 800804e:	bf00      	nop
 8008050:	2000046c 	.word	0x2000046c
 8008054:	200004d4 	.word	0x200004d4
 8008058:	2000053c 	.word	0x2000053c

0800805c <global_stdio_init.part.0>:
 800805c:	b510      	push	{r4, lr}
 800805e:	4b0b      	ldr	r3, [pc, #44]	; (800808c <global_stdio_init.part.0+0x30>)
 8008060:	4c0b      	ldr	r4, [pc, #44]	; (8008090 <global_stdio_init.part.0+0x34>)
 8008062:	4a0c      	ldr	r2, [pc, #48]	; (8008094 <global_stdio_init.part.0+0x38>)
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	4620      	mov	r0, r4
 8008068:	2200      	movs	r2, #0
 800806a:	2104      	movs	r1, #4
 800806c:	f7ff ff94 	bl	8007f98 <std>
 8008070:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008074:	2201      	movs	r2, #1
 8008076:	2109      	movs	r1, #9
 8008078:	f7ff ff8e 	bl	8007f98 <std>
 800807c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008080:	2202      	movs	r2, #2
 8008082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008086:	2112      	movs	r1, #18
 8008088:	f7ff bf86 	b.w	8007f98 <std>
 800808c:	200005a4 	.word	0x200005a4
 8008090:	2000046c 	.word	0x2000046c
 8008094:	08008005 	.word	0x08008005

08008098 <__sfp_lock_acquire>:
 8008098:	4801      	ldr	r0, [pc, #4]	; (80080a0 <__sfp_lock_acquire+0x8>)
 800809a:	f000 b920 	b.w	80082de <__retarget_lock_acquire_recursive>
 800809e:	bf00      	nop
 80080a0:	200005ad 	.word	0x200005ad

080080a4 <__sfp_lock_release>:
 80080a4:	4801      	ldr	r0, [pc, #4]	; (80080ac <__sfp_lock_release+0x8>)
 80080a6:	f000 b91b 	b.w	80082e0 <__retarget_lock_release_recursive>
 80080aa:	bf00      	nop
 80080ac:	200005ad 	.word	0x200005ad

080080b0 <__sinit>:
 80080b0:	b510      	push	{r4, lr}
 80080b2:	4604      	mov	r4, r0
 80080b4:	f7ff fff0 	bl	8008098 <__sfp_lock_acquire>
 80080b8:	6a23      	ldr	r3, [r4, #32]
 80080ba:	b11b      	cbz	r3, 80080c4 <__sinit+0x14>
 80080bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080c0:	f7ff bff0 	b.w	80080a4 <__sfp_lock_release>
 80080c4:	4b04      	ldr	r3, [pc, #16]	; (80080d8 <__sinit+0x28>)
 80080c6:	6223      	str	r3, [r4, #32]
 80080c8:	4b04      	ldr	r3, [pc, #16]	; (80080dc <__sinit+0x2c>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1f5      	bne.n	80080bc <__sinit+0xc>
 80080d0:	f7ff ffc4 	bl	800805c <global_stdio_init.part.0>
 80080d4:	e7f2      	b.n	80080bc <__sinit+0xc>
 80080d6:	bf00      	nop
 80080d8:	0800801d 	.word	0x0800801d
 80080dc:	200005a4 	.word	0x200005a4

080080e0 <_fwalk_sglue>:
 80080e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080e4:	4607      	mov	r7, r0
 80080e6:	4688      	mov	r8, r1
 80080e8:	4614      	mov	r4, r2
 80080ea:	2600      	movs	r6, #0
 80080ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080f0:	f1b9 0901 	subs.w	r9, r9, #1
 80080f4:	d505      	bpl.n	8008102 <_fwalk_sglue+0x22>
 80080f6:	6824      	ldr	r4, [r4, #0]
 80080f8:	2c00      	cmp	r4, #0
 80080fa:	d1f7      	bne.n	80080ec <_fwalk_sglue+0xc>
 80080fc:	4630      	mov	r0, r6
 80080fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008102:	89ab      	ldrh	r3, [r5, #12]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d907      	bls.n	8008118 <_fwalk_sglue+0x38>
 8008108:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800810c:	3301      	adds	r3, #1
 800810e:	d003      	beq.n	8008118 <_fwalk_sglue+0x38>
 8008110:	4629      	mov	r1, r5
 8008112:	4638      	mov	r0, r7
 8008114:	47c0      	blx	r8
 8008116:	4306      	orrs	r6, r0
 8008118:	3568      	adds	r5, #104	; 0x68
 800811a:	e7e9      	b.n	80080f0 <_fwalk_sglue+0x10>

0800811c <siprintf>:
 800811c:	b40e      	push	{r1, r2, r3}
 800811e:	b500      	push	{lr}
 8008120:	b09c      	sub	sp, #112	; 0x70
 8008122:	ab1d      	add	r3, sp, #116	; 0x74
 8008124:	9002      	str	r0, [sp, #8]
 8008126:	9006      	str	r0, [sp, #24]
 8008128:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800812c:	4809      	ldr	r0, [pc, #36]	; (8008154 <siprintf+0x38>)
 800812e:	9107      	str	r1, [sp, #28]
 8008130:	9104      	str	r1, [sp, #16]
 8008132:	4909      	ldr	r1, [pc, #36]	; (8008158 <siprintf+0x3c>)
 8008134:	f853 2b04 	ldr.w	r2, [r3], #4
 8008138:	9105      	str	r1, [sp, #20]
 800813a:	6800      	ldr	r0, [r0, #0]
 800813c:	9301      	str	r3, [sp, #4]
 800813e:	a902      	add	r1, sp, #8
 8008140:	f001 fc22 	bl	8009988 <_svfiprintf_r>
 8008144:	9b02      	ldr	r3, [sp, #8]
 8008146:	2200      	movs	r2, #0
 8008148:	701a      	strb	r2, [r3, #0]
 800814a:	b01c      	add	sp, #112	; 0x70
 800814c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008150:	b003      	add	sp, #12
 8008152:	4770      	bx	lr
 8008154:	20000068 	.word	0x20000068
 8008158:	ffff0208 	.word	0xffff0208

0800815c <__sread>:
 800815c:	b510      	push	{r4, lr}
 800815e:	460c      	mov	r4, r1
 8008160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008164:	f000 f86c 	bl	8008240 <_read_r>
 8008168:	2800      	cmp	r0, #0
 800816a:	bfab      	itete	ge
 800816c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800816e:	89a3      	ldrhlt	r3, [r4, #12]
 8008170:	181b      	addge	r3, r3, r0
 8008172:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008176:	bfac      	ite	ge
 8008178:	6563      	strge	r3, [r4, #84]	; 0x54
 800817a:	81a3      	strhlt	r3, [r4, #12]
 800817c:	bd10      	pop	{r4, pc}

0800817e <__swrite>:
 800817e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008182:	461f      	mov	r7, r3
 8008184:	898b      	ldrh	r3, [r1, #12]
 8008186:	05db      	lsls	r3, r3, #23
 8008188:	4605      	mov	r5, r0
 800818a:	460c      	mov	r4, r1
 800818c:	4616      	mov	r6, r2
 800818e:	d505      	bpl.n	800819c <__swrite+0x1e>
 8008190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008194:	2302      	movs	r3, #2
 8008196:	2200      	movs	r2, #0
 8008198:	f000 f840 	bl	800821c <_lseek_r>
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081a6:	81a3      	strh	r3, [r4, #12]
 80081a8:	4632      	mov	r2, r6
 80081aa:	463b      	mov	r3, r7
 80081ac:	4628      	mov	r0, r5
 80081ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081b2:	f000 b857 	b.w	8008264 <_write_r>

080081b6 <__sseek>:
 80081b6:	b510      	push	{r4, lr}
 80081b8:	460c      	mov	r4, r1
 80081ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081be:	f000 f82d 	bl	800821c <_lseek_r>
 80081c2:	1c43      	adds	r3, r0, #1
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	bf15      	itete	ne
 80081c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80081ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081d2:	81a3      	strheq	r3, [r4, #12]
 80081d4:	bf18      	it	ne
 80081d6:	81a3      	strhne	r3, [r4, #12]
 80081d8:	bd10      	pop	{r4, pc}

080081da <__sclose>:
 80081da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081de:	f000 b80d 	b.w	80081fc <_close_r>

080081e2 <memset>:
 80081e2:	4402      	add	r2, r0
 80081e4:	4603      	mov	r3, r0
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d100      	bne.n	80081ec <memset+0xa>
 80081ea:	4770      	bx	lr
 80081ec:	f803 1b01 	strb.w	r1, [r3], #1
 80081f0:	e7f9      	b.n	80081e6 <memset+0x4>
	...

080081f4 <_localeconv_r>:
 80081f4:	4800      	ldr	r0, [pc, #0]	; (80081f8 <_localeconv_r+0x4>)
 80081f6:	4770      	bx	lr
 80081f8:	2000015c 	.word	0x2000015c

080081fc <_close_r>:
 80081fc:	b538      	push	{r3, r4, r5, lr}
 80081fe:	4d06      	ldr	r5, [pc, #24]	; (8008218 <_close_r+0x1c>)
 8008200:	2300      	movs	r3, #0
 8008202:	4604      	mov	r4, r0
 8008204:	4608      	mov	r0, r1
 8008206:	602b      	str	r3, [r5, #0]
 8008208:	f7f9 fb87 	bl	800191a <_close>
 800820c:	1c43      	adds	r3, r0, #1
 800820e:	d102      	bne.n	8008216 <_close_r+0x1a>
 8008210:	682b      	ldr	r3, [r5, #0]
 8008212:	b103      	cbz	r3, 8008216 <_close_r+0x1a>
 8008214:	6023      	str	r3, [r4, #0]
 8008216:	bd38      	pop	{r3, r4, r5, pc}
 8008218:	200005a8 	.word	0x200005a8

0800821c <_lseek_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4d07      	ldr	r5, [pc, #28]	; (800823c <_lseek_r+0x20>)
 8008220:	4604      	mov	r4, r0
 8008222:	4608      	mov	r0, r1
 8008224:	4611      	mov	r1, r2
 8008226:	2200      	movs	r2, #0
 8008228:	602a      	str	r2, [r5, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	f7f9 fb9c 	bl	8001968 <_lseek>
 8008230:	1c43      	adds	r3, r0, #1
 8008232:	d102      	bne.n	800823a <_lseek_r+0x1e>
 8008234:	682b      	ldr	r3, [r5, #0]
 8008236:	b103      	cbz	r3, 800823a <_lseek_r+0x1e>
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	bd38      	pop	{r3, r4, r5, pc}
 800823c:	200005a8 	.word	0x200005a8

08008240 <_read_r>:
 8008240:	b538      	push	{r3, r4, r5, lr}
 8008242:	4d07      	ldr	r5, [pc, #28]	; (8008260 <_read_r+0x20>)
 8008244:	4604      	mov	r4, r0
 8008246:	4608      	mov	r0, r1
 8008248:	4611      	mov	r1, r2
 800824a:	2200      	movs	r2, #0
 800824c:	602a      	str	r2, [r5, #0]
 800824e:	461a      	mov	r2, r3
 8008250:	f7f9 fb2a 	bl	80018a8 <_read>
 8008254:	1c43      	adds	r3, r0, #1
 8008256:	d102      	bne.n	800825e <_read_r+0x1e>
 8008258:	682b      	ldr	r3, [r5, #0]
 800825a:	b103      	cbz	r3, 800825e <_read_r+0x1e>
 800825c:	6023      	str	r3, [r4, #0]
 800825e:	bd38      	pop	{r3, r4, r5, pc}
 8008260:	200005a8 	.word	0x200005a8

08008264 <_write_r>:
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4d07      	ldr	r5, [pc, #28]	; (8008284 <_write_r+0x20>)
 8008268:	4604      	mov	r4, r0
 800826a:	4608      	mov	r0, r1
 800826c:	4611      	mov	r1, r2
 800826e:	2200      	movs	r2, #0
 8008270:	602a      	str	r2, [r5, #0]
 8008272:	461a      	mov	r2, r3
 8008274:	f7f9 fb35 	bl	80018e2 <_write>
 8008278:	1c43      	adds	r3, r0, #1
 800827a:	d102      	bne.n	8008282 <_write_r+0x1e>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	b103      	cbz	r3, 8008282 <_write_r+0x1e>
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	200005a8 	.word	0x200005a8

08008288 <__errno>:
 8008288:	4b01      	ldr	r3, [pc, #4]	; (8008290 <__errno+0x8>)
 800828a:	6818      	ldr	r0, [r3, #0]
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	20000068 	.word	0x20000068

08008294 <__libc_init_array>:
 8008294:	b570      	push	{r4, r5, r6, lr}
 8008296:	4d0d      	ldr	r5, [pc, #52]	; (80082cc <__libc_init_array+0x38>)
 8008298:	4c0d      	ldr	r4, [pc, #52]	; (80082d0 <__libc_init_array+0x3c>)
 800829a:	1b64      	subs	r4, r4, r5
 800829c:	10a4      	asrs	r4, r4, #2
 800829e:	2600      	movs	r6, #0
 80082a0:	42a6      	cmp	r6, r4
 80082a2:	d109      	bne.n	80082b8 <__libc_init_array+0x24>
 80082a4:	4d0b      	ldr	r5, [pc, #44]	; (80082d4 <__libc_init_array+0x40>)
 80082a6:	4c0c      	ldr	r4, [pc, #48]	; (80082d8 <__libc_init_array+0x44>)
 80082a8:	f002 f896 	bl	800a3d8 <_init>
 80082ac:	1b64      	subs	r4, r4, r5
 80082ae:	10a4      	asrs	r4, r4, #2
 80082b0:	2600      	movs	r6, #0
 80082b2:	42a6      	cmp	r6, r4
 80082b4:	d105      	bne.n	80082c2 <__libc_init_array+0x2e>
 80082b6:	bd70      	pop	{r4, r5, r6, pc}
 80082b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082bc:	4798      	blx	r3
 80082be:	3601      	adds	r6, #1
 80082c0:	e7ee      	b.n	80082a0 <__libc_init_array+0xc>
 80082c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082c6:	4798      	blx	r3
 80082c8:	3601      	adds	r6, #1
 80082ca:	e7f2      	b.n	80082b2 <__libc_init_array+0x1e>
 80082cc:	0800a7f4 	.word	0x0800a7f4
 80082d0:	0800a7f4 	.word	0x0800a7f4
 80082d4:	0800a7f4 	.word	0x0800a7f4
 80082d8:	0800a7f8 	.word	0x0800a7f8

080082dc <__retarget_lock_init_recursive>:
 80082dc:	4770      	bx	lr

080082de <__retarget_lock_acquire_recursive>:
 80082de:	4770      	bx	lr

080082e0 <__retarget_lock_release_recursive>:
 80082e0:	4770      	bx	lr

080082e2 <quorem>:
 80082e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e6:	6903      	ldr	r3, [r0, #16]
 80082e8:	690c      	ldr	r4, [r1, #16]
 80082ea:	42a3      	cmp	r3, r4
 80082ec:	4607      	mov	r7, r0
 80082ee:	db7e      	blt.n	80083ee <quorem+0x10c>
 80082f0:	3c01      	subs	r4, #1
 80082f2:	f101 0814 	add.w	r8, r1, #20
 80082f6:	f100 0514 	add.w	r5, r0, #20
 80082fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082fe:	9301      	str	r3, [sp, #4]
 8008300:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008308:	3301      	adds	r3, #1
 800830a:	429a      	cmp	r2, r3
 800830c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008310:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008314:	fbb2 f6f3 	udiv	r6, r2, r3
 8008318:	d331      	bcc.n	800837e <quorem+0x9c>
 800831a:	f04f 0e00 	mov.w	lr, #0
 800831e:	4640      	mov	r0, r8
 8008320:	46ac      	mov	ip, r5
 8008322:	46f2      	mov	sl, lr
 8008324:	f850 2b04 	ldr.w	r2, [r0], #4
 8008328:	b293      	uxth	r3, r2
 800832a:	fb06 e303 	mla	r3, r6, r3, lr
 800832e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008332:	0c1a      	lsrs	r2, r3, #16
 8008334:	b29b      	uxth	r3, r3
 8008336:	ebaa 0303 	sub.w	r3, sl, r3
 800833a:	f8dc a000 	ldr.w	sl, [ip]
 800833e:	fa13 f38a 	uxtah	r3, r3, sl
 8008342:	fb06 220e 	mla	r2, r6, lr, r2
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	9b00      	ldr	r3, [sp, #0]
 800834a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800834e:	b292      	uxth	r2, r2
 8008350:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008354:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008358:	f8bd 3000 	ldrh.w	r3, [sp]
 800835c:	4581      	cmp	r9, r0
 800835e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008362:	f84c 3b04 	str.w	r3, [ip], #4
 8008366:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800836a:	d2db      	bcs.n	8008324 <quorem+0x42>
 800836c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008370:	b92b      	cbnz	r3, 800837e <quorem+0x9c>
 8008372:	9b01      	ldr	r3, [sp, #4]
 8008374:	3b04      	subs	r3, #4
 8008376:	429d      	cmp	r5, r3
 8008378:	461a      	mov	r2, r3
 800837a:	d32c      	bcc.n	80083d6 <quorem+0xf4>
 800837c:	613c      	str	r4, [r7, #16]
 800837e:	4638      	mov	r0, r7
 8008380:	f001 f9a8 	bl	80096d4 <__mcmp>
 8008384:	2800      	cmp	r0, #0
 8008386:	db22      	blt.n	80083ce <quorem+0xec>
 8008388:	3601      	adds	r6, #1
 800838a:	4629      	mov	r1, r5
 800838c:	2000      	movs	r0, #0
 800838e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008392:	f8d1 c000 	ldr.w	ip, [r1]
 8008396:	b293      	uxth	r3, r2
 8008398:	1ac3      	subs	r3, r0, r3
 800839a:	0c12      	lsrs	r2, r2, #16
 800839c:	fa13 f38c 	uxtah	r3, r3, ip
 80083a0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80083a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083ae:	45c1      	cmp	r9, r8
 80083b0:	f841 3b04 	str.w	r3, [r1], #4
 80083b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80083b8:	d2e9      	bcs.n	800838e <quorem+0xac>
 80083ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083c2:	b922      	cbnz	r2, 80083ce <quorem+0xec>
 80083c4:	3b04      	subs	r3, #4
 80083c6:	429d      	cmp	r5, r3
 80083c8:	461a      	mov	r2, r3
 80083ca:	d30a      	bcc.n	80083e2 <quorem+0x100>
 80083cc:	613c      	str	r4, [r7, #16]
 80083ce:	4630      	mov	r0, r6
 80083d0:	b003      	add	sp, #12
 80083d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d6:	6812      	ldr	r2, [r2, #0]
 80083d8:	3b04      	subs	r3, #4
 80083da:	2a00      	cmp	r2, #0
 80083dc:	d1ce      	bne.n	800837c <quorem+0x9a>
 80083de:	3c01      	subs	r4, #1
 80083e0:	e7c9      	b.n	8008376 <quorem+0x94>
 80083e2:	6812      	ldr	r2, [r2, #0]
 80083e4:	3b04      	subs	r3, #4
 80083e6:	2a00      	cmp	r2, #0
 80083e8:	d1f0      	bne.n	80083cc <quorem+0xea>
 80083ea:	3c01      	subs	r4, #1
 80083ec:	e7eb      	b.n	80083c6 <quorem+0xe4>
 80083ee:	2000      	movs	r0, #0
 80083f0:	e7ee      	b.n	80083d0 <quorem+0xee>
 80083f2:	0000      	movs	r0, r0
 80083f4:	0000      	movs	r0, r0
	...

080083f8 <_dtoa_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	ed2d 8b04 	vpush	{d8-d9}
 8008400:	69c5      	ldr	r5, [r0, #28]
 8008402:	b093      	sub	sp, #76	; 0x4c
 8008404:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008408:	ec57 6b10 	vmov	r6, r7, d0
 800840c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008410:	9107      	str	r1, [sp, #28]
 8008412:	4604      	mov	r4, r0
 8008414:	920a      	str	r2, [sp, #40]	; 0x28
 8008416:	930d      	str	r3, [sp, #52]	; 0x34
 8008418:	b975      	cbnz	r5, 8008438 <_dtoa_r+0x40>
 800841a:	2010      	movs	r0, #16
 800841c:	f000 fe2a 	bl	8009074 <malloc>
 8008420:	4602      	mov	r2, r0
 8008422:	61e0      	str	r0, [r4, #28]
 8008424:	b920      	cbnz	r0, 8008430 <_dtoa_r+0x38>
 8008426:	4bae      	ldr	r3, [pc, #696]	; (80086e0 <_dtoa_r+0x2e8>)
 8008428:	21ef      	movs	r1, #239	; 0xef
 800842a:	48ae      	ldr	r0, [pc, #696]	; (80086e4 <_dtoa_r+0x2ec>)
 800842c:	f001 fc90 	bl	8009d50 <__assert_func>
 8008430:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008434:	6005      	str	r5, [r0, #0]
 8008436:	60c5      	str	r5, [r0, #12]
 8008438:	69e3      	ldr	r3, [r4, #28]
 800843a:	6819      	ldr	r1, [r3, #0]
 800843c:	b151      	cbz	r1, 8008454 <_dtoa_r+0x5c>
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	604a      	str	r2, [r1, #4]
 8008442:	2301      	movs	r3, #1
 8008444:	4093      	lsls	r3, r2
 8008446:	608b      	str	r3, [r1, #8]
 8008448:	4620      	mov	r0, r4
 800844a:	f000 ff07 	bl	800925c <_Bfree>
 800844e:	69e3      	ldr	r3, [r4, #28]
 8008450:	2200      	movs	r2, #0
 8008452:	601a      	str	r2, [r3, #0]
 8008454:	1e3b      	subs	r3, r7, #0
 8008456:	bfbb      	ittet	lt
 8008458:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800845c:	9303      	strlt	r3, [sp, #12]
 800845e:	2300      	movge	r3, #0
 8008460:	2201      	movlt	r2, #1
 8008462:	bfac      	ite	ge
 8008464:	f8c8 3000 	strge.w	r3, [r8]
 8008468:	f8c8 2000 	strlt.w	r2, [r8]
 800846c:	4b9e      	ldr	r3, [pc, #632]	; (80086e8 <_dtoa_r+0x2f0>)
 800846e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008472:	ea33 0308 	bics.w	r3, r3, r8
 8008476:	d11b      	bne.n	80084b0 <_dtoa_r+0xb8>
 8008478:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800847a:	f242 730f 	movw	r3, #9999	; 0x270f
 800847e:	6013      	str	r3, [r2, #0]
 8008480:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008484:	4333      	orrs	r3, r6
 8008486:	f000 8593 	beq.w	8008fb0 <_dtoa_r+0xbb8>
 800848a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800848c:	b963      	cbnz	r3, 80084a8 <_dtoa_r+0xb0>
 800848e:	4b97      	ldr	r3, [pc, #604]	; (80086ec <_dtoa_r+0x2f4>)
 8008490:	e027      	b.n	80084e2 <_dtoa_r+0xea>
 8008492:	4b97      	ldr	r3, [pc, #604]	; (80086f0 <_dtoa_r+0x2f8>)
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	3308      	adds	r3, #8
 8008498:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800849a:	6013      	str	r3, [r2, #0]
 800849c:	9800      	ldr	r0, [sp, #0]
 800849e:	b013      	add	sp, #76	; 0x4c
 80084a0:	ecbd 8b04 	vpop	{d8-d9}
 80084a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a8:	4b90      	ldr	r3, [pc, #576]	; (80086ec <_dtoa_r+0x2f4>)
 80084aa:	9300      	str	r3, [sp, #0]
 80084ac:	3303      	adds	r3, #3
 80084ae:	e7f3      	b.n	8008498 <_dtoa_r+0xa0>
 80084b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80084b4:	2200      	movs	r2, #0
 80084b6:	ec51 0b17 	vmov	r0, r1, d7
 80084ba:	eeb0 8a47 	vmov.f32	s16, s14
 80084be:	eef0 8a67 	vmov.f32	s17, s15
 80084c2:	2300      	movs	r3, #0
 80084c4:	f7f8 fb00 	bl	8000ac8 <__aeabi_dcmpeq>
 80084c8:	4681      	mov	r9, r0
 80084ca:	b160      	cbz	r0, 80084e6 <_dtoa_r+0xee>
 80084cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80084ce:	2301      	movs	r3, #1
 80084d0:	6013      	str	r3, [r2, #0]
 80084d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	f000 8568 	beq.w	8008faa <_dtoa_r+0xbb2>
 80084da:	4b86      	ldr	r3, [pc, #536]	; (80086f4 <_dtoa_r+0x2fc>)
 80084dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084de:	6013      	str	r3, [r2, #0]
 80084e0:	3b01      	subs	r3, #1
 80084e2:	9300      	str	r3, [sp, #0]
 80084e4:	e7da      	b.n	800849c <_dtoa_r+0xa4>
 80084e6:	aa10      	add	r2, sp, #64	; 0x40
 80084e8:	a911      	add	r1, sp, #68	; 0x44
 80084ea:	4620      	mov	r0, r4
 80084ec:	eeb0 0a48 	vmov.f32	s0, s16
 80084f0:	eef0 0a68 	vmov.f32	s1, s17
 80084f4:	f001 f994 	bl	8009820 <__d2b>
 80084f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80084fc:	4682      	mov	sl, r0
 80084fe:	2d00      	cmp	r5, #0
 8008500:	d07f      	beq.n	8008602 <_dtoa_r+0x20a>
 8008502:	ee18 3a90 	vmov	r3, s17
 8008506:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800850a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800850e:	ec51 0b18 	vmov	r0, r1, d8
 8008512:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008516:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800851a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800851e:	4619      	mov	r1, r3
 8008520:	2200      	movs	r2, #0
 8008522:	4b75      	ldr	r3, [pc, #468]	; (80086f8 <_dtoa_r+0x300>)
 8008524:	f7f7 feb0 	bl	8000288 <__aeabi_dsub>
 8008528:	a367      	add	r3, pc, #412	; (adr r3, 80086c8 <_dtoa_r+0x2d0>)
 800852a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852e:	f7f8 f863 	bl	80005f8 <__aeabi_dmul>
 8008532:	a367      	add	r3, pc, #412	; (adr r3, 80086d0 <_dtoa_r+0x2d8>)
 8008534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008538:	f7f7 fea8 	bl	800028c <__adddf3>
 800853c:	4606      	mov	r6, r0
 800853e:	4628      	mov	r0, r5
 8008540:	460f      	mov	r7, r1
 8008542:	f7f7 ffef 	bl	8000524 <__aeabi_i2d>
 8008546:	a364      	add	r3, pc, #400	; (adr r3, 80086d8 <_dtoa_r+0x2e0>)
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	f7f8 f854 	bl	80005f8 <__aeabi_dmul>
 8008550:	4602      	mov	r2, r0
 8008552:	460b      	mov	r3, r1
 8008554:	4630      	mov	r0, r6
 8008556:	4639      	mov	r1, r7
 8008558:	f7f7 fe98 	bl	800028c <__adddf3>
 800855c:	4606      	mov	r6, r0
 800855e:	460f      	mov	r7, r1
 8008560:	f7f8 fafa 	bl	8000b58 <__aeabi_d2iz>
 8008564:	2200      	movs	r2, #0
 8008566:	4683      	mov	fp, r0
 8008568:	2300      	movs	r3, #0
 800856a:	4630      	mov	r0, r6
 800856c:	4639      	mov	r1, r7
 800856e:	f7f8 fab5 	bl	8000adc <__aeabi_dcmplt>
 8008572:	b148      	cbz	r0, 8008588 <_dtoa_r+0x190>
 8008574:	4658      	mov	r0, fp
 8008576:	f7f7 ffd5 	bl	8000524 <__aeabi_i2d>
 800857a:	4632      	mov	r2, r6
 800857c:	463b      	mov	r3, r7
 800857e:	f7f8 faa3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008582:	b908      	cbnz	r0, 8008588 <_dtoa_r+0x190>
 8008584:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008588:	f1bb 0f16 	cmp.w	fp, #22
 800858c:	d857      	bhi.n	800863e <_dtoa_r+0x246>
 800858e:	4b5b      	ldr	r3, [pc, #364]	; (80086fc <_dtoa_r+0x304>)
 8008590:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008598:	ec51 0b18 	vmov	r0, r1, d8
 800859c:	f7f8 fa9e 	bl	8000adc <__aeabi_dcmplt>
 80085a0:	2800      	cmp	r0, #0
 80085a2:	d04e      	beq.n	8008642 <_dtoa_r+0x24a>
 80085a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085a8:	2300      	movs	r3, #0
 80085aa:	930c      	str	r3, [sp, #48]	; 0x30
 80085ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085ae:	1b5b      	subs	r3, r3, r5
 80085b0:	1e5a      	subs	r2, r3, #1
 80085b2:	bf45      	ittet	mi
 80085b4:	f1c3 0301 	rsbmi	r3, r3, #1
 80085b8:	9305      	strmi	r3, [sp, #20]
 80085ba:	2300      	movpl	r3, #0
 80085bc:	2300      	movmi	r3, #0
 80085be:	9206      	str	r2, [sp, #24]
 80085c0:	bf54      	ite	pl
 80085c2:	9305      	strpl	r3, [sp, #20]
 80085c4:	9306      	strmi	r3, [sp, #24]
 80085c6:	f1bb 0f00 	cmp.w	fp, #0
 80085ca:	db3c      	blt.n	8008646 <_dtoa_r+0x24e>
 80085cc:	9b06      	ldr	r3, [sp, #24]
 80085ce:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80085d2:	445b      	add	r3, fp
 80085d4:	9306      	str	r3, [sp, #24]
 80085d6:	2300      	movs	r3, #0
 80085d8:	9308      	str	r3, [sp, #32]
 80085da:	9b07      	ldr	r3, [sp, #28]
 80085dc:	2b09      	cmp	r3, #9
 80085de:	d868      	bhi.n	80086b2 <_dtoa_r+0x2ba>
 80085e0:	2b05      	cmp	r3, #5
 80085e2:	bfc4      	itt	gt
 80085e4:	3b04      	subgt	r3, #4
 80085e6:	9307      	strgt	r3, [sp, #28]
 80085e8:	9b07      	ldr	r3, [sp, #28]
 80085ea:	f1a3 0302 	sub.w	r3, r3, #2
 80085ee:	bfcc      	ite	gt
 80085f0:	2500      	movgt	r5, #0
 80085f2:	2501      	movle	r5, #1
 80085f4:	2b03      	cmp	r3, #3
 80085f6:	f200 8085 	bhi.w	8008704 <_dtoa_r+0x30c>
 80085fa:	e8df f003 	tbb	[pc, r3]
 80085fe:	3b2e      	.short	0x3b2e
 8008600:	5839      	.short	0x5839
 8008602:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008606:	441d      	add	r5, r3
 8008608:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800860c:	2b20      	cmp	r3, #32
 800860e:	bfc1      	itttt	gt
 8008610:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008614:	fa08 f803 	lslgt.w	r8, r8, r3
 8008618:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800861c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008620:	bfd6      	itet	le
 8008622:	f1c3 0320 	rsble	r3, r3, #32
 8008626:	ea48 0003 	orrgt.w	r0, r8, r3
 800862a:	fa06 f003 	lslle.w	r0, r6, r3
 800862e:	f7f7 ff69 	bl	8000504 <__aeabi_ui2d>
 8008632:	2201      	movs	r2, #1
 8008634:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008638:	3d01      	subs	r5, #1
 800863a:	920e      	str	r2, [sp, #56]	; 0x38
 800863c:	e76f      	b.n	800851e <_dtoa_r+0x126>
 800863e:	2301      	movs	r3, #1
 8008640:	e7b3      	b.n	80085aa <_dtoa_r+0x1b2>
 8008642:	900c      	str	r0, [sp, #48]	; 0x30
 8008644:	e7b2      	b.n	80085ac <_dtoa_r+0x1b4>
 8008646:	9b05      	ldr	r3, [sp, #20]
 8008648:	eba3 030b 	sub.w	r3, r3, fp
 800864c:	9305      	str	r3, [sp, #20]
 800864e:	f1cb 0300 	rsb	r3, fp, #0
 8008652:	9308      	str	r3, [sp, #32]
 8008654:	2300      	movs	r3, #0
 8008656:	930b      	str	r3, [sp, #44]	; 0x2c
 8008658:	e7bf      	b.n	80085da <_dtoa_r+0x1e2>
 800865a:	2300      	movs	r3, #0
 800865c:	9309      	str	r3, [sp, #36]	; 0x24
 800865e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008660:	2b00      	cmp	r3, #0
 8008662:	dc52      	bgt.n	800870a <_dtoa_r+0x312>
 8008664:	2301      	movs	r3, #1
 8008666:	9301      	str	r3, [sp, #4]
 8008668:	9304      	str	r3, [sp, #16]
 800866a:	461a      	mov	r2, r3
 800866c:	920a      	str	r2, [sp, #40]	; 0x28
 800866e:	e00b      	b.n	8008688 <_dtoa_r+0x290>
 8008670:	2301      	movs	r3, #1
 8008672:	e7f3      	b.n	800865c <_dtoa_r+0x264>
 8008674:	2300      	movs	r3, #0
 8008676:	9309      	str	r3, [sp, #36]	; 0x24
 8008678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867a:	445b      	add	r3, fp
 800867c:	9301      	str	r3, [sp, #4]
 800867e:	3301      	adds	r3, #1
 8008680:	2b01      	cmp	r3, #1
 8008682:	9304      	str	r3, [sp, #16]
 8008684:	bfb8      	it	lt
 8008686:	2301      	movlt	r3, #1
 8008688:	69e0      	ldr	r0, [r4, #28]
 800868a:	2100      	movs	r1, #0
 800868c:	2204      	movs	r2, #4
 800868e:	f102 0614 	add.w	r6, r2, #20
 8008692:	429e      	cmp	r6, r3
 8008694:	d93d      	bls.n	8008712 <_dtoa_r+0x31a>
 8008696:	6041      	str	r1, [r0, #4]
 8008698:	4620      	mov	r0, r4
 800869a:	f000 fd9f 	bl	80091dc <_Balloc>
 800869e:	9000      	str	r0, [sp, #0]
 80086a0:	2800      	cmp	r0, #0
 80086a2:	d139      	bne.n	8008718 <_dtoa_r+0x320>
 80086a4:	4b16      	ldr	r3, [pc, #88]	; (8008700 <_dtoa_r+0x308>)
 80086a6:	4602      	mov	r2, r0
 80086a8:	f240 11af 	movw	r1, #431	; 0x1af
 80086ac:	e6bd      	b.n	800842a <_dtoa_r+0x32>
 80086ae:	2301      	movs	r3, #1
 80086b0:	e7e1      	b.n	8008676 <_dtoa_r+0x27e>
 80086b2:	2501      	movs	r5, #1
 80086b4:	2300      	movs	r3, #0
 80086b6:	9307      	str	r3, [sp, #28]
 80086b8:	9509      	str	r5, [sp, #36]	; 0x24
 80086ba:	f04f 33ff 	mov.w	r3, #4294967295
 80086be:	9301      	str	r3, [sp, #4]
 80086c0:	9304      	str	r3, [sp, #16]
 80086c2:	2200      	movs	r2, #0
 80086c4:	2312      	movs	r3, #18
 80086c6:	e7d1      	b.n	800866c <_dtoa_r+0x274>
 80086c8:	636f4361 	.word	0x636f4361
 80086cc:	3fd287a7 	.word	0x3fd287a7
 80086d0:	8b60c8b3 	.word	0x8b60c8b3
 80086d4:	3fc68a28 	.word	0x3fc68a28
 80086d8:	509f79fb 	.word	0x509f79fb
 80086dc:	3fd34413 	.word	0x3fd34413
 80086e0:	0800a4b9 	.word	0x0800a4b9
 80086e4:	0800a4d0 	.word	0x0800a4d0
 80086e8:	7ff00000 	.word	0x7ff00000
 80086ec:	0800a4b5 	.word	0x0800a4b5
 80086f0:	0800a4ac 	.word	0x0800a4ac
 80086f4:	0800a489 	.word	0x0800a489
 80086f8:	3ff80000 	.word	0x3ff80000
 80086fc:	0800a5c0 	.word	0x0800a5c0
 8008700:	0800a528 	.word	0x0800a528
 8008704:	2301      	movs	r3, #1
 8008706:	9309      	str	r3, [sp, #36]	; 0x24
 8008708:	e7d7      	b.n	80086ba <_dtoa_r+0x2c2>
 800870a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800870c:	9301      	str	r3, [sp, #4]
 800870e:	9304      	str	r3, [sp, #16]
 8008710:	e7ba      	b.n	8008688 <_dtoa_r+0x290>
 8008712:	3101      	adds	r1, #1
 8008714:	0052      	lsls	r2, r2, #1
 8008716:	e7ba      	b.n	800868e <_dtoa_r+0x296>
 8008718:	69e3      	ldr	r3, [r4, #28]
 800871a:	9a00      	ldr	r2, [sp, #0]
 800871c:	601a      	str	r2, [r3, #0]
 800871e:	9b04      	ldr	r3, [sp, #16]
 8008720:	2b0e      	cmp	r3, #14
 8008722:	f200 80a8 	bhi.w	8008876 <_dtoa_r+0x47e>
 8008726:	2d00      	cmp	r5, #0
 8008728:	f000 80a5 	beq.w	8008876 <_dtoa_r+0x47e>
 800872c:	f1bb 0f00 	cmp.w	fp, #0
 8008730:	dd38      	ble.n	80087a4 <_dtoa_r+0x3ac>
 8008732:	4bc0      	ldr	r3, [pc, #768]	; (8008a34 <_dtoa_r+0x63c>)
 8008734:	f00b 020f 	and.w	r2, fp, #15
 8008738:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800873c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008740:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008744:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008748:	d019      	beq.n	800877e <_dtoa_r+0x386>
 800874a:	4bbb      	ldr	r3, [pc, #748]	; (8008a38 <_dtoa_r+0x640>)
 800874c:	ec51 0b18 	vmov	r0, r1, d8
 8008750:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008754:	f7f8 f87a 	bl	800084c <__aeabi_ddiv>
 8008758:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800875c:	f008 080f 	and.w	r8, r8, #15
 8008760:	2503      	movs	r5, #3
 8008762:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008a38 <_dtoa_r+0x640>
 8008766:	f1b8 0f00 	cmp.w	r8, #0
 800876a:	d10a      	bne.n	8008782 <_dtoa_r+0x38a>
 800876c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008770:	4632      	mov	r2, r6
 8008772:	463b      	mov	r3, r7
 8008774:	f7f8 f86a 	bl	800084c <__aeabi_ddiv>
 8008778:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800877c:	e02b      	b.n	80087d6 <_dtoa_r+0x3de>
 800877e:	2502      	movs	r5, #2
 8008780:	e7ef      	b.n	8008762 <_dtoa_r+0x36a>
 8008782:	f018 0f01 	tst.w	r8, #1
 8008786:	d008      	beq.n	800879a <_dtoa_r+0x3a2>
 8008788:	4630      	mov	r0, r6
 800878a:	4639      	mov	r1, r7
 800878c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008790:	f7f7 ff32 	bl	80005f8 <__aeabi_dmul>
 8008794:	3501      	adds	r5, #1
 8008796:	4606      	mov	r6, r0
 8008798:	460f      	mov	r7, r1
 800879a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800879e:	f109 0908 	add.w	r9, r9, #8
 80087a2:	e7e0      	b.n	8008766 <_dtoa_r+0x36e>
 80087a4:	f000 809f 	beq.w	80088e6 <_dtoa_r+0x4ee>
 80087a8:	f1cb 0600 	rsb	r6, fp, #0
 80087ac:	4ba1      	ldr	r3, [pc, #644]	; (8008a34 <_dtoa_r+0x63c>)
 80087ae:	4fa2      	ldr	r7, [pc, #648]	; (8008a38 <_dtoa_r+0x640>)
 80087b0:	f006 020f 	and.w	r2, r6, #15
 80087b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087bc:	ec51 0b18 	vmov	r0, r1, d8
 80087c0:	f7f7 ff1a 	bl	80005f8 <__aeabi_dmul>
 80087c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087c8:	1136      	asrs	r6, r6, #4
 80087ca:	2300      	movs	r3, #0
 80087cc:	2502      	movs	r5, #2
 80087ce:	2e00      	cmp	r6, #0
 80087d0:	d17e      	bne.n	80088d0 <_dtoa_r+0x4d8>
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1d0      	bne.n	8008778 <_dtoa_r+0x380>
 80087d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087d8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f000 8084 	beq.w	80088ea <_dtoa_r+0x4f2>
 80087e2:	4b96      	ldr	r3, [pc, #600]	; (8008a3c <_dtoa_r+0x644>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	4640      	mov	r0, r8
 80087e8:	4649      	mov	r1, r9
 80087ea:	f7f8 f977 	bl	8000adc <__aeabi_dcmplt>
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d07b      	beq.n	80088ea <_dtoa_r+0x4f2>
 80087f2:	9b04      	ldr	r3, [sp, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d078      	beq.n	80088ea <_dtoa_r+0x4f2>
 80087f8:	9b01      	ldr	r3, [sp, #4]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	dd39      	ble.n	8008872 <_dtoa_r+0x47a>
 80087fe:	4b90      	ldr	r3, [pc, #576]	; (8008a40 <_dtoa_r+0x648>)
 8008800:	2200      	movs	r2, #0
 8008802:	4640      	mov	r0, r8
 8008804:	4649      	mov	r1, r9
 8008806:	f7f7 fef7 	bl	80005f8 <__aeabi_dmul>
 800880a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800880e:	9e01      	ldr	r6, [sp, #4]
 8008810:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008814:	3501      	adds	r5, #1
 8008816:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800881a:	4628      	mov	r0, r5
 800881c:	f7f7 fe82 	bl	8000524 <__aeabi_i2d>
 8008820:	4642      	mov	r2, r8
 8008822:	464b      	mov	r3, r9
 8008824:	f7f7 fee8 	bl	80005f8 <__aeabi_dmul>
 8008828:	4b86      	ldr	r3, [pc, #536]	; (8008a44 <_dtoa_r+0x64c>)
 800882a:	2200      	movs	r2, #0
 800882c:	f7f7 fd2e 	bl	800028c <__adddf3>
 8008830:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008838:	9303      	str	r3, [sp, #12]
 800883a:	2e00      	cmp	r6, #0
 800883c:	d158      	bne.n	80088f0 <_dtoa_r+0x4f8>
 800883e:	4b82      	ldr	r3, [pc, #520]	; (8008a48 <_dtoa_r+0x650>)
 8008840:	2200      	movs	r2, #0
 8008842:	4640      	mov	r0, r8
 8008844:	4649      	mov	r1, r9
 8008846:	f7f7 fd1f 	bl	8000288 <__aeabi_dsub>
 800884a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800884e:	4680      	mov	r8, r0
 8008850:	4689      	mov	r9, r1
 8008852:	f7f8 f961 	bl	8000b18 <__aeabi_dcmpgt>
 8008856:	2800      	cmp	r0, #0
 8008858:	f040 8296 	bne.w	8008d88 <_dtoa_r+0x990>
 800885c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008860:	4640      	mov	r0, r8
 8008862:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008866:	4649      	mov	r1, r9
 8008868:	f7f8 f938 	bl	8000adc <__aeabi_dcmplt>
 800886c:	2800      	cmp	r0, #0
 800886e:	f040 8289 	bne.w	8008d84 <_dtoa_r+0x98c>
 8008872:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008876:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008878:	2b00      	cmp	r3, #0
 800887a:	f2c0 814e 	blt.w	8008b1a <_dtoa_r+0x722>
 800887e:	f1bb 0f0e 	cmp.w	fp, #14
 8008882:	f300 814a 	bgt.w	8008b1a <_dtoa_r+0x722>
 8008886:	4b6b      	ldr	r3, [pc, #428]	; (8008a34 <_dtoa_r+0x63c>)
 8008888:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800888c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008892:	2b00      	cmp	r3, #0
 8008894:	f280 80dc 	bge.w	8008a50 <_dtoa_r+0x658>
 8008898:	9b04      	ldr	r3, [sp, #16]
 800889a:	2b00      	cmp	r3, #0
 800889c:	f300 80d8 	bgt.w	8008a50 <_dtoa_r+0x658>
 80088a0:	f040 826f 	bne.w	8008d82 <_dtoa_r+0x98a>
 80088a4:	4b68      	ldr	r3, [pc, #416]	; (8008a48 <_dtoa_r+0x650>)
 80088a6:	2200      	movs	r2, #0
 80088a8:	4640      	mov	r0, r8
 80088aa:	4649      	mov	r1, r9
 80088ac:	f7f7 fea4 	bl	80005f8 <__aeabi_dmul>
 80088b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088b4:	f7f8 f926 	bl	8000b04 <__aeabi_dcmpge>
 80088b8:	9e04      	ldr	r6, [sp, #16]
 80088ba:	4637      	mov	r7, r6
 80088bc:	2800      	cmp	r0, #0
 80088be:	f040 8245 	bne.w	8008d4c <_dtoa_r+0x954>
 80088c2:	9d00      	ldr	r5, [sp, #0]
 80088c4:	2331      	movs	r3, #49	; 0x31
 80088c6:	f805 3b01 	strb.w	r3, [r5], #1
 80088ca:	f10b 0b01 	add.w	fp, fp, #1
 80088ce:	e241      	b.n	8008d54 <_dtoa_r+0x95c>
 80088d0:	07f2      	lsls	r2, r6, #31
 80088d2:	d505      	bpl.n	80088e0 <_dtoa_r+0x4e8>
 80088d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088d8:	f7f7 fe8e 	bl	80005f8 <__aeabi_dmul>
 80088dc:	3501      	adds	r5, #1
 80088de:	2301      	movs	r3, #1
 80088e0:	1076      	asrs	r6, r6, #1
 80088e2:	3708      	adds	r7, #8
 80088e4:	e773      	b.n	80087ce <_dtoa_r+0x3d6>
 80088e6:	2502      	movs	r5, #2
 80088e8:	e775      	b.n	80087d6 <_dtoa_r+0x3de>
 80088ea:	9e04      	ldr	r6, [sp, #16]
 80088ec:	465f      	mov	r7, fp
 80088ee:	e792      	b.n	8008816 <_dtoa_r+0x41e>
 80088f0:	9900      	ldr	r1, [sp, #0]
 80088f2:	4b50      	ldr	r3, [pc, #320]	; (8008a34 <_dtoa_r+0x63c>)
 80088f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80088f8:	4431      	add	r1, r6
 80088fa:	9102      	str	r1, [sp, #8]
 80088fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088fe:	eeb0 9a47 	vmov.f32	s18, s14
 8008902:	eef0 9a67 	vmov.f32	s19, s15
 8008906:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800890a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800890e:	2900      	cmp	r1, #0
 8008910:	d044      	beq.n	800899c <_dtoa_r+0x5a4>
 8008912:	494e      	ldr	r1, [pc, #312]	; (8008a4c <_dtoa_r+0x654>)
 8008914:	2000      	movs	r0, #0
 8008916:	f7f7 ff99 	bl	800084c <__aeabi_ddiv>
 800891a:	ec53 2b19 	vmov	r2, r3, d9
 800891e:	f7f7 fcb3 	bl	8000288 <__aeabi_dsub>
 8008922:	9d00      	ldr	r5, [sp, #0]
 8008924:	ec41 0b19 	vmov	d9, r0, r1
 8008928:	4649      	mov	r1, r9
 800892a:	4640      	mov	r0, r8
 800892c:	f7f8 f914 	bl	8000b58 <__aeabi_d2iz>
 8008930:	4606      	mov	r6, r0
 8008932:	f7f7 fdf7 	bl	8000524 <__aeabi_i2d>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4640      	mov	r0, r8
 800893c:	4649      	mov	r1, r9
 800893e:	f7f7 fca3 	bl	8000288 <__aeabi_dsub>
 8008942:	3630      	adds	r6, #48	; 0x30
 8008944:	f805 6b01 	strb.w	r6, [r5], #1
 8008948:	ec53 2b19 	vmov	r2, r3, d9
 800894c:	4680      	mov	r8, r0
 800894e:	4689      	mov	r9, r1
 8008950:	f7f8 f8c4 	bl	8000adc <__aeabi_dcmplt>
 8008954:	2800      	cmp	r0, #0
 8008956:	d164      	bne.n	8008a22 <_dtoa_r+0x62a>
 8008958:	4642      	mov	r2, r8
 800895a:	464b      	mov	r3, r9
 800895c:	4937      	ldr	r1, [pc, #220]	; (8008a3c <_dtoa_r+0x644>)
 800895e:	2000      	movs	r0, #0
 8008960:	f7f7 fc92 	bl	8000288 <__aeabi_dsub>
 8008964:	ec53 2b19 	vmov	r2, r3, d9
 8008968:	f7f8 f8b8 	bl	8000adc <__aeabi_dcmplt>
 800896c:	2800      	cmp	r0, #0
 800896e:	f040 80b6 	bne.w	8008ade <_dtoa_r+0x6e6>
 8008972:	9b02      	ldr	r3, [sp, #8]
 8008974:	429d      	cmp	r5, r3
 8008976:	f43f af7c 	beq.w	8008872 <_dtoa_r+0x47a>
 800897a:	4b31      	ldr	r3, [pc, #196]	; (8008a40 <_dtoa_r+0x648>)
 800897c:	ec51 0b19 	vmov	r0, r1, d9
 8008980:	2200      	movs	r2, #0
 8008982:	f7f7 fe39 	bl	80005f8 <__aeabi_dmul>
 8008986:	4b2e      	ldr	r3, [pc, #184]	; (8008a40 <_dtoa_r+0x648>)
 8008988:	ec41 0b19 	vmov	d9, r0, r1
 800898c:	2200      	movs	r2, #0
 800898e:	4640      	mov	r0, r8
 8008990:	4649      	mov	r1, r9
 8008992:	f7f7 fe31 	bl	80005f8 <__aeabi_dmul>
 8008996:	4680      	mov	r8, r0
 8008998:	4689      	mov	r9, r1
 800899a:	e7c5      	b.n	8008928 <_dtoa_r+0x530>
 800899c:	ec51 0b17 	vmov	r0, r1, d7
 80089a0:	f7f7 fe2a 	bl	80005f8 <__aeabi_dmul>
 80089a4:	9b02      	ldr	r3, [sp, #8]
 80089a6:	9d00      	ldr	r5, [sp, #0]
 80089a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80089aa:	ec41 0b19 	vmov	d9, r0, r1
 80089ae:	4649      	mov	r1, r9
 80089b0:	4640      	mov	r0, r8
 80089b2:	f7f8 f8d1 	bl	8000b58 <__aeabi_d2iz>
 80089b6:	4606      	mov	r6, r0
 80089b8:	f7f7 fdb4 	bl	8000524 <__aeabi_i2d>
 80089bc:	3630      	adds	r6, #48	; 0x30
 80089be:	4602      	mov	r2, r0
 80089c0:	460b      	mov	r3, r1
 80089c2:	4640      	mov	r0, r8
 80089c4:	4649      	mov	r1, r9
 80089c6:	f7f7 fc5f 	bl	8000288 <__aeabi_dsub>
 80089ca:	f805 6b01 	strb.w	r6, [r5], #1
 80089ce:	9b02      	ldr	r3, [sp, #8]
 80089d0:	429d      	cmp	r5, r3
 80089d2:	4680      	mov	r8, r0
 80089d4:	4689      	mov	r9, r1
 80089d6:	f04f 0200 	mov.w	r2, #0
 80089da:	d124      	bne.n	8008a26 <_dtoa_r+0x62e>
 80089dc:	4b1b      	ldr	r3, [pc, #108]	; (8008a4c <_dtoa_r+0x654>)
 80089de:	ec51 0b19 	vmov	r0, r1, d9
 80089e2:	f7f7 fc53 	bl	800028c <__adddf3>
 80089e6:	4602      	mov	r2, r0
 80089e8:	460b      	mov	r3, r1
 80089ea:	4640      	mov	r0, r8
 80089ec:	4649      	mov	r1, r9
 80089ee:	f7f8 f893 	bl	8000b18 <__aeabi_dcmpgt>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d173      	bne.n	8008ade <_dtoa_r+0x6e6>
 80089f6:	ec53 2b19 	vmov	r2, r3, d9
 80089fa:	4914      	ldr	r1, [pc, #80]	; (8008a4c <_dtoa_r+0x654>)
 80089fc:	2000      	movs	r0, #0
 80089fe:	f7f7 fc43 	bl	8000288 <__aeabi_dsub>
 8008a02:	4602      	mov	r2, r0
 8008a04:	460b      	mov	r3, r1
 8008a06:	4640      	mov	r0, r8
 8008a08:	4649      	mov	r1, r9
 8008a0a:	f7f8 f867 	bl	8000adc <__aeabi_dcmplt>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	f43f af2f 	beq.w	8008872 <_dtoa_r+0x47a>
 8008a14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008a16:	1e6b      	subs	r3, r5, #1
 8008a18:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a1e:	2b30      	cmp	r3, #48	; 0x30
 8008a20:	d0f8      	beq.n	8008a14 <_dtoa_r+0x61c>
 8008a22:	46bb      	mov	fp, r7
 8008a24:	e04a      	b.n	8008abc <_dtoa_r+0x6c4>
 8008a26:	4b06      	ldr	r3, [pc, #24]	; (8008a40 <_dtoa_r+0x648>)
 8008a28:	f7f7 fde6 	bl	80005f8 <__aeabi_dmul>
 8008a2c:	4680      	mov	r8, r0
 8008a2e:	4689      	mov	r9, r1
 8008a30:	e7bd      	b.n	80089ae <_dtoa_r+0x5b6>
 8008a32:	bf00      	nop
 8008a34:	0800a5c0 	.word	0x0800a5c0
 8008a38:	0800a598 	.word	0x0800a598
 8008a3c:	3ff00000 	.word	0x3ff00000
 8008a40:	40240000 	.word	0x40240000
 8008a44:	401c0000 	.word	0x401c0000
 8008a48:	40140000 	.word	0x40140000
 8008a4c:	3fe00000 	.word	0x3fe00000
 8008a50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008a54:	9d00      	ldr	r5, [sp, #0]
 8008a56:	4642      	mov	r2, r8
 8008a58:	464b      	mov	r3, r9
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	4639      	mov	r1, r7
 8008a5e:	f7f7 fef5 	bl	800084c <__aeabi_ddiv>
 8008a62:	f7f8 f879 	bl	8000b58 <__aeabi_d2iz>
 8008a66:	9001      	str	r0, [sp, #4]
 8008a68:	f7f7 fd5c 	bl	8000524 <__aeabi_i2d>
 8008a6c:	4642      	mov	r2, r8
 8008a6e:	464b      	mov	r3, r9
 8008a70:	f7f7 fdc2 	bl	80005f8 <__aeabi_dmul>
 8008a74:	4602      	mov	r2, r0
 8008a76:	460b      	mov	r3, r1
 8008a78:	4630      	mov	r0, r6
 8008a7a:	4639      	mov	r1, r7
 8008a7c:	f7f7 fc04 	bl	8000288 <__aeabi_dsub>
 8008a80:	9e01      	ldr	r6, [sp, #4]
 8008a82:	9f04      	ldr	r7, [sp, #16]
 8008a84:	3630      	adds	r6, #48	; 0x30
 8008a86:	f805 6b01 	strb.w	r6, [r5], #1
 8008a8a:	9e00      	ldr	r6, [sp, #0]
 8008a8c:	1bae      	subs	r6, r5, r6
 8008a8e:	42b7      	cmp	r7, r6
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	d134      	bne.n	8008b00 <_dtoa_r+0x708>
 8008a96:	f7f7 fbf9 	bl	800028c <__adddf3>
 8008a9a:	4642      	mov	r2, r8
 8008a9c:	464b      	mov	r3, r9
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	460f      	mov	r7, r1
 8008aa2:	f7f8 f839 	bl	8000b18 <__aeabi_dcmpgt>
 8008aa6:	b9c8      	cbnz	r0, 8008adc <_dtoa_r+0x6e4>
 8008aa8:	4642      	mov	r2, r8
 8008aaa:	464b      	mov	r3, r9
 8008aac:	4630      	mov	r0, r6
 8008aae:	4639      	mov	r1, r7
 8008ab0:	f7f8 f80a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ab4:	b110      	cbz	r0, 8008abc <_dtoa_r+0x6c4>
 8008ab6:	9b01      	ldr	r3, [sp, #4]
 8008ab8:	07db      	lsls	r3, r3, #31
 8008aba:	d40f      	bmi.n	8008adc <_dtoa_r+0x6e4>
 8008abc:	4651      	mov	r1, sl
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f000 fbcc 	bl	800925c <_Bfree>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ac8:	702b      	strb	r3, [r5, #0]
 8008aca:	f10b 0301 	add.w	r3, fp, #1
 8008ace:	6013      	str	r3, [r2, #0]
 8008ad0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f43f ace2 	beq.w	800849c <_dtoa_r+0xa4>
 8008ad8:	601d      	str	r5, [r3, #0]
 8008ada:	e4df      	b.n	800849c <_dtoa_r+0xa4>
 8008adc:	465f      	mov	r7, fp
 8008ade:	462b      	mov	r3, r5
 8008ae0:	461d      	mov	r5, r3
 8008ae2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ae6:	2a39      	cmp	r2, #57	; 0x39
 8008ae8:	d106      	bne.n	8008af8 <_dtoa_r+0x700>
 8008aea:	9a00      	ldr	r2, [sp, #0]
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d1f7      	bne.n	8008ae0 <_dtoa_r+0x6e8>
 8008af0:	9900      	ldr	r1, [sp, #0]
 8008af2:	2230      	movs	r2, #48	; 0x30
 8008af4:	3701      	adds	r7, #1
 8008af6:	700a      	strb	r2, [r1, #0]
 8008af8:	781a      	ldrb	r2, [r3, #0]
 8008afa:	3201      	adds	r2, #1
 8008afc:	701a      	strb	r2, [r3, #0]
 8008afe:	e790      	b.n	8008a22 <_dtoa_r+0x62a>
 8008b00:	4ba3      	ldr	r3, [pc, #652]	; (8008d90 <_dtoa_r+0x998>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	f7f7 fd78 	bl	80005f8 <__aeabi_dmul>
 8008b08:	2200      	movs	r2, #0
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	4606      	mov	r6, r0
 8008b0e:	460f      	mov	r7, r1
 8008b10:	f7f7 ffda 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d09e      	beq.n	8008a56 <_dtoa_r+0x65e>
 8008b18:	e7d0      	b.n	8008abc <_dtoa_r+0x6c4>
 8008b1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b1c:	2a00      	cmp	r2, #0
 8008b1e:	f000 80ca 	beq.w	8008cb6 <_dtoa_r+0x8be>
 8008b22:	9a07      	ldr	r2, [sp, #28]
 8008b24:	2a01      	cmp	r2, #1
 8008b26:	f300 80ad 	bgt.w	8008c84 <_dtoa_r+0x88c>
 8008b2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b2c:	2a00      	cmp	r2, #0
 8008b2e:	f000 80a5 	beq.w	8008c7c <_dtoa_r+0x884>
 8008b32:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008b36:	9e08      	ldr	r6, [sp, #32]
 8008b38:	9d05      	ldr	r5, [sp, #20]
 8008b3a:	9a05      	ldr	r2, [sp, #20]
 8008b3c:	441a      	add	r2, r3
 8008b3e:	9205      	str	r2, [sp, #20]
 8008b40:	9a06      	ldr	r2, [sp, #24]
 8008b42:	2101      	movs	r1, #1
 8008b44:	441a      	add	r2, r3
 8008b46:	4620      	mov	r0, r4
 8008b48:	9206      	str	r2, [sp, #24]
 8008b4a:	f000 fc3d 	bl	80093c8 <__i2b>
 8008b4e:	4607      	mov	r7, r0
 8008b50:	b165      	cbz	r5, 8008b6c <_dtoa_r+0x774>
 8008b52:	9b06      	ldr	r3, [sp, #24]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	dd09      	ble.n	8008b6c <_dtoa_r+0x774>
 8008b58:	42ab      	cmp	r3, r5
 8008b5a:	9a05      	ldr	r2, [sp, #20]
 8008b5c:	bfa8      	it	ge
 8008b5e:	462b      	movge	r3, r5
 8008b60:	1ad2      	subs	r2, r2, r3
 8008b62:	9205      	str	r2, [sp, #20]
 8008b64:	9a06      	ldr	r2, [sp, #24]
 8008b66:	1aed      	subs	r5, r5, r3
 8008b68:	1ad3      	subs	r3, r2, r3
 8008b6a:	9306      	str	r3, [sp, #24]
 8008b6c:	9b08      	ldr	r3, [sp, #32]
 8008b6e:	b1f3      	cbz	r3, 8008bae <_dtoa_r+0x7b6>
 8008b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	f000 80a3 	beq.w	8008cbe <_dtoa_r+0x8c6>
 8008b78:	2e00      	cmp	r6, #0
 8008b7a:	dd10      	ble.n	8008b9e <_dtoa_r+0x7a6>
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	4632      	mov	r2, r6
 8008b80:	4620      	mov	r0, r4
 8008b82:	f000 fce1 	bl	8009548 <__pow5mult>
 8008b86:	4652      	mov	r2, sl
 8008b88:	4601      	mov	r1, r0
 8008b8a:	4607      	mov	r7, r0
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f000 fc31 	bl	80093f4 <__multiply>
 8008b92:	4651      	mov	r1, sl
 8008b94:	4680      	mov	r8, r0
 8008b96:	4620      	mov	r0, r4
 8008b98:	f000 fb60 	bl	800925c <_Bfree>
 8008b9c:	46c2      	mov	sl, r8
 8008b9e:	9b08      	ldr	r3, [sp, #32]
 8008ba0:	1b9a      	subs	r2, r3, r6
 8008ba2:	d004      	beq.n	8008bae <_dtoa_r+0x7b6>
 8008ba4:	4651      	mov	r1, sl
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f000 fcce 	bl	8009548 <__pow5mult>
 8008bac:	4682      	mov	sl, r0
 8008bae:	2101      	movs	r1, #1
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	f000 fc09 	bl	80093c8 <__i2b>
 8008bb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	4606      	mov	r6, r0
 8008bbc:	f340 8081 	ble.w	8008cc2 <_dtoa_r+0x8ca>
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	4601      	mov	r1, r0
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f000 fcbf 	bl	8009548 <__pow5mult>
 8008bca:	9b07      	ldr	r3, [sp, #28]
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	4606      	mov	r6, r0
 8008bd0:	dd7a      	ble.n	8008cc8 <_dtoa_r+0x8d0>
 8008bd2:	f04f 0800 	mov.w	r8, #0
 8008bd6:	6933      	ldr	r3, [r6, #16]
 8008bd8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008bdc:	6918      	ldr	r0, [r3, #16]
 8008bde:	f000 fba5 	bl	800932c <__hi0bits>
 8008be2:	f1c0 0020 	rsb	r0, r0, #32
 8008be6:	9b06      	ldr	r3, [sp, #24]
 8008be8:	4418      	add	r0, r3
 8008bea:	f010 001f 	ands.w	r0, r0, #31
 8008bee:	f000 8094 	beq.w	8008d1a <_dtoa_r+0x922>
 8008bf2:	f1c0 0320 	rsb	r3, r0, #32
 8008bf6:	2b04      	cmp	r3, #4
 8008bf8:	f340 8085 	ble.w	8008d06 <_dtoa_r+0x90e>
 8008bfc:	9b05      	ldr	r3, [sp, #20]
 8008bfe:	f1c0 001c 	rsb	r0, r0, #28
 8008c02:	4403      	add	r3, r0
 8008c04:	9305      	str	r3, [sp, #20]
 8008c06:	9b06      	ldr	r3, [sp, #24]
 8008c08:	4403      	add	r3, r0
 8008c0a:	4405      	add	r5, r0
 8008c0c:	9306      	str	r3, [sp, #24]
 8008c0e:	9b05      	ldr	r3, [sp, #20]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	dd05      	ble.n	8008c20 <_dtoa_r+0x828>
 8008c14:	4651      	mov	r1, sl
 8008c16:	461a      	mov	r2, r3
 8008c18:	4620      	mov	r0, r4
 8008c1a:	f000 fcef 	bl	80095fc <__lshift>
 8008c1e:	4682      	mov	sl, r0
 8008c20:	9b06      	ldr	r3, [sp, #24]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	dd05      	ble.n	8008c32 <_dtoa_r+0x83a>
 8008c26:	4631      	mov	r1, r6
 8008c28:	461a      	mov	r2, r3
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	f000 fce6 	bl	80095fc <__lshift>
 8008c30:	4606      	mov	r6, r0
 8008c32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d072      	beq.n	8008d1e <_dtoa_r+0x926>
 8008c38:	4631      	mov	r1, r6
 8008c3a:	4650      	mov	r0, sl
 8008c3c:	f000 fd4a 	bl	80096d4 <__mcmp>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	da6c      	bge.n	8008d1e <_dtoa_r+0x926>
 8008c44:	2300      	movs	r3, #0
 8008c46:	4651      	mov	r1, sl
 8008c48:	220a      	movs	r2, #10
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	f000 fb28 	bl	80092a0 <__multadd>
 8008c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c56:	4682      	mov	sl, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	f000 81b0 	beq.w	8008fbe <_dtoa_r+0xbc6>
 8008c5e:	2300      	movs	r3, #0
 8008c60:	4639      	mov	r1, r7
 8008c62:	220a      	movs	r2, #10
 8008c64:	4620      	mov	r0, r4
 8008c66:	f000 fb1b 	bl	80092a0 <__multadd>
 8008c6a:	9b01      	ldr	r3, [sp, #4]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	4607      	mov	r7, r0
 8008c70:	f300 8096 	bgt.w	8008da0 <_dtoa_r+0x9a8>
 8008c74:	9b07      	ldr	r3, [sp, #28]
 8008c76:	2b02      	cmp	r3, #2
 8008c78:	dc59      	bgt.n	8008d2e <_dtoa_r+0x936>
 8008c7a:	e091      	b.n	8008da0 <_dtoa_r+0x9a8>
 8008c7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c82:	e758      	b.n	8008b36 <_dtoa_r+0x73e>
 8008c84:	9b04      	ldr	r3, [sp, #16]
 8008c86:	1e5e      	subs	r6, r3, #1
 8008c88:	9b08      	ldr	r3, [sp, #32]
 8008c8a:	42b3      	cmp	r3, r6
 8008c8c:	bfbf      	itttt	lt
 8008c8e:	9b08      	ldrlt	r3, [sp, #32]
 8008c90:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008c92:	9608      	strlt	r6, [sp, #32]
 8008c94:	1af3      	sublt	r3, r6, r3
 8008c96:	bfb4      	ite	lt
 8008c98:	18d2      	addlt	r2, r2, r3
 8008c9a:	1b9e      	subge	r6, r3, r6
 8008c9c:	9b04      	ldr	r3, [sp, #16]
 8008c9e:	bfbc      	itt	lt
 8008ca0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008ca2:	2600      	movlt	r6, #0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	bfb7      	itett	lt
 8008ca8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008cac:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008cb0:	1a9d      	sublt	r5, r3, r2
 8008cb2:	2300      	movlt	r3, #0
 8008cb4:	e741      	b.n	8008b3a <_dtoa_r+0x742>
 8008cb6:	9e08      	ldr	r6, [sp, #32]
 8008cb8:	9d05      	ldr	r5, [sp, #20]
 8008cba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008cbc:	e748      	b.n	8008b50 <_dtoa_r+0x758>
 8008cbe:	9a08      	ldr	r2, [sp, #32]
 8008cc0:	e770      	b.n	8008ba4 <_dtoa_r+0x7ac>
 8008cc2:	9b07      	ldr	r3, [sp, #28]
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	dc19      	bgt.n	8008cfc <_dtoa_r+0x904>
 8008cc8:	9b02      	ldr	r3, [sp, #8]
 8008cca:	b9bb      	cbnz	r3, 8008cfc <_dtoa_r+0x904>
 8008ccc:	9b03      	ldr	r3, [sp, #12]
 8008cce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cd2:	b99b      	cbnz	r3, 8008cfc <_dtoa_r+0x904>
 8008cd4:	9b03      	ldr	r3, [sp, #12]
 8008cd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cda:	0d1b      	lsrs	r3, r3, #20
 8008cdc:	051b      	lsls	r3, r3, #20
 8008cde:	b183      	cbz	r3, 8008d02 <_dtoa_r+0x90a>
 8008ce0:	9b05      	ldr	r3, [sp, #20]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	9305      	str	r3, [sp, #20]
 8008ce6:	9b06      	ldr	r3, [sp, #24]
 8008ce8:	3301      	adds	r3, #1
 8008cea:	9306      	str	r3, [sp, #24]
 8008cec:	f04f 0801 	mov.w	r8, #1
 8008cf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f47f af6f 	bne.w	8008bd6 <_dtoa_r+0x7de>
 8008cf8:	2001      	movs	r0, #1
 8008cfa:	e774      	b.n	8008be6 <_dtoa_r+0x7ee>
 8008cfc:	f04f 0800 	mov.w	r8, #0
 8008d00:	e7f6      	b.n	8008cf0 <_dtoa_r+0x8f8>
 8008d02:	4698      	mov	r8, r3
 8008d04:	e7f4      	b.n	8008cf0 <_dtoa_r+0x8f8>
 8008d06:	d082      	beq.n	8008c0e <_dtoa_r+0x816>
 8008d08:	9a05      	ldr	r2, [sp, #20]
 8008d0a:	331c      	adds	r3, #28
 8008d0c:	441a      	add	r2, r3
 8008d0e:	9205      	str	r2, [sp, #20]
 8008d10:	9a06      	ldr	r2, [sp, #24]
 8008d12:	441a      	add	r2, r3
 8008d14:	441d      	add	r5, r3
 8008d16:	9206      	str	r2, [sp, #24]
 8008d18:	e779      	b.n	8008c0e <_dtoa_r+0x816>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	e7f4      	b.n	8008d08 <_dtoa_r+0x910>
 8008d1e:	9b04      	ldr	r3, [sp, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	dc37      	bgt.n	8008d94 <_dtoa_r+0x99c>
 8008d24:	9b07      	ldr	r3, [sp, #28]
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	dd34      	ble.n	8008d94 <_dtoa_r+0x99c>
 8008d2a:	9b04      	ldr	r3, [sp, #16]
 8008d2c:	9301      	str	r3, [sp, #4]
 8008d2e:	9b01      	ldr	r3, [sp, #4]
 8008d30:	b963      	cbnz	r3, 8008d4c <_dtoa_r+0x954>
 8008d32:	4631      	mov	r1, r6
 8008d34:	2205      	movs	r2, #5
 8008d36:	4620      	mov	r0, r4
 8008d38:	f000 fab2 	bl	80092a0 <__multadd>
 8008d3c:	4601      	mov	r1, r0
 8008d3e:	4606      	mov	r6, r0
 8008d40:	4650      	mov	r0, sl
 8008d42:	f000 fcc7 	bl	80096d4 <__mcmp>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f73f adbb 	bgt.w	80088c2 <_dtoa_r+0x4ca>
 8008d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d4e:	9d00      	ldr	r5, [sp, #0]
 8008d50:	ea6f 0b03 	mvn.w	fp, r3
 8008d54:	f04f 0800 	mov.w	r8, #0
 8008d58:	4631      	mov	r1, r6
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f000 fa7e 	bl	800925c <_Bfree>
 8008d60:	2f00      	cmp	r7, #0
 8008d62:	f43f aeab 	beq.w	8008abc <_dtoa_r+0x6c4>
 8008d66:	f1b8 0f00 	cmp.w	r8, #0
 8008d6a:	d005      	beq.n	8008d78 <_dtoa_r+0x980>
 8008d6c:	45b8      	cmp	r8, r7
 8008d6e:	d003      	beq.n	8008d78 <_dtoa_r+0x980>
 8008d70:	4641      	mov	r1, r8
 8008d72:	4620      	mov	r0, r4
 8008d74:	f000 fa72 	bl	800925c <_Bfree>
 8008d78:	4639      	mov	r1, r7
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 fa6e 	bl	800925c <_Bfree>
 8008d80:	e69c      	b.n	8008abc <_dtoa_r+0x6c4>
 8008d82:	2600      	movs	r6, #0
 8008d84:	4637      	mov	r7, r6
 8008d86:	e7e1      	b.n	8008d4c <_dtoa_r+0x954>
 8008d88:	46bb      	mov	fp, r7
 8008d8a:	4637      	mov	r7, r6
 8008d8c:	e599      	b.n	80088c2 <_dtoa_r+0x4ca>
 8008d8e:	bf00      	nop
 8008d90:	40240000 	.word	0x40240000
 8008d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f000 80c8 	beq.w	8008f2c <_dtoa_r+0xb34>
 8008d9c:	9b04      	ldr	r3, [sp, #16]
 8008d9e:	9301      	str	r3, [sp, #4]
 8008da0:	2d00      	cmp	r5, #0
 8008da2:	dd05      	ble.n	8008db0 <_dtoa_r+0x9b8>
 8008da4:	4639      	mov	r1, r7
 8008da6:	462a      	mov	r2, r5
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 fc27 	bl	80095fc <__lshift>
 8008dae:	4607      	mov	r7, r0
 8008db0:	f1b8 0f00 	cmp.w	r8, #0
 8008db4:	d05b      	beq.n	8008e6e <_dtoa_r+0xa76>
 8008db6:	6879      	ldr	r1, [r7, #4]
 8008db8:	4620      	mov	r0, r4
 8008dba:	f000 fa0f 	bl	80091dc <_Balloc>
 8008dbe:	4605      	mov	r5, r0
 8008dc0:	b928      	cbnz	r0, 8008dce <_dtoa_r+0x9d6>
 8008dc2:	4b83      	ldr	r3, [pc, #524]	; (8008fd0 <_dtoa_r+0xbd8>)
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008dca:	f7ff bb2e 	b.w	800842a <_dtoa_r+0x32>
 8008dce:	693a      	ldr	r2, [r7, #16]
 8008dd0:	3202      	adds	r2, #2
 8008dd2:	0092      	lsls	r2, r2, #2
 8008dd4:	f107 010c 	add.w	r1, r7, #12
 8008dd8:	300c      	adds	r0, #12
 8008dda:	f000 ffab 	bl	8009d34 <memcpy>
 8008dde:	2201      	movs	r2, #1
 8008de0:	4629      	mov	r1, r5
 8008de2:	4620      	mov	r0, r4
 8008de4:	f000 fc0a 	bl	80095fc <__lshift>
 8008de8:	9b00      	ldr	r3, [sp, #0]
 8008dea:	3301      	adds	r3, #1
 8008dec:	9304      	str	r3, [sp, #16]
 8008dee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008df2:	4413      	add	r3, r2
 8008df4:	9308      	str	r3, [sp, #32]
 8008df6:	9b02      	ldr	r3, [sp, #8]
 8008df8:	f003 0301 	and.w	r3, r3, #1
 8008dfc:	46b8      	mov	r8, r7
 8008dfe:	9306      	str	r3, [sp, #24]
 8008e00:	4607      	mov	r7, r0
 8008e02:	9b04      	ldr	r3, [sp, #16]
 8008e04:	4631      	mov	r1, r6
 8008e06:	3b01      	subs	r3, #1
 8008e08:	4650      	mov	r0, sl
 8008e0a:	9301      	str	r3, [sp, #4]
 8008e0c:	f7ff fa69 	bl	80082e2 <quorem>
 8008e10:	4641      	mov	r1, r8
 8008e12:	9002      	str	r0, [sp, #8]
 8008e14:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008e18:	4650      	mov	r0, sl
 8008e1a:	f000 fc5b 	bl	80096d4 <__mcmp>
 8008e1e:	463a      	mov	r2, r7
 8008e20:	9005      	str	r0, [sp, #20]
 8008e22:	4631      	mov	r1, r6
 8008e24:	4620      	mov	r0, r4
 8008e26:	f000 fc71 	bl	800970c <__mdiff>
 8008e2a:	68c2      	ldr	r2, [r0, #12]
 8008e2c:	4605      	mov	r5, r0
 8008e2e:	bb02      	cbnz	r2, 8008e72 <_dtoa_r+0xa7a>
 8008e30:	4601      	mov	r1, r0
 8008e32:	4650      	mov	r0, sl
 8008e34:	f000 fc4e 	bl	80096d4 <__mcmp>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	4629      	mov	r1, r5
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	9209      	str	r2, [sp, #36]	; 0x24
 8008e40:	f000 fa0c 	bl	800925c <_Bfree>
 8008e44:	9b07      	ldr	r3, [sp, #28]
 8008e46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e48:	9d04      	ldr	r5, [sp, #16]
 8008e4a:	ea43 0102 	orr.w	r1, r3, r2
 8008e4e:	9b06      	ldr	r3, [sp, #24]
 8008e50:	4319      	orrs	r1, r3
 8008e52:	d110      	bne.n	8008e76 <_dtoa_r+0xa7e>
 8008e54:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008e58:	d029      	beq.n	8008eae <_dtoa_r+0xab6>
 8008e5a:	9b05      	ldr	r3, [sp, #20]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	dd02      	ble.n	8008e66 <_dtoa_r+0xa6e>
 8008e60:	9b02      	ldr	r3, [sp, #8]
 8008e62:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008e66:	9b01      	ldr	r3, [sp, #4]
 8008e68:	f883 9000 	strb.w	r9, [r3]
 8008e6c:	e774      	b.n	8008d58 <_dtoa_r+0x960>
 8008e6e:	4638      	mov	r0, r7
 8008e70:	e7ba      	b.n	8008de8 <_dtoa_r+0x9f0>
 8008e72:	2201      	movs	r2, #1
 8008e74:	e7e1      	b.n	8008e3a <_dtoa_r+0xa42>
 8008e76:	9b05      	ldr	r3, [sp, #20]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	db04      	blt.n	8008e86 <_dtoa_r+0xa8e>
 8008e7c:	9907      	ldr	r1, [sp, #28]
 8008e7e:	430b      	orrs	r3, r1
 8008e80:	9906      	ldr	r1, [sp, #24]
 8008e82:	430b      	orrs	r3, r1
 8008e84:	d120      	bne.n	8008ec8 <_dtoa_r+0xad0>
 8008e86:	2a00      	cmp	r2, #0
 8008e88:	dded      	ble.n	8008e66 <_dtoa_r+0xa6e>
 8008e8a:	4651      	mov	r1, sl
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f000 fbb4 	bl	80095fc <__lshift>
 8008e94:	4631      	mov	r1, r6
 8008e96:	4682      	mov	sl, r0
 8008e98:	f000 fc1c 	bl	80096d4 <__mcmp>
 8008e9c:	2800      	cmp	r0, #0
 8008e9e:	dc03      	bgt.n	8008ea8 <_dtoa_r+0xab0>
 8008ea0:	d1e1      	bne.n	8008e66 <_dtoa_r+0xa6e>
 8008ea2:	f019 0f01 	tst.w	r9, #1
 8008ea6:	d0de      	beq.n	8008e66 <_dtoa_r+0xa6e>
 8008ea8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008eac:	d1d8      	bne.n	8008e60 <_dtoa_r+0xa68>
 8008eae:	9a01      	ldr	r2, [sp, #4]
 8008eb0:	2339      	movs	r3, #57	; 0x39
 8008eb2:	7013      	strb	r3, [r2, #0]
 8008eb4:	462b      	mov	r3, r5
 8008eb6:	461d      	mov	r5, r3
 8008eb8:	3b01      	subs	r3, #1
 8008eba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008ebe:	2a39      	cmp	r2, #57	; 0x39
 8008ec0:	d06c      	beq.n	8008f9c <_dtoa_r+0xba4>
 8008ec2:	3201      	adds	r2, #1
 8008ec4:	701a      	strb	r2, [r3, #0]
 8008ec6:	e747      	b.n	8008d58 <_dtoa_r+0x960>
 8008ec8:	2a00      	cmp	r2, #0
 8008eca:	dd07      	ble.n	8008edc <_dtoa_r+0xae4>
 8008ecc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ed0:	d0ed      	beq.n	8008eae <_dtoa_r+0xab6>
 8008ed2:	9a01      	ldr	r2, [sp, #4]
 8008ed4:	f109 0301 	add.w	r3, r9, #1
 8008ed8:	7013      	strb	r3, [r2, #0]
 8008eda:	e73d      	b.n	8008d58 <_dtoa_r+0x960>
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	9a08      	ldr	r2, [sp, #32]
 8008ee0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d043      	beq.n	8008f70 <_dtoa_r+0xb78>
 8008ee8:	4651      	mov	r1, sl
 8008eea:	2300      	movs	r3, #0
 8008eec:	220a      	movs	r2, #10
 8008eee:	4620      	mov	r0, r4
 8008ef0:	f000 f9d6 	bl	80092a0 <__multadd>
 8008ef4:	45b8      	cmp	r8, r7
 8008ef6:	4682      	mov	sl, r0
 8008ef8:	f04f 0300 	mov.w	r3, #0
 8008efc:	f04f 020a 	mov.w	r2, #10
 8008f00:	4641      	mov	r1, r8
 8008f02:	4620      	mov	r0, r4
 8008f04:	d107      	bne.n	8008f16 <_dtoa_r+0xb1e>
 8008f06:	f000 f9cb 	bl	80092a0 <__multadd>
 8008f0a:	4680      	mov	r8, r0
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	9b04      	ldr	r3, [sp, #16]
 8008f10:	3301      	adds	r3, #1
 8008f12:	9304      	str	r3, [sp, #16]
 8008f14:	e775      	b.n	8008e02 <_dtoa_r+0xa0a>
 8008f16:	f000 f9c3 	bl	80092a0 <__multadd>
 8008f1a:	4639      	mov	r1, r7
 8008f1c:	4680      	mov	r8, r0
 8008f1e:	2300      	movs	r3, #0
 8008f20:	220a      	movs	r2, #10
 8008f22:	4620      	mov	r0, r4
 8008f24:	f000 f9bc 	bl	80092a0 <__multadd>
 8008f28:	4607      	mov	r7, r0
 8008f2a:	e7f0      	b.n	8008f0e <_dtoa_r+0xb16>
 8008f2c:	9b04      	ldr	r3, [sp, #16]
 8008f2e:	9301      	str	r3, [sp, #4]
 8008f30:	9d00      	ldr	r5, [sp, #0]
 8008f32:	4631      	mov	r1, r6
 8008f34:	4650      	mov	r0, sl
 8008f36:	f7ff f9d4 	bl	80082e2 <quorem>
 8008f3a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008f3e:	9b00      	ldr	r3, [sp, #0]
 8008f40:	f805 9b01 	strb.w	r9, [r5], #1
 8008f44:	1aea      	subs	r2, r5, r3
 8008f46:	9b01      	ldr	r3, [sp, #4]
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	dd07      	ble.n	8008f5c <_dtoa_r+0xb64>
 8008f4c:	4651      	mov	r1, sl
 8008f4e:	2300      	movs	r3, #0
 8008f50:	220a      	movs	r2, #10
 8008f52:	4620      	mov	r0, r4
 8008f54:	f000 f9a4 	bl	80092a0 <__multadd>
 8008f58:	4682      	mov	sl, r0
 8008f5a:	e7ea      	b.n	8008f32 <_dtoa_r+0xb3a>
 8008f5c:	9b01      	ldr	r3, [sp, #4]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	bfc8      	it	gt
 8008f62:	461d      	movgt	r5, r3
 8008f64:	9b00      	ldr	r3, [sp, #0]
 8008f66:	bfd8      	it	le
 8008f68:	2501      	movle	r5, #1
 8008f6a:	441d      	add	r5, r3
 8008f6c:	f04f 0800 	mov.w	r8, #0
 8008f70:	4651      	mov	r1, sl
 8008f72:	2201      	movs	r2, #1
 8008f74:	4620      	mov	r0, r4
 8008f76:	f000 fb41 	bl	80095fc <__lshift>
 8008f7a:	4631      	mov	r1, r6
 8008f7c:	4682      	mov	sl, r0
 8008f7e:	f000 fba9 	bl	80096d4 <__mcmp>
 8008f82:	2800      	cmp	r0, #0
 8008f84:	dc96      	bgt.n	8008eb4 <_dtoa_r+0xabc>
 8008f86:	d102      	bne.n	8008f8e <_dtoa_r+0xb96>
 8008f88:	f019 0f01 	tst.w	r9, #1
 8008f8c:	d192      	bne.n	8008eb4 <_dtoa_r+0xabc>
 8008f8e:	462b      	mov	r3, r5
 8008f90:	461d      	mov	r5, r3
 8008f92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f96:	2a30      	cmp	r2, #48	; 0x30
 8008f98:	d0fa      	beq.n	8008f90 <_dtoa_r+0xb98>
 8008f9a:	e6dd      	b.n	8008d58 <_dtoa_r+0x960>
 8008f9c:	9a00      	ldr	r2, [sp, #0]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d189      	bne.n	8008eb6 <_dtoa_r+0xabe>
 8008fa2:	f10b 0b01 	add.w	fp, fp, #1
 8008fa6:	2331      	movs	r3, #49	; 0x31
 8008fa8:	e796      	b.n	8008ed8 <_dtoa_r+0xae0>
 8008faa:	4b0a      	ldr	r3, [pc, #40]	; (8008fd4 <_dtoa_r+0xbdc>)
 8008fac:	f7ff ba99 	b.w	80084e2 <_dtoa_r+0xea>
 8008fb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f47f aa6d 	bne.w	8008492 <_dtoa_r+0x9a>
 8008fb8:	4b07      	ldr	r3, [pc, #28]	; (8008fd8 <_dtoa_r+0xbe0>)
 8008fba:	f7ff ba92 	b.w	80084e2 <_dtoa_r+0xea>
 8008fbe:	9b01      	ldr	r3, [sp, #4]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	dcb5      	bgt.n	8008f30 <_dtoa_r+0xb38>
 8008fc4:	9b07      	ldr	r3, [sp, #28]
 8008fc6:	2b02      	cmp	r3, #2
 8008fc8:	f73f aeb1 	bgt.w	8008d2e <_dtoa_r+0x936>
 8008fcc:	e7b0      	b.n	8008f30 <_dtoa_r+0xb38>
 8008fce:	bf00      	nop
 8008fd0:	0800a528 	.word	0x0800a528
 8008fd4:	0800a488 	.word	0x0800a488
 8008fd8:	0800a4ac 	.word	0x0800a4ac

08008fdc <_free_r>:
 8008fdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008fde:	2900      	cmp	r1, #0
 8008fe0:	d044      	beq.n	800906c <_free_r+0x90>
 8008fe2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fe6:	9001      	str	r0, [sp, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f1a1 0404 	sub.w	r4, r1, #4
 8008fee:	bfb8      	it	lt
 8008ff0:	18e4      	addlt	r4, r4, r3
 8008ff2:	f000 f8e7 	bl	80091c4 <__malloc_lock>
 8008ff6:	4a1e      	ldr	r2, [pc, #120]	; (8009070 <_free_r+0x94>)
 8008ff8:	9801      	ldr	r0, [sp, #4]
 8008ffa:	6813      	ldr	r3, [r2, #0]
 8008ffc:	b933      	cbnz	r3, 800900c <_free_r+0x30>
 8008ffe:	6063      	str	r3, [r4, #4]
 8009000:	6014      	str	r4, [r2, #0]
 8009002:	b003      	add	sp, #12
 8009004:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009008:	f000 b8e2 	b.w	80091d0 <__malloc_unlock>
 800900c:	42a3      	cmp	r3, r4
 800900e:	d908      	bls.n	8009022 <_free_r+0x46>
 8009010:	6825      	ldr	r5, [r4, #0]
 8009012:	1961      	adds	r1, r4, r5
 8009014:	428b      	cmp	r3, r1
 8009016:	bf01      	itttt	eq
 8009018:	6819      	ldreq	r1, [r3, #0]
 800901a:	685b      	ldreq	r3, [r3, #4]
 800901c:	1949      	addeq	r1, r1, r5
 800901e:	6021      	streq	r1, [r4, #0]
 8009020:	e7ed      	b.n	8008ffe <_free_r+0x22>
 8009022:	461a      	mov	r2, r3
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	b10b      	cbz	r3, 800902c <_free_r+0x50>
 8009028:	42a3      	cmp	r3, r4
 800902a:	d9fa      	bls.n	8009022 <_free_r+0x46>
 800902c:	6811      	ldr	r1, [r2, #0]
 800902e:	1855      	adds	r5, r2, r1
 8009030:	42a5      	cmp	r5, r4
 8009032:	d10b      	bne.n	800904c <_free_r+0x70>
 8009034:	6824      	ldr	r4, [r4, #0]
 8009036:	4421      	add	r1, r4
 8009038:	1854      	adds	r4, r2, r1
 800903a:	42a3      	cmp	r3, r4
 800903c:	6011      	str	r1, [r2, #0]
 800903e:	d1e0      	bne.n	8009002 <_free_r+0x26>
 8009040:	681c      	ldr	r4, [r3, #0]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	6053      	str	r3, [r2, #4]
 8009046:	440c      	add	r4, r1
 8009048:	6014      	str	r4, [r2, #0]
 800904a:	e7da      	b.n	8009002 <_free_r+0x26>
 800904c:	d902      	bls.n	8009054 <_free_r+0x78>
 800904e:	230c      	movs	r3, #12
 8009050:	6003      	str	r3, [r0, #0]
 8009052:	e7d6      	b.n	8009002 <_free_r+0x26>
 8009054:	6825      	ldr	r5, [r4, #0]
 8009056:	1961      	adds	r1, r4, r5
 8009058:	428b      	cmp	r3, r1
 800905a:	bf04      	itt	eq
 800905c:	6819      	ldreq	r1, [r3, #0]
 800905e:	685b      	ldreq	r3, [r3, #4]
 8009060:	6063      	str	r3, [r4, #4]
 8009062:	bf04      	itt	eq
 8009064:	1949      	addeq	r1, r1, r5
 8009066:	6021      	streq	r1, [r4, #0]
 8009068:	6054      	str	r4, [r2, #4]
 800906a:	e7ca      	b.n	8009002 <_free_r+0x26>
 800906c:	b003      	add	sp, #12
 800906e:	bd30      	pop	{r4, r5, pc}
 8009070:	200005b0 	.word	0x200005b0

08009074 <malloc>:
 8009074:	4b02      	ldr	r3, [pc, #8]	; (8009080 <malloc+0xc>)
 8009076:	4601      	mov	r1, r0
 8009078:	6818      	ldr	r0, [r3, #0]
 800907a:	f000 b823 	b.w	80090c4 <_malloc_r>
 800907e:	bf00      	nop
 8009080:	20000068 	.word	0x20000068

08009084 <sbrk_aligned>:
 8009084:	b570      	push	{r4, r5, r6, lr}
 8009086:	4e0e      	ldr	r6, [pc, #56]	; (80090c0 <sbrk_aligned+0x3c>)
 8009088:	460c      	mov	r4, r1
 800908a:	6831      	ldr	r1, [r6, #0]
 800908c:	4605      	mov	r5, r0
 800908e:	b911      	cbnz	r1, 8009096 <sbrk_aligned+0x12>
 8009090:	f000 fe40 	bl	8009d14 <_sbrk_r>
 8009094:	6030      	str	r0, [r6, #0]
 8009096:	4621      	mov	r1, r4
 8009098:	4628      	mov	r0, r5
 800909a:	f000 fe3b 	bl	8009d14 <_sbrk_r>
 800909e:	1c43      	adds	r3, r0, #1
 80090a0:	d00a      	beq.n	80090b8 <sbrk_aligned+0x34>
 80090a2:	1cc4      	adds	r4, r0, #3
 80090a4:	f024 0403 	bic.w	r4, r4, #3
 80090a8:	42a0      	cmp	r0, r4
 80090aa:	d007      	beq.n	80090bc <sbrk_aligned+0x38>
 80090ac:	1a21      	subs	r1, r4, r0
 80090ae:	4628      	mov	r0, r5
 80090b0:	f000 fe30 	bl	8009d14 <_sbrk_r>
 80090b4:	3001      	adds	r0, #1
 80090b6:	d101      	bne.n	80090bc <sbrk_aligned+0x38>
 80090b8:	f04f 34ff 	mov.w	r4, #4294967295
 80090bc:	4620      	mov	r0, r4
 80090be:	bd70      	pop	{r4, r5, r6, pc}
 80090c0:	200005b4 	.word	0x200005b4

080090c4 <_malloc_r>:
 80090c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090c8:	1ccd      	adds	r5, r1, #3
 80090ca:	f025 0503 	bic.w	r5, r5, #3
 80090ce:	3508      	adds	r5, #8
 80090d0:	2d0c      	cmp	r5, #12
 80090d2:	bf38      	it	cc
 80090d4:	250c      	movcc	r5, #12
 80090d6:	2d00      	cmp	r5, #0
 80090d8:	4607      	mov	r7, r0
 80090da:	db01      	blt.n	80090e0 <_malloc_r+0x1c>
 80090dc:	42a9      	cmp	r1, r5
 80090de:	d905      	bls.n	80090ec <_malloc_r+0x28>
 80090e0:	230c      	movs	r3, #12
 80090e2:	603b      	str	r3, [r7, #0]
 80090e4:	2600      	movs	r6, #0
 80090e6:	4630      	mov	r0, r6
 80090e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ec:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80091c0 <_malloc_r+0xfc>
 80090f0:	f000 f868 	bl	80091c4 <__malloc_lock>
 80090f4:	f8d8 3000 	ldr.w	r3, [r8]
 80090f8:	461c      	mov	r4, r3
 80090fa:	bb5c      	cbnz	r4, 8009154 <_malloc_r+0x90>
 80090fc:	4629      	mov	r1, r5
 80090fe:	4638      	mov	r0, r7
 8009100:	f7ff ffc0 	bl	8009084 <sbrk_aligned>
 8009104:	1c43      	adds	r3, r0, #1
 8009106:	4604      	mov	r4, r0
 8009108:	d155      	bne.n	80091b6 <_malloc_r+0xf2>
 800910a:	f8d8 4000 	ldr.w	r4, [r8]
 800910e:	4626      	mov	r6, r4
 8009110:	2e00      	cmp	r6, #0
 8009112:	d145      	bne.n	80091a0 <_malloc_r+0xdc>
 8009114:	2c00      	cmp	r4, #0
 8009116:	d048      	beq.n	80091aa <_malloc_r+0xe6>
 8009118:	6823      	ldr	r3, [r4, #0]
 800911a:	4631      	mov	r1, r6
 800911c:	4638      	mov	r0, r7
 800911e:	eb04 0903 	add.w	r9, r4, r3
 8009122:	f000 fdf7 	bl	8009d14 <_sbrk_r>
 8009126:	4581      	cmp	r9, r0
 8009128:	d13f      	bne.n	80091aa <_malloc_r+0xe6>
 800912a:	6821      	ldr	r1, [r4, #0]
 800912c:	1a6d      	subs	r5, r5, r1
 800912e:	4629      	mov	r1, r5
 8009130:	4638      	mov	r0, r7
 8009132:	f7ff ffa7 	bl	8009084 <sbrk_aligned>
 8009136:	3001      	adds	r0, #1
 8009138:	d037      	beq.n	80091aa <_malloc_r+0xe6>
 800913a:	6823      	ldr	r3, [r4, #0]
 800913c:	442b      	add	r3, r5
 800913e:	6023      	str	r3, [r4, #0]
 8009140:	f8d8 3000 	ldr.w	r3, [r8]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d038      	beq.n	80091ba <_malloc_r+0xf6>
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	42a2      	cmp	r2, r4
 800914c:	d12b      	bne.n	80091a6 <_malloc_r+0xe2>
 800914e:	2200      	movs	r2, #0
 8009150:	605a      	str	r2, [r3, #4]
 8009152:	e00f      	b.n	8009174 <_malloc_r+0xb0>
 8009154:	6822      	ldr	r2, [r4, #0]
 8009156:	1b52      	subs	r2, r2, r5
 8009158:	d41f      	bmi.n	800919a <_malloc_r+0xd6>
 800915a:	2a0b      	cmp	r2, #11
 800915c:	d917      	bls.n	800918e <_malloc_r+0xca>
 800915e:	1961      	adds	r1, r4, r5
 8009160:	42a3      	cmp	r3, r4
 8009162:	6025      	str	r5, [r4, #0]
 8009164:	bf18      	it	ne
 8009166:	6059      	strne	r1, [r3, #4]
 8009168:	6863      	ldr	r3, [r4, #4]
 800916a:	bf08      	it	eq
 800916c:	f8c8 1000 	streq.w	r1, [r8]
 8009170:	5162      	str	r2, [r4, r5]
 8009172:	604b      	str	r3, [r1, #4]
 8009174:	4638      	mov	r0, r7
 8009176:	f104 060b 	add.w	r6, r4, #11
 800917a:	f000 f829 	bl	80091d0 <__malloc_unlock>
 800917e:	f026 0607 	bic.w	r6, r6, #7
 8009182:	1d23      	adds	r3, r4, #4
 8009184:	1af2      	subs	r2, r6, r3
 8009186:	d0ae      	beq.n	80090e6 <_malloc_r+0x22>
 8009188:	1b9b      	subs	r3, r3, r6
 800918a:	50a3      	str	r3, [r4, r2]
 800918c:	e7ab      	b.n	80090e6 <_malloc_r+0x22>
 800918e:	42a3      	cmp	r3, r4
 8009190:	6862      	ldr	r2, [r4, #4]
 8009192:	d1dd      	bne.n	8009150 <_malloc_r+0x8c>
 8009194:	f8c8 2000 	str.w	r2, [r8]
 8009198:	e7ec      	b.n	8009174 <_malloc_r+0xb0>
 800919a:	4623      	mov	r3, r4
 800919c:	6864      	ldr	r4, [r4, #4]
 800919e:	e7ac      	b.n	80090fa <_malloc_r+0x36>
 80091a0:	4634      	mov	r4, r6
 80091a2:	6876      	ldr	r6, [r6, #4]
 80091a4:	e7b4      	b.n	8009110 <_malloc_r+0x4c>
 80091a6:	4613      	mov	r3, r2
 80091a8:	e7cc      	b.n	8009144 <_malloc_r+0x80>
 80091aa:	230c      	movs	r3, #12
 80091ac:	603b      	str	r3, [r7, #0]
 80091ae:	4638      	mov	r0, r7
 80091b0:	f000 f80e 	bl	80091d0 <__malloc_unlock>
 80091b4:	e797      	b.n	80090e6 <_malloc_r+0x22>
 80091b6:	6025      	str	r5, [r4, #0]
 80091b8:	e7dc      	b.n	8009174 <_malloc_r+0xb0>
 80091ba:	605b      	str	r3, [r3, #4]
 80091bc:	deff      	udf	#255	; 0xff
 80091be:	bf00      	nop
 80091c0:	200005b0 	.word	0x200005b0

080091c4 <__malloc_lock>:
 80091c4:	4801      	ldr	r0, [pc, #4]	; (80091cc <__malloc_lock+0x8>)
 80091c6:	f7ff b88a 	b.w	80082de <__retarget_lock_acquire_recursive>
 80091ca:	bf00      	nop
 80091cc:	200005ac 	.word	0x200005ac

080091d0 <__malloc_unlock>:
 80091d0:	4801      	ldr	r0, [pc, #4]	; (80091d8 <__malloc_unlock+0x8>)
 80091d2:	f7ff b885 	b.w	80082e0 <__retarget_lock_release_recursive>
 80091d6:	bf00      	nop
 80091d8:	200005ac 	.word	0x200005ac

080091dc <_Balloc>:
 80091dc:	b570      	push	{r4, r5, r6, lr}
 80091de:	69c6      	ldr	r6, [r0, #28]
 80091e0:	4604      	mov	r4, r0
 80091e2:	460d      	mov	r5, r1
 80091e4:	b976      	cbnz	r6, 8009204 <_Balloc+0x28>
 80091e6:	2010      	movs	r0, #16
 80091e8:	f7ff ff44 	bl	8009074 <malloc>
 80091ec:	4602      	mov	r2, r0
 80091ee:	61e0      	str	r0, [r4, #28]
 80091f0:	b920      	cbnz	r0, 80091fc <_Balloc+0x20>
 80091f2:	4b18      	ldr	r3, [pc, #96]	; (8009254 <_Balloc+0x78>)
 80091f4:	4818      	ldr	r0, [pc, #96]	; (8009258 <_Balloc+0x7c>)
 80091f6:	216b      	movs	r1, #107	; 0x6b
 80091f8:	f000 fdaa 	bl	8009d50 <__assert_func>
 80091fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009200:	6006      	str	r6, [r0, #0]
 8009202:	60c6      	str	r6, [r0, #12]
 8009204:	69e6      	ldr	r6, [r4, #28]
 8009206:	68f3      	ldr	r3, [r6, #12]
 8009208:	b183      	cbz	r3, 800922c <_Balloc+0x50>
 800920a:	69e3      	ldr	r3, [r4, #28]
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009212:	b9b8      	cbnz	r0, 8009244 <_Balloc+0x68>
 8009214:	2101      	movs	r1, #1
 8009216:	fa01 f605 	lsl.w	r6, r1, r5
 800921a:	1d72      	adds	r2, r6, #5
 800921c:	0092      	lsls	r2, r2, #2
 800921e:	4620      	mov	r0, r4
 8009220:	f000 fdb4 	bl	8009d8c <_calloc_r>
 8009224:	b160      	cbz	r0, 8009240 <_Balloc+0x64>
 8009226:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800922a:	e00e      	b.n	800924a <_Balloc+0x6e>
 800922c:	2221      	movs	r2, #33	; 0x21
 800922e:	2104      	movs	r1, #4
 8009230:	4620      	mov	r0, r4
 8009232:	f000 fdab 	bl	8009d8c <_calloc_r>
 8009236:	69e3      	ldr	r3, [r4, #28]
 8009238:	60f0      	str	r0, [r6, #12]
 800923a:	68db      	ldr	r3, [r3, #12]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d1e4      	bne.n	800920a <_Balloc+0x2e>
 8009240:	2000      	movs	r0, #0
 8009242:	bd70      	pop	{r4, r5, r6, pc}
 8009244:	6802      	ldr	r2, [r0, #0]
 8009246:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800924a:	2300      	movs	r3, #0
 800924c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009250:	e7f7      	b.n	8009242 <_Balloc+0x66>
 8009252:	bf00      	nop
 8009254:	0800a4b9 	.word	0x0800a4b9
 8009258:	0800a539 	.word	0x0800a539

0800925c <_Bfree>:
 800925c:	b570      	push	{r4, r5, r6, lr}
 800925e:	69c6      	ldr	r6, [r0, #28]
 8009260:	4605      	mov	r5, r0
 8009262:	460c      	mov	r4, r1
 8009264:	b976      	cbnz	r6, 8009284 <_Bfree+0x28>
 8009266:	2010      	movs	r0, #16
 8009268:	f7ff ff04 	bl	8009074 <malloc>
 800926c:	4602      	mov	r2, r0
 800926e:	61e8      	str	r0, [r5, #28]
 8009270:	b920      	cbnz	r0, 800927c <_Bfree+0x20>
 8009272:	4b09      	ldr	r3, [pc, #36]	; (8009298 <_Bfree+0x3c>)
 8009274:	4809      	ldr	r0, [pc, #36]	; (800929c <_Bfree+0x40>)
 8009276:	218f      	movs	r1, #143	; 0x8f
 8009278:	f000 fd6a 	bl	8009d50 <__assert_func>
 800927c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009280:	6006      	str	r6, [r0, #0]
 8009282:	60c6      	str	r6, [r0, #12]
 8009284:	b13c      	cbz	r4, 8009296 <_Bfree+0x3a>
 8009286:	69eb      	ldr	r3, [r5, #28]
 8009288:	6862      	ldr	r2, [r4, #4]
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009290:	6021      	str	r1, [r4, #0]
 8009292:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009296:	bd70      	pop	{r4, r5, r6, pc}
 8009298:	0800a4b9 	.word	0x0800a4b9
 800929c:	0800a539 	.word	0x0800a539

080092a0 <__multadd>:
 80092a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092a4:	690d      	ldr	r5, [r1, #16]
 80092a6:	4607      	mov	r7, r0
 80092a8:	460c      	mov	r4, r1
 80092aa:	461e      	mov	r6, r3
 80092ac:	f101 0c14 	add.w	ip, r1, #20
 80092b0:	2000      	movs	r0, #0
 80092b2:	f8dc 3000 	ldr.w	r3, [ip]
 80092b6:	b299      	uxth	r1, r3
 80092b8:	fb02 6101 	mla	r1, r2, r1, r6
 80092bc:	0c1e      	lsrs	r6, r3, #16
 80092be:	0c0b      	lsrs	r3, r1, #16
 80092c0:	fb02 3306 	mla	r3, r2, r6, r3
 80092c4:	b289      	uxth	r1, r1
 80092c6:	3001      	adds	r0, #1
 80092c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092cc:	4285      	cmp	r5, r0
 80092ce:	f84c 1b04 	str.w	r1, [ip], #4
 80092d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092d6:	dcec      	bgt.n	80092b2 <__multadd+0x12>
 80092d8:	b30e      	cbz	r6, 800931e <__multadd+0x7e>
 80092da:	68a3      	ldr	r3, [r4, #8]
 80092dc:	42ab      	cmp	r3, r5
 80092de:	dc19      	bgt.n	8009314 <__multadd+0x74>
 80092e0:	6861      	ldr	r1, [r4, #4]
 80092e2:	4638      	mov	r0, r7
 80092e4:	3101      	adds	r1, #1
 80092e6:	f7ff ff79 	bl	80091dc <_Balloc>
 80092ea:	4680      	mov	r8, r0
 80092ec:	b928      	cbnz	r0, 80092fa <__multadd+0x5a>
 80092ee:	4602      	mov	r2, r0
 80092f0:	4b0c      	ldr	r3, [pc, #48]	; (8009324 <__multadd+0x84>)
 80092f2:	480d      	ldr	r0, [pc, #52]	; (8009328 <__multadd+0x88>)
 80092f4:	21ba      	movs	r1, #186	; 0xba
 80092f6:	f000 fd2b 	bl	8009d50 <__assert_func>
 80092fa:	6922      	ldr	r2, [r4, #16]
 80092fc:	3202      	adds	r2, #2
 80092fe:	f104 010c 	add.w	r1, r4, #12
 8009302:	0092      	lsls	r2, r2, #2
 8009304:	300c      	adds	r0, #12
 8009306:	f000 fd15 	bl	8009d34 <memcpy>
 800930a:	4621      	mov	r1, r4
 800930c:	4638      	mov	r0, r7
 800930e:	f7ff ffa5 	bl	800925c <_Bfree>
 8009312:	4644      	mov	r4, r8
 8009314:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009318:	3501      	adds	r5, #1
 800931a:	615e      	str	r6, [r3, #20]
 800931c:	6125      	str	r5, [r4, #16]
 800931e:	4620      	mov	r0, r4
 8009320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009324:	0800a528 	.word	0x0800a528
 8009328:	0800a539 	.word	0x0800a539

0800932c <__hi0bits>:
 800932c:	0c03      	lsrs	r3, r0, #16
 800932e:	041b      	lsls	r3, r3, #16
 8009330:	b9d3      	cbnz	r3, 8009368 <__hi0bits+0x3c>
 8009332:	0400      	lsls	r0, r0, #16
 8009334:	2310      	movs	r3, #16
 8009336:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800933a:	bf04      	itt	eq
 800933c:	0200      	lsleq	r0, r0, #8
 800933e:	3308      	addeq	r3, #8
 8009340:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009344:	bf04      	itt	eq
 8009346:	0100      	lsleq	r0, r0, #4
 8009348:	3304      	addeq	r3, #4
 800934a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800934e:	bf04      	itt	eq
 8009350:	0080      	lsleq	r0, r0, #2
 8009352:	3302      	addeq	r3, #2
 8009354:	2800      	cmp	r0, #0
 8009356:	db05      	blt.n	8009364 <__hi0bits+0x38>
 8009358:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800935c:	f103 0301 	add.w	r3, r3, #1
 8009360:	bf08      	it	eq
 8009362:	2320      	moveq	r3, #32
 8009364:	4618      	mov	r0, r3
 8009366:	4770      	bx	lr
 8009368:	2300      	movs	r3, #0
 800936a:	e7e4      	b.n	8009336 <__hi0bits+0xa>

0800936c <__lo0bits>:
 800936c:	6803      	ldr	r3, [r0, #0]
 800936e:	f013 0207 	ands.w	r2, r3, #7
 8009372:	d00c      	beq.n	800938e <__lo0bits+0x22>
 8009374:	07d9      	lsls	r1, r3, #31
 8009376:	d422      	bmi.n	80093be <__lo0bits+0x52>
 8009378:	079a      	lsls	r2, r3, #30
 800937a:	bf49      	itett	mi
 800937c:	085b      	lsrmi	r3, r3, #1
 800937e:	089b      	lsrpl	r3, r3, #2
 8009380:	6003      	strmi	r3, [r0, #0]
 8009382:	2201      	movmi	r2, #1
 8009384:	bf5c      	itt	pl
 8009386:	6003      	strpl	r3, [r0, #0]
 8009388:	2202      	movpl	r2, #2
 800938a:	4610      	mov	r0, r2
 800938c:	4770      	bx	lr
 800938e:	b299      	uxth	r1, r3
 8009390:	b909      	cbnz	r1, 8009396 <__lo0bits+0x2a>
 8009392:	0c1b      	lsrs	r3, r3, #16
 8009394:	2210      	movs	r2, #16
 8009396:	b2d9      	uxtb	r1, r3
 8009398:	b909      	cbnz	r1, 800939e <__lo0bits+0x32>
 800939a:	3208      	adds	r2, #8
 800939c:	0a1b      	lsrs	r3, r3, #8
 800939e:	0719      	lsls	r1, r3, #28
 80093a0:	bf04      	itt	eq
 80093a2:	091b      	lsreq	r3, r3, #4
 80093a4:	3204      	addeq	r2, #4
 80093a6:	0799      	lsls	r1, r3, #30
 80093a8:	bf04      	itt	eq
 80093aa:	089b      	lsreq	r3, r3, #2
 80093ac:	3202      	addeq	r2, #2
 80093ae:	07d9      	lsls	r1, r3, #31
 80093b0:	d403      	bmi.n	80093ba <__lo0bits+0x4e>
 80093b2:	085b      	lsrs	r3, r3, #1
 80093b4:	f102 0201 	add.w	r2, r2, #1
 80093b8:	d003      	beq.n	80093c2 <__lo0bits+0x56>
 80093ba:	6003      	str	r3, [r0, #0]
 80093bc:	e7e5      	b.n	800938a <__lo0bits+0x1e>
 80093be:	2200      	movs	r2, #0
 80093c0:	e7e3      	b.n	800938a <__lo0bits+0x1e>
 80093c2:	2220      	movs	r2, #32
 80093c4:	e7e1      	b.n	800938a <__lo0bits+0x1e>
	...

080093c8 <__i2b>:
 80093c8:	b510      	push	{r4, lr}
 80093ca:	460c      	mov	r4, r1
 80093cc:	2101      	movs	r1, #1
 80093ce:	f7ff ff05 	bl	80091dc <_Balloc>
 80093d2:	4602      	mov	r2, r0
 80093d4:	b928      	cbnz	r0, 80093e2 <__i2b+0x1a>
 80093d6:	4b05      	ldr	r3, [pc, #20]	; (80093ec <__i2b+0x24>)
 80093d8:	4805      	ldr	r0, [pc, #20]	; (80093f0 <__i2b+0x28>)
 80093da:	f240 1145 	movw	r1, #325	; 0x145
 80093de:	f000 fcb7 	bl	8009d50 <__assert_func>
 80093e2:	2301      	movs	r3, #1
 80093e4:	6144      	str	r4, [r0, #20]
 80093e6:	6103      	str	r3, [r0, #16]
 80093e8:	bd10      	pop	{r4, pc}
 80093ea:	bf00      	nop
 80093ec:	0800a528 	.word	0x0800a528
 80093f0:	0800a539 	.word	0x0800a539

080093f4 <__multiply>:
 80093f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f8:	4691      	mov	r9, r2
 80093fa:	690a      	ldr	r2, [r1, #16]
 80093fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009400:	429a      	cmp	r2, r3
 8009402:	bfb8      	it	lt
 8009404:	460b      	movlt	r3, r1
 8009406:	460c      	mov	r4, r1
 8009408:	bfbc      	itt	lt
 800940a:	464c      	movlt	r4, r9
 800940c:	4699      	movlt	r9, r3
 800940e:	6927      	ldr	r7, [r4, #16]
 8009410:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009414:	68a3      	ldr	r3, [r4, #8]
 8009416:	6861      	ldr	r1, [r4, #4]
 8009418:	eb07 060a 	add.w	r6, r7, sl
 800941c:	42b3      	cmp	r3, r6
 800941e:	b085      	sub	sp, #20
 8009420:	bfb8      	it	lt
 8009422:	3101      	addlt	r1, #1
 8009424:	f7ff feda 	bl	80091dc <_Balloc>
 8009428:	b930      	cbnz	r0, 8009438 <__multiply+0x44>
 800942a:	4602      	mov	r2, r0
 800942c:	4b44      	ldr	r3, [pc, #272]	; (8009540 <__multiply+0x14c>)
 800942e:	4845      	ldr	r0, [pc, #276]	; (8009544 <__multiply+0x150>)
 8009430:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009434:	f000 fc8c 	bl	8009d50 <__assert_func>
 8009438:	f100 0514 	add.w	r5, r0, #20
 800943c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009440:	462b      	mov	r3, r5
 8009442:	2200      	movs	r2, #0
 8009444:	4543      	cmp	r3, r8
 8009446:	d321      	bcc.n	800948c <__multiply+0x98>
 8009448:	f104 0314 	add.w	r3, r4, #20
 800944c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009450:	f109 0314 	add.w	r3, r9, #20
 8009454:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009458:	9202      	str	r2, [sp, #8]
 800945a:	1b3a      	subs	r2, r7, r4
 800945c:	3a15      	subs	r2, #21
 800945e:	f022 0203 	bic.w	r2, r2, #3
 8009462:	3204      	adds	r2, #4
 8009464:	f104 0115 	add.w	r1, r4, #21
 8009468:	428f      	cmp	r7, r1
 800946a:	bf38      	it	cc
 800946c:	2204      	movcc	r2, #4
 800946e:	9201      	str	r2, [sp, #4]
 8009470:	9a02      	ldr	r2, [sp, #8]
 8009472:	9303      	str	r3, [sp, #12]
 8009474:	429a      	cmp	r2, r3
 8009476:	d80c      	bhi.n	8009492 <__multiply+0x9e>
 8009478:	2e00      	cmp	r6, #0
 800947a:	dd03      	ble.n	8009484 <__multiply+0x90>
 800947c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009480:	2b00      	cmp	r3, #0
 8009482:	d05b      	beq.n	800953c <__multiply+0x148>
 8009484:	6106      	str	r6, [r0, #16]
 8009486:	b005      	add	sp, #20
 8009488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948c:	f843 2b04 	str.w	r2, [r3], #4
 8009490:	e7d8      	b.n	8009444 <__multiply+0x50>
 8009492:	f8b3 a000 	ldrh.w	sl, [r3]
 8009496:	f1ba 0f00 	cmp.w	sl, #0
 800949a:	d024      	beq.n	80094e6 <__multiply+0xf2>
 800949c:	f104 0e14 	add.w	lr, r4, #20
 80094a0:	46a9      	mov	r9, r5
 80094a2:	f04f 0c00 	mov.w	ip, #0
 80094a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80094aa:	f8d9 1000 	ldr.w	r1, [r9]
 80094ae:	fa1f fb82 	uxth.w	fp, r2
 80094b2:	b289      	uxth	r1, r1
 80094b4:	fb0a 110b 	mla	r1, sl, fp, r1
 80094b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80094bc:	f8d9 2000 	ldr.w	r2, [r9]
 80094c0:	4461      	add	r1, ip
 80094c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80094c6:	fb0a c20b 	mla	r2, sl, fp, ip
 80094ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80094ce:	b289      	uxth	r1, r1
 80094d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80094d4:	4577      	cmp	r7, lr
 80094d6:	f849 1b04 	str.w	r1, [r9], #4
 80094da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80094de:	d8e2      	bhi.n	80094a6 <__multiply+0xb2>
 80094e0:	9a01      	ldr	r2, [sp, #4]
 80094e2:	f845 c002 	str.w	ip, [r5, r2]
 80094e6:	9a03      	ldr	r2, [sp, #12]
 80094e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094ec:	3304      	adds	r3, #4
 80094ee:	f1b9 0f00 	cmp.w	r9, #0
 80094f2:	d021      	beq.n	8009538 <__multiply+0x144>
 80094f4:	6829      	ldr	r1, [r5, #0]
 80094f6:	f104 0c14 	add.w	ip, r4, #20
 80094fa:	46ae      	mov	lr, r5
 80094fc:	f04f 0a00 	mov.w	sl, #0
 8009500:	f8bc b000 	ldrh.w	fp, [ip]
 8009504:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009508:	fb09 220b 	mla	r2, r9, fp, r2
 800950c:	4452      	add	r2, sl
 800950e:	b289      	uxth	r1, r1
 8009510:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009514:	f84e 1b04 	str.w	r1, [lr], #4
 8009518:	f85c 1b04 	ldr.w	r1, [ip], #4
 800951c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009520:	f8be 1000 	ldrh.w	r1, [lr]
 8009524:	fb09 110a 	mla	r1, r9, sl, r1
 8009528:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800952c:	4567      	cmp	r7, ip
 800952e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009532:	d8e5      	bhi.n	8009500 <__multiply+0x10c>
 8009534:	9a01      	ldr	r2, [sp, #4]
 8009536:	50a9      	str	r1, [r5, r2]
 8009538:	3504      	adds	r5, #4
 800953a:	e799      	b.n	8009470 <__multiply+0x7c>
 800953c:	3e01      	subs	r6, #1
 800953e:	e79b      	b.n	8009478 <__multiply+0x84>
 8009540:	0800a528 	.word	0x0800a528
 8009544:	0800a539 	.word	0x0800a539

08009548 <__pow5mult>:
 8009548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800954c:	4615      	mov	r5, r2
 800954e:	f012 0203 	ands.w	r2, r2, #3
 8009552:	4606      	mov	r6, r0
 8009554:	460f      	mov	r7, r1
 8009556:	d007      	beq.n	8009568 <__pow5mult+0x20>
 8009558:	4c25      	ldr	r4, [pc, #148]	; (80095f0 <__pow5mult+0xa8>)
 800955a:	3a01      	subs	r2, #1
 800955c:	2300      	movs	r3, #0
 800955e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009562:	f7ff fe9d 	bl	80092a0 <__multadd>
 8009566:	4607      	mov	r7, r0
 8009568:	10ad      	asrs	r5, r5, #2
 800956a:	d03d      	beq.n	80095e8 <__pow5mult+0xa0>
 800956c:	69f4      	ldr	r4, [r6, #28]
 800956e:	b97c      	cbnz	r4, 8009590 <__pow5mult+0x48>
 8009570:	2010      	movs	r0, #16
 8009572:	f7ff fd7f 	bl	8009074 <malloc>
 8009576:	4602      	mov	r2, r0
 8009578:	61f0      	str	r0, [r6, #28]
 800957a:	b928      	cbnz	r0, 8009588 <__pow5mult+0x40>
 800957c:	4b1d      	ldr	r3, [pc, #116]	; (80095f4 <__pow5mult+0xac>)
 800957e:	481e      	ldr	r0, [pc, #120]	; (80095f8 <__pow5mult+0xb0>)
 8009580:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009584:	f000 fbe4 	bl	8009d50 <__assert_func>
 8009588:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800958c:	6004      	str	r4, [r0, #0]
 800958e:	60c4      	str	r4, [r0, #12]
 8009590:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009594:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009598:	b94c      	cbnz	r4, 80095ae <__pow5mult+0x66>
 800959a:	f240 2171 	movw	r1, #625	; 0x271
 800959e:	4630      	mov	r0, r6
 80095a0:	f7ff ff12 	bl	80093c8 <__i2b>
 80095a4:	2300      	movs	r3, #0
 80095a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80095aa:	4604      	mov	r4, r0
 80095ac:	6003      	str	r3, [r0, #0]
 80095ae:	f04f 0900 	mov.w	r9, #0
 80095b2:	07eb      	lsls	r3, r5, #31
 80095b4:	d50a      	bpl.n	80095cc <__pow5mult+0x84>
 80095b6:	4639      	mov	r1, r7
 80095b8:	4622      	mov	r2, r4
 80095ba:	4630      	mov	r0, r6
 80095bc:	f7ff ff1a 	bl	80093f4 <__multiply>
 80095c0:	4639      	mov	r1, r7
 80095c2:	4680      	mov	r8, r0
 80095c4:	4630      	mov	r0, r6
 80095c6:	f7ff fe49 	bl	800925c <_Bfree>
 80095ca:	4647      	mov	r7, r8
 80095cc:	106d      	asrs	r5, r5, #1
 80095ce:	d00b      	beq.n	80095e8 <__pow5mult+0xa0>
 80095d0:	6820      	ldr	r0, [r4, #0]
 80095d2:	b938      	cbnz	r0, 80095e4 <__pow5mult+0x9c>
 80095d4:	4622      	mov	r2, r4
 80095d6:	4621      	mov	r1, r4
 80095d8:	4630      	mov	r0, r6
 80095da:	f7ff ff0b 	bl	80093f4 <__multiply>
 80095de:	6020      	str	r0, [r4, #0]
 80095e0:	f8c0 9000 	str.w	r9, [r0]
 80095e4:	4604      	mov	r4, r0
 80095e6:	e7e4      	b.n	80095b2 <__pow5mult+0x6a>
 80095e8:	4638      	mov	r0, r7
 80095ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095ee:	bf00      	nop
 80095f0:	0800a688 	.word	0x0800a688
 80095f4:	0800a4b9 	.word	0x0800a4b9
 80095f8:	0800a539 	.word	0x0800a539

080095fc <__lshift>:
 80095fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009600:	460c      	mov	r4, r1
 8009602:	6849      	ldr	r1, [r1, #4]
 8009604:	6923      	ldr	r3, [r4, #16]
 8009606:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800960a:	68a3      	ldr	r3, [r4, #8]
 800960c:	4607      	mov	r7, r0
 800960e:	4691      	mov	r9, r2
 8009610:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009614:	f108 0601 	add.w	r6, r8, #1
 8009618:	42b3      	cmp	r3, r6
 800961a:	db0b      	blt.n	8009634 <__lshift+0x38>
 800961c:	4638      	mov	r0, r7
 800961e:	f7ff fddd 	bl	80091dc <_Balloc>
 8009622:	4605      	mov	r5, r0
 8009624:	b948      	cbnz	r0, 800963a <__lshift+0x3e>
 8009626:	4602      	mov	r2, r0
 8009628:	4b28      	ldr	r3, [pc, #160]	; (80096cc <__lshift+0xd0>)
 800962a:	4829      	ldr	r0, [pc, #164]	; (80096d0 <__lshift+0xd4>)
 800962c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009630:	f000 fb8e 	bl	8009d50 <__assert_func>
 8009634:	3101      	adds	r1, #1
 8009636:	005b      	lsls	r3, r3, #1
 8009638:	e7ee      	b.n	8009618 <__lshift+0x1c>
 800963a:	2300      	movs	r3, #0
 800963c:	f100 0114 	add.w	r1, r0, #20
 8009640:	f100 0210 	add.w	r2, r0, #16
 8009644:	4618      	mov	r0, r3
 8009646:	4553      	cmp	r3, sl
 8009648:	db33      	blt.n	80096b2 <__lshift+0xb6>
 800964a:	6920      	ldr	r0, [r4, #16]
 800964c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009650:	f104 0314 	add.w	r3, r4, #20
 8009654:	f019 091f 	ands.w	r9, r9, #31
 8009658:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800965c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009660:	d02b      	beq.n	80096ba <__lshift+0xbe>
 8009662:	f1c9 0e20 	rsb	lr, r9, #32
 8009666:	468a      	mov	sl, r1
 8009668:	2200      	movs	r2, #0
 800966a:	6818      	ldr	r0, [r3, #0]
 800966c:	fa00 f009 	lsl.w	r0, r0, r9
 8009670:	4310      	orrs	r0, r2
 8009672:	f84a 0b04 	str.w	r0, [sl], #4
 8009676:	f853 2b04 	ldr.w	r2, [r3], #4
 800967a:	459c      	cmp	ip, r3
 800967c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009680:	d8f3      	bhi.n	800966a <__lshift+0x6e>
 8009682:	ebac 0304 	sub.w	r3, ip, r4
 8009686:	3b15      	subs	r3, #21
 8009688:	f023 0303 	bic.w	r3, r3, #3
 800968c:	3304      	adds	r3, #4
 800968e:	f104 0015 	add.w	r0, r4, #21
 8009692:	4584      	cmp	ip, r0
 8009694:	bf38      	it	cc
 8009696:	2304      	movcc	r3, #4
 8009698:	50ca      	str	r2, [r1, r3]
 800969a:	b10a      	cbz	r2, 80096a0 <__lshift+0xa4>
 800969c:	f108 0602 	add.w	r6, r8, #2
 80096a0:	3e01      	subs	r6, #1
 80096a2:	4638      	mov	r0, r7
 80096a4:	612e      	str	r6, [r5, #16]
 80096a6:	4621      	mov	r1, r4
 80096a8:	f7ff fdd8 	bl	800925c <_Bfree>
 80096ac:	4628      	mov	r0, r5
 80096ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80096b6:	3301      	adds	r3, #1
 80096b8:	e7c5      	b.n	8009646 <__lshift+0x4a>
 80096ba:	3904      	subs	r1, #4
 80096bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80096c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80096c4:	459c      	cmp	ip, r3
 80096c6:	d8f9      	bhi.n	80096bc <__lshift+0xc0>
 80096c8:	e7ea      	b.n	80096a0 <__lshift+0xa4>
 80096ca:	bf00      	nop
 80096cc:	0800a528 	.word	0x0800a528
 80096d0:	0800a539 	.word	0x0800a539

080096d4 <__mcmp>:
 80096d4:	b530      	push	{r4, r5, lr}
 80096d6:	6902      	ldr	r2, [r0, #16]
 80096d8:	690c      	ldr	r4, [r1, #16]
 80096da:	1b12      	subs	r2, r2, r4
 80096dc:	d10e      	bne.n	80096fc <__mcmp+0x28>
 80096de:	f100 0314 	add.w	r3, r0, #20
 80096e2:	3114      	adds	r1, #20
 80096e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80096e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80096ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80096f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096f4:	42a5      	cmp	r5, r4
 80096f6:	d003      	beq.n	8009700 <__mcmp+0x2c>
 80096f8:	d305      	bcc.n	8009706 <__mcmp+0x32>
 80096fa:	2201      	movs	r2, #1
 80096fc:	4610      	mov	r0, r2
 80096fe:	bd30      	pop	{r4, r5, pc}
 8009700:	4283      	cmp	r3, r0
 8009702:	d3f3      	bcc.n	80096ec <__mcmp+0x18>
 8009704:	e7fa      	b.n	80096fc <__mcmp+0x28>
 8009706:	f04f 32ff 	mov.w	r2, #4294967295
 800970a:	e7f7      	b.n	80096fc <__mcmp+0x28>

0800970c <__mdiff>:
 800970c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009710:	460c      	mov	r4, r1
 8009712:	4606      	mov	r6, r0
 8009714:	4611      	mov	r1, r2
 8009716:	4620      	mov	r0, r4
 8009718:	4690      	mov	r8, r2
 800971a:	f7ff ffdb 	bl	80096d4 <__mcmp>
 800971e:	1e05      	subs	r5, r0, #0
 8009720:	d110      	bne.n	8009744 <__mdiff+0x38>
 8009722:	4629      	mov	r1, r5
 8009724:	4630      	mov	r0, r6
 8009726:	f7ff fd59 	bl	80091dc <_Balloc>
 800972a:	b930      	cbnz	r0, 800973a <__mdiff+0x2e>
 800972c:	4b3a      	ldr	r3, [pc, #232]	; (8009818 <__mdiff+0x10c>)
 800972e:	4602      	mov	r2, r0
 8009730:	f240 2137 	movw	r1, #567	; 0x237
 8009734:	4839      	ldr	r0, [pc, #228]	; (800981c <__mdiff+0x110>)
 8009736:	f000 fb0b 	bl	8009d50 <__assert_func>
 800973a:	2301      	movs	r3, #1
 800973c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009740:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009744:	bfa4      	itt	ge
 8009746:	4643      	movge	r3, r8
 8009748:	46a0      	movge	r8, r4
 800974a:	4630      	mov	r0, r6
 800974c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009750:	bfa6      	itte	ge
 8009752:	461c      	movge	r4, r3
 8009754:	2500      	movge	r5, #0
 8009756:	2501      	movlt	r5, #1
 8009758:	f7ff fd40 	bl	80091dc <_Balloc>
 800975c:	b920      	cbnz	r0, 8009768 <__mdiff+0x5c>
 800975e:	4b2e      	ldr	r3, [pc, #184]	; (8009818 <__mdiff+0x10c>)
 8009760:	4602      	mov	r2, r0
 8009762:	f240 2145 	movw	r1, #581	; 0x245
 8009766:	e7e5      	b.n	8009734 <__mdiff+0x28>
 8009768:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800976c:	6926      	ldr	r6, [r4, #16]
 800976e:	60c5      	str	r5, [r0, #12]
 8009770:	f104 0914 	add.w	r9, r4, #20
 8009774:	f108 0514 	add.w	r5, r8, #20
 8009778:	f100 0e14 	add.w	lr, r0, #20
 800977c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009780:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009784:	f108 0210 	add.w	r2, r8, #16
 8009788:	46f2      	mov	sl, lr
 800978a:	2100      	movs	r1, #0
 800978c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009790:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009794:	fa11 f88b 	uxtah	r8, r1, fp
 8009798:	b299      	uxth	r1, r3
 800979a:	0c1b      	lsrs	r3, r3, #16
 800979c:	eba8 0801 	sub.w	r8, r8, r1
 80097a0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80097a4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80097a8:	fa1f f888 	uxth.w	r8, r8
 80097ac:	1419      	asrs	r1, r3, #16
 80097ae:	454e      	cmp	r6, r9
 80097b0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80097b4:	f84a 3b04 	str.w	r3, [sl], #4
 80097b8:	d8e8      	bhi.n	800978c <__mdiff+0x80>
 80097ba:	1b33      	subs	r3, r6, r4
 80097bc:	3b15      	subs	r3, #21
 80097be:	f023 0303 	bic.w	r3, r3, #3
 80097c2:	3304      	adds	r3, #4
 80097c4:	3415      	adds	r4, #21
 80097c6:	42a6      	cmp	r6, r4
 80097c8:	bf38      	it	cc
 80097ca:	2304      	movcc	r3, #4
 80097cc:	441d      	add	r5, r3
 80097ce:	4473      	add	r3, lr
 80097d0:	469e      	mov	lr, r3
 80097d2:	462e      	mov	r6, r5
 80097d4:	4566      	cmp	r6, ip
 80097d6:	d30e      	bcc.n	80097f6 <__mdiff+0xea>
 80097d8:	f10c 0203 	add.w	r2, ip, #3
 80097dc:	1b52      	subs	r2, r2, r5
 80097de:	f022 0203 	bic.w	r2, r2, #3
 80097e2:	3d03      	subs	r5, #3
 80097e4:	45ac      	cmp	ip, r5
 80097e6:	bf38      	it	cc
 80097e8:	2200      	movcc	r2, #0
 80097ea:	4413      	add	r3, r2
 80097ec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80097f0:	b17a      	cbz	r2, 8009812 <__mdiff+0x106>
 80097f2:	6107      	str	r7, [r0, #16]
 80097f4:	e7a4      	b.n	8009740 <__mdiff+0x34>
 80097f6:	f856 8b04 	ldr.w	r8, [r6], #4
 80097fa:	fa11 f288 	uxtah	r2, r1, r8
 80097fe:	1414      	asrs	r4, r2, #16
 8009800:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009804:	b292      	uxth	r2, r2
 8009806:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800980a:	f84e 2b04 	str.w	r2, [lr], #4
 800980e:	1421      	asrs	r1, r4, #16
 8009810:	e7e0      	b.n	80097d4 <__mdiff+0xc8>
 8009812:	3f01      	subs	r7, #1
 8009814:	e7ea      	b.n	80097ec <__mdiff+0xe0>
 8009816:	bf00      	nop
 8009818:	0800a528 	.word	0x0800a528
 800981c:	0800a539 	.word	0x0800a539

08009820 <__d2b>:
 8009820:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009824:	460f      	mov	r7, r1
 8009826:	2101      	movs	r1, #1
 8009828:	ec59 8b10 	vmov	r8, r9, d0
 800982c:	4616      	mov	r6, r2
 800982e:	f7ff fcd5 	bl	80091dc <_Balloc>
 8009832:	4604      	mov	r4, r0
 8009834:	b930      	cbnz	r0, 8009844 <__d2b+0x24>
 8009836:	4602      	mov	r2, r0
 8009838:	4b24      	ldr	r3, [pc, #144]	; (80098cc <__d2b+0xac>)
 800983a:	4825      	ldr	r0, [pc, #148]	; (80098d0 <__d2b+0xb0>)
 800983c:	f240 310f 	movw	r1, #783	; 0x30f
 8009840:	f000 fa86 	bl	8009d50 <__assert_func>
 8009844:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009848:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800984c:	bb2d      	cbnz	r5, 800989a <__d2b+0x7a>
 800984e:	9301      	str	r3, [sp, #4]
 8009850:	f1b8 0300 	subs.w	r3, r8, #0
 8009854:	d026      	beq.n	80098a4 <__d2b+0x84>
 8009856:	4668      	mov	r0, sp
 8009858:	9300      	str	r3, [sp, #0]
 800985a:	f7ff fd87 	bl	800936c <__lo0bits>
 800985e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009862:	b1e8      	cbz	r0, 80098a0 <__d2b+0x80>
 8009864:	f1c0 0320 	rsb	r3, r0, #32
 8009868:	fa02 f303 	lsl.w	r3, r2, r3
 800986c:	430b      	orrs	r3, r1
 800986e:	40c2      	lsrs	r2, r0
 8009870:	6163      	str	r3, [r4, #20]
 8009872:	9201      	str	r2, [sp, #4]
 8009874:	9b01      	ldr	r3, [sp, #4]
 8009876:	61a3      	str	r3, [r4, #24]
 8009878:	2b00      	cmp	r3, #0
 800987a:	bf14      	ite	ne
 800987c:	2202      	movne	r2, #2
 800987e:	2201      	moveq	r2, #1
 8009880:	6122      	str	r2, [r4, #16]
 8009882:	b1bd      	cbz	r5, 80098b4 <__d2b+0x94>
 8009884:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009888:	4405      	add	r5, r0
 800988a:	603d      	str	r5, [r7, #0]
 800988c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009890:	6030      	str	r0, [r6, #0]
 8009892:	4620      	mov	r0, r4
 8009894:	b003      	add	sp, #12
 8009896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800989a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800989e:	e7d6      	b.n	800984e <__d2b+0x2e>
 80098a0:	6161      	str	r1, [r4, #20]
 80098a2:	e7e7      	b.n	8009874 <__d2b+0x54>
 80098a4:	a801      	add	r0, sp, #4
 80098a6:	f7ff fd61 	bl	800936c <__lo0bits>
 80098aa:	9b01      	ldr	r3, [sp, #4]
 80098ac:	6163      	str	r3, [r4, #20]
 80098ae:	3020      	adds	r0, #32
 80098b0:	2201      	movs	r2, #1
 80098b2:	e7e5      	b.n	8009880 <__d2b+0x60>
 80098b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098bc:	6038      	str	r0, [r7, #0]
 80098be:	6918      	ldr	r0, [r3, #16]
 80098c0:	f7ff fd34 	bl	800932c <__hi0bits>
 80098c4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098c8:	e7e2      	b.n	8009890 <__d2b+0x70>
 80098ca:	bf00      	nop
 80098cc:	0800a528 	.word	0x0800a528
 80098d0:	0800a539 	.word	0x0800a539

080098d4 <__ssputs_r>:
 80098d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098d8:	688e      	ldr	r6, [r1, #8]
 80098da:	461f      	mov	r7, r3
 80098dc:	42be      	cmp	r6, r7
 80098de:	680b      	ldr	r3, [r1, #0]
 80098e0:	4682      	mov	sl, r0
 80098e2:	460c      	mov	r4, r1
 80098e4:	4690      	mov	r8, r2
 80098e6:	d82c      	bhi.n	8009942 <__ssputs_r+0x6e>
 80098e8:	898a      	ldrh	r2, [r1, #12]
 80098ea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80098ee:	d026      	beq.n	800993e <__ssputs_r+0x6a>
 80098f0:	6965      	ldr	r5, [r4, #20]
 80098f2:	6909      	ldr	r1, [r1, #16]
 80098f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098f8:	eba3 0901 	sub.w	r9, r3, r1
 80098fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009900:	1c7b      	adds	r3, r7, #1
 8009902:	444b      	add	r3, r9
 8009904:	106d      	asrs	r5, r5, #1
 8009906:	429d      	cmp	r5, r3
 8009908:	bf38      	it	cc
 800990a:	461d      	movcc	r5, r3
 800990c:	0553      	lsls	r3, r2, #21
 800990e:	d527      	bpl.n	8009960 <__ssputs_r+0x8c>
 8009910:	4629      	mov	r1, r5
 8009912:	f7ff fbd7 	bl	80090c4 <_malloc_r>
 8009916:	4606      	mov	r6, r0
 8009918:	b360      	cbz	r0, 8009974 <__ssputs_r+0xa0>
 800991a:	6921      	ldr	r1, [r4, #16]
 800991c:	464a      	mov	r2, r9
 800991e:	f000 fa09 	bl	8009d34 <memcpy>
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800992c:	81a3      	strh	r3, [r4, #12]
 800992e:	6126      	str	r6, [r4, #16]
 8009930:	6165      	str	r5, [r4, #20]
 8009932:	444e      	add	r6, r9
 8009934:	eba5 0509 	sub.w	r5, r5, r9
 8009938:	6026      	str	r6, [r4, #0]
 800993a:	60a5      	str	r5, [r4, #8]
 800993c:	463e      	mov	r6, r7
 800993e:	42be      	cmp	r6, r7
 8009940:	d900      	bls.n	8009944 <__ssputs_r+0x70>
 8009942:	463e      	mov	r6, r7
 8009944:	6820      	ldr	r0, [r4, #0]
 8009946:	4632      	mov	r2, r6
 8009948:	4641      	mov	r1, r8
 800994a:	f000 f9c9 	bl	8009ce0 <memmove>
 800994e:	68a3      	ldr	r3, [r4, #8]
 8009950:	1b9b      	subs	r3, r3, r6
 8009952:	60a3      	str	r3, [r4, #8]
 8009954:	6823      	ldr	r3, [r4, #0]
 8009956:	4433      	add	r3, r6
 8009958:	6023      	str	r3, [r4, #0]
 800995a:	2000      	movs	r0, #0
 800995c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009960:	462a      	mov	r2, r5
 8009962:	f000 fa3b 	bl	8009ddc <_realloc_r>
 8009966:	4606      	mov	r6, r0
 8009968:	2800      	cmp	r0, #0
 800996a:	d1e0      	bne.n	800992e <__ssputs_r+0x5a>
 800996c:	6921      	ldr	r1, [r4, #16]
 800996e:	4650      	mov	r0, sl
 8009970:	f7ff fb34 	bl	8008fdc <_free_r>
 8009974:	230c      	movs	r3, #12
 8009976:	f8ca 3000 	str.w	r3, [sl]
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009980:	81a3      	strh	r3, [r4, #12]
 8009982:	f04f 30ff 	mov.w	r0, #4294967295
 8009986:	e7e9      	b.n	800995c <__ssputs_r+0x88>

08009988 <_svfiprintf_r>:
 8009988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998c:	4698      	mov	r8, r3
 800998e:	898b      	ldrh	r3, [r1, #12]
 8009990:	061b      	lsls	r3, r3, #24
 8009992:	b09d      	sub	sp, #116	; 0x74
 8009994:	4607      	mov	r7, r0
 8009996:	460d      	mov	r5, r1
 8009998:	4614      	mov	r4, r2
 800999a:	d50e      	bpl.n	80099ba <_svfiprintf_r+0x32>
 800999c:	690b      	ldr	r3, [r1, #16]
 800999e:	b963      	cbnz	r3, 80099ba <_svfiprintf_r+0x32>
 80099a0:	2140      	movs	r1, #64	; 0x40
 80099a2:	f7ff fb8f 	bl	80090c4 <_malloc_r>
 80099a6:	6028      	str	r0, [r5, #0]
 80099a8:	6128      	str	r0, [r5, #16]
 80099aa:	b920      	cbnz	r0, 80099b6 <_svfiprintf_r+0x2e>
 80099ac:	230c      	movs	r3, #12
 80099ae:	603b      	str	r3, [r7, #0]
 80099b0:	f04f 30ff 	mov.w	r0, #4294967295
 80099b4:	e0d0      	b.n	8009b58 <_svfiprintf_r+0x1d0>
 80099b6:	2340      	movs	r3, #64	; 0x40
 80099b8:	616b      	str	r3, [r5, #20]
 80099ba:	2300      	movs	r3, #0
 80099bc:	9309      	str	r3, [sp, #36]	; 0x24
 80099be:	2320      	movs	r3, #32
 80099c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80099c8:	2330      	movs	r3, #48	; 0x30
 80099ca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009b70 <_svfiprintf_r+0x1e8>
 80099ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099d2:	f04f 0901 	mov.w	r9, #1
 80099d6:	4623      	mov	r3, r4
 80099d8:	469a      	mov	sl, r3
 80099da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099de:	b10a      	cbz	r2, 80099e4 <_svfiprintf_r+0x5c>
 80099e0:	2a25      	cmp	r2, #37	; 0x25
 80099e2:	d1f9      	bne.n	80099d8 <_svfiprintf_r+0x50>
 80099e4:	ebba 0b04 	subs.w	fp, sl, r4
 80099e8:	d00b      	beq.n	8009a02 <_svfiprintf_r+0x7a>
 80099ea:	465b      	mov	r3, fp
 80099ec:	4622      	mov	r2, r4
 80099ee:	4629      	mov	r1, r5
 80099f0:	4638      	mov	r0, r7
 80099f2:	f7ff ff6f 	bl	80098d4 <__ssputs_r>
 80099f6:	3001      	adds	r0, #1
 80099f8:	f000 80a9 	beq.w	8009b4e <_svfiprintf_r+0x1c6>
 80099fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099fe:	445a      	add	r2, fp
 8009a00:	9209      	str	r2, [sp, #36]	; 0x24
 8009a02:	f89a 3000 	ldrb.w	r3, [sl]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	f000 80a1 	beq.w	8009b4e <_svfiprintf_r+0x1c6>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a16:	f10a 0a01 	add.w	sl, sl, #1
 8009a1a:	9304      	str	r3, [sp, #16]
 8009a1c:	9307      	str	r3, [sp, #28]
 8009a1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a22:	931a      	str	r3, [sp, #104]	; 0x68
 8009a24:	4654      	mov	r4, sl
 8009a26:	2205      	movs	r2, #5
 8009a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a2c:	4850      	ldr	r0, [pc, #320]	; (8009b70 <_svfiprintf_r+0x1e8>)
 8009a2e:	f7f6 fbcf 	bl	80001d0 <memchr>
 8009a32:	9a04      	ldr	r2, [sp, #16]
 8009a34:	b9d8      	cbnz	r0, 8009a6e <_svfiprintf_r+0xe6>
 8009a36:	06d0      	lsls	r0, r2, #27
 8009a38:	bf44      	itt	mi
 8009a3a:	2320      	movmi	r3, #32
 8009a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a40:	0711      	lsls	r1, r2, #28
 8009a42:	bf44      	itt	mi
 8009a44:	232b      	movmi	r3, #43	; 0x2b
 8009a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8009a50:	d015      	beq.n	8009a7e <_svfiprintf_r+0xf6>
 8009a52:	9a07      	ldr	r2, [sp, #28]
 8009a54:	4654      	mov	r4, sl
 8009a56:	2000      	movs	r0, #0
 8009a58:	f04f 0c0a 	mov.w	ip, #10
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a62:	3b30      	subs	r3, #48	; 0x30
 8009a64:	2b09      	cmp	r3, #9
 8009a66:	d94d      	bls.n	8009b04 <_svfiprintf_r+0x17c>
 8009a68:	b1b0      	cbz	r0, 8009a98 <_svfiprintf_r+0x110>
 8009a6a:	9207      	str	r2, [sp, #28]
 8009a6c:	e014      	b.n	8009a98 <_svfiprintf_r+0x110>
 8009a6e:	eba0 0308 	sub.w	r3, r0, r8
 8009a72:	fa09 f303 	lsl.w	r3, r9, r3
 8009a76:	4313      	orrs	r3, r2
 8009a78:	9304      	str	r3, [sp, #16]
 8009a7a:	46a2      	mov	sl, r4
 8009a7c:	e7d2      	b.n	8009a24 <_svfiprintf_r+0x9c>
 8009a7e:	9b03      	ldr	r3, [sp, #12]
 8009a80:	1d19      	adds	r1, r3, #4
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	9103      	str	r1, [sp, #12]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	bfbb      	ittet	lt
 8009a8a:	425b      	neglt	r3, r3
 8009a8c:	f042 0202 	orrlt.w	r2, r2, #2
 8009a90:	9307      	strge	r3, [sp, #28]
 8009a92:	9307      	strlt	r3, [sp, #28]
 8009a94:	bfb8      	it	lt
 8009a96:	9204      	strlt	r2, [sp, #16]
 8009a98:	7823      	ldrb	r3, [r4, #0]
 8009a9a:	2b2e      	cmp	r3, #46	; 0x2e
 8009a9c:	d10c      	bne.n	8009ab8 <_svfiprintf_r+0x130>
 8009a9e:	7863      	ldrb	r3, [r4, #1]
 8009aa0:	2b2a      	cmp	r3, #42	; 0x2a
 8009aa2:	d134      	bne.n	8009b0e <_svfiprintf_r+0x186>
 8009aa4:	9b03      	ldr	r3, [sp, #12]
 8009aa6:	1d1a      	adds	r2, r3, #4
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	9203      	str	r2, [sp, #12]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	bfb8      	it	lt
 8009ab0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ab4:	3402      	adds	r4, #2
 8009ab6:	9305      	str	r3, [sp, #20]
 8009ab8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009b80 <_svfiprintf_r+0x1f8>
 8009abc:	7821      	ldrb	r1, [r4, #0]
 8009abe:	2203      	movs	r2, #3
 8009ac0:	4650      	mov	r0, sl
 8009ac2:	f7f6 fb85 	bl	80001d0 <memchr>
 8009ac6:	b138      	cbz	r0, 8009ad8 <_svfiprintf_r+0x150>
 8009ac8:	9b04      	ldr	r3, [sp, #16]
 8009aca:	eba0 000a 	sub.w	r0, r0, sl
 8009ace:	2240      	movs	r2, #64	; 0x40
 8009ad0:	4082      	lsls	r2, r0
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	3401      	adds	r4, #1
 8009ad6:	9304      	str	r3, [sp, #16]
 8009ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009adc:	4825      	ldr	r0, [pc, #148]	; (8009b74 <_svfiprintf_r+0x1ec>)
 8009ade:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ae2:	2206      	movs	r2, #6
 8009ae4:	f7f6 fb74 	bl	80001d0 <memchr>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	d038      	beq.n	8009b5e <_svfiprintf_r+0x1d6>
 8009aec:	4b22      	ldr	r3, [pc, #136]	; (8009b78 <_svfiprintf_r+0x1f0>)
 8009aee:	bb1b      	cbnz	r3, 8009b38 <_svfiprintf_r+0x1b0>
 8009af0:	9b03      	ldr	r3, [sp, #12]
 8009af2:	3307      	adds	r3, #7
 8009af4:	f023 0307 	bic.w	r3, r3, #7
 8009af8:	3308      	adds	r3, #8
 8009afa:	9303      	str	r3, [sp, #12]
 8009afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009afe:	4433      	add	r3, r6
 8009b00:	9309      	str	r3, [sp, #36]	; 0x24
 8009b02:	e768      	b.n	80099d6 <_svfiprintf_r+0x4e>
 8009b04:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b08:	460c      	mov	r4, r1
 8009b0a:	2001      	movs	r0, #1
 8009b0c:	e7a6      	b.n	8009a5c <_svfiprintf_r+0xd4>
 8009b0e:	2300      	movs	r3, #0
 8009b10:	3401      	adds	r4, #1
 8009b12:	9305      	str	r3, [sp, #20]
 8009b14:	4619      	mov	r1, r3
 8009b16:	f04f 0c0a 	mov.w	ip, #10
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b20:	3a30      	subs	r2, #48	; 0x30
 8009b22:	2a09      	cmp	r2, #9
 8009b24:	d903      	bls.n	8009b2e <_svfiprintf_r+0x1a6>
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d0c6      	beq.n	8009ab8 <_svfiprintf_r+0x130>
 8009b2a:	9105      	str	r1, [sp, #20]
 8009b2c:	e7c4      	b.n	8009ab8 <_svfiprintf_r+0x130>
 8009b2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b32:	4604      	mov	r4, r0
 8009b34:	2301      	movs	r3, #1
 8009b36:	e7f0      	b.n	8009b1a <_svfiprintf_r+0x192>
 8009b38:	ab03      	add	r3, sp, #12
 8009b3a:	9300      	str	r3, [sp, #0]
 8009b3c:	462a      	mov	r2, r5
 8009b3e:	4b0f      	ldr	r3, [pc, #60]	; (8009b7c <_svfiprintf_r+0x1f4>)
 8009b40:	a904      	add	r1, sp, #16
 8009b42:	4638      	mov	r0, r7
 8009b44:	f7fd fe62 	bl	800780c <_printf_float>
 8009b48:	1c42      	adds	r2, r0, #1
 8009b4a:	4606      	mov	r6, r0
 8009b4c:	d1d6      	bne.n	8009afc <_svfiprintf_r+0x174>
 8009b4e:	89ab      	ldrh	r3, [r5, #12]
 8009b50:	065b      	lsls	r3, r3, #25
 8009b52:	f53f af2d 	bmi.w	80099b0 <_svfiprintf_r+0x28>
 8009b56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b58:	b01d      	add	sp, #116	; 0x74
 8009b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5e:	ab03      	add	r3, sp, #12
 8009b60:	9300      	str	r3, [sp, #0]
 8009b62:	462a      	mov	r2, r5
 8009b64:	4b05      	ldr	r3, [pc, #20]	; (8009b7c <_svfiprintf_r+0x1f4>)
 8009b66:	a904      	add	r1, sp, #16
 8009b68:	4638      	mov	r0, r7
 8009b6a:	f7fe f8f3 	bl	8007d54 <_printf_i>
 8009b6e:	e7eb      	b.n	8009b48 <_svfiprintf_r+0x1c0>
 8009b70:	0800a694 	.word	0x0800a694
 8009b74:	0800a69e 	.word	0x0800a69e
 8009b78:	0800780d 	.word	0x0800780d
 8009b7c:	080098d5 	.word	0x080098d5
 8009b80:	0800a69a 	.word	0x0800a69a

08009b84 <__sflush_r>:
 8009b84:	898a      	ldrh	r2, [r1, #12]
 8009b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b8a:	4605      	mov	r5, r0
 8009b8c:	0710      	lsls	r0, r2, #28
 8009b8e:	460c      	mov	r4, r1
 8009b90:	d458      	bmi.n	8009c44 <__sflush_r+0xc0>
 8009b92:	684b      	ldr	r3, [r1, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	dc05      	bgt.n	8009ba4 <__sflush_r+0x20>
 8009b98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	dc02      	bgt.n	8009ba4 <__sflush_r+0x20>
 8009b9e:	2000      	movs	r0, #0
 8009ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ba4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ba6:	2e00      	cmp	r6, #0
 8009ba8:	d0f9      	beq.n	8009b9e <__sflush_r+0x1a>
 8009baa:	2300      	movs	r3, #0
 8009bac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009bb0:	682f      	ldr	r7, [r5, #0]
 8009bb2:	6a21      	ldr	r1, [r4, #32]
 8009bb4:	602b      	str	r3, [r5, #0]
 8009bb6:	d032      	beq.n	8009c1e <__sflush_r+0x9a>
 8009bb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009bba:	89a3      	ldrh	r3, [r4, #12]
 8009bbc:	075a      	lsls	r2, r3, #29
 8009bbe:	d505      	bpl.n	8009bcc <__sflush_r+0x48>
 8009bc0:	6863      	ldr	r3, [r4, #4]
 8009bc2:	1ac0      	subs	r0, r0, r3
 8009bc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009bc6:	b10b      	cbz	r3, 8009bcc <__sflush_r+0x48>
 8009bc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009bca:	1ac0      	subs	r0, r0, r3
 8009bcc:	2300      	movs	r3, #0
 8009bce:	4602      	mov	r2, r0
 8009bd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bd2:	6a21      	ldr	r1, [r4, #32]
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b0      	blx	r6
 8009bd8:	1c43      	adds	r3, r0, #1
 8009bda:	89a3      	ldrh	r3, [r4, #12]
 8009bdc:	d106      	bne.n	8009bec <__sflush_r+0x68>
 8009bde:	6829      	ldr	r1, [r5, #0]
 8009be0:	291d      	cmp	r1, #29
 8009be2:	d82b      	bhi.n	8009c3c <__sflush_r+0xb8>
 8009be4:	4a29      	ldr	r2, [pc, #164]	; (8009c8c <__sflush_r+0x108>)
 8009be6:	410a      	asrs	r2, r1
 8009be8:	07d6      	lsls	r6, r2, #31
 8009bea:	d427      	bmi.n	8009c3c <__sflush_r+0xb8>
 8009bec:	2200      	movs	r2, #0
 8009bee:	6062      	str	r2, [r4, #4]
 8009bf0:	04d9      	lsls	r1, r3, #19
 8009bf2:	6922      	ldr	r2, [r4, #16]
 8009bf4:	6022      	str	r2, [r4, #0]
 8009bf6:	d504      	bpl.n	8009c02 <__sflush_r+0x7e>
 8009bf8:	1c42      	adds	r2, r0, #1
 8009bfa:	d101      	bne.n	8009c00 <__sflush_r+0x7c>
 8009bfc:	682b      	ldr	r3, [r5, #0]
 8009bfe:	b903      	cbnz	r3, 8009c02 <__sflush_r+0x7e>
 8009c00:	6560      	str	r0, [r4, #84]	; 0x54
 8009c02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c04:	602f      	str	r7, [r5, #0]
 8009c06:	2900      	cmp	r1, #0
 8009c08:	d0c9      	beq.n	8009b9e <__sflush_r+0x1a>
 8009c0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c0e:	4299      	cmp	r1, r3
 8009c10:	d002      	beq.n	8009c18 <__sflush_r+0x94>
 8009c12:	4628      	mov	r0, r5
 8009c14:	f7ff f9e2 	bl	8008fdc <_free_r>
 8009c18:	2000      	movs	r0, #0
 8009c1a:	6360      	str	r0, [r4, #52]	; 0x34
 8009c1c:	e7c0      	b.n	8009ba0 <__sflush_r+0x1c>
 8009c1e:	2301      	movs	r3, #1
 8009c20:	4628      	mov	r0, r5
 8009c22:	47b0      	blx	r6
 8009c24:	1c41      	adds	r1, r0, #1
 8009c26:	d1c8      	bne.n	8009bba <__sflush_r+0x36>
 8009c28:	682b      	ldr	r3, [r5, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d0c5      	beq.n	8009bba <__sflush_r+0x36>
 8009c2e:	2b1d      	cmp	r3, #29
 8009c30:	d001      	beq.n	8009c36 <__sflush_r+0xb2>
 8009c32:	2b16      	cmp	r3, #22
 8009c34:	d101      	bne.n	8009c3a <__sflush_r+0xb6>
 8009c36:	602f      	str	r7, [r5, #0]
 8009c38:	e7b1      	b.n	8009b9e <__sflush_r+0x1a>
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c40:	81a3      	strh	r3, [r4, #12]
 8009c42:	e7ad      	b.n	8009ba0 <__sflush_r+0x1c>
 8009c44:	690f      	ldr	r7, [r1, #16]
 8009c46:	2f00      	cmp	r7, #0
 8009c48:	d0a9      	beq.n	8009b9e <__sflush_r+0x1a>
 8009c4a:	0793      	lsls	r3, r2, #30
 8009c4c:	680e      	ldr	r6, [r1, #0]
 8009c4e:	bf08      	it	eq
 8009c50:	694b      	ldreq	r3, [r1, #20]
 8009c52:	600f      	str	r7, [r1, #0]
 8009c54:	bf18      	it	ne
 8009c56:	2300      	movne	r3, #0
 8009c58:	eba6 0807 	sub.w	r8, r6, r7
 8009c5c:	608b      	str	r3, [r1, #8]
 8009c5e:	f1b8 0f00 	cmp.w	r8, #0
 8009c62:	dd9c      	ble.n	8009b9e <__sflush_r+0x1a>
 8009c64:	6a21      	ldr	r1, [r4, #32]
 8009c66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009c68:	4643      	mov	r3, r8
 8009c6a:	463a      	mov	r2, r7
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	47b0      	blx	r6
 8009c70:	2800      	cmp	r0, #0
 8009c72:	dc06      	bgt.n	8009c82 <__sflush_r+0xfe>
 8009c74:	89a3      	ldrh	r3, [r4, #12]
 8009c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c7a:	81a3      	strh	r3, [r4, #12]
 8009c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c80:	e78e      	b.n	8009ba0 <__sflush_r+0x1c>
 8009c82:	4407      	add	r7, r0
 8009c84:	eba8 0800 	sub.w	r8, r8, r0
 8009c88:	e7e9      	b.n	8009c5e <__sflush_r+0xda>
 8009c8a:	bf00      	nop
 8009c8c:	dfbffffe 	.word	0xdfbffffe

08009c90 <_fflush_r>:
 8009c90:	b538      	push	{r3, r4, r5, lr}
 8009c92:	690b      	ldr	r3, [r1, #16]
 8009c94:	4605      	mov	r5, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	b913      	cbnz	r3, 8009ca0 <_fflush_r+0x10>
 8009c9a:	2500      	movs	r5, #0
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ca0:	b118      	cbz	r0, 8009caa <_fflush_r+0x1a>
 8009ca2:	6a03      	ldr	r3, [r0, #32]
 8009ca4:	b90b      	cbnz	r3, 8009caa <_fflush_r+0x1a>
 8009ca6:	f7fe fa03 	bl	80080b0 <__sinit>
 8009caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d0f3      	beq.n	8009c9a <_fflush_r+0xa>
 8009cb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009cb4:	07d0      	lsls	r0, r2, #31
 8009cb6:	d404      	bmi.n	8009cc2 <_fflush_r+0x32>
 8009cb8:	0599      	lsls	r1, r3, #22
 8009cba:	d402      	bmi.n	8009cc2 <_fflush_r+0x32>
 8009cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cbe:	f7fe fb0e 	bl	80082de <__retarget_lock_acquire_recursive>
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	4621      	mov	r1, r4
 8009cc6:	f7ff ff5d 	bl	8009b84 <__sflush_r>
 8009cca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ccc:	07da      	lsls	r2, r3, #31
 8009cce:	4605      	mov	r5, r0
 8009cd0:	d4e4      	bmi.n	8009c9c <_fflush_r+0xc>
 8009cd2:	89a3      	ldrh	r3, [r4, #12]
 8009cd4:	059b      	lsls	r3, r3, #22
 8009cd6:	d4e1      	bmi.n	8009c9c <_fflush_r+0xc>
 8009cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cda:	f7fe fb01 	bl	80082e0 <__retarget_lock_release_recursive>
 8009cde:	e7dd      	b.n	8009c9c <_fflush_r+0xc>

08009ce0 <memmove>:
 8009ce0:	4288      	cmp	r0, r1
 8009ce2:	b510      	push	{r4, lr}
 8009ce4:	eb01 0402 	add.w	r4, r1, r2
 8009ce8:	d902      	bls.n	8009cf0 <memmove+0x10>
 8009cea:	4284      	cmp	r4, r0
 8009cec:	4623      	mov	r3, r4
 8009cee:	d807      	bhi.n	8009d00 <memmove+0x20>
 8009cf0:	1e43      	subs	r3, r0, #1
 8009cf2:	42a1      	cmp	r1, r4
 8009cf4:	d008      	beq.n	8009d08 <memmove+0x28>
 8009cf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cfe:	e7f8      	b.n	8009cf2 <memmove+0x12>
 8009d00:	4402      	add	r2, r0
 8009d02:	4601      	mov	r1, r0
 8009d04:	428a      	cmp	r2, r1
 8009d06:	d100      	bne.n	8009d0a <memmove+0x2a>
 8009d08:	bd10      	pop	{r4, pc}
 8009d0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d12:	e7f7      	b.n	8009d04 <memmove+0x24>

08009d14 <_sbrk_r>:
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4d06      	ldr	r5, [pc, #24]	; (8009d30 <_sbrk_r+0x1c>)
 8009d18:	2300      	movs	r3, #0
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	4608      	mov	r0, r1
 8009d1e:	602b      	str	r3, [r5, #0]
 8009d20:	f7f7 fe30 	bl	8001984 <_sbrk>
 8009d24:	1c43      	adds	r3, r0, #1
 8009d26:	d102      	bne.n	8009d2e <_sbrk_r+0x1a>
 8009d28:	682b      	ldr	r3, [r5, #0]
 8009d2a:	b103      	cbz	r3, 8009d2e <_sbrk_r+0x1a>
 8009d2c:	6023      	str	r3, [r4, #0]
 8009d2e:	bd38      	pop	{r3, r4, r5, pc}
 8009d30:	200005a8 	.word	0x200005a8

08009d34 <memcpy>:
 8009d34:	440a      	add	r2, r1
 8009d36:	4291      	cmp	r1, r2
 8009d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d3c:	d100      	bne.n	8009d40 <memcpy+0xc>
 8009d3e:	4770      	bx	lr
 8009d40:	b510      	push	{r4, lr}
 8009d42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d4a:	4291      	cmp	r1, r2
 8009d4c:	d1f9      	bne.n	8009d42 <memcpy+0xe>
 8009d4e:	bd10      	pop	{r4, pc}

08009d50 <__assert_func>:
 8009d50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d52:	4614      	mov	r4, r2
 8009d54:	461a      	mov	r2, r3
 8009d56:	4b09      	ldr	r3, [pc, #36]	; (8009d7c <__assert_func+0x2c>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4605      	mov	r5, r0
 8009d5c:	68d8      	ldr	r0, [r3, #12]
 8009d5e:	b14c      	cbz	r4, 8009d74 <__assert_func+0x24>
 8009d60:	4b07      	ldr	r3, [pc, #28]	; (8009d80 <__assert_func+0x30>)
 8009d62:	9100      	str	r1, [sp, #0]
 8009d64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d68:	4906      	ldr	r1, [pc, #24]	; (8009d84 <__assert_func+0x34>)
 8009d6a:	462b      	mov	r3, r5
 8009d6c:	f000 f872 	bl	8009e54 <fiprintf>
 8009d70:	f000 f882 	bl	8009e78 <abort>
 8009d74:	4b04      	ldr	r3, [pc, #16]	; (8009d88 <__assert_func+0x38>)
 8009d76:	461c      	mov	r4, r3
 8009d78:	e7f3      	b.n	8009d62 <__assert_func+0x12>
 8009d7a:	bf00      	nop
 8009d7c:	20000068 	.word	0x20000068
 8009d80:	0800a6af 	.word	0x0800a6af
 8009d84:	0800a6bc 	.word	0x0800a6bc
 8009d88:	0800a6ea 	.word	0x0800a6ea

08009d8c <_calloc_r>:
 8009d8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009d8e:	fba1 2402 	umull	r2, r4, r1, r2
 8009d92:	b94c      	cbnz	r4, 8009da8 <_calloc_r+0x1c>
 8009d94:	4611      	mov	r1, r2
 8009d96:	9201      	str	r2, [sp, #4]
 8009d98:	f7ff f994 	bl	80090c4 <_malloc_r>
 8009d9c:	9a01      	ldr	r2, [sp, #4]
 8009d9e:	4605      	mov	r5, r0
 8009da0:	b930      	cbnz	r0, 8009db0 <_calloc_r+0x24>
 8009da2:	4628      	mov	r0, r5
 8009da4:	b003      	add	sp, #12
 8009da6:	bd30      	pop	{r4, r5, pc}
 8009da8:	220c      	movs	r2, #12
 8009daa:	6002      	str	r2, [r0, #0]
 8009dac:	2500      	movs	r5, #0
 8009dae:	e7f8      	b.n	8009da2 <_calloc_r+0x16>
 8009db0:	4621      	mov	r1, r4
 8009db2:	f7fe fa16 	bl	80081e2 <memset>
 8009db6:	e7f4      	b.n	8009da2 <_calloc_r+0x16>

08009db8 <__ascii_mbtowc>:
 8009db8:	b082      	sub	sp, #8
 8009dba:	b901      	cbnz	r1, 8009dbe <__ascii_mbtowc+0x6>
 8009dbc:	a901      	add	r1, sp, #4
 8009dbe:	b142      	cbz	r2, 8009dd2 <__ascii_mbtowc+0x1a>
 8009dc0:	b14b      	cbz	r3, 8009dd6 <__ascii_mbtowc+0x1e>
 8009dc2:	7813      	ldrb	r3, [r2, #0]
 8009dc4:	600b      	str	r3, [r1, #0]
 8009dc6:	7812      	ldrb	r2, [r2, #0]
 8009dc8:	1e10      	subs	r0, r2, #0
 8009dca:	bf18      	it	ne
 8009dcc:	2001      	movne	r0, #1
 8009dce:	b002      	add	sp, #8
 8009dd0:	4770      	bx	lr
 8009dd2:	4610      	mov	r0, r2
 8009dd4:	e7fb      	b.n	8009dce <__ascii_mbtowc+0x16>
 8009dd6:	f06f 0001 	mvn.w	r0, #1
 8009dda:	e7f8      	b.n	8009dce <__ascii_mbtowc+0x16>

08009ddc <_realloc_r>:
 8009ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de0:	4680      	mov	r8, r0
 8009de2:	4614      	mov	r4, r2
 8009de4:	460e      	mov	r6, r1
 8009de6:	b921      	cbnz	r1, 8009df2 <_realloc_r+0x16>
 8009de8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dec:	4611      	mov	r1, r2
 8009dee:	f7ff b969 	b.w	80090c4 <_malloc_r>
 8009df2:	b92a      	cbnz	r2, 8009e00 <_realloc_r+0x24>
 8009df4:	f7ff f8f2 	bl	8008fdc <_free_r>
 8009df8:	4625      	mov	r5, r4
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e00:	f000 f841 	bl	8009e86 <_malloc_usable_size_r>
 8009e04:	4284      	cmp	r4, r0
 8009e06:	4607      	mov	r7, r0
 8009e08:	d802      	bhi.n	8009e10 <_realloc_r+0x34>
 8009e0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009e0e:	d812      	bhi.n	8009e36 <_realloc_r+0x5a>
 8009e10:	4621      	mov	r1, r4
 8009e12:	4640      	mov	r0, r8
 8009e14:	f7ff f956 	bl	80090c4 <_malloc_r>
 8009e18:	4605      	mov	r5, r0
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d0ed      	beq.n	8009dfa <_realloc_r+0x1e>
 8009e1e:	42bc      	cmp	r4, r7
 8009e20:	4622      	mov	r2, r4
 8009e22:	4631      	mov	r1, r6
 8009e24:	bf28      	it	cs
 8009e26:	463a      	movcs	r2, r7
 8009e28:	f7ff ff84 	bl	8009d34 <memcpy>
 8009e2c:	4631      	mov	r1, r6
 8009e2e:	4640      	mov	r0, r8
 8009e30:	f7ff f8d4 	bl	8008fdc <_free_r>
 8009e34:	e7e1      	b.n	8009dfa <_realloc_r+0x1e>
 8009e36:	4635      	mov	r5, r6
 8009e38:	e7df      	b.n	8009dfa <_realloc_r+0x1e>

08009e3a <__ascii_wctomb>:
 8009e3a:	b149      	cbz	r1, 8009e50 <__ascii_wctomb+0x16>
 8009e3c:	2aff      	cmp	r2, #255	; 0xff
 8009e3e:	bf85      	ittet	hi
 8009e40:	238a      	movhi	r3, #138	; 0x8a
 8009e42:	6003      	strhi	r3, [r0, #0]
 8009e44:	700a      	strbls	r2, [r1, #0]
 8009e46:	f04f 30ff 	movhi.w	r0, #4294967295
 8009e4a:	bf98      	it	ls
 8009e4c:	2001      	movls	r0, #1
 8009e4e:	4770      	bx	lr
 8009e50:	4608      	mov	r0, r1
 8009e52:	4770      	bx	lr

08009e54 <fiprintf>:
 8009e54:	b40e      	push	{r1, r2, r3}
 8009e56:	b503      	push	{r0, r1, lr}
 8009e58:	4601      	mov	r1, r0
 8009e5a:	ab03      	add	r3, sp, #12
 8009e5c:	4805      	ldr	r0, [pc, #20]	; (8009e74 <fiprintf+0x20>)
 8009e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e62:	6800      	ldr	r0, [r0, #0]
 8009e64:	9301      	str	r3, [sp, #4]
 8009e66:	f000 f83f 	bl	8009ee8 <_vfiprintf_r>
 8009e6a:	b002      	add	sp, #8
 8009e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e70:	b003      	add	sp, #12
 8009e72:	4770      	bx	lr
 8009e74:	20000068 	.word	0x20000068

08009e78 <abort>:
 8009e78:	b508      	push	{r3, lr}
 8009e7a:	2006      	movs	r0, #6
 8009e7c:	f000 fa0c 	bl	800a298 <raise>
 8009e80:	2001      	movs	r0, #1
 8009e82:	f7f7 fd07 	bl	8001894 <_exit>

08009e86 <_malloc_usable_size_r>:
 8009e86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e8a:	1f18      	subs	r0, r3, #4
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	bfbc      	itt	lt
 8009e90:	580b      	ldrlt	r3, [r1, r0]
 8009e92:	18c0      	addlt	r0, r0, r3
 8009e94:	4770      	bx	lr

08009e96 <__sfputc_r>:
 8009e96:	6893      	ldr	r3, [r2, #8]
 8009e98:	3b01      	subs	r3, #1
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	b410      	push	{r4}
 8009e9e:	6093      	str	r3, [r2, #8]
 8009ea0:	da08      	bge.n	8009eb4 <__sfputc_r+0x1e>
 8009ea2:	6994      	ldr	r4, [r2, #24]
 8009ea4:	42a3      	cmp	r3, r4
 8009ea6:	db01      	blt.n	8009eac <__sfputc_r+0x16>
 8009ea8:	290a      	cmp	r1, #10
 8009eaa:	d103      	bne.n	8009eb4 <__sfputc_r+0x1e>
 8009eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb0:	f000 b934 	b.w	800a11c <__swbuf_r>
 8009eb4:	6813      	ldr	r3, [r2, #0]
 8009eb6:	1c58      	adds	r0, r3, #1
 8009eb8:	6010      	str	r0, [r2, #0]
 8009eba:	7019      	strb	r1, [r3, #0]
 8009ebc:	4608      	mov	r0, r1
 8009ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <__sfputs_r>:
 8009ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec6:	4606      	mov	r6, r0
 8009ec8:	460f      	mov	r7, r1
 8009eca:	4614      	mov	r4, r2
 8009ecc:	18d5      	adds	r5, r2, r3
 8009ece:	42ac      	cmp	r4, r5
 8009ed0:	d101      	bne.n	8009ed6 <__sfputs_r+0x12>
 8009ed2:	2000      	movs	r0, #0
 8009ed4:	e007      	b.n	8009ee6 <__sfputs_r+0x22>
 8009ed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eda:	463a      	mov	r2, r7
 8009edc:	4630      	mov	r0, r6
 8009ede:	f7ff ffda 	bl	8009e96 <__sfputc_r>
 8009ee2:	1c43      	adds	r3, r0, #1
 8009ee4:	d1f3      	bne.n	8009ece <__sfputs_r+0xa>
 8009ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ee8 <_vfiprintf_r>:
 8009ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	460d      	mov	r5, r1
 8009eee:	b09d      	sub	sp, #116	; 0x74
 8009ef0:	4614      	mov	r4, r2
 8009ef2:	4698      	mov	r8, r3
 8009ef4:	4606      	mov	r6, r0
 8009ef6:	b118      	cbz	r0, 8009f00 <_vfiprintf_r+0x18>
 8009ef8:	6a03      	ldr	r3, [r0, #32]
 8009efa:	b90b      	cbnz	r3, 8009f00 <_vfiprintf_r+0x18>
 8009efc:	f7fe f8d8 	bl	80080b0 <__sinit>
 8009f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f02:	07d9      	lsls	r1, r3, #31
 8009f04:	d405      	bmi.n	8009f12 <_vfiprintf_r+0x2a>
 8009f06:	89ab      	ldrh	r3, [r5, #12]
 8009f08:	059a      	lsls	r2, r3, #22
 8009f0a:	d402      	bmi.n	8009f12 <_vfiprintf_r+0x2a>
 8009f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f0e:	f7fe f9e6 	bl	80082de <__retarget_lock_acquire_recursive>
 8009f12:	89ab      	ldrh	r3, [r5, #12]
 8009f14:	071b      	lsls	r3, r3, #28
 8009f16:	d501      	bpl.n	8009f1c <_vfiprintf_r+0x34>
 8009f18:	692b      	ldr	r3, [r5, #16]
 8009f1a:	b99b      	cbnz	r3, 8009f44 <_vfiprintf_r+0x5c>
 8009f1c:	4629      	mov	r1, r5
 8009f1e:	4630      	mov	r0, r6
 8009f20:	f000 f93a 	bl	800a198 <__swsetup_r>
 8009f24:	b170      	cbz	r0, 8009f44 <_vfiprintf_r+0x5c>
 8009f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f28:	07dc      	lsls	r4, r3, #31
 8009f2a:	d504      	bpl.n	8009f36 <_vfiprintf_r+0x4e>
 8009f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f30:	b01d      	add	sp, #116	; 0x74
 8009f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f36:	89ab      	ldrh	r3, [r5, #12]
 8009f38:	0598      	lsls	r0, r3, #22
 8009f3a:	d4f7      	bmi.n	8009f2c <_vfiprintf_r+0x44>
 8009f3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f3e:	f7fe f9cf 	bl	80082e0 <__retarget_lock_release_recursive>
 8009f42:	e7f3      	b.n	8009f2c <_vfiprintf_r+0x44>
 8009f44:	2300      	movs	r3, #0
 8009f46:	9309      	str	r3, [sp, #36]	; 0x24
 8009f48:	2320      	movs	r3, #32
 8009f4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f52:	2330      	movs	r3, #48	; 0x30
 8009f54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a108 <_vfiprintf_r+0x220>
 8009f58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f5c:	f04f 0901 	mov.w	r9, #1
 8009f60:	4623      	mov	r3, r4
 8009f62:	469a      	mov	sl, r3
 8009f64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f68:	b10a      	cbz	r2, 8009f6e <_vfiprintf_r+0x86>
 8009f6a:	2a25      	cmp	r2, #37	; 0x25
 8009f6c:	d1f9      	bne.n	8009f62 <_vfiprintf_r+0x7a>
 8009f6e:	ebba 0b04 	subs.w	fp, sl, r4
 8009f72:	d00b      	beq.n	8009f8c <_vfiprintf_r+0xa4>
 8009f74:	465b      	mov	r3, fp
 8009f76:	4622      	mov	r2, r4
 8009f78:	4629      	mov	r1, r5
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	f7ff ffa2 	bl	8009ec4 <__sfputs_r>
 8009f80:	3001      	adds	r0, #1
 8009f82:	f000 80a9 	beq.w	800a0d8 <_vfiprintf_r+0x1f0>
 8009f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f88:	445a      	add	r2, fp
 8009f8a:	9209      	str	r2, [sp, #36]	; 0x24
 8009f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f000 80a1 	beq.w	800a0d8 <_vfiprintf_r+0x1f0>
 8009f96:	2300      	movs	r3, #0
 8009f98:	f04f 32ff 	mov.w	r2, #4294967295
 8009f9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fa0:	f10a 0a01 	add.w	sl, sl, #1
 8009fa4:	9304      	str	r3, [sp, #16]
 8009fa6:	9307      	str	r3, [sp, #28]
 8009fa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009fac:	931a      	str	r3, [sp, #104]	; 0x68
 8009fae:	4654      	mov	r4, sl
 8009fb0:	2205      	movs	r2, #5
 8009fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fb6:	4854      	ldr	r0, [pc, #336]	; (800a108 <_vfiprintf_r+0x220>)
 8009fb8:	f7f6 f90a 	bl	80001d0 <memchr>
 8009fbc:	9a04      	ldr	r2, [sp, #16]
 8009fbe:	b9d8      	cbnz	r0, 8009ff8 <_vfiprintf_r+0x110>
 8009fc0:	06d1      	lsls	r1, r2, #27
 8009fc2:	bf44      	itt	mi
 8009fc4:	2320      	movmi	r3, #32
 8009fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fca:	0713      	lsls	r3, r2, #28
 8009fcc:	bf44      	itt	mi
 8009fce:	232b      	movmi	r3, #43	; 0x2b
 8009fd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8009fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8009fda:	d015      	beq.n	800a008 <_vfiprintf_r+0x120>
 8009fdc:	9a07      	ldr	r2, [sp, #28]
 8009fde:	4654      	mov	r4, sl
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	f04f 0c0a 	mov.w	ip, #10
 8009fe6:	4621      	mov	r1, r4
 8009fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fec:	3b30      	subs	r3, #48	; 0x30
 8009fee:	2b09      	cmp	r3, #9
 8009ff0:	d94d      	bls.n	800a08e <_vfiprintf_r+0x1a6>
 8009ff2:	b1b0      	cbz	r0, 800a022 <_vfiprintf_r+0x13a>
 8009ff4:	9207      	str	r2, [sp, #28]
 8009ff6:	e014      	b.n	800a022 <_vfiprintf_r+0x13a>
 8009ff8:	eba0 0308 	sub.w	r3, r0, r8
 8009ffc:	fa09 f303 	lsl.w	r3, r9, r3
 800a000:	4313      	orrs	r3, r2
 800a002:	9304      	str	r3, [sp, #16]
 800a004:	46a2      	mov	sl, r4
 800a006:	e7d2      	b.n	8009fae <_vfiprintf_r+0xc6>
 800a008:	9b03      	ldr	r3, [sp, #12]
 800a00a:	1d19      	adds	r1, r3, #4
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	9103      	str	r1, [sp, #12]
 800a010:	2b00      	cmp	r3, #0
 800a012:	bfbb      	ittet	lt
 800a014:	425b      	neglt	r3, r3
 800a016:	f042 0202 	orrlt.w	r2, r2, #2
 800a01a:	9307      	strge	r3, [sp, #28]
 800a01c:	9307      	strlt	r3, [sp, #28]
 800a01e:	bfb8      	it	lt
 800a020:	9204      	strlt	r2, [sp, #16]
 800a022:	7823      	ldrb	r3, [r4, #0]
 800a024:	2b2e      	cmp	r3, #46	; 0x2e
 800a026:	d10c      	bne.n	800a042 <_vfiprintf_r+0x15a>
 800a028:	7863      	ldrb	r3, [r4, #1]
 800a02a:	2b2a      	cmp	r3, #42	; 0x2a
 800a02c:	d134      	bne.n	800a098 <_vfiprintf_r+0x1b0>
 800a02e:	9b03      	ldr	r3, [sp, #12]
 800a030:	1d1a      	adds	r2, r3, #4
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	9203      	str	r2, [sp, #12]
 800a036:	2b00      	cmp	r3, #0
 800a038:	bfb8      	it	lt
 800a03a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a03e:	3402      	adds	r4, #2
 800a040:	9305      	str	r3, [sp, #20]
 800a042:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a118 <_vfiprintf_r+0x230>
 800a046:	7821      	ldrb	r1, [r4, #0]
 800a048:	2203      	movs	r2, #3
 800a04a:	4650      	mov	r0, sl
 800a04c:	f7f6 f8c0 	bl	80001d0 <memchr>
 800a050:	b138      	cbz	r0, 800a062 <_vfiprintf_r+0x17a>
 800a052:	9b04      	ldr	r3, [sp, #16]
 800a054:	eba0 000a 	sub.w	r0, r0, sl
 800a058:	2240      	movs	r2, #64	; 0x40
 800a05a:	4082      	lsls	r2, r0
 800a05c:	4313      	orrs	r3, r2
 800a05e:	3401      	adds	r4, #1
 800a060:	9304      	str	r3, [sp, #16]
 800a062:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a066:	4829      	ldr	r0, [pc, #164]	; (800a10c <_vfiprintf_r+0x224>)
 800a068:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a06c:	2206      	movs	r2, #6
 800a06e:	f7f6 f8af 	bl	80001d0 <memchr>
 800a072:	2800      	cmp	r0, #0
 800a074:	d03f      	beq.n	800a0f6 <_vfiprintf_r+0x20e>
 800a076:	4b26      	ldr	r3, [pc, #152]	; (800a110 <_vfiprintf_r+0x228>)
 800a078:	bb1b      	cbnz	r3, 800a0c2 <_vfiprintf_r+0x1da>
 800a07a:	9b03      	ldr	r3, [sp, #12]
 800a07c:	3307      	adds	r3, #7
 800a07e:	f023 0307 	bic.w	r3, r3, #7
 800a082:	3308      	adds	r3, #8
 800a084:	9303      	str	r3, [sp, #12]
 800a086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a088:	443b      	add	r3, r7
 800a08a:	9309      	str	r3, [sp, #36]	; 0x24
 800a08c:	e768      	b.n	8009f60 <_vfiprintf_r+0x78>
 800a08e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a092:	460c      	mov	r4, r1
 800a094:	2001      	movs	r0, #1
 800a096:	e7a6      	b.n	8009fe6 <_vfiprintf_r+0xfe>
 800a098:	2300      	movs	r3, #0
 800a09a:	3401      	adds	r4, #1
 800a09c:	9305      	str	r3, [sp, #20]
 800a09e:	4619      	mov	r1, r3
 800a0a0:	f04f 0c0a 	mov.w	ip, #10
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0aa:	3a30      	subs	r2, #48	; 0x30
 800a0ac:	2a09      	cmp	r2, #9
 800a0ae:	d903      	bls.n	800a0b8 <_vfiprintf_r+0x1d0>
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d0c6      	beq.n	800a042 <_vfiprintf_r+0x15a>
 800a0b4:	9105      	str	r1, [sp, #20]
 800a0b6:	e7c4      	b.n	800a042 <_vfiprintf_r+0x15a>
 800a0b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0bc:	4604      	mov	r4, r0
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e7f0      	b.n	800a0a4 <_vfiprintf_r+0x1bc>
 800a0c2:	ab03      	add	r3, sp, #12
 800a0c4:	9300      	str	r3, [sp, #0]
 800a0c6:	462a      	mov	r2, r5
 800a0c8:	4b12      	ldr	r3, [pc, #72]	; (800a114 <_vfiprintf_r+0x22c>)
 800a0ca:	a904      	add	r1, sp, #16
 800a0cc:	4630      	mov	r0, r6
 800a0ce:	f7fd fb9d 	bl	800780c <_printf_float>
 800a0d2:	4607      	mov	r7, r0
 800a0d4:	1c78      	adds	r0, r7, #1
 800a0d6:	d1d6      	bne.n	800a086 <_vfiprintf_r+0x19e>
 800a0d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0da:	07d9      	lsls	r1, r3, #31
 800a0dc:	d405      	bmi.n	800a0ea <_vfiprintf_r+0x202>
 800a0de:	89ab      	ldrh	r3, [r5, #12]
 800a0e0:	059a      	lsls	r2, r3, #22
 800a0e2:	d402      	bmi.n	800a0ea <_vfiprintf_r+0x202>
 800a0e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0e6:	f7fe f8fb 	bl	80082e0 <__retarget_lock_release_recursive>
 800a0ea:	89ab      	ldrh	r3, [r5, #12]
 800a0ec:	065b      	lsls	r3, r3, #25
 800a0ee:	f53f af1d 	bmi.w	8009f2c <_vfiprintf_r+0x44>
 800a0f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0f4:	e71c      	b.n	8009f30 <_vfiprintf_r+0x48>
 800a0f6:	ab03      	add	r3, sp, #12
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	462a      	mov	r2, r5
 800a0fc:	4b05      	ldr	r3, [pc, #20]	; (800a114 <_vfiprintf_r+0x22c>)
 800a0fe:	a904      	add	r1, sp, #16
 800a100:	4630      	mov	r0, r6
 800a102:	f7fd fe27 	bl	8007d54 <_printf_i>
 800a106:	e7e4      	b.n	800a0d2 <_vfiprintf_r+0x1ea>
 800a108:	0800a694 	.word	0x0800a694
 800a10c:	0800a69e 	.word	0x0800a69e
 800a110:	0800780d 	.word	0x0800780d
 800a114:	08009ec5 	.word	0x08009ec5
 800a118:	0800a69a 	.word	0x0800a69a

0800a11c <__swbuf_r>:
 800a11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a11e:	460e      	mov	r6, r1
 800a120:	4614      	mov	r4, r2
 800a122:	4605      	mov	r5, r0
 800a124:	b118      	cbz	r0, 800a12e <__swbuf_r+0x12>
 800a126:	6a03      	ldr	r3, [r0, #32]
 800a128:	b90b      	cbnz	r3, 800a12e <__swbuf_r+0x12>
 800a12a:	f7fd ffc1 	bl	80080b0 <__sinit>
 800a12e:	69a3      	ldr	r3, [r4, #24]
 800a130:	60a3      	str	r3, [r4, #8]
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	071a      	lsls	r2, r3, #28
 800a136:	d525      	bpl.n	800a184 <__swbuf_r+0x68>
 800a138:	6923      	ldr	r3, [r4, #16]
 800a13a:	b31b      	cbz	r3, 800a184 <__swbuf_r+0x68>
 800a13c:	6823      	ldr	r3, [r4, #0]
 800a13e:	6922      	ldr	r2, [r4, #16]
 800a140:	1a98      	subs	r0, r3, r2
 800a142:	6963      	ldr	r3, [r4, #20]
 800a144:	b2f6      	uxtb	r6, r6
 800a146:	4283      	cmp	r3, r0
 800a148:	4637      	mov	r7, r6
 800a14a:	dc04      	bgt.n	800a156 <__swbuf_r+0x3a>
 800a14c:	4621      	mov	r1, r4
 800a14e:	4628      	mov	r0, r5
 800a150:	f7ff fd9e 	bl	8009c90 <_fflush_r>
 800a154:	b9e0      	cbnz	r0, 800a190 <__swbuf_r+0x74>
 800a156:	68a3      	ldr	r3, [r4, #8]
 800a158:	3b01      	subs	r3, #1
 800a15a:	60a3      	str	r3, [r4, #8]
 800a15c:	6823      	ldr	r3, [r4, #0]
 800a15e:	1c5a      	adds	r2, r3, #1
 800a160:	6022      	str	r2, [r4, #0]
 800a162:	701e      	strb	r6, [r3, #0]
 800a164:	6962      	ldr	r2, [r4, #20]
 800a166:	1c43      	adds	r3, r0, #1
 800a168:	429a      	cmp	r2, r3
 800a16a:	d004      	beq.n	800a176 <__swbuf_r+0x5a>
 800a16c:	89a3      	ldrh	r3, [r4, #12]
 800a16e:	07db      	lsls	r3, r3, #31
 800a170:	d506      	bpl.n	800a180 <__swbuf_r+0x64>
 800a172:	2e0a      	cmp	r6, #10
 800a174:	d104      	bne.n	800a180 <__swbuf_r+0x64>
 800a176:	4621      	mov	r1, r4
 800a178:	4628      	mov	r0, r5
 800a17a:	f7ff fd89 	bl	8009c90 <_fflush_r>
 800a17e:	b938      	cbnz	r0, 800a190 <__swbuf_r+0x74>
 800a180:	4638      	mov	r0, r7
 800a182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a184:	4621      	mov	r1, r4
 800a186:	4628      	mov	r0, r5
 800a188:	f000 f806 	bl	800a198 <__swsetup_r>
 800a18c:	2800      	cmp	r0, #0
 800a18e:	d0d5      	beq.n	800a13c <__swbuf_r+0x20>
 800a190:	f04f 37ff 	mov.w	r7, #4294967295
 800a194:	e7f4      	b.n	800a180 <__swbuf_r+0x64>
	...

0800a198 <__swsetup_r>:
 800a198:	b538      	push	{r3, r4, r5, lr}
 800a19a:	4b2a      	ldr	r3, [pc, #168]	; (800a244 <__swsetup_r+0xac>)
 800a19c:	4605      	mov	r5, r0
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	b118      	cbz	r0, 800a1ac <__swsetup_r+0x14>
 800a1a4:	6a03      	ldr	r3, [r0, #32]
 800a1a6:	b90b      	cbnz	r3, 800a1ac <__swsetup_r+0x14>
 800a1a8:	f7fd ff82 	bl	80080b0 <__sinit>
 800a1ac:	89a3      	ldrh	r3, [r4, #12]
 800a1ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1b2:	0718      	lsls	r0, r3, #28
 800a1b4:	d422      	bmi.n	800a1fc <__swsetup_r+0x64>
 800a1b6:	06d9      	lsls	r1, r3, #27
 800a1b8:	d407      	bmi.n	800a1ca <__swsetup_r+0x32>
 800a1ba:	2309      	movs	r3, #9
 800a1bc:	602b      	str	r3, [r5, #0]
 800a1be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a1c2:	81a3      	strh	r3, [r4, #12]
 800a1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c8:	e034      	b.n	800a234 <__swsetup_r+0x9c>
 800a1ca:	0758      	lsls	r0, r3, #29
 800a1cc:	d512      	bpl.n	800a1f4 <__swsetup_r+0x5c>
 800a1ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1d0:	b141      	cbz	r1, 800a1e4 <__swsetup_r+0x4c>
 800a1d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1d6:	4299      	cmp	r1, r3
 800a1d8:	d002      	beq.n	800a1e0 <__swsetup_r+0x48>
 800a1da:	4628      	mov	r0, r5
 800a1dc:	f7fe fefe 	bl	8008fdc <_free_r>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	6363      	str	r3, [r4, #52]	; 0x34
 800a1e4:	89a3      	ldrh	r3, [r4, #12]
 800a1e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a1ea:	81a3      	strh	r3, [r4, #12]
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	6063      	str	r3, [r4, #4]
 800a1f0:	6923      	ldr	r3, [r4, #16]
 800a1f2:	6023      	str	r3, [r4, #0]
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	f043 0308 	orr.w	r3, r3, #8
 800a1fa:	81a3      	strh	r3, [r4, #12]
 800a1fc:	6923      	ldr	r3, [r4, #16]
 800a1fe:	b94b      	cbnz	r3, 800a214 <__swsetup_r+0x7c>
 800a200:	89a3      	ldrh	r3, [r4, #12]
 800a202:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a20a:	d003      	beq.n	800a214 <__swsetup_r+0x7c>
 800a20c:	4621      	mov	r1, r4
 800a20e:	4628      	mov	r0, r5
 800a210:	f000 f884 	bl	800a31c <__smakebuf_r>
 800a214:	89a0      	ldrh	r0, [r4, #12]
 800a216:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a21a:	f010 0301 	ands.w	r3, r0, #1
 800a21e:	d00a      	beq.n	800a236 <__swsetup_r+0x9e>
 800a220:	2300      	movs	r3, #0
 800a222:	60a3      	str	r3, [r4, #8]
 800a224:	6963      	ldr	r3, [r4, #20]
 800a226:	425b      	negs	r3, r3
 800a228:	61a3      	str	r3, [r4, #24]
 800a22a:	6923      	ldr	r3, [r4, #16]
 800a22c:	b943      	cbnz	r3, 800a240 <__swsetup_r+0xa8>
 800a22e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a232:	d1c4      	bne.n	800a1be <__swsetup_r+0x26>
 800a234:	bd38      	pop	{r3, r4, r5, pc}
 800a236:	0781      	lsls	r1, r0, #30
 800a238:	bf58      	it	pl
 800a23a:	6963      	ldrpl	r3, [r4, #20]
 800a23c:	60a3      	str	r3, [r4, #8]
 800a23e:	e7f4      	b.n	800a22a <__swsetup_r+0x92>
 800a240:	2000      	movs	r0, #0
 800a242:	e7f7      	b.n	800a234 <__swsetup_r+0x9c>
 800a244:	20000068 	.word	0x20000068

0800a248 <_raise_r>:
 800a248:	291f      	cmp	r1, #31
 800a24a:	b538      	push	{r3, r4, r5, lr}
 800a24c:	4604      	mov	r4, r0
 800a24e:	460d      	mov	r5, r1
 800a250:	d904      	bls.n	800a25c <_raise_r+0x14>
 800a252:	2316      	movs	r3, #22
 800a254:	6003      	str	r3, [r0, #0]
 800a256:	f04f 30ff 	mov.w	r0, #4294967295
 800a25a:	bd38      	pop	{r3, r4, r5, pc}
 800a25c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a25e:	b112      	cbz	r2, 800a266 <_raise_r+0x1e>
 800a260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a264:	b94b      	cbnz	r3, 800a27a <_raise_r+0x32>
 800a266:	4620      	mov	r0, r4
 800a268:	f000 f830 	bl	800a2cc <_getpid_r>
 800a26c:	462a      	mov	r2, r5
 800a26e:	4601      	mov	r1, r0
 800a270:	4620      	mov	r0, r4
 800a272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a276:	f000 b817 	b.w	800a2a8 <_kill_r>
 800a27a:	2b01      	cmp	r3, #1
 800a27c:	d00a      	beq.n	800a294 <_raise_r+0x4c>
 800a27e:	1c59      	adds	r1, r3, #1
 800a280:	d103      	bne.n	800a28a <_raise_r+0x42>
 800a282:	2316      	movs	r3, #22
 800a284:	6003      	str	r3, [r0, #0]
 800a286:	2001      	movs	r0, #1
 800a288:	e7e7      	b.n	800a25a <_raise_r+0x12>
 800a28a:	2400      	movs	r4, #0
 800a28c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a290:	4628      	mov	r0, r5
 800a292:	4798      	blx	r3
 800a294:	2000      	movs	r0, #0
 800a296:	e7e0      	b.n	800a25a <_raise_r+0x12>

0800a298 <raise>:
 800a298:	4b02      	ldr	r3, [pc, #8]	; (800a2a4 <raise+0xc>)
 800a29a:	4601      	mov	r1, r0
 800a29c:	6818      	ldr	r0, [r3, #0]
 800a29e:	f7ff bfd3 	b.w	800a248 <_raise_r>
 800a2a2:	bf00      	nop
 800a2a4:	20000068 	.word	0x20000068

0800a2a8 <_kill_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4d07      	ldr	r5, [pc, #28]	; (800a2c8 <_kill_r+0x20>)
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4608      	mov	r0, r1
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	602b      	str	r3, [r5, #0]
 800a2b6:	f7f7 fadd 	bl	8001874 <_kill>
 800a2ba:	1c43      	adds	r3, r0, #1
 800a2bc:	d102      	bne.n	800a2c4 <_kill_r+0x1c>
 800a2be:	682b      	ldr	r3, [r5, #0]
 800a2c0:	b103      	cbz	r3, 800a2c4 <_kill_r+0x1c>
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
 800a2c6:	bf00      	nop
 800a2c8:	200005a8 	.word	0x200005a8

0800a2cc <_getpid_r>:
 800a2cc:	f7f7 baca 	b.w	8001864 <_getpid>

0800a2d0 <__swhatbuf_r>:
 800a2d0:	b570      	push	{r4, r5, r6, lr}
 800a2d2:	460c      	mov	r4, r1
 800a2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d8:	2900      	cmp	r1, #0
 800a2da:	b096      	sub	sp, #88	; 0x58
 800a2dc:	4615      	mov	r5, r2
 800a2de:	461e      	mov	r6, r3
 800a2e0:	da0d      	bge.n	800a2fe <__swhatbuf_r+0x2e>
 800a2e2:	89a3      	ldrh	r3, [r4, #12]
 800a2e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a2e8:	f04f 0100 	mov.w	r1, #0
 800a2ec:	bf0c      	ite	eq
 800a2ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a2f2:	2340      	movne	r3, #64	; 0x40
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	6031      	str	r1, [r6, #0]
 800a2f8:	602b      	str	r3, [r5, #0]
 800a2fa:	b016      	add	sp, #88	; 0x58
 800a2fc:	bd70      	pop	{r4, r5, r6, pc}
 800a2fe:	466a      	mov	r2, sp
 800a300:	f000 f848 	bl	800a394 <_fstat_r>
 800a304:	2800      	cmp	r0, #0
 800a306:	dbec      	blt.n	800a2e2 <__swhatbuf_r+0x12>
 800a308:	9901      	ldr	r1, [sp, #4]
 800a30a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a30e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a312:	4259      	negs	r1, r3
 800a314:	4159      	adcs	r1, r3
 800a316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a31a:	e7eb      	b.n	800a2f4 <__swhatbuf_r+0x24>

0800a31c <__smakebuf_r>:
 800a31c:	898b      	ldrh	r3, [r1, #12]
 800a31e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a320:	079d      	lsls	r5, r3, #30
 800a322:	4606      	mov	r6, r0
 800a324:	460c      	mov	r4, r1
 800a326:	d507      	bpl.n	800a338 <__smakebuf_r+0x1c>
 800a328:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a32c:	6023      	str	r3, [r4, #0]
 800a32e:	6123      	str	r3, [r4, #16]
 800a330:	2301      	movs	r3, #1
 800a332:	6163      	str	r3, [r4, #20]
 800a334:	b002      	add	sp, #8
 800a336:	bd70      	pop	{r4, r5, r6, pc}
 800a338:	ab01      	add	r3, sp, #4
 800a33a:	466a      	mov	r2, sp
 800a33c:	f7ff ffc8 	bl	800a2d0 <__swhatbuf_r>
 800a340:	9900      	ldr	r1, [sp, #0]
 800a342:	4605      	mov	r5, r0
 800a344:	4630      	mov	r0, r6
 800a346:	f7fe febd 	bl	80090c4 <_malloc_r>
 800a34a:	b948      	cbnz	r0, 800a360 <__smakebuf_r+0x44>
 800a34c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a350:	059a      	lsls	r2, r3, #22
 800a352:	d4ef      	bmi.n	800a334 <__smakebuf_r+0x18>
 800a354:	f023 0303 	bic.w	r3, r3, #3
 800a358:	f043 0302 	orr.w	r3, r3, #2
 800a35c:	81a3      	strh	r3, [r4, #12]
 800a35e:	e7e3      	b.n	800a328 <__smakebuf_r+0xc>
 800a360:	89a3      	ldrh	r3, [r4, #12]
 800a362:	6020      	str	r0, [r4, #0]
 800a364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a368:	81a3      	strh	r3, [r4, #12]
 800a36a:	9b00      	ldr	r3, [sp, #0]
 800a36c:	6163      	str	r3, [r4, #20]
 800a36e:	9b01      	ldr	r3, [sp, #4]
 800a370:	6120      	str	r0, [r4, #16]
 800a372:	b15b      	cbz	r3, 800a38c <__smakebuf_r+0x70>
 800a374:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a378:	4630      	mov	r0, r6
 800a37a:	f000 f81d 	bl	800a3b8 <_isatty_r>
 800a37e:	b128      	cbz	r0, 800a38c <__smakebuf_r+0x70>
 800a380:	89a3      	ldrh	r3, [r4, #12]
 800a382:	f023 0303 	bic.w	r3, r3, #3
 800a386:	f043 0301 	orr.w	r3, r3, #1
 800a38a:	81a3      	strh	r3, [r4, #12]
 800a38c:	89a3      	ldrh	r3, [r4, #12]
 800a38e:	431d      	orrs	r5, r3
 800a390:	81a5      	strh	r5, [r4, #12]
 800a392:	e7cf      	b.n	800a334 <__smakebuf_r+0x18>

0800a394 <_fstat_r>:
 800a394:	b538      	push	{r3, r4, r5, lr}
 800a396:	4d07      	ldr	r5, [pc, #28]	; (800a3b4 <_fstat_r+0x20>)
 800a398:	2300      	movs	r3, #0
 800a39a:	4604      	mov	r4, r0
 800a39c:	4608      	mov	r0, r1
 800a39e:	4611      	mov	r1, r2
 800a3a0:	602b      	str	r3, [r5, #0]
 800a3a2:	f7f7 fac6 	bl	8001932 <_fstat>
 800a3a6:	1c43      	adds	r3, r0, #1
 800a3a8:	d102      	bne.n	800a3b0 <_fstat_r+0x1c>
 800a3aa:	682b      	ldr	r3, [r5, #0]
 800a3ac:	b103      	cbz	r3, 800a3b0 <_fstat_r+0x1c>
 800a3ae:	6023      	str	r3, [r4, #0]
 800a3b0:	bd38      	pop	{r3, r4, r5, pc}
 800a3b2:	bf00      	nop
 800a3b4:	200005a8 	.word	0x200005a8

0800a3b8 <_isatty_r>:
 800a3b8:	b538      	push	{r3, r4, r5, lr}
 800a3ba:	4d06      	ldr	r5, [pc, #24]	; (800a3d4 <_isatty_r+0x1c>)
 800a3bc:	2300      	movs	r3, #0
 800a3be:	4604      	mov	r4, r0
 800a3c0:	4608      	mov	r0, r1
 800a3c2:	602b      	str	r3, [r5, #0]
 800a3c4:	f7f7 fac5 	bl	8001952 <_isatty>
 800a3c8:	1c43      	adds	r3, r0, #1
 800a3ca:	d102      	bne.n	800a3d2 <_isatty_r+0x1a>
 800a3cc:	682b      	ldr	r3, [r5, #0]
 800a3ce:	b103      	cbz	r3, 800a3d2 <_isatty_r+0x1a>
 800a3d0:	6023      	str	r3, [r4, #0]
 800a3d2:	bd38      	pop	{r3, r4, r5, pc}
 800a3d4:	200005a8 	.word	0x200005a8

0800a3d8 <_init>:
 800a3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3da:	bf00      	nop
 800a3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3de:	bc08      	pop	{r3}
 800a3e0:	469e      	mov	lr, r3
 800a3e2:	4770      	bx	lr

0800a3e4 <_fini>:
 800a3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e6:	bf00      	nop
 800a3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ea:	bc08      	pop	{r3}
 800a3ec:	469e      	mov	lr, r3
 800a3ee:	4770      	bx	lr
