# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Nov 15 21:11:35 2024


##### DESIGN INFO #######################################################

Top View:                "MAIN"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                     Ending                                                       |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                       ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     |     No paths         |     No paths         |     No paths         |     9.948                            
MAIN|delay_tr_input                                          MAIN|delay_tr_input                                          |     10.000           |     No paths         |     No paths         |     No paths                         
MAIN|delay_tr_input                                          ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
MAIN|delay_hc_input                                          MAIN|delay_hc_input                                          |     10.000           |     No paths         |     No paths         |     No paths                         
MAIN|delay_hc_input                                          ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     System                                                       |     9.948            |     No paths         |     No paths         |     No paths                         
ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     |     9.948            |     No paths         |     No paths         |     No paths                         
phase_controller_1|S1_derived_clock                          ICE40_MAIN_PROGRAM_100MHZ_pll|PLLOUTGLOBAL_derived_clock     |     9.948            |     No paths         |     No paths         |     No paths                         
phase_controller_1|S1_derived_clock                          phase_controller_1|S1_derived_clock                          |     9.948            |     No paths         |     No paths         |     No paths                         
=====================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:error_pin
p:il_max_comp1
p:il_max_comp2
p:il_min_comp1
p:il_min_comp2
p:pwm_output
p:reset
p:rgb_b
p:rgb_g
p:rgb_r
p:s2_phy
p:s3_phy
p:s4_phy
p:start_stop


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
