--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ckt.twx ckt.ncd -o ckt.twr ckt.pcf

Design file:              ckt.ncd
Physical constraint file: ckt.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    3.825(R)|    0.657(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cycles<0>   |    8.434(R)|clk_BUFGP         |   0.000|
cycles<1>   |    8.064(R)|clk_BUFGP         |   0.000|
cycles<2>   |    8.209(R)|clk_BUFGP         |   0.000|
cycles<3>   |    8.263(R)|clk_BUFGP         |   0.000|
cycles<4>   |    7.722(R)|clk_BUFGP         |   0.000|
cycles<5>   |    7.698(R)|clk_BUFGP         |   0.000|
cycles<6>   |    7.816(R)|clk_BUFGP         |   0.000|
cycles<7>   |    7.666(R)|clk_BUFGP         |   0.000|
cycles<8>   |    7.964(R)|clk_BUFGP         |   0.000|
cycles<9>   |    7.698(R)|clk_BUFGP         |   0.000|
cycles<10>  |    7.916(R)|clk_BUFGP         |   0.000|
cycles<11>  |    8.113(R)|clk_BUFGP         |   0.000|
cycles<12>  |    7.872(R)|clk_BUFGP         |   0.000|
cycles<13>  |    7.669(R)|clk_BUFGP         |   0.000|
cycles<14>  |    7.873(R)|clk_BUFGP         |   0.000|
cycles<15>  |    7.074(R)|clk_BUFGP         |   0.000|
cycles<16>  |    7.622(R)|clk_BUFGP         |   0.000|
cycles<17>  |    7.878(R)|clk_BUFGP         |   0.000|
cycles<18>  |    7.054(R)|clk_BUFGP         |   0.000|
cycles<19>  |    7.626(R)|clk_BUFGP         |   0.000|
cycles<20>  |    7.597(R)|clk_BUFGP         |   0.000|
cycles<21>  |    7.709(R)|clk_BUFGP         |   0.000|
cycles<22>  |    7.672(R)|clk_BUFGP         |   0.000|
cycles<23>  |    7.973(R)|clk_BUFGP         |   0.000|
cycles<24>  |    7.860(R)|clk_BUFGP         |   0.000|
cycles<25>  |    7.943(R)|clk_BUFGP         |   0.000|
cycles<26>  |    7.716(R)|clk_BUFGP         |   0.000|
cycles<27>  |    8.117(R)|clk_BUFGP         |   0.000|
cycles<28>  |    8.215(R)|clk_BUFGP         |   0.000|
cycles<29>  |    8.127(R)|clk_BUFGP         |   0.000|
cycles<30>  |    7.940(R)|clk_BUFGP         |   0.000|
cycles<31>  |    7.991(R)|clk_BUFGP         |   0.000|
desvio<0>   |    7.584(R)|clk_BUFGP         |   0.000|
desvio<1>   |    7.584(R)|clk_BUFGP         |   0.000|
desvio<2>   |    7.589(R)|clk_BUFGP         |   0.000|
media<0>    |    8.511(R)|clk_BUFGP         |   0.000|
media<1>    |    8.389(R)|clk_BUFGP         |   0.000|
media<2>    |    8.491(R)|clk_BUFGP         |   0.000|
media<3>    |    9.059(R)|clk_BUFGP         |   0.000|
media<4>    |    7.969(R)|clk_BUFGP         |   0.000|
media<5>    |    8.405(R)|clk_BUFGP         |   0.000|
variancia<0>|    7.814(R)|clk_BUFGP         |   0.000|
variancia<1>|    7.915(R)|clk_BUFGP         |   0.000|
variancia<2>|    8.188(R)|clk_BUFGP         |   0.000|
variancia<3>|    7.638(R)|clk_BUFGP         |   0.000|
variancia<4>|    7.538(R)|clk_BUFGP         |   0.000|
variancia<5>|    7.606(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.371|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jul 29 11:14:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



