{"files":[{"patch":"@@ -540,3 +540,3 @@\n-  INSN(_lbu, 0b0000011, 0b100); \/\/ Zcb\n-  INSN(_lh,  0b0000011, 0b001); \/\/ Zcb\n-  INSN(_lhu, 0b0000011, 0b101); \/\/ Zcb\n+  INSN(_lbu, 0b0000011, 0b100);\n+  INSN(_lh,  0b0000011, 0b001);\n+  INSN(_lhu, 0b0000011, 0b101);\n@@ -2962,1 +2962,1 @@\n-  \/\/ Format CU, c.[sz]ext.*, c.no\n+  \/\/ Format CU, c.[sz]ext.*, c.not\n@@ -3097,1 +3097,0 @@\n-    \/\/assert(instruction_premitted<VM_Version::rv_ext_Zbb, VM_Version::rv_ext_Zcb>(Rs1), \"invalid\");\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":4,"deletions":5,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -496,2 +496,1 @@\n-    if (do_compress_zcb(Rd, Rs) &&\n-        (Rd == Rs)) {\n+    if (do_compress_zcb(Rd, Rs) && (Rd == Rs)) {\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"}]}