/********************************************************************
 *
 *      File:   bcm84823_reg_desc.c 
 *      Name:   Raghu Boreda
 *
 *      Description:
 *       Marvell Phy register description 
 *
 *
 * Copyright (c) 1985-2009 by Cisco Systems, Inc.
 * All rights reserved.
 *
 *
 *********************************************************************/

#include <stdio.h>
#include <string.h>
#include <sys/types.h>
#include "diag_reg.h"
#include "bcm84823.h"

reg_desc_t bcm84823_reg_desc[] =
{
  REG_DEF("pmd", BCM84823_PMD_CTRL , "BCM84823_PMD_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_CTRL,     "RESET",         15, 15, "", "")
  REG_DEF_FLD(BCM84823_PMD_CTRL,     "SPEED_SELECT1", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_PMD_CTRL,     "LOW_POWER",     11, 11, "", "")
  REG_DEF_FLD(BCM84823_PMD_CTRL,     "SPEED_SELECT0",  6, 6, "", "")
  REG_DEF_FLD(BCM84823_PMD_CTRL,     "SPEED_10GBS",    5, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_CTRL,     "PMD_LPBK",       0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_STATUS,"BCM84823_PMD_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_STATUS,    "LOCAL_FAULT",      7, 7, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS,    "RX_LINK_STATUS",   2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS,    "LOW_POWER_ABILITY",1, 1, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_DEV_ID0,       "BCM84823_PMD_DEV_ID0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_PMD_DEV_ID1,       "BCM84823_PMD_DEV_ID1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_PMD_SPEED_ABILITY, "BCM84823_PMD_SPEED_ABILITY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_SPEED_ABILITY, "CAP_10G",   0, 0, "", "")
  REG_DEF_FLD(BCM84823_PMD_SPEED_ABILITY, "CAP_2BASE_TL",   1, 1, "", "")
  REG_DEF_FLD(BCM84823_PMD_SPEED_ABILITY, "CAP_10PASS_TS",   2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_SPEED_ABILITY, "CAP_1000M",   4, 4, "", "")
  REG_DEF_FLD(BCM84823_PMD_SPEED_ABILITY, "CAP_100M",   5, 5, "", "")
  REG_DEF_FLD(BCM84823_PMD_SPEED_ABILITY, "CAP_10M",   6, 6, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_PKG0_DEVICES, "BCM84823_PMD_PKG0_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "ANEG_PRESENT",   7, 7, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "TC_PRESENT",   6, 6, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "DTE_XS_PRESENT",   5, 5, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "PHY_XS_PRESENT",   4, 4, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "PCS_PRESENT",	    3, 3, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "WIS_PRESENT",	    2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "PMD_PRESENT",	    1, 1, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG0_DEVICES, "CLAUSE22_PRESENT", 0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_PKG1_DEVICES, "BCM84823_PMD_PKG1_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_PKG1_DEVICES,"VENDOR_DEV0_PRESENT", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG1_DEVICES,"VENDOR_DEV1_PRESENT", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_PMD_PKG1_DEVICES,"CL22_EXT_PRESENT", 13, 13, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_CTRL2,   "BCM84823_PMD_CTRL2", "", 0xFFFF, 0x00,
          "cfg")
  REG_DEF_FLD(BCM84823_PMD_CTRL2,    "PMA_TYPE_SEL", 3, 0, "", "")

  REG_DEF("pmd", BCM84823_PMD_STATUS2, "BCM84823_PMD_STATUS2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "DEVICE_PRESENT",		15, 14, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "TX_LOCAL_FAULT_ABILITY",	13, 13, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "RX_LOCAL_FAULT_ABILITY",	12, 12, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "TX_LOCAL_FAULT",		11, 11, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "RX_LOCAL_FAULT",		10, 10, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "TX_DISABLE_ABILITY",	8, 8, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_SR_ABILITY",	7, 7, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_LR_ABILITY",	6, 6, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_ER_ABILITY",	5, 5, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_LX4_ABILITY",	4, 4, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_SW_ABILITY",	3, 3, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_LW_ABILITY",	2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "10G_BASE_EW_ABILITY",	1, 1, "", "")
  REG_DEF_FLD(BCM84823_PMD_STATUS2,    "PMA_LOOPBACK_ABILITY",	0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_TX_DISABLE, "BCM84823_PMD_TX_DISABLE", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PMD_TX_DISABLE,    "TX_DISABLE3",		4, 4, "", "")
  REG_DEF_FLD(BCM84823_PMD_TX_DISABLE,    "TX_DISABLE2",		3, 3, "", "")
  REG_DEF_FLD(BCM84823_PMD_TX_DISABLE,    "TX_DISABLE1",		2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_TX_DISABLE,    "TX_DISABLE0",		1, 1, "", "")
  REG_DEF_FLD(BCM84823_PMD_TX_DISABLE,    "GLOBAL_TX_DISABLE",	0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_RX_SIGNAL_DETECT, "BCM84823_PMD_RX_SIGNAL_DETECT", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM84823_PMD_RX_SIGNAL_DETECT,    "SIGNAL_3",		4, 4, "", "")
  REG_DEF_FLD(BCM84823_PMD_RX_SIGNAL_DETECT,    "SIGNAL_2",		3, 3, "", "")
  REG_DEF_FLD(BCM84823_PMD_RX_SIGNAL_DETECT,    "SIGNAL_1",		2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_RX_SIGNAL_DETECT,    "SIGNAL_0",		1, 1, "", "")
  REG_DEF_FLD(BCM84823_PMD_RX_SIGNAL_DETECT,    "GLOBAL_RX_SIGNAL",	0, 0, "", "")

  REG_DEF("pmd", BCM84823_PMD_EXTENDED_ABILITY, "BCM84823_PMD_EXTENDED_ABILITY", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "10 BASET",	8, 8, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "100 BASETX", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "1000 BASEKX", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "1000 BASET", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "10G BASE KR", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "10G BASE KX4", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "10G BASET", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "10G BASE LRM", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_PMD_EXTENDED_ABILITY, "10G BASE CX4", 0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_PMD_OUI_0, "BCM84823_PMD_OUI_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_PMD_OUI_1, "BCM84823_PMD_OUI_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_10GBASET_STATUS, "BCM84823_10GBASET_STATUS", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_10GBASET_STATUS, "LP_INFO_VAL", 0, 0, "", "")
  REG_DEF("pmd", BCM84823_10GBASET_PAIR_SWAP_POL, 
          "BCM84823_10GBASET_PAIR_SWAP_POL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_10GBASET_TX_PWR_BCKOFF, 
          "BCM84823_10GBASET_TX_PWR_BCKOFF", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_10GBASET_TEST_MODE, "BCM84823_10GBASET_TEST_MODE", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_10GBASET_SKEW_DLY_PART0,
          "BCM84823_10GBASET_SKEW_DLY_PART0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_10GBASET_SKEW_DLY_PART1,
          "BCM84823_10GBASET_SKEW_DLY_PART1", "", 0xFFFF, 0x00, "cfg") 

  REG_DEF("pmd", BCM84823_DNLD_PROC_CONTROL, 
          "BCM84823_DNLD_PROC_CONTROL", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_DNLD_STATUS, 
          "BCM84823_DNLD_STATUS", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_DNLD_ADDR_LO, 
          "BCM84823_DNLD_ADDR_LO", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_DNLD_ADDR_HI, 
          "BCM84823_DNLD_ADDR_HI", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_DNLD_DATA_LO, 
          "BCM84823_DNLD_DATA_LO", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_DNLD_DATA_HI, 
          "BCM84823_DNLD_DATA_HI", "", 0xFFFF, 0x00, "cfg")

  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED1_MASK_LOW, 
          "BCM84823_10GBASET_CTL_LED1_MASK_LOW", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED1_BLINK, 
          "BCM84823_10GBASET_CTL_LED1_BLINK", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED2_MASK_LOW, 
          "BCM84823_10GBASET_CTL_LED2_MASK_LOW", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED2_BLINK, 
          "BCM84823_10GBASET_CTL_LED2_BLINK", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED3_MASK_LOW, 
          "BCM84823_10GBASET_CTL_LED3_MASK_LOW", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED3_BLINK, 
          "BCM84823_10GBASET_CTL_LED3_BLINK", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED4_MASK_LOW, 
          "BCM84823_10GBASET_CTL_LED4_MASK_LOW", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED4_BLINK, 
          "BCM84823_10GBASET_CTL_LED4_BLINK", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED5_MASK_LOW, 
          "BCM84823_10GBASET_CTL_LED5_MASK_LOW", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_CTL_LED5_BLINK, 
          "BCM84823_10GBASET_CTL_LED5_BLINK", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_LED_CONTROL, 
          "BCM84823_10GBASET_LED_CONTROL", "", 0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_10GBASET_LED_CONTROL_SRC, 
          "BCM84823_10GBASET_LED_CONTROL_SRC", "", 0xFFFF, 0x00, "cfg")

  REG_DEF("pcs", BCM84823_PCS_CTRL, "BCM84823_PCS_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_CTRL, "RESET", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_PCS_CTRL, "LOOPBACK", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_PCS_CTRL, "SPEED_SELECT1", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_PCS_CTRL, "LOW_POWER", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_PCS_CTRL, "CLK_STOPPABLE", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_PCS_CTRL, "SPEED_SELECT0", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_PCS_CTRL, "SPEED_10GBS", 5, 2, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_STATUS , "BCM84823_PCS_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_STATUS, "LOCAL_FAULT", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS, "RX_LINK_STATUS", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS, "LOW_POWER_ABILITY", 1, 1, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_DEV_ID0, "BCM84823_PCS_DEV_ID0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM84823_PCS_DEV_ID1, "BCM84823_PCS_DEV_ID1", "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pcs", BCM84823_PCS_SPEED_ABILITY, "BCM84823_PCS_SPEED_ABILITY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_SPEED_ABILITY, "10G_CAPABLE",0, 0, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_PKG0_DEVICES, "BCM84823_PCS_PKG0_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_PKG0_DEVICES, "DTE_XS_PRESENT",5, 5, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG0_DEVICES, "PHY_XS_PRESENT",4, 4, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG0_DEVICES, "PCS_PRESENT",3, 3, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG0_DEVICES, "WIS_PRESENT",2, 2, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG0_DEVICES, "PMD_PRESENT",1, 1, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG0_DEVICES, "CLAUSE22_PRESENT", 0, 0, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_PKG1_DEVICES, "BCM84823_PCS_PKG1_DEVICES", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_PKG1_DEVICES, "VENDOR_DEV0_PRESENT", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG1_DEVICES, "VENDOR_DEV1_PRESENT", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_PCS_PKG1_DEVICES, "CLA22_EXT_PRE", 13, 13, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_CTRL2, "BCM84823_PCS_CTRL2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_CTRL2, "PCS_TYPE_SEL", 1, 0, "", "")

  REG_DEF("pcs", BCM84823_PCS_STATUS2, "BCM84823_PCS_STATUS2", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM84823_PCS_STATUS2, "DEVICE_PRESENT", 15, 14, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS2, "TX_LOCAL_FAULT", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS2, "RX_LOCAL_FAULT", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS2, "10GBASE_W_CAPABLE", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS2, "10GBASE_X_CAPABLE", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_PCS_STATUS2, "10GBASE_R_CAPABLE", 0, 0, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_OUI_0, "BCM84823_PCS_OUI_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM84823_PCS_OUI_1, "BCM84823_PCS_OUI_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM84823_EEE_CAPABILITY, "BCM84823_EEE_CAPABILITY",
          "", 0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pcs", BCM84823_PCS_10GBASE_T_STATUS1, "BCM84823_PCS_10GBASE_T_STATUS1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS1, "RX_LINK_STATUS", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS1, "PRBS31_ABLE", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS1, "HI_BER", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS1, "BLOCK_LOCK", 0, 0, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_10GBASE_T_STATUS2	,
          "BCM84823_PCS_10GBASE_T_STATUS2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS2, "LATCH_BLK_LOCK", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS2, "LATCH_HI_BER", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS2, "BER", 13, 8, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_T_STATUS2, "ERR_BLK_CNT", 7, 0, "", "")
  
  REG_DEF("pcs", BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B0, "BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B1, "BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B2, "BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pcs", BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B3, "BCM84823_PCS_10GBASE_R_JITTER_TEST_SPEED_B3", "", 0xFFFF, 0x00, "cfg") 
 
  REG_DEF("pcs", BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "PRBS9_CHK_ENA", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "PRBS31_CHK_ENA", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "PRBS31_TX_ENA", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_TX_ENA	", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_RX_PATTERN", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_TEST_PATTERN", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_PCS_10GBASE_R_JITTER_TEST_CONTROL, "JITTER_DATA_PATTERN", 0, 0, "", "")

  REG_DEF("pcs", BCM84823_PCS_10GBASE_R_JITTER_TEST_ERROR_COUNTER,
          "BCM84823_PCS_10GBASE_R_JITTER_TEST_ERROR_COUNTER", 
           "", 0xFFFF, 0x00, "cfg") 

  REG_DEF("an", BCM84823_AN_10GBASE_T_STATUS, 
          "BCM84823_AN_10GBASE_T_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("an", BCM84823_AN_10GBASE_T_CTRL, 
          "BCM84823_AN_10GBASE_T_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("an", BCM84823_AN_10GBASE_T_CTRL1, 
          "BCM84823_AN_10GBASE_T_CTRL1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("an", BCM84823_AN_10GBASE_T_STATUS1, 
          "BCM84823_AN_10GBASE_T_STATUS1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("an", BCM84823_AN_EEE_ADVERTISE, 
          "BCM84823_AN_EEE_ADVERTISE", "", 0xFFFF, 0x00, "cfg") 
  
  
  REG_DEF("pmd", BCM84823_UD_2WIRE_CTRL, "BCM84823_UD_2WIRE_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_2WIRE_CTRL, "2W_MASTER_ENA", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_2WIRE_CTRL, "2W_FLUSH", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_2WIRE_CTRL, "NVM_CHSUM_OK", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_2WIRE_CTRL, "SLAVE_CMD", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_2WIRE_CTRL, "2W_STATUS", 3, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_2WIRE_CTRL, "EXTENDED_R_W", 1, 0, "", "")
  
  REG_DEF("pmd", BCM84823_UD_2WIRE_CS, "BCM84823_UD_2WIRE_CS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_2WIRE_CS, "NVM_CHSUM", 7, 0, "", "")
  
  REG_DEF("pmd", BCM84823_UD_2WIRE_TRANSFER_SZ, "BCM84823_UD_2WIRE_TRANSFER_SZ", "",
          0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM84823_UD_2WIRE_TRANSFER_SZ, "2W_CONFIG", 15, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_2WIRE_TRANSFER_SZ, "IMC_XFER_CNT", 13, 0, "", "")
  
  REG_DEF("pmd", BCM84823_UD_2WIRE_NVM_ADDR, "BCM84823_UD_2WIRE_NVM_ADDR", "", 
          0xFFFF, 0x00, "cfg") 
  
  REG_DEF("pmd", BCM84823_UD_2WIRE_INTERNAL_ADDR, "BCM84823_UD_2WIRE_INTERNAL_ADDR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_2WIRE_SLAVE_ID, "BCM84823_UD_2WIRE_SLAVE_ID", "",
          0xFFFF, 0x00, "cfg")
  REG_DEF("pmd", BCM84823_UD_2WIRE_ADDR_WR_PTR, "BCM84823_UD_2WIRE_ADDR_WR_PTR", 
          "", 0xFFFF, 0x00, "cfg")
  
  REG_DEF("pmd", BCM84823_UD_RX_ALARM, "BCM84823_UD_RX_ALARM", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "XFI_1G_ALARM_ENA", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "XFI_PMD_RX_FLT_ENA", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "XFI_PCS_RX_FLT_ENA", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "MOD_ABS_FLT_ENA", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "PMD_RX_FLT_ENA", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "PCS_RX_FLT_ENA", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM, "1G_LINK_ALARM_ENA", 2, 2, "", "")
  
  REG_DEF("pmd", BCM84823_UD_TX_ALARM, "BCM84823_UD_TX_ALARM", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_TX_ALARM, "XFI_PMA_TX_FLT_ENA", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM, "XFI_PCS_TX_FLT_ENA", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM, "TX_FLT_ENA", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM, "PMA_TX_FLT_ENA", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM, "PCS_TX_FLT_ENA", 3, 3, "", "")
  
  REG_DEF("pmd", BCM84823_UD_LASI_CTRL, "BCM84823_UD_LASI_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_LASI_CTRL, "RX_ALARM_ENA", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_LASI_CTRL, "TX_ALARM_ENA", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_LASI_CTRL, "LS_ALARM_ENA", 0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_UD_RX_ALARM_STATUS, "BCM84823_UD_RX_ALARM_STATUS", "", 0xFFFF, 0x00, "cfg")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "XFI_1G_ALARM", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "XFI_PMD_RX_FLT", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "XFI_PCS_RX_FLT", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "MOD_ABS_FLT", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "PMD_FLT", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "PCSR_FLT", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_RX_ALARM_STATUS, "1G_LINK_FLT", 2, 2, "", "")
  
  REG_DEF("pmd", BCM84823_UD_TX_ALARM_STATUS	, "BCM84823_UD_TX_ALARM_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_TX_ALARM_STATUS, "XFI_PMA_TX_FLT", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM_STATUS, "XFI_PCS_TX_FLT", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM_STATUS, "TX_FLT", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM_STATUS, "PMA_TX_FLT", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_TX_ALARM_STATUS, "PCS_TX_FLT", 3, 3, "", "")
  
  REG_DEF("pmd", BCM84823_UD_LASI_STATUS	, "BCM84823_UD_LASI_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_LASI_STATUS, "RX_ALARM", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_LASI_STATUS, "TX_ALARM", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_LASI_STATUS, "LS_ALARM", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_TX_FLAG_CTRL, "BCM84823_UD_TX_FLAG_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_RX_FLAG_CTRL, "BCM84823_UD_RX_FLAG_CTRL", "", 0xFFFF, 0x00, "cfg") 
  

  REG_DEF("pmd", BCM84823_UD_PHY_STATUS, "BCM84823_UD_PHY_STATUS", "", 0xFFFF,
          0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PHY_STATUS, "X_LKDTCMU_BAR", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PHY_STATUS, "X_LKDTCMU", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_PHY_STATUS, "X_OPLOSB", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_PHY_STATUS, "P_LOSB", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_PHY_STATUS, "P_LKDTCMU", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_PHY_STATUS, "P_LKDTCDR", 2, 2, "", "")
  
  REG_DEF("pmd", BCM84823_UD_PCS_DIGITAL_CTRL, "BCM84823_UD_PCS_DIGITAL_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_CTRL, "FAULT_MODE	", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_CTRL, "PWR_DOWN	", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_CTRL, "EXT_FLT_EN	", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_CTRL, "FORCE_LKDTCMU", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_CTRL, "GPIO_SEL",	6, 4, "", "")
  
  REG_DEF("pmd", BCM84823_UD_PCS_DIGITAL_STATUS, "BCM84823_UD_PCS_DIGITAL_STATUS", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_STATUS,"TEF_W_OVF",3, 3, "", "") 
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_STATUS,"TEF_R_OVF",2, 2, "", "") 
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_STATUS,"REF_W_OVF",1, 1, "", "") 
  REG_DEF_FLD(BCM84823_UD_PCS_DIGITAL_STATUS,"REF_R_OVF",0, 0, "", "") 

  REG_DEF("pmd", BCM84823_UD_TEST_CTRL, "BCM84823_UD_TEST_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_BIST_CTRL, "BCM84823_UD_BIST_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "PBIST_ON", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "XBIST_ON", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "XFI_TX_BIST_ENA", 9, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "XFI_RX_BIST_ENA", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "PMD_TX_BIST_ENA", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "PMD_RX_BIST_ENA", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "BIST_INJECT_ERROR", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "BIST_VTYPE", 4, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "BIST_RESULT_SEL", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_BIST_CTRL, "BIST_IPG_SEL", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_GPIO_CTRL, "BCM84823_UD_GPIO_CTRL", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF_FLD(BCM84823_UD_GPIO_CTRL, "IN_GP_DAT", 9, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_GPIO_CTRL, "OUT_GP_DIS", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_GPIO_CTRL, "OUT_GP_DAT", 1, 0, "", "")
  
  REG_DEF("pmd", BCM84823_UD_PRBS31_WIN_0, "BCM84823_UD_PRBS31_WIN_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PRBS31_WIN_1, "BCM84823_UD_PRBS31_WIN_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PRBS31_WIN_2, "BCM84823_UD_PRBS31_WIN_2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_BIST_PKT_SIZE, "BCM84823_UD_BIST_PKT_SIZE", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_BIST_TX_CNT_CTRL, "BCM84823_UD_BIST_TX_CNT_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_XFI_BIST_ERROR, "BCM84823_UD_XFI_BIST_ERROR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PCS_BIST_ERROR, "BCM84823_UD_PCS_BIST_ERROR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_SPEED_LINK_DETECT_STATUS, 
          "BCM84823_UD_SPEED_LINK_DETECT_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "PCS_LKDWN10G", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "PCS_LKDWN1G", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "AN_ENABLE", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "AN_COMPLETE", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "MODE_10G", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "MODE_10G", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "PCS_10G", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_SPEED_LINK_DETECT_STATUS, "PCS_10G", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_AN_SPEED_CTRL, "BCM84823_UD_AN_SPEED_CTRL", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "AN_ENABLE", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "XFI_manHW_RST_N", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "XFI_manDP_RST_N", 9, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "XFI_manRG_RST_N", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "SEL_MODE_10G", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "SEL_MODE_1G", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "PCS_SPEED10G", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_AN_SPEED_CTRL, "PCS_SPEED1G", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_GP_REG_0, "BCM84823_UD_GP_REG_0", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_GP_REG_0, "TX_SYNC_MODE_EN", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_SPI_PORT_CTRL, "BCM84823_UD_SPI_PORT_CTRL", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_SPI_PORT_CTRL, "SPI_BOOT", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_SPI_PORT_CTRL, "SPI_DNLD_DONE", 13, 13, "", "")

  REG_DEF("pmd", BCM84823_UD_TEMP_SENSOR, "BCM84823_UD_TEMP_SENSOR", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_OPTICAL_CFG, "BCM84823_UD_OPTICAL_CFG", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_OPTICAL_CFG, "MAN_OPLOSBI_EN", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_OPTICAL_CFG, "MAN_OPLOSB_EN", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_OPTICAL_CFG, "TXONOFF_PWRDN_DIS", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_OPTICAL_CFG, "OPT_LOSBI", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_OPTICAL_CFG, "MD_OPT_LOSB", 6, 6, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_RX_CTRL_0, "BCM84823_UD_XFI_RX_CTRL_0",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_RX_CTRL_0, "THRESH_POL", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_RX_CTRL_0, "EQ", 7, 4, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_RX_CTRL_1, "BCM84823_UD_XFI_RX_CTRL_1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_RX_CTRL_1, "THRESH_VAL", 14, 0, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_RX_CTRL_2, "BCM84823_UD_XFI_RX_CTRL_2",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_RX_CTRL_2, "PWR_DN", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_RX_CTRL_2, "TEST_RX", 3, 3, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_PLL_CTRL, "BCM84823_UD_XFI_PLL_CTRL",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_PLL_CTRL, "I_Rpar", 8, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PLL_CTRL, "I_Chgpmp", 5, 2, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_PLL_STATUS, "BCM84823_UD_XFI_PLL_STATUS",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_PLL_STATUS, "PLL_LKDT", 5, 5, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_TX_CTRL_0, "BCM84823_UD_XFI_TX_CTRL_0",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_TX_CTRL_0, "Idriver", 15, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_TX_CTRL_0, "Ipredriver", 11, 8, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_TX_CTRL_1, "BCM84823_UD_XFI_TX_CTRL_1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_TX_CTRL_1, "MAINTAP", 15, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_TX_CTRL_1, "TX_PWRDON", 10, 10, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_TX_CTRL_2, "BCM84823_UD_XFI_TX_CTRL_2",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_TX_CTRL_2, "POSTCURSOR_TAP", 7, 4, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_CDR_CTRL_0, "BCM84823_UD_XFI_CDR_CTRL_0",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_0, "EN_PMD_LOS", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_0, "EN_INTEG_OOR", 0, 0, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_CDR_CTRL_1, "BCM84823_UD_XFI_CDR_CTRL_1",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_1, "Phase_Override", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_1, "Phase_Strobe", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_1, "Phase_Inc", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_1, "Phase_Dec", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_CDR_CTRL_1, "Phase_Delta", 11, 8, "", "")

  REG_DEF("xfi", BCM84823_UD_XFI_PHY_CTRL_STATUS,
          "BCM84823_UD_XFI_PHY_CTRL_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "CDR STATE", 15, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "dig_opt_los", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "opt_los_intr", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "dig_pmd_los", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "pmd_los_intr", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "cdr_lol_stat", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_XFI_PHY_CTRL_STATUS, "cdr_lol_intr", 0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_UD_PMD_TX_CTRL, "BCM84823_UD_PMD_TX_CTRL", "", 0xFFFF, 
          0x00, "cfg") 

  REG_DEF("pmd", BCM84823_UD_PMD_TX_CTRL_0, "BCM84823_UD_PMD_TX_CTRL_1", "",
           0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_TX_CTRL_0, "I_DRIVER", 15, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_CTRL_0, "I_PRE_DRIVER", 11, 8, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_TX_CTRL_1, "BCM84823_UD_PMD_TX_CTRL_1", "",
           0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_TX_CTRL_1, "MAIN_TAP4_0", 15, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_CTRL_1, "TX_PWRDN", 10, 10, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_TX_CTRL_2, "BCM84823_UD_PMD_TX_CTRL_2", "",
           0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_TX_CTRL_2, "TAP_SEL", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_CTRL_2, "POSTCURSOR_TAP", 7, 4, "", "")

  REG_DEF("pmd", BCM84823_EDC_CTRL_STATUS, "BCM84823_EDC_CTRL_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "UC_BPASS", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "SEQ_DEF_BYPASS", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "EQ_BYPASS", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "PGA_CLK_SEL", 9, 9, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "UC_REF_CLK_SEL", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "UC_CLK_SEL", 7, 6, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "UC_DEBUF", 5, 4, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "UC_REBOOT", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "UC_RESET", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "SOFT_RESET", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_EDC_CTRL_STATUS, "GLOBAL_RESET", 0, 0, "", "")
  
  REG_DEF("pmd", BCM84823_BOOT_STATUS, "BCM84823_BOOT_STATUS", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM84823_MSG_IN, "BCM84823_MSG_IN", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_MSG_OUT,  "BCM84823_MSG_OUT", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_0, "BCM84823_EDC_GP_REG_0", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_1, "BCM84823_EDC_GP_REG_1", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_2, "BCM84823_EDC_GP_REG_2", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_3, "BCM84823_EDC_GP_REG_3", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_4, "BCM84823_EDC_GP_REG_4", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM84823_EDC_MISC_CTRL_1, "BCM84823_EDC_MISC_CTRL_1", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM84823_EDC_MISC_CTRL_1, "RCLK_EN", 10, 10, "", "")

  REG_DEF("pmd", BCM84823_EDC_MISC_CTRL_2, "BCM84823_EDC_MISC_CTRL_2", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM84823_EDC_MISC_CTRL_2, "RCLK_DIV16_EN", 14, 14, "", "")

  REG_DEF("pmd", BCM84823_EDC_EQ_CTRL, "BCM84823_EDC_EQ_CTRL", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM84823_EDC_EQ_CTRL, "EQ_STAT_UPDATE", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_EDC_EQ_CTRL, "EQ_SLICER_SEL", 4, 0, "", "")

  REG_DEF("pmd", BCM84823_EDC_EQ_STAT, "BCM84823_EDC_EQ_STAT", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM84823_EDC_EQ_STAT, "EQ_SLICER_VAL", 12, 0, "", "")

  REG_DEF("pmd", BCM84823_EDC_MISC_CTRL_3, "BCM84823_EDC_MISC_CTRL_3", "", 0xFFFF,
           0x00, "cfg") 
  REG_DEF_FLD(BCM84823_EDC_MISC_CTRL_3, "SER_BOOT_CTL", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_EDC_GP_REG_5, "BCM84823_EDC_GP_REG_5", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_6, "BCM84823_EDC_GP_REG_6", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_7, "BCM84823_EDC_GP_REG_7", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_8, "BCM84823_EDC_GP_REG_8", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GP_REG_9, "BCM84823_EDC_GP_REG_9", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF("pmd", BCM84823_EDC_GEN_CTRL, "BCM84823_EDC_GEN_CTRL", "", 0xFFFF, 0x00,
           "cfg") 
  REG_DEF_FLD(BCM84823_EDC_GEN_CTRL, "M8051_RST", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_STATUS, "BCM84823_UD_PMD_STATUS", "", 0xFFFF, 
          0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LOSBI_BAR", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LOSB_BAR", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LKDTCMU_BAR", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LKDTCDR_BAR", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LINKLPBK_CLS", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LOSBI", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LOSB", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LKDTCMU", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_STATUS, "P_LKDTCDR", 2, 2, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL, 
          "BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL, "PCS_TX_INVERT", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL, "PCS_RX_INVERT", 9, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_CTRL, "LPBK_ERR_DIS", 3, 3, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, 
          "BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_GBOX_OVF", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_INIT_ERROR", 14, 14, 
              "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_C_ERROR", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_D_ERROR", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "T64_T_ERROR", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_GBOX_OVF", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_SYNC_ACQ", 9, 9, "", "") 
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_LOS", 8, 8, "", "") 
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_INIT_ERROR", 7, 7, 
              "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_C_ERROR", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_D_ERROR", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_T_ERROR", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_OPTICS_DIGITAL_STATUS, "R64_JIT_PAT_DET", 0, 0, 
              "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_TEST_CTRL, "BCM84823_UD_PMD_TEST_CTRL", "", 
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "TX_GPTPAT_ENA", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "TX_6SQWAVE_ENA", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "BIST_IERR", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "TX_SCRB_DIS", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "RX_DESCRB_DIS", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "RX_BUF_RD_ON", 9, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "RX_BUF_RD_SEL", 8, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TEST_CTRL, "PMD_PMA_LINELPBK", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_GP_TXPAT_0, "BCM84823_UD_PMD_GP_TXPAT_0", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PMD_GP_TXPAT_1, "BCM84823_UD_PMD_GP_TXPAT_1",
           "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PRBS31_TEST_WINDOW_0, 
          "BCM84823_UD_PRBS31_TEST_WINDOW_0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PRBS31_TEST_WINDOW_1,
          "BCM84823_UD_PRBS31_TEST_WINDOW_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PRBS31_TEST_WINDOW_2,
          "BCM84823_UD_PRBS31_TEST_WINDOWN_2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PMD_RX_INT_DATA, "BCM84823_UD_PMD_RX_INT_DATA",
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("pmd", BCM84823_UD_PMD_TX_PHASE_FIFO, "BCM84823_UD_PMD_TX_PHASE_FIFO", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_TX_PHASE_FIFO, "SYNCETH_PFIFO_CLSN", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_PHASE_FIFO, "SYNCETH_PFIFO_RST_N", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_PHASE_FIFO, "SYNCETH_PFIFO_GAP", 6, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_PHASE_FIFO, "TXPFIFO_CLSN", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_TX_PHASE_FIFO, "TXPFIFO_RST_PCS_N", 0, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_PRBS_CTRL_0, "BCM84823_UD_PMD_PRBS_CTRL_0",
           "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "RX_PRBS_INV", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "RX_PRBS_SEL", 14, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "REMOTE_PRBS_LPBK_EN", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "USER_PRBS_EN", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "AUTODETECT_DIS", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "PRBS_UNLOCK_DIS", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "INVERT_TX_PRBS", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "INVERT_RX_PRBS", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_CTRL_0, "PRBS_SEL", 2, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_PRBS_STATUS_0, "BCM84823_UD_PMD_PRBS_STATUS_0", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_STATUS_0, "PRBS_LOCK", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PRBS_STATUS_0, "PRBS_RX_ERROR", 14, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_PATT_INS_CTRL, "BCM84823_UD_PMD_PATT_INS_CTRL", 
          "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "UDRCD_MOD_PWR_CTRL_TXDIS_EN",
              10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "UDRCD_MOD_ABS_TXDIS_EN",
              9, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "CMUPLL_LKDT_EN", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "CDRLKDT_EN", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "LINKDOWN_EN", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "TX10G_SHUTDOWN_EN", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "TX1G_SHUTDOWN_EN", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "FORCE_PATTERN", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_PMD_PATT_INS_CTRL, "FORCE_TX_LOCAL_FAULT_MODE", 1, 0, "", "")

  REG_DEF("pmd", BCM84823_UD_PMD_GP_1, "BCM84823_UD_PMD_GP_1", "", 0xFFFF, 0x00,
          "cfg") 
  REG_DEF("pmd", BCM84823_UD_PMD_GP_2, "BCM84823_UD_PMD_GP_2", "", 0xFFFF, 0x00,
          "cfg") 
  
  REG_DEF("1ge", BCM84823_UD_1GE_MII_CTRL, "BCM84823_UD_1GE_MII_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "RESET",15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "LOOPBACK", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "SPEED_SELECT1", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "AN_ENABLE", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "POWER_DOWN", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "ISOLATE", 10, 10, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "RESTART_AN", 9, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "DUPLEX_MODE", 8, 8, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "COLLISION_TEST", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "SPEED_SELECT0", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_CTRL, "UNIDIR_ENA", 5, 5, "", "")
  
  REG_DEF("1ge", BCM84823_UD_1GE_MII_STATUS , "BCM84823_UD_1GE_MII_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "UNIDIRECT_ABILITY", 7, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "MF_PREAMBLE_SUP", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "ANEG_COMPLETE", 5, 5, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "REMOTE_FLT", 4, 4, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "ANEG_ABILITY", 3, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "LINK_STATUS", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "JABBER_DETECT", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_MII_STATUS, "EXTD_CAPABILITY", 0, 0, "", "")
  
  REG_DEF("1ge", BCM84823_UD_1GE_DEV_ID0, "BCM84823_UD_1GE_DEV_ID0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1GE_DEV_ID1, "BCM84823_UD_1GE_DEV_ID1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1GE_ANEG_ADVERT, "BCM84823_UD_1GE_ANEG_ADVERT", "",
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_ADVERT, "NEXT_PAGE", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_ADVERT, "REMOTE_FAULT", 13, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_ADVERT, "PAUSE", 8, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_ADVERT, "HALF_DUPLEX", 6, 6, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_ADVERT, "FULL_DUPLEX", 5, 5, "", "")

  REG_DEF("1ge", BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY,
          "BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "NEXT_PAGE", 15, 15,
              "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "ACK", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "REMOTE_FAULT", 13,
              12, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "PAUSE", 8, 7, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "HALF_DUPLEX", 6, 6,
              "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LINK_PARTNER_ABILITY, "FULL_DUPLEX", 5, 5,
              "", "")
  REG_DEF("1ge", BCM84823_UD_1GE_ANEG_EXPANSION,
          "BCM84823_UD_1GE_ANEG_EXPANSION", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_EXPANSION, "NEXT_PAGE_ABLE", 2, 2, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_EXPANSION, "PAGE_RCVD", 1, 1, "", "")

  REG_DEF("1ge", BCM84823_UD_1GE_ANEG_NEXT_PAGE,
          "BCM84823_UD_1GE_ANEG_NEXT_PAGE", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_NEXT_PAGE, "NEXT_PAGE", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_NEXT_PAGE, "ACK", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_NEXT_PAGE, "MSG_PAGE", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_NEXT_PAGE, "ACK_2", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_NEXT_PAGE, "TOGGLE", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_NEXT_PAGE, "MESSAGE", 10, 0, "", "")

  REG_DEF("1ge", BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG,
          "BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "NEXT_PAGE", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "ACK", 14, 14, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "MSG_PAGE", 13, 13, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "ACK_2", 12, 12, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "TOGGLE", 11, 11, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_ANEG_LP_RCVD_NEXT_PG, "MESSAGE", 10, 0, "", "")

  REG_DEF("1ge", BCM84823_UD_1000BASE_T_CONTROL,
          "BCM84823_UD_1000BASE_T_CONTROL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_STATUS,
          "BCM84823_UD_1000BASE_T_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1GE_EXT_STATUS, 
          "BCM84823_UD_1GE_EXT_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_EXT_STATUS, "1000BASEX_FULL_DUPLEX", 15, 15, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_EXT_STATUS, "1000BASEX_HALF_DUPLEX", 14, 14, "", "")

  REG_DEF("1ge", BCM84823_UD_1000BASE_T_EXT_CONTROL,
          "BCM84823_UD_1000BASE_T_EXT_CONTROL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_EXT_STATUS,
          "BCM84823_UD_1000BASE_T_EXT_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_RCV_ERR_CNTR,
          "BCM84823_UD_1000BASE_T_RCV_ERR_CNTR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_FALSE_CR_SENSE_CNTR,
          "BCM84823_UD_1000BASE_T_FALSE_CR_SENSE_CNTR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_RCVR_NOT_OK_CNTR,
          "BCM84823_UD_1000BASE_T_RCVR_NOT_OK_CNTR", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_EXPANSION_REG_ACC,
          "BCM84823_UD_1000BASE_T_EXPANSION_REG_ACC", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_AUX_CTRL_SHDW_VAL_ACC,
          "BCM84823_UD_1000BASE_T_AUX_CTRL_SHDW_VAL_ACC", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_AUX_STAT_SUMMARY,
          "BCM84823_UD_1000BASE_T_AUX_STAT_SUMMARY", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_INT_STAT,
          "BCM84823_UD_1000BASE_T_INT_STAT", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_INT_MASK,
          "BCM84823_UD_1000BASE_T_INT_MASK", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1000BASE_T_1CH_ACC,
          "BCM84823_UD_1000BASE_T_1CH_ACC", "", 0xFFFF, 0x00, "cfg") 

  REG_DEF("1ge", BCM84823_UD_1GE_MISC_2, "BCM84823_UD_1GE_MISC_2", "",
          0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_MISC_2, "FORCED_SPD_EN", 5, 5, "", "")

  REG_DEF("1ge", BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL,
          "BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL, "IPG_SEL", 11, 9, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL, "PKT_SZ", 8, 3, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL, "BIST_EN", 1, 1, "", "")
  REG_DEF_FLD(BCM84823_UD_1GE_HOST_BIST_PATGEN_CTRL, "SEL_PATGEN_DATA", 1, 1,
              "", "")

  REG_DEF("1ge", BCM84823_UD_1GE_HOST_BIST_CTRL,
          "BCM84823_UD_1GE_HOST_BIST_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF_FLD(BCM84823_UD_1GE_HOST_BIST_CTRL, "CLEAR_PKT_CNT", 14, 14, "", "")
  REG_DEF("1ge", BCM84823_UD_1GE_HOST_BIST_TX_PKT_CNT,
          "BCM84823_UD_1GE_HOST_BIST_TX_PKT_CNT", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("1ge", BCM84823_UD_1GE_HOST_BIST_RX_PKT_CNT,
          "BCM84823_UD_1GE_HOST_BIST_RX_PKT_CNT", "", 0xFFFF, 0x00, "cfg") 

  REG_DEF("ud", BCM84823_UD_USER_CTRL,
          "BCM84823_UD_USER_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_USER_CTRL_1,
          "BCM84823_UD_USER_CTRL_1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_PAIR_SWAP_CTRL,
          "BCM84823_UD_PAIR_SWAP_CTRL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_AUTO_GREEN_CTRL1,
          "BCM84823_UD_AUTO_GREEN_CTRL1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_AUTO_GREEN_TH_HIGH,
          "BCM84823_UD_AUTO_GREEN_TH_HIGH", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_AUTO_GREEN_TH_LOW,
          "BCM84823_UD_AUTO_GREEN_TH_LOW", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_STATUS,
          "BCM84823_UD_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_FIRMWARE_VER,
          "BCM84823_UD_FIRMWARE_VER", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_CONFIG_STRAP_PINS,
          "BCM84823_UD_CONFIG_STRAP_PINS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_0X40A8,
          "BCM84823_UD_0X40A8", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_XAUI_RESET_CTL,
          "BCM84823_UD_XAUI_RESET_CTL", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_XAUI_STATUS,
          "BCM84823_UD_XAUI_STATUS", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_MDIO_CTRL0,
          "BCM84823_UD_MDIO_CTRL0", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_MDIO_CTRL1,
          "BCM84823_UD_MDIO_CTRL1", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_MDIO_CTRL2,
          "BCM84823_UD_MDIO_CTRL2", "", 0xFFFF, 0x00, "cfg") 
  REG_DEF("ud", BCM84823_UD_0X4131,
          "BCM84823_UD_0X4131", "", 0xFFFF, 0x00, "cfg") 

{ TYP_NONE, "", 0, 0, "", "", 0, 0, ""}
};  

uint8_t bcm84823_device_class_get(reg_desc_t *preg)
{
        if (!preg) return (0);

        if (!strcasecmp(preg->blk, "pmd")) {
                return (BCM84823_PMA_PMD_ADDR);
        } else if (!strcasecmp(preg->blk, "pcs")) {
                return (BCM84823_PCS_ADDR);
        } else if (!strcasecmp(preg->blk, "an")) {
                return (BCM84823_1GE_ADDR);
        } else if (!strcasecmp(preg->blk, "1ge")) {
                return (BCM84823_1GE_ADDR);
        } else if (!strcasecmp(preg->blk, "xfi")) {
                return (BCM84823_PMA_PMD_ADDR);
        } else if (!strcasecmp(preg->blk, "ud")) {
                return (BCM84823_UD_30_ADDR);
        } else {
                printf("Error: Invalid block type \n");
        }
        return (0);
}

