// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.452000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=26,HLS_SYN_DSP=28,HLS_SYN_FF=9371,HLS_SYN_LUT=40051}" *)

module dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_V_V_dout,
        strm_in_V_V_empty_n,
        strm_in_V_V_read,
        strm_out_V_V_din,
        strm_out_V_V_full_n,
        strm_out_V_V_write
);

parameter    ap_ST_st1_fsm_0 = 27'b1;
parameter    ap_ST_st2_fsm_1 = 27'b10;
parameter    ap_ST_st3_fsm_2 = 27'b100;
parameter    ap_ST_st4_fsm_3 = 27'b1000;
parameter    ap_ST_st5_fsm_4 = 27'b10000;
parameter    ap_ST_st6_fsm_5 = 27'b100000;
parameter    ap_ST_st7_fsm_6 = 27'b1000000;
parameter    ap_ST_st8_fsm_7 = 27'b10000000;
parameter    ap_ST_st9_fsm_8 = 27'b100000000;
parameter    ap_ST_st10_fsm_9 = 27'b1000000000;
parameter    ap_ST_st11_fsm_10 = 27'b10000000000;
parameter    ap_ST_st12_fsm_11 = 27'b100000000000;
parameter    ap_ST_st13_fsm_12 = 27'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 27'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 27'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 27'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 27'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 27'b100000000000000000;
parameter    ap_ST_pp0_stg0_fsm_18 = 27'b1000000000000000000;
parameter    ap_ST_pp0_stg1_fsm_19 = 27'b10000000000000000000;
parameter    ap_ST_pp0_stg2_fsm_20 = 27'b100000000000000000000;
parameter    ap_ST_pp0_stg3_fsm_21 = 27'b1000000000000000000000;
parameter    ap_ST_pp0_stg4_fsm_22 = 27'b10000000000000000000000;
parameter    ap_ST_st52_fsm_23 = 27'b100000000000000000000000;
parameter    ap_ST_st53_fsm_24 = 27'b1000000000000000000000000;
parameter    ap_ST_st54_fsm_25 = 27'b10000000000000000000000000;
parameter    ap_ST_st55_fsm_26 = 27'b100000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv7_10 = 7'b10000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv6_8 = 6'b1000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv6_12 = 6'b10010;
parameter    ap_const_lv6_A = 6'b1010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C4000000 = 32'b11000100000000000000000000000000;
parameter    ap_const_lv32_40000000 = 32'b1000000000000000000000000000000;
parameter    ap_const_lv32_3D800000 = 32'b111101100000000000000000000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_200 = 10'b1000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv5_2 = 5'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_V_V_dout;
input   strm_in_V_V_empty_n;
output   strm_in_V_V_read;
output  [31:0] strm_out_V_V_din;
input   strm_out_V_V_full_n;
output   strm_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strm_in_V_V_read;
reg strm_out_V_V_write;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_42;
wire   [7:0] threshold1_V_0_q0;
wire   [7:0] threshold1_V_1_q0;
wire   [7:0] threshold2_V_0_q0;
wire   [7:0] threshold2_V_1_q0;
wire   [7:0] b_fc1_address0;
reg    b_fc1_ce0;
wire   [31:0] b_fc1_q0;
wire   [16:0] w_fc1_address0;
reg    w_fc1_ce0;
wire   [0:0] w_fc1_q0;
reg    strm_in_V_V_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_109;
wire   [0:0] exitcond1_fu_443_p2;
reg    strm_out_V_V_blk_n;
reg    ap_sig_cseq_ST_st54_fsm_25;
reg    ap_sig_121;
wire   [0:0] exitcond_i_fu_634_p2;
reg   [31:0] one_out_i_reg_296;
reg   [9:0] m_i_reg_308;
wire   [31:0] grp_fu_417_p2;
reg   [31:0] reg_437;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_19;
reg    ap_sig_138;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg   [0:0] ifzero_reg_731;
reg   [0:0] ap_reg_ppstg_ifzero_reg_731_pp0_iter4;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_18;
reg    ap_sig_165;
reg   [0:0] ap_reg_ppstg_ifzero_reg_731_pp0_iter5;
wire   [3:0] i_2_fu_449_p2;
reg   [3:0] i_2_reg_661;
reg    ap_sig_177;
reg   [31:0] tmp_V_1_reg_666;
wire   [7:0] tmp_s_fu_459_p3;
reg   [7:0] tmp_s_reg_671;
wire   [5:0] j_fu_481_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_192;
wire   [8:0] n_fu_511_p2;
reg   [8:0] n_reg_687;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_201;
wire   [0:0] exitcond1_i_fu_505_p2;
reg   [11:0] mem_conv2_0_addr_reg_697;
wire   [16:0] n_i_cast9_fu_523_p1;
reg   [16:0] n_i_cast9_reg_702;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_217;
reg   [31:0] b_fc1_load_reg_707;
wire   [0:0] exitcond_i1_fu_527_p2;
reg   [0:0] exitcond_i1_reg_712;
reg   [0:0] ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter2;
wire   [9:0] m_fu_533_p2;
reg   [9:0] m_reg_716;
wire   [0:0] ifzero_fu_566_p2;
reg   [0:0] ap_reg_ppstg_ifzero_reg_731_pp0_iter1;
reg   [0:0] ap_reg_ppstg_ifzero_reg_731_pp0_iter2;
reg   [0:0] ap_reg_ppstg_ifzero_reg_731_pp0_iter3;
reg   [0:0] ap_reg_ppstg_ifzero_reg_731_pp0_iter6;
wire   [0:0] tmp_15_i_fu_578_p2;
reg   [0:0] tmp_15_i_reg_735;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_20;
reg    ap_sig_255;
wire   [31:0] grp_fu_429_p1;
reg   [31:0] tmp_17_i_reg_745;
reg   [31:0] one_out_1_reg_750;
wire   [31:0] grp_fu_423_p2;
reg   [31:0] tmp_10_i_reg_756;
reg   [31:0] one_out_reg_761;
wire   [0:0] tmp_5_fu_624_p2;
reg   [0:0] tmp_5_reg_766;
wire   [31:0] max_id_V_cast4_fu_630_p1;
reg   [31:0] max_id_V_cast4_reg_771;
reg    ap_sig_284;
wire   [3:0] i_3_fu_645_p2;
reg   [3:0] i_3_reg_784;
wire   [31:0] phitmp_i_fu_651_p3;
reg    ap_sig_cseq_ST_st55_fsm_26;
reg    ap_sig_299;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_22;
reg    ap_sig_308;
reg   [11:0] mem_conv1_0_address0;
reg    mem_conv1_0_ce0;
reg    mem_conv1_0_we0;
reg   [0:0] mem_conv1_0_d0;
wire   [0:0] mem_conv1_0_q0;
reg   [11:0] mem_conv1_0_address1;
reg    mem_conv1_0_ce1;
reg    mem_conv1_0_we1;
reg   [0:0] mem_conv1_0_d1;
wire   [0:0] mem_conv1_0_q1;
reg   [11:0] mem_conv1_1_address0;
reg    mem_conv1_1_ce0;
reg    mem_conv1_1_we0;
reg   [0:0] mem_conv1_1_d0;
wire   [0:0] mem_conv1_1_q0;
reg   [11:0] mem_conv1_1_address1;
reg    mem_conv1_1_ce1;
reg    mem_conv1_1_we1;
wire   [0:0] mem_conv1_1_q1;
reg   [11:0] mem_conv2_0_address0;
reg    mem_conv2_0_ce0;
reg    mem_conv2_0_we0;
reg   [0:0] mem_conv2_0_d0;
wire   [0:0] mem_conv2_0_q0;
reg   [11:0] mem_conv2_0_address1;
reg    mem_conv2_0_ce1;
reg    mem_conv2_0_we1;
wire   [0:0] mem_conv2_0_q1;
reg   [11:0] mem_conv2_1_address0;
reg    mem_conv2_1_ce0;
reg    mem_conv2_1_we0;
reg   [0:0] mem_conv2_1_d0;
wire   [0:0] mem_conv2_1_q0;
reg   [11:0] mem_conv2_1_address1;
reg    mem_conv2_1_ce1;
reg    mem_conv2_1_we1;
wire   [0:0] mem_conv2_1_q1;
reg   [11:0] input_0_address0;
reg    input_0_ce0;
reg    input_0_we0;
wire   [0:0] input_0_d0;
wire   [0:0] input_0_q0;
wire   [0:0] input_1_q0;
wire    grp_dut_max_pool_fu_343_ap_start;
wire    grp_dut_max_pool_fu_343_ap_done;
wire    grp_dut_max_pool_fu_343_ap_idle;
wire    grp_dut_max_pool_fu_343_ap_ready;
wire   [11:0] grp_dut_max_pool_fu_343_input_0_address0;
wire    grp_dut_max_pool_fu_343_input_0_ce0;
reg   [0:0] grp_dut_max_pool_fu_343_input_0_q0;
wire   [11:0] grp_dut_max_pool_fu_343_input_0_address1;
wire    grp_dut_max_pool_fu_343_input_0_ce1;
reg   [0:0] grp_dut_max_pool_fu_343_input_0_q1;
wire   [11:0] grp_dut_max_pool_fu_343_input_1_address0;
wire    grp_dut_max_pool_fu_343_input_1_ce0;
reg   [0:0] grp_dut_max_pool_fu_343_input_1_q0;
wire   [11:0] grp_dut_max_pool_fu_343_input_1_address1;
wire    grp_dut_max_pool_fu_343_input_1_ce1;
reg   [0:0] grp_dut_max_pool_fu_343_input_1_q1;
wire   [11:0] grp_dut_max_pool_fu_343_output_0_address0;
wire    grp_dut_max_pool_fu_343_output_0_ce0;
wire    grp_dut_max_pool_fu_343_output_0_we0;
wire   [0:0] grp_dut_max_pool_fu_343_output_0_d0;
wire   [11:0] grp_dut_max_pool_fu_343_output_0_address1;
wire    grp_dut_max_pool_fu_343_output_0_ce1;
wire    grp_dut_max_pool_fu_343_output_0_we1;
wire   [0:0] grp_dut_max_pool_fu_343_output_0_d1;
wire   [11:0] grp_dut_max_pool_fu_343_output_1_address0;
wire    grp_dut_max_pool_fu_343_output_1_ce0;
wire    grp_dut_max_pool_fu_343_output_1_we0;
wire   [0:0] grp_dut_max_pool_fu_343_output_1_d0;
wire   [11:0] grp_dut_max_pool_fu_343_output_1_address1;
wire    grp_dut_max_pool_fu_343_output_1_ce1;
wire    grp_dut_max_pool_fu_343_output_1_we1;
wire   [0:0] grp_dut_max_pool_fu_343_output_1_d1;
reg   [6:0] grp_dut_max_pool_fu_343_M;
reg   [5:0] grp_dut_max_pool_fu_343_I;
wire    grp_dut_reshape_fu_357_ap_start;
wire    grp_dut_reshape_fu_357_ap_done;
wire    grp_dut_reshape_fu_357_ap_idle;
wire    grp_dut_reshape_fu_357_ap_ready;
wire   [11:0] grp_dut_reshape_fu_357_input_0_address0;
wire    grp_dut_reshape_fu_357_input_0_ce0;
wire   [11:0] grp_dut_reshape_fu_357_input_0_address1;
wire    grp_dut_reshape_fu_357_input_0_ce1;
wire   [11:0] grp_dut_reshape_fu_357_output_0_address0;
wire    grp_dut_reshape_fu_357_output_0_ce0;
wire    grp_dut_reshape_fu_357_output_0_we0;
wire   [0:0] grp_dut_reshape_fu_357_output_0_d0;
wire   [11:0] grp_dut_reshape_fu_357_output_0_address1;
wire    grp_dut_reshape_fu_357_output_0_ce1;
wire    grp_dut_reshape_fu_357_output_0_we1;
wire   [0:0] grp_dut_reshape_fu_357_output_0_d1;
wire    grp_dut_conv_fu_363_ap_start;
wire    grp_dut_conv_fu_363_ap_done;
wire    grp_dut_conv_fu_363_ap_idle;
wire    grp_dut_conv_fu_363_ap_ready;
wire   [11:0] grp_dut_conv_fu_363_input_0_address0;
wire    grp_dut_conv_fu_363_input_0_ce0;
reg   [0:0] grp_dut_conv_fu_363_input_0_q0;
wire   [11:0] grp_dut_conv_fu_363_input_0_address1;
wire    grp_dut_conv_fu_363_input_0_ce1;
reg   [0:0] grp_dut_conv_fu_363_input_0_q1;
wire   [11:0] grp_dut_conv_fu_363_input_1_address0;
wire    grp_dut_conv_fu_363_input_1_ce0;
reg   [0:0] grp_dut_conv_fu_363_input_1_q0;
wire   [11:0] grp_dut_conv_fu_363_input_1_address1;
wire    grp_dut_conv_fu_363_input_1_ce1;
reg   [0:0] grp_dut_conv_fu_363_input_1_q1;
wire   [11:0] grp_dut_conv_fu_363_output_0_address0;
wire    grp_dut_conv_fu_363_output_0_ce0;
wire    grp_dut_conv_fu_363_output_0_we0;
wire   [0:0] grp_dut_conv_fu_363_output_0_d0;
wire   [11:0] grp_dut_conv_fu_363_output_1_address0;
wire    grp_dut_conv_fu_363_output_1_ce0;
wire    grp_dut_conv_fu_363_output_1_we0;
wire   [0:0] grp_dut_conv_fu_363_output_1_d0;
wire   [11:0] grp_dut_conv_fu_363_threshold_0_V_address0;
wire    grp_dut_conv_fu_363_threshold_0_V_ce0;
reg   [7:0] grp_dut_conv_fu_363_threshold_0_V_q0;
wire   [11:0] grp_dut_conv_fu_363_threshold_1_V_address0;
wire    grp_dut_conv_fu_363_threshold_1_V_ce0;
reg   [7:0] grp_dut_conv_fu_363_threshold_1_V_q0;
reg   [6:0] grp_dut_conv_fu_363_M;
reg   [6:0] grp_dut_conv_fu_363_N;
reg   [5:0] grp_dut_conv_fu_363_I;
reg   [0:0] grp_dut_conv_fu_363_L;
wire    grp_dut_dense_fu_393_ap_start;
wire    grp_dut_dense_fu_393_ap_done;
wire    grp_dut_dense_fu_393_ap_idle;
wire    grp_dut_dense_fu_393_ap_ready;
wire   [11:0] grp_dut_dense_fu_393_input_0_address0;
wire    grp_dut_dense_fu_393_input_0_ce0;
wire   [11:0] grp_dut_dense_fu_393_output_0_address0;
wire    grp_dut_dense_fu_393_output_0_ce0;
wire    grp_dut_dense_fu_393_output_0_we0;
wire   [0:0] grp_dut_dense_fu_393_output_0_d0;
wire    grp_dut_pad_fu_403_ap_start;
wire    grp_dut_pad_fu_403_ap_done;
wire    grp_dut_pad_fu_403_ap_idle;
wire    grp_dut_pad_fu_403_ap_ready;
wire   [11:0] grp_dut_pad_fu_403_input_0_address0;
wire    grp_dut_pad_fu_403_input_0_ce0;
reg   [0:0] grp_dut_pad_fu_403_input_0_q0;
wire   [11:0] grp_dut_pad_fu_403_input_1_address0;
wire    grp_dut_pad_fu_403_input_1_ce0;
reg   [0:0] grp_dut_pad_fu_403_input_1_q0;
wire   [11:0] grp_dut_pad_fu_403_output_0_address0;
wire    grp_dut_pad_fu_403_output_0_ce0;
wire    grp_dut_pad_fu_403_output_0_we0;
wire   [0:0] grp_dut_pad_fu_403_output_0_d0;
wire   [11:0] grp_dut_pad_fu_403_output_1_address0;
wire    grp_dut_pad_fu_403_output_1_ce0;
wire    grp_dut_pad_fu_403_output_1_we0;
wire   [0:0] grp_dut_pad_fu_403_output_1_d0;
reg   [6:0] grp_dut_pad_fu_403_M;
reg   [5:0] grp_dut_pad_fu_403_I;
reg   [3:0] i_reg_262;
wire   [0:0] exitcond_fu_475_p2;
reg   [5:0] Hi_assign_reg_273;
reg   [8:0] n_i_reg_284;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_538;
reg    ap_sig_cseq_ST_st52_fsm_23;
reg    ap_sig_548;
reg   [31:0] one_out_i_phi_fu_300_p4;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_21;
reg    ap_sig_556;
reg   [9:0] m_i_phi_fu_312_p4;
reg   [31:0] output_V_reg_319;
reg    ap_sig_cseq_ST_st53_fsm_24;
reg    ap_sig_571;
reg   [3:0] max_id_V_reg_332;
reg    ap_reg_grp_dut_max_pool_fu_343_ap_start;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_586;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_593;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_601;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_608;
reg    ap_reg_grp_dut_reshape_fu_357_ap_start;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_621;
reg    ap_reg_grp_dut_conv_fu_363_ap_start;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_630;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_637;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_645;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_652;
reg    ap_reg_grp_dut_dense_fu_393_ap_start;
reg    ap_reg_grp_dut_pad_fu_403_ap_start;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_717;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_725;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_732;
wire   [63:0] newIndex1_fu_500_p1;
wire   [63:0] tmp_12_i_fu_517_p1;
wire   [63:0] newIndex3_i_fu_556_p1;
wire   [63:0] tmp_14_i_fu_561_p1;
wire   [63:0] newIndex18_i_fu_640_p1;
reg   [31:0] grp_fu_417_p0;
reg   [31:0] grp_fu_417_p1;
reg   [31:0] grp_fu_423_p0;
reg   [31:0] grp_fu_423_p1;
wire   [31:0] grp_fu_429_p0;
wire   [2:0] tmp_13_fu_455_p1;
wire   [31:0] Hi_assign_cast1_fu_471_p1;
wire   [7:0] Hi_assign_cast_fu_467_p1;
wire   [7:0] tmp_7_fu_495_p2;
wire   [8:0] tmp_15_fu_539_p1;
wire   [16:0] tmp_9_i_fu_543_p3;
wire   [16:0] w_index_fu_551_p2;
wire   [0:0] tmp_fu_572_p2;
wire   [31:0] biased_i_to_int_fu_588_p1;
wire   [7:0] tmp_1_fu_592_p4;
wire   [22:0] tmp_16_fu_602_p1;
wire   [0:0] notrhs_fu_612_p2;
wire   [0:0] notlhs_fu_606_p2;
wire   [0:0] tmp_3_fu_618_p2;
wire   [0:0] tmp_4_fu_432_p2;
reg   [26:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'b1;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_grp_dut_max_pool_fu_343_ap_start = 1'b0;
#0 ap_reg_grp_dut_reshape_fu_357_ap_start = 1'b0;
#0 ap_reg_grp_dut_conv_fu_363_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_fu_393_ap_start = 1'b0;
#0 ap_reg_grp_dut_pad_fu_403_ap_start = 1'b0;
end

dut_threshold1_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_363_threshold_0_V_address0),
    .ce0(grp_dut_conv_fu_363_threshold_0_V_ce0),
    .q0(threshold1_V_0_q0)
);

dut_threshold1_V_1 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_363_threshold_1_V_address0),
    .ce0(grp_dut_conv_fu_363_threshold_1_V_ce0),
    .q0(threshold1_V_1_q0)
);

dut_threshold2_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_363_threshold_0_V_address0),
    .ce0(grp_dut_conv_fu_363_threshold_0_V_ce0),
    .q0(threshold2_V_0_q0)
);

dut_threshold2_V_1 #(
    .DataWidth( 8 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
threshold2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_363_threshold_1_V_address0),
    .ce0(grp_dut_conv_fu_363_threshold_1_V_ce0),
    .q0(threshold2_V_1_q0)
);

dut_b_fc1 #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
b_fc1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_fc1_address0),
    .ce0(b_fc1_ce0),
    .q0(b_fc1_q0)
);

dut_w_fc1 #(
    .DataWidth( 1 ),
    .AddressRange( 131072 ),
    .AddressWidth( 17 ))
w_fc1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_fc1_address0),
    .ce0(w_fc1_ce0),
    .q0(w_fc1_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_0_address0),
    .ce0(mem_conv1_0_ce0),
    .we0(mem_conv1_0_we0),
    .d0(mem_conv1_0_d0),
    .q0(mem_conv1_0_q0),
    .address1(mem_conv1_0_address1),
    .ce1(mem_conv1_0_ce1),
    .we1(mem_conv1_0_we1),
    .d1(mem_conv1_0_d1),
    .q1(mem_conv1_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_1_address0),
    .ce0(mem_conv1_1_ce0),
    .we0(mem_conv1_1_we0),
    .d0(mem_conv1_1_d0),
    .q0(mem_conv1_1_q0),
    .address1(mem_conv1_1_address1),
    .ce1(mem_conv1_1_ce1),
    .we1(mem_conv1_1_we1),
    .d1(grp_dut_max_pool_fu_343_output_1_d1),
    .q1(mem_conv1_1_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_0_address0),
    .ce0(mem_conv2_0_ce0),
    .we0(mem_conv2_0_we0),
    .d0(mem_conv2_0_d0),
    .q0(mem_conv2_0_q0),
    .address1(mem_conv2_0_address1),
    .ce1(mem_conv2_0_ce1),
    .we1(mem_conv2_0_we1),
    .d1(grp_dut_max_pool_fu_343_output_0_d1),
    .q1(mem_conv2_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
mem_conv2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_1_address0),
    .ce0(mem_conv2_1_ce0),
    .we0(mem_conv2_1_we0),
    .d0(mem_conv2_1_d0),
    .q0(mem_conv2_1_q0),
    .address1(mem_conv2_1_address1),
    .ce1(mem_conv2_1_ce1),
    .we1(mem_conv2_1_we1),
    .d1(grp_dut_max_pool_fu_343_output_1_d1),
    .q1(mem_conv2_1_q1)
);

dut_input_0 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
input_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_0_address0),
    .ce0(input_0_ce0),
    .we0(input_0_we0),
    .d0(input_0_d0),
    .q0(input_0_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 2592 ),
    .AddressWidth( 12 ))
input_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_403_input_1_address0),
    .ce0(grp_dut_pad_fu_403_input_1_ce0),
    .q0(input_1_q0)
);

dut_max_pool grp_dut_max_pool_fu_343(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_max_pool_fu_343_ap_start),
    .ap_done(grp_dut_max_pool_fu_343_ap_done),
    .ap_idle(grp_dut_max_pool_fu_343_ap_idle),
    .ap_ready(grp_dut_max_pool_fu_343_ap_ready),
    .input_0_address0(grp_dut_max_pool_fu_343_input_0_address0),
    .input_0_ce0(grp_dut_max_pool_fu_343_input_0_ce0),
    .input_0_q0(grp_dut_max_pool_fu_343_input_0_q0),
    .input_0_address1(grp_dut_max_pool_fu_343_input_0_address1),
    .input_0_ce1(grp_dut_max_pool_fu_343_input_0_ce1),
    .input_0_q1(grp_dut_max_pool_fu_343_input_0_q1),
    .input_1_address0(grp_dut_max_pool_fu_343_input_1_address0),
    .input_1_ce0(grp_dut_max_pool_fu_343_input_1_ce0),
    .input_1_q0(grp_dut_max_pool_fu_343_input_1_q0),
    .input_1_address1(grp_dut_max_pool_fu_343_input_1_address1),
    .input_1_ce1(grp_dut_max_pool_fu_343_input_1_ce1),
    .input_1_q1(grp_dut_max_pool_fu_343_input_1_q1),
    .output_0_address0(grp_dut_max_pool_fu_343_output_0_address0),
    .output_0_ce0(grp_dut_max_pool_fu_343_output_0_ce0),
    .output_0_we0(grp_dut_max_pool_fu_343_output_0_we0),
    .output_0_d0(grp_dut_max_pool_fu_343_output_0_d0),
    .output_0_address1(grp_dut_max_pool_fu_343_output_0_address1),
    .output_0_ce1(grp_dut_max_pool_fu_343_output_0_ce1),
    .output_0_we1(grp_dut_max_pool_fu_343_output_0_we1),
    .output_0_d1(grp_dut_max_pool_fu_343_output_0_d1),
    .output_1_address0(grp_dut_max_pool_fu_343_output_1_address0),
    .output_1_ce0(grp_dut_max_pool_fu_343_output_1_ce0),
    .output_1_we0(grp_dut_max_pool_fu_343_output_1_we0),
    .output_1_d0(grp_dut_max_pool_fu_343_output_1_d0),
    .output_1_address1(grp_dut_max_pool_fu_343_output_1_address1),
    .output_1_ce1(grp_dut_max_pool_fu_343_output_1_ce1),
    .output_1_we1(grp_dut_max_pool_fu_343_output_1_we1),
    .output_1_d1(grp_dut_max_pool_fu_343_output_1_d1),
    .M(grp_dut_max_pool_fu_343_M),
    .I(grp_dut_max_pool_fu_343_I)
);

dut_reshape grp_dut_reshape_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_reshape_fu_357_ap_start),
    .ap_done(grp_dut_reshape_fu_357_ap_done),
    .ap_idle(grp_dut_reshape_fu_357_ap_idle),
    .ap_ready(grp_dut_reshape_fu_357_ap_ready),
    .input_0_address0(grp_dut_reshape_fu_357_input_0_address0),
    .input_0_ce0(grp_dut_reshape_fu_357_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .input_0_address1(grp_dut_reshape_fu_357_input_0_address1),
    .input_0_ce1(grp_dut_reshape_fu_357_input_0_ce1),
    .input_0_q1(mem_conv2_0_q1),
    .output_0_address0(grp_dut_reshape_fu_357_output_0_address0),
    .output_0_ce0(grp_dut_reshape_fu_357_output_0_ce0),
    .output_0_we0(grp_dut_reshape_fu_357_output_0_we0),
    .output_0_d0(grp_dut_reshape_fu_357_output_0_d0),
    .output_0_address1(grp_dut_reshape_fu_357_output_0_address1),
    .output_0_ce1(grp_dut_reshape_fu_357_output_0_ce1),
    .output_0_we1(grp_dut_reshape_fu_357_output_0_we1),
    .output_0_d1(grp_dut_reshape_fu_357_output_0_d1)
);

dut_conv grp_dut_conv_fu_363(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_conv_fu_363_ap_start),
    .ap_done(grp_dut_conv_fu_363_ap_done),
    .ap_idle(grp_dut_conv_fu_363_ap_idle),
    .ap_ready(grp_dut_conv_fu_363_ap_ready),
    .input_0_address0(grp_dut_conv_fu_363_input_0_address0),
    .input_0_ce0(grp_dut_conv_fu_363_input_0_ce0),
    .input_0_q0(grp_dut_conv_fu_363_input_0_q0),
    .input_0_address1(grp_dut_conv_fu_363_input_0_address1),
    .input_0_ce1(grp_dut_conv_fu_363_input_0_ce1),
    .input_0_q1(grp_dut_conv_fu_363_input_0_q1),
    .input_1_address0(grp_dut_conv_fu_363_input_1_address0),
    .input_1_ce0(grp_dut_conv_fu_363_input_1_ce0),
    .input_1_q0(grp_dut_conv_fu_363_input_1_q0),
    .input_1_address1(grp_dut_conv_fu_363_input_1_address1),
    .input_1_ce1(grp_dut_conv_fu_363_input_1_ce1),
    .input_1_q1(grp_dut_conv_fu_363_input_1_q1),
    .output_0_address0(grp_dut_conv_fu_363_output_0_address0),
    .output_0_ce0(grp_dut_conv_fu_363_output_0_ce0),
    .output_0_we0(grp_dut_conv_fu_363_output_0_we0),
    .output_0_d0(grp_dut_conv_fu_363_output_0_d0),
    .output_1_address0(grp_dut_conv_fu_363_output_1_address0),
    .output_1_ce0(grp_dut_conv_fu_363_output_1_ce0),
    .output_1_we0(grp_dut_conv_fu_363_output_1_we0),
    .output_1_d0(grp_dut_conv_fu_363_output_1_d0),
    .threshold_0_V_address0(grp_dut_conv_fu_363_threshold_0_V_address0),
    .threshold_0_V_ce0(grp_dut_conv_fu_363_threshold_0_V_ce0),
    .threshold_0_V_q0(grp_dut_conv_fu_363_threshold_0_V_q0),
    .threshold_1_V_address0(grp_dut_conv_fu_363_threshold_1_V_address0),
    .threshold_1_V_ce0(grp_dut_conv_fu_363_threshold_1_V_ce0),
    .threshold_1_V_q0(grp_dut_conv_fu_363_threshold_1_V_q0),
    .M(grp_dut_conv_fu_363_M),
    .N(grp_dut_conv_fu_363_N),
    .I(grp_dut_conv_fu_363_I),
    .L(grp_dut_conv_fu_363_L)
);

dut_dense grp_dut_dense_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_fu_393_ap_start),
    .ap_done(grp_dut_dense_fu_393_ap_done),
    .ap_idle(grp_dut_dense_fu_393_ap_idle),
    .ap_ready(grp_dut_dense_fu_393_ap_ready),
    .input_0_address0(grp_dut_dense_fu_393_input_0_address0),
    .input_0_ce0(grp_dut_dense_fu_393_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .output_0_address0(grp_dut_dense_fu_393_output_0_address0),
    .output_0_ce0(grp_dut_dense_fu_393_output_0_ce0),
    .output_0_we0(grp_dut_dense_fu_393_output_0_we0),
    .output_0_d0(grp_dut_dense_fu_393_output_0_d0)
);

dut_pad grp_dut_pad_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_pad_fu_403_ap_start),
    .ap_done(grp_dut_pad_fu_403_ap_done),
    .ap_idle(grp_dut_pad_fu_403_ap_idle),
    .ap_ready(grp_dut_pad_fu_403_ap_ready),
    .input_0_address0(grp_dut_pad_fu_403_input_0_address0),
    .input_0_ce0(grp_dut_pad_fu_403_input_0_ce0),
    .input_0_q0(grp_dut_pad_fu_403_input_0_q0),
    .input_1_address0(grp_dut_pad_fu_403_input_1_address0),
    .input_1_ce0(grp_dut_pad_fu_403_input_1_ce0),
    .input_1_q0(grp_dut_pad_fu_403_input_1_q0),
    .output_0_address0(grp_dut_pad_fu_403_output_0_address0),
    .output_0_ce0(grp_dut_pad_fu_403_output_0_ce0),
    .output_0_we0(grp_dut_pad_fu_403_output_0_we0),
    .output_0_d0(grp_dut_pad_fu_403_output_0_d0),
    .output_1_address0(grp_dut_pad_fu_403_output_1_address0),
    .output_1_ce0(grp_dut_pad_fu_403_output_1_ce0),
    .output_1_we0(grp_dut_pad_fu_403_output_1_we0),
    .output_1_d0(grp_dut_pad_fu_403_output_1_d0),
    .M(grp_dut_pad_fu_403_M),
    .I(grp_dut_pad_fu_403_I)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_417_p0),
    .din1(grp_fu_417_p1),
    .ce(1'b1),
    .dout(grp_fu_417_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_423_p0),
    .din1(grp_fu_423_p1),
    .ce(1'b1),
    .dout(grp_fu_423_p2)
);

dut_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_sitofp_32ns_32_6_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_429_p0),
    .ce(1'b1),
    .dout(grp_fu_429_p1)
);

dut_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_fcmp_32ns_32ns_1_1_U53(
    .din0(reg_437),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_2),
    .dout(tmp_4_fu_432_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_conv_fu_363_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
            ap_reg_grp_dut_conv_fu_363_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_conv_fu_363_ap_ready)) begin
            ap_reg_grp_dut_conv_fu_363_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_fu_393_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == exitcond1_i_fu_505_p2))) begin
            ap_reg_grp_dut_dense_fu_393_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_fu_393_ap_ready)) begin
            ap_reg_grp_dut_dense_fu_393_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_max_pool_fu_343_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
            ap_reg_grp_dut_max_pool_fu_343_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_max_pool_fu_343_ap_ready)) begin
            ap_reg_grp_dut_max_pool_fu_343_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_pad_fu_403_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_177 & ~(exitcond1_fu_443_p2 == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8))) begin
            ap_reg_grp_dut_pad_fu_403_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_pad_fu_403_ap_ready)) begin
            ap_reg_grp_dut_pad_fu_403_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_reshape_fu_357_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_dut_reshape_fu_357_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_reshape_fu_357_ap_ready)) begin
            ap_reg_grp_dut_reshape_fu_357_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18) & ~(1'b0 == exitcond_i1_fu_527_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b0 == exitcond_i1_reg_712) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22) & ~(1'b0 == exitcond_i1_reg_712)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22)) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_22)) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
            ap_reg_ppiten_pp0_it6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_475_p2))) begin
        Hi_assign_reg_273 <= j_fu_481_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_443_p2 == 1'b0) & ~ap_sig_177)) begin
        Hi_assign_reg_273 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_475_p2))) begin
        i_reg_262 <= i_2_reg_661;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_262 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18) & (1'b0 == exitcond_i1_reg_712))) begin
        m_i_reg_308 <= m_reg_716;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        m_i_reg_308 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st55_fsm_26)) begin
        max_id_V_reg_332 <= i_3_reg_784;
    end else if (((1'b1 == ap_sig_cseq_ST_st53_fsm_24) & ~(1'b0 == grp_dut_dense_fu_393_ap_done))) begin
        max_id_V_reg_332 <= ap_const_lv4_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st52_fsm_23)) begin
        n_i_reg_284 <= n_reg_687;
    end else if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~(1'b0 == grp_dut_reshape_fu_357_ap_done))) begin
        n_i_reg_284 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_21))) begin
        one_out_i_reg_296 <= one_out_1_reg_750;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        one_out_i_reg_296 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st55_fsm_26)) begin
        output_V_reg_319 <= phitmp_i_fu_651_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st53_fsm_24) & ~(1'b0 == grp_dut_dense_fu_393_ap_done))) begin
        output_V_reg_319 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18)) begin
        ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter1 <= exitcond_i1_reg_712;
        ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter2 <= ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter1;
        ap_reg_ppstg_ifzero_reg_731_pp0_iter1 <= ifzero_reg_731;
        ap_reg_ppstg_ifzero_reg_731_pp0_iter2 <= ap_reg_ppstg_ifzero_reg_731_pp0_iter1;
        ap_reg_ppstg_ifzero_reg_731_pp0_iter3 <= ap_reg_ppstg_ifzero_reg_731_pp0_iter2;
        ap_reg_ppstg_ifzero_reg_731_pp0_iter4 <= ap_reg_ppstg_ifzero_reg_731_pp0_iter3;
        ap_reg_ppstg_ifzero_reg_731_pp0_iter5 <= ap_reg_ppstg_ifzero_reg_731_pp0_iter4;
        ap_reg_ppstg_ifzero_reg_731_pp0_iter6 <= ap_reg_ppstg_ifzero_reg_731_pp0_iter5;
        exitcond_i1_reg_712 <= exitcond_i1_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        b_fc1_load_reg_707 <= b_fc1_q0;
        n_i_cast9_reg_702[8 : 0] <= n_i_cast9_fu_523_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_177)) begin
        i_2_reg_661 <= i_2_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & (1'b0 == exitcond_i_fu_634_p2) & ~ap_sig_284)) begin
        i_3_reg_784 <= i_3_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18) & (1'b0 == exitcond_i1_fu_527_p2))) begin
        ifzero_reg_731 <= ifzero_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18))) begin
        m_reg_716 <= m_fu_533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & ~ap_sig_284)) begin
        max_id_V_cast4_reg_771[3 : 0] <= max_id_V_cast4_fu_630_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b0 == exitcond1_i_fu_505_p2))) begin
        mem_conv2_0_addr_reg_697[8 : 0] <= tmp_12_i_fu_517_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        n_reg_687 <= n_fu_511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20) & (1'b0 == ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter2))) begin
        one_out_1_reg_750 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_ifzero_reg_731_pp0_iter4) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18))) begin
        one_out_reg_761 <= grp_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_19) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_ifzero_reg_731_pp0_iter4)) | ((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18) & ~(1'b0 == ap_reg_ppstg_ifzero_reg_731_pp0_iter5)))) begin
        reg_437 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_19) & (1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_ifzero_reg_731_pp0_iter3))) begin
        tmp_10_i_reg_756 <= grp_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_19) & (1'b0 == exitcond_i1_reg_712))) begin
        tmp_15_i_reg_735 <= tmp_15_i_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20) & (1'b0 == ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter1))) begin
        tmp_17_i_reg_745 <= grp_fu_429_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_19) & ~(1'b0 == ap_reg_ppstg_ifzero_reg_731_pp0_iter6))) begin
        tmp_5_reg_766 <= tmp_5_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_443_p2 == 1'b0) & ~ap_sig_177)) begin
        tmp_V_1_reg_666 <= strm_in_V_V_dout;
        tmp_s_reg_671[7 : 5] <= tmp_s_fu_459_p3[7 : 5];
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & ~(1'b0 == exitcond_i_fu_634_p2) & ~ap_sig_284)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & ~(1'b0 == exitcond_i_fu_634_p2) & ~ap_sig_284)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_165) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_138) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_255) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_556) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_21 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_21 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_308) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_732) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_637) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_652) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_593) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_608) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_621) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_538) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_201) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_217) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_42) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_109) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_192) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_725) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_548) begin
        ap_sig_cseq_ST_st52_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_571) begin
        ap_sig_cseq_ST_st53_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_121) begin
        ap_sig_cseq_ST_st54_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_299) begin
        ap_sig_cseq_ST_st55_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_630) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_645) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_586) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_601) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_717) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        b_fc1_ce0 = 1'b1;
    end else begin
        b_fc1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_I = ap_const_lv6_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_I = ap_const_lv6_12;
    end else begin
        grp_dut_conv_fu_363_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_L = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_L = 1'b0;
    end else begin
        grp_dut_conv_fu_363_L = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_M = ap_const_lv7_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_M = ap_const_lv7_1;
    end else begin
        grp_dut_conv_fu_363_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_N = ap_const_lv7_20;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_N = ap_const_lv7_10;
    end else begin
        grp_dut_conv_fu_363_N = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_input_0_q0 = mem_conv2_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_input_0_q0 = mem_conv1_0_q0;
    end else begin
        grp_dut_conv_fu_363_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_input_0_q1 = mem_conv2_0_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_input_0_q1 = mem_conv1_0_q1;
    end else begin
        grp_dut_conv_fu_363_input_0_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_input_1_q0 = mem_conv2_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_input_1_q0 = mem_conv1_1_q0;
    end else begin
        grp_dut_conv_fu_363_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_input_1_q1 = mem_conv2_1_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_input_1_q1 = mem_conv1_1_q1;
    end else begin
        grp_dut_conv_fu_363_input_1_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_threshold_0_V_q0 = threshold2_V_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_threshold_0_V_q0 = threshold1_V_0_q0;
    end else begin
        grp_dut_conv_fu_363_threshold_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_363_threshold_1_V_q0 = threshold2_V_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_363_threshold_1_V_q0 = threshold1_V_1_q0;
    end else begin
        grp_dut_conv_fu_363_threshold_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_343_I = ap_const_lv6_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_343_I = ap_const_lv6_10;
    end else begin
        grp_dut_max_pool_fu_343_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_343_M = ap_const_lv7_20;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_343_M = ap_const_lv7_10;
    end else begin
        grp_dut_max_pool_fu_343_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_343_input_0_q0 = mem_conv1_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_343_input_0_q0 = mem_conv2_0_q0;
    end else begin
        grp_dut_max_pool_fu_343_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_343_input_0_q1 = mem_conv1_0_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_343_input_0_q1 = mem_conv2_0_q1;
    end else begin
        grp_dut_max_pool_fu_343_input_0_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_343_input_1_q0 = mem_conv1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_343_input_1_q0 = mem_conv2_1_q0;
    end else begin
        grp_dut_max_pool_fu_343_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_343_input_1_q1 = mem_conv1_1_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_343_input_1_q1 = mem_conv2_1_q1;
    end else begin
        grp_dut_max_pool_fu_343_input_1_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_403_I = ap_const_lv6_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_403_I = ap_const_lv6_10;
    end else begin
        grp_dut_pad_fu_403_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_403_M = ap_const_lv7_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_403_M = ap_const_lv7_1;
    end else begin
        grp_dut_pad_fu_403_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_403_input_0_q0 = mem_conv1_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_403_input_0_q0 = input_0_q0;
    end else begin
        grp_dut_pad_fu_403_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_403_input_1_q0 = mem_conv1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_403_input_1_q0 = input_1_q0;
    end else begin
        grp_dut_pad_fu_403_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_19) & (1'b1 == ap_reg_ppiten_pp0_it5))) begin
        grp_fu_417_p0 = one_out_reg_761;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        grp_fu_417_p0 = tmp_10_i_reg_756;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_21))) begin
        grp_fu_417_p0 = one_out_i_phi_fu_300_p4;
    end else begin
        grp_fu_417_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_19) & (1'b1 == ap_reg_ppiten_pp0_it5))) begin
        grp_fu_417_p1 = b_fc1_load_reg_707;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        grp_fu_417_p1 = ap_const_lv32_C4000000;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_21))) begin
        grp_fu_417_p1 = tmp_17_i_reg_745;
    end else begin
        grp_fu_417_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        grp_fu_423_p0 = reg_437;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_21))) begin
        grp_fu_423_p0 = one_out_1_reg_750;
    end else begin
        grp_fu_423_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        grp_fu_423_p1 = ap_const_lv32_3D800000;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_21))) begin
        grp_fu_423_p1 = ap_const_lv32_40000000;
    end else begin
        grp_fu_423_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_0_address0 = newIndex1_fu_500_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_0_address0 = grp_dut_pad_fu_403_input_0_address0;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_0_ce0 = grp_dut_pad_fu_403_input_0_ce0;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_475_p2))) begin
        input_0_we0 = 1'b1;
    end else begin
        input_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18) & (1'b0 == exitcond_i1_reg_712))) begin
        m_i_phi_fu_312_p4 = m_reg_716;
    end else begin
        m_i_phi_fu_312_p4 = m_i_reg_308;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st54_fsm_25)) begin
        mem_conv1_0_address0 = newIndex18_i_fu_640_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18))) begin
        mem_conv1_0_address0 = newIndex3_i_fu_556_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_address0 = grp_dut_pad_fu_403_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_0_address0 = grp_dut_pad_fu_403_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_24)) begin
        mem_conv1_0_address0 = grp_dut_dense_fu_393_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_address0 = grp_dut_conv_fu_363_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_address0 = grp_dut_conv_fu_363_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address0 = grp_dut_reshape_fu_357_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_343_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_343_input_0_address0;
    end else begin
        mem_conv1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_address1 = grp_dut_conv_fu_363_input_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address1 = grp_dut_reshape_fu_357_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address1 = grp_dut_max_pool_fu_343_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address1 = grp_dut_max_pool_fu_343_input_0_address1;
    end else begin
        mem_conv1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18)) | ((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & ~ap_sig_284))) begin
        mem_conv1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_ce0 = grp_dut_pad_fu_403_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_0_ce0 = grp_dut_pad_fu_403_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_24)) begin
        mem_conv1_0_ce0 = grp_dut_dense_fu_393_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_ce0 = grp_dut_conv_fu_363_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_ce0 = grp_dut_conv_fu_363_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce0 = grp_dut_reshape_fu_357_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_343_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_343_input_0_ce0;
    end else begin
        mem_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_ce1 = grp_dut_conv_fu_363_input_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce1 = grp_dut_reshape_fu_357_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce1 = grp_dut_max_pool_fu_343_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce1 = grp_dut_max_pool_fu_343_input_0_ce1;
    end else begin
        mem_conv1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_d0 = grp_dut_pad_fu_403_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_24)) begin
        mem_conv1_0_d0 = grp_dut_dense_fu_393_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_d0 = grp_dut_conv_fu_363_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_d0 = grp_dut_reshape_fu_357_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_d0 = grp_dut_max_pool_fu_343_output_0_d0;
    end else begin
        mem_conv1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_d1 = grp_dut_reshape_fu_357_output_0_d1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_d1 = grp_dut_max_pool_fu_343_output_0_d1;
    end else begin
        mem_conv1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_we0 = grp_dut_pad_fu_403_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_24)) begin
        mem_conv1_0_we0 = grp_dut_dense_fu_393_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_we0 = grp_dut_conv_fu_363_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_we0 = grp_dut_reshape_fu_357_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_we0 = grp_dut_max_pool_fu_343_output_0_we0;
    end else begin
        mem_conv1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_we1 = grp_dut_reshape_fu_357_output_0_we1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_we1 = grp_dut_max_pool_fu_343_output_0_we1;
    end else begin
        mem_conv1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_address0 = grp_dut_pad_fu_403_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_1_address0 = grp_dut_pad_fu_403_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_address0 = grp_dut_conv_fu_363_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_address0 = grp_dut_conv_fu_363_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_343_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_343_input_1_address0;
    end else begin
        mem_conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_address1 = grp_dut_conv_fu_363_input_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address1 = grp_dut_max_pool_fu_343_output_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_address1 = grp_dut_max_pool_fu_343_input_1_address1;
    end else begin
        mem_conv1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_ce0 = grp_dut_pad_fu_403_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_1_ce0 = grp_dut_pad_fu_403_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_ce0 = grp_dut_conv_fu_363_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_ce0 = grp_dut_conv_fu_363_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_343_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_343_input_1_ce0;
    end else begin
        mem_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_ce1 = grp_dut_conv_fu_363_input_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce1 = grp_dut_max_pool_fu_343_output_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_ce1 = grp_dut_max_pool_fu_343_input_1_ce1;
    end else begin
        mem_conv1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_d0 = grp_dut_pad_fu_403_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_d0 = grp_dut_conv_fu_363_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_d0 = grp_dut_max_pool_fu_343_output_1_d0;
    end else begin
        mem_conv1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_we0 = grp_dut_pad_fu_403_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_we0 = grp_dut_conv_fu_363_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_we0 = grp_dut_max_pool_fu_343_output_1_we0;
    end else begin
        mem_conv1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_we1 = grp_dut_max_pool_fu_343_output_1_we1;
    end else begin
        mem_conv1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        mem_conv2_0_address0 = mem_conv2_0_addr_reg_697;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_address0 = grp_dut_pad_fu_403_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_24)) begin
        mem_conv2_0_address0 = grp_dut_dense_fu_393_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_address0 = grp_dut_conv_fu_363_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_address0 = grp_dut_conv_fu_363_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address0 = grp_dut_reshape_fu_357_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_343_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_343_input_0_address0;
    end else begin
        mem_conv2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_address1 = grp_dut_conv_fu_363_input_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address1 = grp_dut_reshape_fu_357_input_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address1 = grp_dut_max_pool_fu_343_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address1 = grp_dut_max_pool_fu_343_input_0_address1;
    end else begin
        mem_conv2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        mem_conv2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_ce0 = grp_dut_pad_fu_403_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st53_fsm_24)) begin
        mem_conv2_0_ce0 = grp_dut_dense_fu_393_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_ce0 = grp_dut_conv_fu_363_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_ce0 = grp_dut_conv_fu_363_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce0 = grp_dut_reshape_fu_357_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_343_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_343_input_0_ce0;
    end else begin
        mem_conv2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_ce1 = grp_dut_conv_fu_363_input_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce1 = grp_dut_reshape_fu_357_input_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce1 = grp_dut_max_pool_fu_343_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce1 = grp_dut_max_pool_fu_343_input_0_ce1;
    end else begin
        mem_conv2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20))) begin
        mem_conv2_0_d0 = tmp_5_reg_766;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_d0 = grp_dut_pad_fu_403_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_d0 = grp_dut_conv_fu_363_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_d0 = grp_dut_max_pool_fu_343_output_0_d0;
    end else begin
        mem_conv2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20) & ~(1'b0 == ap_reg_ppstg_ifzero_reg_731_pp0_iter6))) begin
        mem_conv2_0_we0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_we0 = grp_dut_pad_fu_403_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_we0 = grp_dut_conv_fu_363_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_we0 = grp_dut_max_pool_fu_343_output_0_we0;
    end else begin
        mem_conv2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_we1 = grp_dut_max_pool_fu_343_output_0_we1;
    end else begin
        mem_conv2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_address0 = grp_dut_pad_fu_403_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_address0 = grp_dut_conv_fu_363_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_address0 = grp_dut_conv_fu_363_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_343_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_343_input_1_address0;
    end else begin
        mem_conv2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_address1 = grp_dut_conv_fu_363_input_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_address1 = grp_dut_max_pool_fu_343_output_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address1 = grp_dut_max_pool_fu_343_input_1_address1;
    end else begin
        mem_conv2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_ce0 = grp_dut_pad_fu_403_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_ce0 = grp_dut_conv_fu_363_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_ce0 = grp_dut_conv_fu_363_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_343_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_343_input_1_ce0;
    end else begin
        mem_conv2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_ce1 = grp_dut_conv_fu_363_input_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_ce1 = grp_dut_max_pool_fu_343_output_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce1 = grp_dut_max_pool_fu_343_input_1_ce1;
    end else begin
        mem_conv2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_d0 = grp_dut_pad_fu_403_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_d0 = grp_dut_conv_fu_363_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_d0 = grp_dut_max_pool_fu_343_output_1_d0;
    end else begin
        mem_conv2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_we0 = grp_dut_pad_fu_403_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_we0 = grp_dut_conv_fu_363_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_we0 = grp_dut_max_pool_fu_343_output_1_we0;
    end else begin
        mem_conv2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_we1 = grp_dut_max_pool_fu_343_output_1_we1;
    end else begin
        mem_conv2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter2) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_21))) begin
        one_out_i_phi_fu_300_p4 = one_out_1_reg_750;
    end else begin
        one_out_i_phi_fu_300_p4 = one_out_i_reg_296;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_443_p2 == 1'b0))) begin
        strm_in_V_V_blk_n = strm_in_V_V_empty_n;
    end else begin
        strm_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_443_p2 == 1'b0) & ~ap_sig_177)) begin
        strm_in_V_V_read = 1'b1;
    end else begin
        strm_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & ~(1'b0 == exitcond_i_fu_634_p2))) begin
        strm_out_V_V_blk_n = strm_out_V_V_full_n;
    end else begin
        strm_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_25) & ~(1'b0 == exitcond_i_fu_634_p2) & ~ap_sig_284)) begin
        strm_out_V_V_write = 1'b1;
    end else begin
        strm_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_18))) begin
        w_fc1_ce0 = 1'b1;
    end else begin
        w_fc1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (((exitcond1_fu_443_p2 == 1'b0) & ~ap_sig_177)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~ap_sig_177 & ~(exitcond1_fu_443_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == exitcond_fu_475_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == grp_dut_pad_fu_403_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            if (~(1'b0 == grp_dut_conv_fu_363_ap_done)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_343_ap_done)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == grp_dut_pad_fu_403_ap_done)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            if (~(1'b0 == grp_dut_conv_fu_363_ap_done)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_343_ap_done)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            if (~(1'b0 == grp_dut_reshape_fu_357_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            if (~(1'b0 == exitcond1_i_fu_505_p2)) begin
                ap_NS_fsm = ap_ST_st53_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_18;
        end
        ap_ST_pp0_stg0_fsm_18 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond_i1_fu_527_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_st52_fsm_23;
            end
        end
        ap_ST_pp0_stg1_fsm_19 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_20;
        end
        ap_ST_pp0_stg2_fsm_20 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_20) & ~(1'b1 == ap_reg_ppiten_pp0_it5))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st52_fsm_23;
            end
        end
        ap_ST_pp0_stg3_fsm_21 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_22;
        end
        ap_ST_pp0_stg4_fsm_22 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_18;
        end
        ap_ST_st52_fsm_23 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st53_fsm_24 : begin
            if (~(1'b0 == grp_dut_dense_fu_393_ap_done)) begin
                ap_NS_fsm = ap_ST_st54_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st53_fsm_24;
            end
        end
        ap_ST_st54_fsm_25 : begin
            if ((~(1'b0 == exitcond_i_fu_634_p2) & ~ap_sig_284)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((1'b0 == exitcond_i_fu_634_p2) & ~ap_sig_284)) begin
                ap_NS_fsm = ap_ST_st55_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st54_fsm_25;
            end
        end
        ap_ST_st55_fsm_26 : begin
            ap_NS_fsm = ap_ST_st54_fsm_25;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_cast1_fu_471_p1 = Hi_assign_reg_273;

assign Hi_assign_cast_fu_467_p1 = Hi_assign_reg_273;

always @ (*) begin
    ap_sig_109 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_121 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_138 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_165 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_177 = ((exitcond1_fu_443_p2 == 1'b0) & (strm_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_192 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_201 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_217 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_255 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_284 = (~(1'b0 == exitcond_i_fu_634_p2) & (strm_out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_299 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_308 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_42 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_538 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_548 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_556 = (1'b1 == ap_CS_fsm[ap_const_lv32_15]);
end

always @ (*) begin
    ap_sig_571 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_586 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_593 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_601 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_608 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_621 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_630 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_637 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_645 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_652 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_717 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_725 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_732 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

assign b_fc1_address0 = tmp_12_i_fu_517_p1;

assign biased_i_to_int_fu_588_p1 = reg_437;

assign exitcond1_fu_443_p2 = ((i_reg_262 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond1_i_fu_505_p2 = ((n_i_reg_284 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_475_p2 = ((Hi_assign_reg_273 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_527_p2 = ((m_i_phi_fu_312_p4 == ap_const_lv10_200) ? 1'b1 : 1'b0);

assign exitcond_i_fu_634_p2 = ((max_id_V_reg_332 == ap_const_lv4_A) ? 1'b1 : 1'b0);

assign grp_dut_conv_fu_363_ap_start = ap_reg_grp_dut_conv_fu_363_ap_start;

assign grp_dut_dense_fu_393_ap_start = ap_reg_grp_dut_dense_fu_393_ap_start;

assign grp_dut_max_pool_fu_343_ap_start = ap_reg_grp_dut_max_pool_fu_343_ap_start;

assign grp_dut_pad_fu_403_ap_start = ap_reg_grp_dut_pad_fu_403_ap_start;

assign grp_dut_reshape_fu_357_ap_start = ap_reg_grp_dut_reshape_fu_357_ap_start;

assign grp_fu_429_p0 = tmp_15_i_reg_735;

assign i_2_fu_449_p2 = (i_reg_262 + ap_const_lv4_1);

assign i_3_fu_645_p2 = (max_id_V_reg_332 + ap_const_lv4_1);

assign ifzero_fu_566_p2 = ((m_fu_533_p2 == ap_const_lv10_200) ? 1'b1 : 1'b0);

assign input_0_d0 = tmp_V_1_reg_666[Hi_assign_cast1_fu_471_p1];

assign j_fu_481_p2 = (Hi_assign_reg_273 + ap_const_lv6_1);

assign m_fu_533_p2 = (m_i_phi_fu_312_p4 + ap_const_lv10_1);

assign max_id_V_cast4_fu_630_p1 = max_id_V_reg_332;

assign n_fu_511_p2 = (n_i_reg_284 + ap_const_lv9_1);

assign n_i_cast9_fu_523_p1 = n_i_reg_284;

assign newIndex18_i_fu_640_p1 = max_id_V_reg_332;

assign newIndex1_fu_500_p1 = tmp_7_fu_495_p2;

assign newIndex3_i_fu_556_p1 = m_i_phi_fu_312_p4;

assign notlhs_fu_606_p2 = ((tmp_1_fu_592_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs_fu_612_p2 = ((tmp_16_fu_602_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign phitmp_i_fu_651_p3 = ((mem_conv1_0_q0[0:0] === 1'b1) ? max_id_V_cast4_reg_771 : output_V_reg_319);

assign strm_out_V_V_din = output_V_reg_319;

assign tmp_12_i_fu_517_p1 = n_i_reg_284;

assign tmp_13_fu_455_p1 = i_reg_262[2:0];

assign tmp_14_i_fu_561_p1 = w_index_fu_551_p2;

assign tmp_15_fu_539_p1 = m_i_phi_fu_312_p4[8:0];

assign tmp_15_i_fu_578_p2 = (mem_conv1_0_q0 ^ tmp_fu_572_p2);

assign tmp_16_fu_602_p1 = biased_i_to_int_fu_588_p1[22:0];

assign tmp_1_fu_592_p4 = {{biased_i_to_int_fu_588_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_3_fu_618_p2 = (notrhs_fu_612_p2 | notlhs_fu_606_p2);

assign tmp_5_fu_624_p2 = (tmp_3_fu_618_p2 & tmp_4_fu_432_p2);

assign tmp_7_fu_495_p2 = (tmp_s_reg_671 + Hi_assign_cast_fu_467_p1);

assign tmp_9_i_fu_543_p3 = {{tmp_15_fu_539_p1}, {ap_const_lv8_0}};

assign tmp_fu_572_p2 = (w_fc1_q0 ^ 1'b1);

assign tmp_s_fu_459_p3 = {{tmp_13_fu_455_p1}, {ap_const_lv5_0}};

assign w_fc1_address0 = tmp_14_i_fu_561_p1;

assign w_index_fu_551_p2 = (n_i_cast9_reg_702 + tmp_9_i_fu_543_p3);

always @ (posedge ap_clk) begin
    tmp_s_reg_671[4:0] <= 5'b00000;
    mem_conv2_0_addr_reg_697[11:9] <= 3'b000;
    n_i_cast9_reg_702[16:9] <= 8'b00000000;
    max_id_V_cast4_reg_771[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //dut
