$date
   Thu Apr 10 18:01:38 2025
$end

$version
  2024.2.0
  $dumpfile ("id_stage_waveform.vcd") 
$end

$timescale
  1ps
$end

$scope module ID_Stage_Testbench $end
$var reg 1 ! clk $end
$var reg 32 " instr [31:0] $end
$var reg 32 # npc [31:0] $end
$var reg 5 $ write_reg [4:0] $end
$var reg 32 % write_data [31:0] $end
$var reg 1 & reg_write $end
$var wire 9 ' control_bits [8:0] $end
$var wire 32 ( npc_out [31:0] $end
$var wire 32 ) reg_rs [31:0] $end
$var wire 32 * reg_rt [31:0] $end
$var wire 32 + sign_ext [31:0] $end
$var wire 5 , rt [4:0] $end
$var wire 5 - rd [4:0] $end
$scope module uut $end
$var wire 1 . clk $end
$var wire 32 / instr [31:0] $end
$var wire 32 0 npc [31:0] $end
$var wire 5 1 write_reg [4:0] $end
$var wire 32 2 write_data [31:0] $end
$var wire 1 3 reg_write $end
$var wire 9 ' control_bits [8:0] $end
$var wire 32 ( npc_out [31:0] $end
$var wire 32 ) reg_rs [31:0] $end
$var wire 32 * reg_rt [31:0] $end
$var wire 32 + sign_ext [31:0] $end
$var wire 5 , rt [4:0] $end
$var wire 5 - rd [4:0] $end
$var wire 2 4 alu_op [1:0] $end
$var wire 1 5 reg_dst $end
$var wire 1 6 alu_src $end
$var wire 1 7 branch $end
$var wire 1 8 mem_read $end
$var wire 1 9 mem_write $end
$var wire 1 : mem_to_reg $end
$scope module ctrl $end
$var wire 1 . clk $end
$var wire 6 ; opcode [31:26] $end
$var reg 2 < alu_op [1:0] $end
$var reg 1 = reg_dst $end
$var reg 1 > alu_src $end
$var reg 1 ? branch $end
$var reg 1 @ mem_read $end
$var reg 1 A mem_write $end
$var reg 1 B reg_write $end
$var reg 1 C mem_to_reg $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
bx "
b0 #
b0 $
b0 %
0&
bx '
bz (
bz )
bz *
bz +
bz ,
bz -
0.
bx /
b0 0
b0 1
b0 2
x3
bx 4
x5
x6
x7
x8
x9
x:
bx ;
bx <
x=
x>
x?
x@
xA
xB
xC
$end

#5000
1!
b0 '
1.
03
b0 4
05
06
07
08
09
0:
b0 <
0=
0>
0?
0@
0A
0B
0C

#10000
0!
b101001000001000000100000 "
b100 #
0.
b101001000001000000100000 /
b100 0
b0 ;

#15000
1!
b100x00010 '
1.
x3
b10 4
15
b10 <
1=
1B

#20000
0!
0.

#25000
1!
1.

#30000
0!
b10000011001010100001100100001 "
b1000 #
0.
b10000011001010100001100100001 /
b1000 0
b100 ;

#35000
1!
1.
b1 4
05
17
b1 <
0=
1?
0B
