Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 14 10:02:11 2025
| Host         : Yehoh running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/train_step_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 1.217ns (19.108%)  route 5.152ns (80.892%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         4.090     7.342    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.217ns (19.615%)  route 4.987ns (80.385%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.926     7.177    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.217ns (19.642%)  route 4.979ns (80.358%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.917     7.169    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.217ns (19.694%)  route 4.962ns (80.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.901     7.152    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.217ns (19.694%)  route 4.962ns (80.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.901     7.152    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.217ns (19.694%)  route 4.962ns (80.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y83         FDRE                                         r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/Q
                         net (fo=7, routed)           1.062     2.491    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[0]
    SLICE_X69Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.615 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.000     2.615    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_9__0_n_0
    SLICE_X69Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.013 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.013    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_2__0_n_0
    SLICE_X69Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.252 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__0/O[2]
                         net (fo=184, routed)         3.901     7.152    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/A[6]
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.540    10.349    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.608ns (12.627%)  route 4.207ns (87.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_clk
    SLICE_X63Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=66, routed)          3.025     4.454    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/W1_7_3_o_ap_vld
    SLICE_X77Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.606 r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg_i_1__11/O
                         net (fo=48, routed)          1.182     5.788    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/C[0]
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1719, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y35          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -1.903     8.986    bd_0_i/hls_inst/inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85/train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.788    
  -------------------------------------------------------------------
                         slack                                  3.198    




