{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460834599347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460834599348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 12:23:19 2016 " "Processing started: Sat Apr 16 12:23:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460834599348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460834599348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register " "Command: quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460834599348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460834600425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460834600549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460834600549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460834600556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460834600556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "decoder_5bit/decoder_5bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460834600590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460834600590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit/register_32bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460834600598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460834600598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460834600607 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460834600607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460834600607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "file_reg_de1soc_test.v(41) " "Verilog HDL warning at file_reg_de1soc_test.v(41): extended using \"x\" or \"z\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460834600614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"?\";  expecting an operand file_reg_de1soc_test.v(43) " "Verilog HDL syntax error at file_reg_de1soc_test.v(43) near text \"?\";  expecting an operand" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460834600614 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "file_reg_de1soc_test file_reg_de1soc_test.v(15) " "Ignored design unit \"file_reg_de1soc_test\" at file_reg_de1soc_test.v(15) due to previous errors" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1460834600615 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "div_clock file_reg_de1soc_test.v(77) " "Ignored design unit \"div_clock\" at file_reg_de1soc_test.v(77) due to previous errors" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1460834600615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_reg_de1soc_test.v 0 0 " "Found 0 design units, including 0 entities, in source file file_reg_de1soc_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460834600616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460834600780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 16 12:23:20 2016 " "Processing ended: Sat Apr 16 12:23:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460834600780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460834600780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460834600780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460834600780 ""}
