/// Auto-generated bit field definitions for DBG
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::dbg {

using namespace alloy::hal::bitfields;

// ============================================================================
// DBG Bit Field Definitions
// ============================================================================

/// IDCODE - MCU Device ID Code Register
namespace idcode {
    /// Device Identifier
    /// Position: 0, Width: 12
    using DEV_ID = BitField<0, 12>;
    constexpr uint32_t DEV_ID_Pos = 0;
    constexpr uint32_t DEV_ID_Msk = DEV_ID::mask;

    /// Revision Identifier
    /// Position: 16, Width: 16
    using REV_ID = BitField<16, 16>;
    constexpr uint32_t REV_ID_Pos = 16;
    constexpr uint32_t REV_ID_Msk = REV_ID::mask;

}  // namespace idcode

/// DBG_CR - DBG configuration register
namespace dbg_cr {
    /// Debug Stop mode Debug options in Stop mode. Upon Stop mode exit, the software must re-establish the desired clock configuration.
    /// Position: 1, Width: 1
    /// Access: read-write
    using DBG_STOP = BitField<1, 1>;
    constexpr uint32_t DBG_STOP_Pos = 1;
    constexpr uint32_t DBG_STOP_Msk = DBG_STOP::mask;
    /// Enumerated values for DBG_STOP
    namespace dbg_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Debug Standby and Shutdown modes Debug options in Standby or Shutdown mode.
    /// Position: 2, Width: 1
    /// Access: read-write
    using DBG_STANDBY = BitField<2, 1>;
    constexpr uint32_t DBG_STANDBY_Pos = 2;
    constexpr uint32_t DBG_STANDBY_Msk = DBG_STANDBY::mask;
    /// Enumerated values for DBG_STANDBY
    namespace dbg_standby {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dbg_cr

/// DBG_APB_FZ1 - DBG APB freeze register 1
namespace dbg_apb_fz1 {
    /// Clocking of TIM2 counter when the core is halted This bit enables/disables the clock to the counter of TIM2 when the core is halted:
    /// Position: 0, Width: 1
    /// Access: read-write
    using DBG_TIM2_STOP = BitField<0, 1>;
    constexpr uint32_t DBG_TIM2_STOP_Pos = 0;
    constexpr uint32_t DBG_TIM2_STOP_Msk = DBG_TIM2_STOP::mask;
    /// Enumerated values for DBG_TIM2_STOP
    namespace dbg_tim2_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM3 counter when the core is halted This bit enables/disables the clock to the counter of TIM3 when the core is halted:
    /// Position: 1, Width: 1
    /// Access: read-write
    using DBG_TIM3_STOP = BitField<1, 1>;
    constexpr uint32_t DBG_TIM3_STOP_Pos = 1;
    constexpr uint32_t DBG_TIM3_STOP_Msk = DBG_TIM3_STOP::mask;
    /// Enumerated values for DBG_TIM3_STOP
    namespace dbg_tim3_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM6 counter when the core is halted This bit enables/disables the clock to the counter of TIM6 when the core is halted:
    /// Position: 4, Width: 1
    /// Access: read-write
    using DBG_TIM6_STOP = BitField<4, 1>;
    constexpr uint32_t DBG_TIM6_STOP_Pos = 4;
    constexpr uint32_t DBG_TIM6_STOP_Msk = DBG_TIM6_STOP::mask;
    /// Enumerated values for DBG_TIM6_STOP
    namespace dbg_tim6_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM7 counter when the core is halted. This bit enables/disables the clock to the counter of ITIM7 when the core is halted:
    /// Position: 5, Width: 1
    /// Access: read-write
    using DBG_TIM7_STOP = BitField<5, 1>;
    constexpr uint32_t DBG_TIM7_STOP_Pos = 5;
    constexpr uint32_t DBG_TIM7_STOP_Msk = DBG_TIM7_STOP::mask;
    /// Enumerated values for DBG_TIM7_STOP
    namespace dbg_tim7_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of RTC counter when the core is halted This bit enables/disables the clock to the counter of RTC when the core is halted:
    /// Position: 10, Width: 1
    /// Access: read-write
    using DBG_RTC_STOP = BitField<10, 1>;
    constexpr uint32_t DBG_RTC_STOP_Pos = 10;
    constexpr uint32_t DBG_RTC_STOP_Msk = DBG_RTC_STOP::mask;
    /// Enumerated values for DBG_RTC_STOP
    namespace dbg_rtc_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of WWDG counter when the core is halted This bit enables/disables the clock to the counter of WWDG when the core is halted:
    /// Position: 11, Width: 1
    /// Access: read-write
    using DBG_WWDG_STOP = BitField<11, 1>;
    constexpr uint32_t DBG_WWDG_STOP_Pos = 11;
    constexpr uint32_t DBG_WWDG_STOP_Msk = DBG_WWDG_STOP::mask;
    /// Enumerated values for DBG_WWDG_STOP
    namespace dbg_wwdg_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of IWDG counter when the core is halted This bit enables/disables the clock to the counter of IWDG when the core is halted:
    /// Position: 12, Width: 1
    /// Access: read-write
    using DBG_IWDG_STOP = BitField<12, 1>;
    constexpr uint32_t DBG_IWDG_STOP_Pos = 12;
    constexpr uint32_t DBG_IWDG_STOP_Msk = DBG_IWDG_STOP::mask;
    /// Enumerated values for DBG_IWDG_STOP
    namespace dbg_iwdg_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// SMBUS timeout when core is halted
    /// Position: 21, Width: 1
    /// Access: read-write
    using DBG_I2C1_SMBUS_TIMEOUT = BitField<21, 1>;
    constexpr uint32_t DBG_I2C1_SMBUS_TIMEOUT_Pos = 21;
    constexpr uint32_t DBG_I2C1_SMBUS_TIMEOUT_Msk = DBG_I2C1_SMBUS_TIMEOUT::mask;
    /// Enumerated values for DBG_I2C1_SMBUS_TIMEOUT
    namespace dbg_i2c1_smbus_timeout {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of LPTIMER2 counter when the core is halted This bit enables/disables the clock to the counter of LPTIMER2 when the core is halted:
    /// Position: 30, Width: 1
    /// Access: read-write
    using DBG_LPTIM2_STOP = BitField<30, 1>;
    constexpr uint32_t DBG_LPTIM2_STOP_Pos = 30;
    constexpr uint32_t DBG_LPTIM2_STOP_Msk = DBG_LPTIM2_STOP::mask;
    /// Enumerated values for DBG_LPTIM2_STOP
    namespace dbg_lptim2_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of LPTIMER1 counter when the core is halted This bit enables/disables the clock to the counter of LPTIMER1 when the core is halted:
    /// Position: 31, Width: 1
    /// Access: read-write
    using DBG_LPTIM1_STOP = BitField<31, 1>;
    constexpr uint32_t DBG_LPTIM1_STOP_Pos = 31;
    constexpr uint32_t DBG_LPTIM1_STOP_Msk = DBG_LPTIM1_STOP::mask;
    /// Enumerated values for DBG_LPTIM1_STOP
    namespace dbg_lptim1_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dbg_apb_fz1

/// DBG_APB_FZ2 - DBG APB freeze register 2
namespace dbg_apb_fz2 {
    /// Clocking of TIM1 counter when the core is halted This bit enables/disables the clock to the counter of TIM1 when the core is halted:
    /// Position: 11, Width: 1
    /// Access: read-write
    using DBG_TIM1_STOP = BitField<11, 1>;
    constexpr uint32_t DBG_TIM1_STOP_Pos = 11;
    constexpr uint32_t DBG_TIM1_STOP_Msk = DBG_TIM1_STOP::mask;
    /// Enumerated values for DBG_TIM1_STOP
    namespace dbg_tim1_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM14 counter when the core is halted This bit enables/disables the clock to the counter of TIM14 when the core is halted:
    /// Position: 15, Width: 1
    /// Access: read-write
    using DBG_TIM14_STOP = BitField<15, 1>;
    constexpr uint32_t DBG_TIM14_STOP_Pos = 15;
    constexpr uint32_t DBG_TIM14_STOP_Msk = DBG_TIM14_STOP::mask;
    /// Enumerated values for DBG_TIM14_STOP
    namespace dbg_tim14_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM15 counter when the core is halted This bit enables/disables the clock to the counter of TIM15 when the core is halted: Only available on STM32G071xx and STM32G081xx, reserved on STM32G031xx and STM32G041xx.
    /// Position: 16, Width: 1
    /// Access: read-write
    using DBG_TIM15_STOP = BitField<16, 1>;
    constexpr uint32_t DBG_TIM15_STOP_Pos = 16;
    constexpr uint32_t DBG_TIM15_STOP_Msk = DBG_TIM15_STOP::mask;
    /// Enumerated values for DBG_TIM15_STOP
    namespace dbg_tim15_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM16 counter when the core is halted This bit enables/disables the clock to the counter of TIM16 when the core is halted:
    /// Position: 17, Width: 1
    /// Access: read-write
    using DBG_TIM16_STOP = BitField<17, 1>;
    constexpr uint32_t DBG_TIM16_STOP_Pos = 17;
    constexpr uint32_t DBG_TIM16_STOP_Msk = DBG_TIM16_STOP::mask;
    /// Enumerated values for DBG_TIM16_STOP
    namespace dbg_tim16_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

    /// Clocking of TIM17 counter when the core is halted This bit enables/disables the clock to the counter of TIM17 when the core is halted:
    /// Position: 18, Width: 1
    /// Access: read-write
    using DBG_TIM17_STOP = BitField<18, 1>;
    constexpr uint32_t DBG_TIM17_STOP_Pos = 18;
    constexpr uint32_t DBG_TIM17_STOP_Msk = DBG_TIM17_STOP::mask;
    /// Enumerated values for DBG_TIM17_STOP
    namespace dbg_tim17_stop {
        constexpr uint32_t B_0x0 = 0;
        constexpr uint32_t B_0x1 = 1;
    }

}  // namespace dbg_apb_fz2

}  // namespace alloy::hal::st::stm32g0::dbg
