Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.159 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls opened at Sun Nov 16 16:13:03 +0100 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.182 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(13)
Execute     set_top Transposed_Folded_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.317 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.458 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(14)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(15)
Execute     config_export -display_name=Transposed_Folded_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.526 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.117 seconds; current allocated memory: 273.941 MB.
Execute       set_directive_top Transposed_Folded_FIR_HLS -name=Transposed_Folded_FIR_HLS 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.765 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.204 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.518 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.76 seconds; current allocated memory: 276.770 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.599 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Transposed_Folded_FIR_HLS -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Transposed_Folded_FIR_HLS -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.742 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Transposed_Folded_FIR_HLS 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Transposed_Folded_FIR_HLS -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,184 Compile/Link C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,184 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 36,010 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,010 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,395 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,395 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Performance (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Performance (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Performance (step 3) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,477 Performance (step 4) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,477 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,479 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,479 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.255 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,485 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,485 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:22:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (FIR_HLS.cpp:28:19) in function 'FIR_filter' completely with a factor of 391 (FIR_HLS.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (FIR_HLS.cpp:22:22) in function 'FIR_filter' completely with a factor of 196 (FIR_HLS.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_accu_FIR1' due to pipeline pragma (./FIR_HLS.h:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL11H_accu_FIR1': Complete partitioning on dimension 1. (./FIR_HLS.h:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.224 seconds; current allocated memory: 278.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 278.602 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Transposed_Folded_FIR_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.128 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 285.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 288.246 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.313 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.113 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 313.336 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.59 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 321.281 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.383 sec.
Command     elaborate done; 16.39 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.119 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Transposed_Folded_FIR_HLS' ...
Execute       ap_set_top_model Transposed_Folded_FIR_HLS 
Execute       get_model_list Transposed_Folded_FIR_HLS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Transposed_Folded_FIR_HLS 
Execute       preproc_iomode -model FIR_filter 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list Transposed_Folded_FIR_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter Transposed_Folded_FIR_HLS
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Configuring Module : Transposed_Folded_FIR_HLS ...
Execute       set_default_model Transposed_Folded_FIR_HLS 
Execute       apply_spec_resource_limit Transposed_Folded_FIR_HLS 
INFO-FLOW: Model list for preprocess: FIR_filter Transposed_Folded_FIR_HLS
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Command       cdfg_preprocess done; 0.299 sec.
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Preprocessing Module: Transposed_Folded_FIR_HLS ...
Execute       set_default_model Transposed_Folded_FIR_HLS 
Execute       cdfg_preprocess -model Transposed_Folded_FIR_HLS 
Execute       rtl_gen_preprocess Transposed_Folded_FIR_HLS 
INFO-FLOW: Model list for synthesis: FIR_filter Transposed_Folded_FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 332.602 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.sched.adb -f 
Command       db_write done; 0.223 sec.
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.213 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 333.582 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.bind.adb -f 
Command       db_write done; 0.266 sec.
INFO-FLOW: Finish binding FIR_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Transposed_Folded_FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Transposed_Folded_FIR_HLS 
Execute       schedule -model Transposed_Folded_FIR_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 334.012 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling Transposed_Folded_FIR_HLS.
Execute       set_default_model Transposed_Folded_FIR_HLS 
Execute       bind -model Transposed_Folded_FIR_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 334.301 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.bind.adb -f 
INFO-FLOW: Finish binding Transposed_Folded_FIR_HLS.
Execute       get_model_list Transposed_Folded_FIR_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter 
Execute       rtl_gen_preprocess Transposed_Folded_FIR_HLS 
INFO-FLOW: Model list for RTL generation: FIR_filter Transposed_Folded_FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix Transposed_Folded_FIR_HLS_ -sub_prefix Transposed_Folded_FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL11H_accu_FIR1_390' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'FIR_filter' is 12480 from HDL expression: ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_27_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_27_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_28_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_30_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 16.671 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.745 seconds; current allocated memory: 346.965 MB.
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/vhdl/Transposed_Folded_FIR_HLS_FIR_filter 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/verilog/Transposed_Folded_FIR_HLS_FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/FIR_filter_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/FIR_filter_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -model FIR_filter -f -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.adb 
Command       db_write done; 0.314 sec.
Execute       db_write -model FIR_filter -bindview -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Transposed_Folded_FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Transposed_Folded_FIR_HLS -top_prefix  -sub_prefix Transposed_Folded_FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Transposed_Folded_FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Transposed_Folded_FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Transposed_Folded_FIR_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Transposed_Folded_FIR_HLS'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.533 seconds; current allocated memory: 373.504 MB.
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Transposed_Folded_FIR_HLS -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/vhdl/Transposed_Folded_FIR_HLS 
Execute       gen_rtl Transposed_Folded_FIR_HLS -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/verilog/Transposed_Folded_FIR_HLS 
Execute       syn_report -csynth -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/Transposed_Folded_FIR_HLS_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/Transposed_Folded_FIR_HLS_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model Transposed_Folded_FIR_HLS -f -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.adb 
Execute       db_write -model Transposed_Folded_FIR_HLS -bindview -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Transposed_Folded_FIR_HLS -p C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.constraint.tcl 
Execute       syn_report -designview -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.design.xml 
Execute       syn_report -csynthDesign -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Transposed_Folded_FIR_HLS -o C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.protoinst 
Execute       sc_get_clocks Transposed_Folded_FIR_HLS 
Execute       sc_get_portdomain Transposed_Folded_FIR_HLS 
INFO-FLOW: Model list for RTL component generation: FIR_filter Transposed_Folded_FIR_HLS
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1
INFO-FLOW: Handling components in module [Transposed_Folded_FIR_HLS] ... 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.compgen.tcl 
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_regslice_both.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_regslice_both
INFO-FLOW: Found component Transposed_Folded_FIR_HLS_regslice_both.
INFO-FLOW: Append model Transposed_Folded_FIR_HLS_regslice_both
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Append model Transposed_Folded_FIR_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1 Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1 Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1 Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1 Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1 Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1 Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1 Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1 Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1 Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1 Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1 Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1 Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1 Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1 Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1 Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1 Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1 Transposed_Folded_FIR_HLS_regslice_both Transposed_Folded_FIR_HLS_regslice_both FIR_filter Transposed_Folded_FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_regslice_both
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS_regslice_both
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: To file: write model Transposed_Folded_FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db' modelList='Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1
Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1
Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1
Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1
Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1
Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1
Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1
Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1
Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1
Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1
Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1
Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1
Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1
Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1
Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1
Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1
Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1
Transposed_Folded_FIR_HLS_regslice_both
Transposed_Folded_FIR_HLS_regslice_both
FIR_filter
Transposed_Folded_FIR_HLS
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.833 seconds; current allocated memory: 374.785 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Transposed_Folded_FIR_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Transposed_Folded_FIR_HLS
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1
Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1
Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1
Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1
Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1
Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1
Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1
Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1
Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1
Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1
Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1
Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1
Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1
Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1
Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1
Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1
Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1
Transposed_Folded_FIR_HLS_regslice_both
Transposed_Folded_FIR_HLS_regslice_both
FIR_filter
Transposed_Folded_FIR_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.constraint.tcl 
Execute       sc_get_clocks Transposed_Folded_FIR_HLS 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST Transposed_Folded_FIR_HLS MODULE2INSTS {Transposed_Folded_FIR_HLS Transposed_Folded_FIR_HLS FIR_filter p_0_FIR_filter_fu_827} INST2MODULE {Transposed_Folded_FIR_HLS Transposed_Folded_FIR_HLS p_0_FIR_filter_fu_827 FIR_filter} INSTDATA {Transposed_Folded_FIR_HLS {DEPTH 1 CHILDREN p_0_FIR_filter_fu_827} p_0_FIR_filter_fu_827 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR_filter {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U1 SOURCE FIR_HLS.cpp:23 VARIABLE FIR_delays3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_1108_p2 SOURCE FIR_HLS.cpp:26 VARIABLE add_ln26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_1142_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U3 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_1172_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_3_fu_1208_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_1226_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U4 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_1256_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U5 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_4_fu_1286_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_6_fu_1310_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_5_fu_1328_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_7_fu_1356_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_6_fu_1374_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_8_fu_1398_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_7_fu_1416_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_9_fu_1436_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_8_fu_1454_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_10_fu_1474_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_9_fu_1492_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_11_fu_1504_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_10_fu_1518_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U6 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_11_fu_1544_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_13_fu_1568_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_12_fu_1582_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_14_fu_1598_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_13_fu_1612_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_1_U7 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_14_fu_1638_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_16_fu_1658_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_15_fu_1672_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_17_fu_1694_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_16_fu_1708_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_18_fu_1720_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_17_fu_1734_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_18_fu_1750_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U8 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_19_fu_1776_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U9 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_20_fu_1802_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_21_fu_1822_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_22_fu_1838_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_22_fu_1852_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_23_fu_1894_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_12_fu_1906_p2 SOURCE FIR_HLS.cpp:29 VARIABLE sub_ln29_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_24_fu_1916_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_24_fu_1930_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U10 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_25_fu_1956_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U11 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_26_fu_1982_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_27_fu_1998_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_27_fu_2014_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_28_fu_2028_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_28_fu_2040_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_29_fu_2054_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_30_fu_2070_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U12 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_31_fu_2096_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_32_fu_2112_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U13 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_33_fu_2138_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_34_fu_2154_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_31_fu_2170_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_35_fu_2184_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_36_fu_2200_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_32_fu_2216_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_37_fu_2230_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_38_fu_2246_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U14 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_39_fu_2272_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_34_fu_2284_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_40_fu_2298_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_18_fu_2310_p2 SOURCE FIR_HLS.cpp:29 VARIABLE sub_ln29_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_35_fu_2316_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_41_fu_2330_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_42_fu_2346_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U15 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_43_fu_2372_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_44_fu_2388_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_45_fu_2404_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U16 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_46_fu_2430_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_47_fu_2446_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_48_fu_2462_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_49_fu_2478_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U17 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_50_fu_2504_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_51_fu_2520_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_39_fu_2532_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_52_fu_2546_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_fu_2562_p2 SOURCE FIR_HLS.cpp:29 VARIABLE sub_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_53_fu_2584_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_54_fu_2600_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_41_fu_2612_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_55_fu_2626_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_42_fu_2638_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_56_fu_2652_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U18 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_57_fu_2678_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_58_fu_2694_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U19 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_59_fu_2720_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_60_fu_2736_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_61_fu_2752_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U20 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_62_fu_2778_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U21 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_63_fu_2804_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U22 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_64_fu_2830_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_48_fu_2858_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_65_fu_2872_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_66_fu_2888_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_67_fu_2904_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_68_fu_2920_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_49_fu_2932_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_69_fu_2946_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_50_fu_2958_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_70_fu_2972_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U23 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_71_fu_2998_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U24 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_72_fu_3024_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_73_fu_3040_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U25 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_74_fu_3066_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_75_fu_3082_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_54_fu_3098_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_76_fu_3112_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_55_fu_3124_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_77_fu_3138_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_78_fu_3154_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U26 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_79_fu_3180_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_57_fu_3196_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_80_fu_3210_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U27 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_81_fu_3236_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_82_fu_3252_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U28 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_83_fu_3278_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_84_fu_3294_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_85_fu_3310_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U29 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_86_fu_3336_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U30 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_87_fu_3362_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_28_fu_3378_p2 SOURCE FIR_HLS.cpp:29 VARIABLE sub_ln29_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_62_fu_3388_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_88_fu_3402_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_63_fu_3418_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_89_fu_3432_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_64_fu_3444_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_90_fu_3458_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U31 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_91_fu_3484_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_92_fu_3504_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_93_fu_3520_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_94_fu_3536_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U32 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_95_fu_3562_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_68_fu_3578_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_96_fu_3592_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U33 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_97_fu_3618_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_98_fu_3634_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_99_fu_3650_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_100_fu_3666_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U34 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_101_fu_3692_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U35 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_102_fu_3718_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U36 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_103_fu_3744_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U37 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_104_fu_3770_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U38 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_105_fu_3796_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_106_fu_3812_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_107_fu_3828_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_75_fu_3840_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_108_fu_3854_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_76_fu_3866_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_109_fu_3880_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U39 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_110_fu_3906_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U40 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_111_fu_3932_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U41 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_112_fu_3958_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U42 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_113_fu_3984_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_114_fu_4000_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_115_fu_4016_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U43 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_116_fu_4042_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U44 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_117_fu_4068_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_83_fu_4092_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_118_fu_4106_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U45 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_119_fu_4132_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U46 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_120_fu_4158_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U47 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_121_fu_4184_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U48 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_122_fu_4210_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_123_fu_4226_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_88_fu_4242_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_124_fu_4256_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U49 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_125_fu_4282_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U50 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_126_fu_4308_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U51 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_127_fu_4334_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_92_fu_4346_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_128_fu_4360_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_1_U52 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_129_fu_4386_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U53 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_130_fu_4412_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_131_fu_4428_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_132_fu_4444_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U54 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_133_fu_4470_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_134_fu_4510_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_135_fu_4526_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U55 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_136_fu_4552_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U56 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_137_fu_4578_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_138_fu_4594_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U57 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_139_fu_4620_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_140_fu_4636_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U58 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_141_fu_4662_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U59 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_142_fu_4688_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U60 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_143_fu_4714_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_103_fu_4730_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_144_fu_4744_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_145_fu_4760_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_146_fu_4776_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_147_fu_4792_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U61 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_148_fu_4818_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U62 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_149_fu_4844_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U63 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_150_fu_4870_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U64 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_151_fu_4896_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_152_fu_4912_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_153_fu_4928_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_154_fu_4944_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_108_fu_4960_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_155_fu_4974_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U65 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_156_fu_5000_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U66 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_157_fu_5026_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_111_fu_5054_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_158_fu_5068_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_112_fu_5088_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_159_fu_5102_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U67 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_160_fu_5128_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_114_fu_5140_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_161_fu_5154_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_115_fu_5170_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_162_fu_5184_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U68 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_163_fu_5210_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U69 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_164_fu_5236_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U70 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_165_fu_5262_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U71 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_166_fu_5288_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U72 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_167_fu_5314_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U73 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_168_fu_5340_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_169_fu_5356_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U74 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_170_fu_5382_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U75 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_171_fu_5408_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U76 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_172_fu_5434_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME FIR_delays3_125_fu_5462_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_173_fu_5476_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U77 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_174_fu_5502_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_27_1_1_U78 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_175_fu_5528_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U79 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_176_fu_5554_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME FIR_delays3_129_fu_5570_p2 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_177_fu_5584_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U80 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_178_fu_5610_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U81 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_179_fu_5636_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U82 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_180_fu_5662_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U83 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_181_fu_5688_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U84 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_182_fu_5714_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12s_28_1_1_U85 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_183_fu_5740_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_27_1_1_U86 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_184_fu_5766_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U87 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_185_fu_5792_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_12ns_28_1_1_U88 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_186_fu_5818_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_29_1_1_U89 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_187_fu_5844_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U90 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_188_fu_5870_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U91 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_189_fu_5896_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U92 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_190_fu_5922_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_14ns_30_1_1_U93 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_191_fu_5948_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_15ns_31_1_1_U94 SOURCE FIR_HLS.cpp:29 VARIABLE FIR_delays3_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_192_fu_5974_p2 SOURCE FIR_HLS.cpp:31 VARIABLE add_ln31_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_5990_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_6006_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_6022_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_3_fu_6038_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_4_fu_6054_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_5_fu_6070_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_6_fu_6086_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_7_fu_6102_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_8_fu_6118_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_9_fu_6134_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_10_fu_6150_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_11_fu_6166_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_12_fu_6182_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_13_fu_6198_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_14_fu_6214_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_15_fu_6230_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_16_fu_6246_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_17_fu_6262_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_18_fu_6278_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_19_fu_6294_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_20_fu_6310_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_21_fu_6326_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_22_fu_6342_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_23_fu_6358_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_24_fu_6374_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_25_fu_6390_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_26_fu_6406_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_27_fu_6422_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_28_fu_6438_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_29_fu_6454_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_30_fu_6470_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_31_fu_6486_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_32_fu_6502_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_33_fu_6518_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_34_fu_6534_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_35_fu_6550_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_36_fu_6566_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_37_fu_6582_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_38_fu_6598_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_39_fu_6614_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_40_fu_6630_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_41_fu_6646_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_42_fu_6662_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_43_fu_6678_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_44_fu_6694_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_45_fu_6710_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_46_fu_6726_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_47_fu_6742_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_48_fu_6758_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_49_fu_6774_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_50_fu_6790_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_51_fu_6806_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_52_fu_6822_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_53_fu_6838_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_54_fu_6854_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_55_fu_6870_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_56_fu_6886_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_57_fu_6902_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_58_fu_6918_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_59_fu_6934_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_60_fu_6950_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_61_fu_6966_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_62_fu_6982_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_63_fu_6998_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_64_fu_7014_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_65_fu_7030_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_66_fu_7046_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_67_fu_7062_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_68_fu_7078_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_69_fu_7094_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_70_fu_7110_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_71_fu_7126_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_72_fu_7142_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_73_fu_7158_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_74_fu_7174_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_75_fu_7190_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_76_fu_7206_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_77_fu_7222_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_78_fu_7238_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_79_fu_7254_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_80_fu_7270_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_81_fu_7286_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_82_fu_7302_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_83_fu_7318_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_84_fu_7334_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_85_fu_7350_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_86_fu_7366_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_87_fu_7382_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_88_fu_7398_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_89_fu_7414_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_90_fu_7430_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_91_fu_7446_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_92_fu_7462_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_93_fu_7478_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_94_fu_7494_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_95_fu_7510_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_96_fu_7526_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_97_fu_7542_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_98_fu_7558_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_99_fu_7574_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_100_fu_7590_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_101_fu_7606_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_102_fu_7622_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_103_fu_7638_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_104_fu_7654_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_105_fu_7670_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_106_fu_7686_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_107_fu_7702_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_108_fu_7718_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_109_fu_7734_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_110_fu_7750_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_111_fu_7766_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_112_fu_7782_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_113_fu_7798_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_114_fu_7814_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_115_fu_7830_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_116_fu_7846_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_117_fu_7862_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_118_fu_7878_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_119_fu_7894_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_120_fu_7910_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_121_fu_7926_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_122_fu_7942_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_123_fu_7958_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_124_fu_7974_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_125_fu_7990_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_126_fu_8006_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_127_fu_8022_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_128_fu_8038_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_129_fu_8054_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_130_fu_8070_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_131_fu_8086_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_132_fu_8102_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_133_fu_8118_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_134_fu_8134_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_135_fu_8150_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_136_fu_8166_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_137_fu_8182_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_138_fu_8198_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_139_fu_8214_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_140_fu_8230_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_141_fu_8246_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_142_fu_8262_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_143_fu_8278_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_144_fu_8294_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_145_fu_8310_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_146_fu_8326_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_147_fu_8342_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_148_fu_8358_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_149_fu_8374_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_150_fu_8390_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_151_fu_8406_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_152_fu_8422_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_153_fu_8438_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_154_fu_8454_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_155_fu_8470_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_156_fu_8486_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_157_fu_8502_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_158_fu_8518_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_159_fu_8534_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_160_fu_8550_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_161_fu_8566_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_162_fu_8582_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_163_fu_8598_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_164_fu_8614_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_165_fu_8630_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_166_fu_8646_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_167_fu_8662_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_168_fu_8678_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_169_fu_8694_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_170_fu_8720_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_171_fu_8736_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_172_fu_8752_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_173_fu_8768_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_174_fu_8784_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_175_fu_8800_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_176_fu_8816_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_177_fu_8842_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_178_fu_8858_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_179_fu_8874_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_180_fu_8890_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_181_fu_8906_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln34_fu_8930_p2 SOURCE FIR_HLS.cpp:34 VARIABLE sub_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_182_fu_8950_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_183_fu_8970_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_184_fu_8990_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_185_fu_9006_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_186_fu_9026_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_187_fu_9042_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_188_fu_9062_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_189_fu_9078_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_190_fu_9098_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_191_fu_9118_p2 SOURCE FIR_HLS.cpp:34 VARIABLE add_ln34_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 94 BRAM 0 URAM 0}} Transposed_Folded_FIR_HLS {AREA {DSP 94 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.721 seconds; current allocated memory: 383.656 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Transposed_Folded_FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for Transposed_Folded_FIR_HLS.
Execute       syn_report -model Transposed_Folded_FIR_HLS -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 254.58 MHz
Command     autosyn done; 23.611 sec.
Command   csynth_design done; 40.255 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.159 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls opened at Sun Nov 16 16:14:25 +0100 2025
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.314 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.452 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.639 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(13)
Execute     set_top Transposed_Folded_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
Command       create_platform done; 0.198 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.348 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(14)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Transposed_Folded_FIR_HLS' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(15)
Execute     config_export -display_name=Transposed_Folded_FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.411 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -display_name Transposed_Folded_FIR_HLS
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Transposed_Folded_FIR_HLS xml_exists=0
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Transposed_Folded_FIR_HLS
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Transposed_Folded_FIR_HLS_mul_16s_10s_26_1_1
Transposed_Folded_FIR_HLS_mul_16s_8ns_24_1_1
Transposed_Folded_FIR_HLS_mul_16s_6s_22_1_1
Transposed_Folded_FIR_HLS_mul_16s_7ns_23_1_1
Transposed_Folded_FIR_HLS_mul_16s_7s_23_1_1
Transposed_Folded_FIR_HLS_mul_16s_6ns_22_1_1
Transposed_Folded_FIR_HLS_mul_16s_8s_24_1_1
Transposed_Folded_FIR_HLS_mul_16s_9s_25_1_1
Transposed_Folded_FIR_HLS_mul_16s_9ns_25_1_1
Transposed_Folded_FIR_HLS_mul_16s_10ns_26_1_1
Transposed_Folded_FIR_HLS_mul_16s_11ns_27_1_1
Transposed_Folded_FIR_HLS_mul_16s_11s_27_1_1
Transposed_Folded_FIR_HLS_mul_16s_12ns_28_1_1
Transposed_Folded_FIR_HLS_mul_16s_12s_28_1_1
Transposed_Folded_FIR_HLS_mul_16s_13ns_29_1_1
Transposed_Folded_FIR_HLS_mul_16s_14ns_30_1_1
Transposed_Folded_FIR_HLS_mul_16s_15ns_31_1_1
Transposed_Folded_FIR_HLS_regslice_both
Transposed_Folded_FIR_HLS_regslice_both
FIR_filter
Transposed_Folded_FIR_HLS
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.compgen.dataonly.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.constraint.tcl 
Execute     sc_get_clocks Transposed_Folded_FIR_HLS 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/Transposed_Folded_FIR_HLS.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HLS-multirate-DSP/HLS_FIR/Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS.zip 
INFO: [HLS 200-802] Generated output file Transposed_Folded_FIR_HLS/Transposed_Folded_FIR_HLS.zip
Command   export_design done; 16.352 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
