--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248017 paths analyzed, 30194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.947ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk00000089 (SLICE_X46Y24.CIN), 801 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000089 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.861ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.658 - 1.744)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/b0.inst_fixed2float/blk00000089
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y81.YQ      Tcko                  0.360   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X51Y80.G4      net (fanout=724)      0.774   tfm_inst/CalculateTa_mux
    SLICE_X51Y80.Y       Tilo                  0.194   N2241
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X38Y15.G1      net (fanout=128)      4.981   tfm_inst/N287
    SLICE_X38Y15.Y       Tilo                  0.195   N03
                                                       tfm_inst/fixed2floata<1>5_SW0
    SLICE_X39Y14.F2      net (fanout=2)        0.344   tfm_inst/fixed2floata<1>5_SW0/O
    SLICE_X39Y14.X       Tilo                  0.194   N1
                                                       tfm_inst/fixed2floata<1>48_SW1
    SLICE_X46Y17.G1      net (fanout=1)        1.246   N1
    SLICE_X46Y17.COUT    Topcyg                0.561   tfm_inst/b0.inst_fixed2float/sig00000065
                                                       tfm_inst/b0.inst_fixed2float/blk000000f5
                                                       tfm_inst/b0.inst_fixed2float/blk0000006c
    SLICE_X46Y18.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007c
    SLICE_X46Y18.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006d
                                                       tfm_inst/b0.inst_fixed2float/blk0000006e
                                                       tfm_inst/b0.inst_fixed2float/blk00000070
    SLICE_X46Y19.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007e
    SLICE_X46Y19.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006f
                                                       tfm_inst/b0.inst_fixed2float/blk00000072
                                                       tfm_inst/b0.inst_fixed2float/blk00000074
    SLICE_X46Y20.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000080
    SLICE_X46Y20.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000071
                                                       tfm_inst/b0.inst_fixed2float/blk00000076
                                                       tfm_inst/b0.inst_fixed2float/blk00000078
    SLICE_X46Y21.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000082
    SLICE_X46Y21.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000073
                                                       tfm_inst/b0.inst_fixed2float/blk0000007a
                                                       tfm_inst/b0.inst_fixed2float/blk0000007c
    SLICE_X46Y22.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000075
    SLICE_X46Y22.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000067
                                                       tfm_inst/b0.inst_fixed2float/blk0000007e
                                                       tfm_inst/b0.inst_fixed2float/blk00000080
    SLICE_X46Y23.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000077
    SLICE_X46Y23.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000069
                                                       tfm_inst/b0.inst_fixed2float/blk00000082
                                                       tfm_inst/b0.inst_fixed2float/blk00000084
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000079
    SLICE_X46Y24.CLK     Tcinck                0.478   tfm_inst/b0.inst_fixed2float/sig0000006b
                                                       tfm_inst/b0.inst_fixed2float/blk00000086
                                                       tfm_inst/b0.inst_fixed2float/blk00000088
                                                       tfm_inst/b0.inst_fixed2float/blk00000089
    -------------------------------------------------  ---------------------------
    Total                                      9.861ns (2.516ns logic, 7.345ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000089 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 10)
  Clock Path Skew:      -0.086ns (1.658 - 1.744)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/b0.inst_fixed2float/blk00000089
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y81.YQ      Tcko                  0.360   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X51Y80.G4      net (fanout=724)      0.774   tfm_inst/CalculateTa_mux
    SLICE_X51Y80.Y       Tilo                  0.194   N2241
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X39Y16.G3      net (fanout=128)      4.818   tfm_inst/N287
    SLICE_X39Y16.Y       Tilo                  0.194   N3
                                                       tfm_inst/fixed2floata<2>5_SW0
    SLICE_X38Y17.F2      net (fanout=2)        0.341   tfm_inst/fixed2floata<2>5_SW0/O
    SLICE_X38Y17.X       Tilo                  0.195   N41
                                                       tfm_inst/fixed2floata<2>48_SW1
    SLICE_X46Y18.F2      net (fanout=1)        1.408   N41
    SLICE_X46Y18.COUT    Topcyf                0.576   tfm_inst/b0.inst_fixed2float/sig0000006d
                                                       tfm_inst/b0.inst_fixed2float/blk000000f4
                                                       tfm_inst/b0.inst_fixed2float/blk0000006e
                                                       tfm_inst/b0.inst_fixed2float/blk00000070
    SLICE_X46Y19.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007e
    SLICE_X46Y19.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006f
                                                       tfm_inst/b0.inst_fixed2float/blk00000072
                                                       tfm_inst/b0.inst_fixed2float/blk00000074
    SLICE_X46Y20.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000080
    SLICE_X46Y20.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000071
                                                       tfm_inst/b0.inst_fixed2float/blk00000076
                                                       tfm_inst/b0.inst_fixed2float/blk00000078
    SLICE_X46Y21.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000082
    SLICE_X46Y21.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000073
                                                       tfm_inst/b0.inst_fixed2float/blk0000007a
                                                       tfm_inst/b0.inst_fixed2float/blk0000007c
    SLICE_X46Y22.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000075
    SLICE_X46Y22.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000067
                                                       tfm_inst/b0.inst_fixed2float/blk0000007e
                                                       tfm_inst/b0.inst_fixed2float/blk00000080
    SLICE_X46Y23.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000077
    SLICE_X46Y23.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000069
                                                       tfm_inst/b0.inst_fixed2float/blk00000082
                                                       tfm_inst/b0.inst_fixed2float/blk00000084
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000079
    SLICE_X46Y24.CLK     Tcinck                0.478   tfm_inst/b0.inst_fixed2float/sig0000006b
                                                       tfm_inst/b0.inst_fixed2float/blk00000086
                                                       tfm_inst/b0.inst_fixed2float/blk00000088
                                                       tfm_inst/b0.inst_fixed2float/blk00000089
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (2.442ns logic, 7.341ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk00000089 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.764ns (Levels of Logic = 11)
  Clock Path Skew:      -0.054ns (1.658 - 1.712)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/b0.inst_fixed2float/blk00000089
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X51Y80.G2      net (fanout=692)      0.677   tfm_inst/CalculatePixOS_mux
    SLICE_X51Y80.Y       Tilo                  0.194   N2241
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X38Y15.G1      net (fanout=128)      4.981   tfm_inst/N287
    SLICE_X38Y15.Y       Tilo                  0.195   N03
                                                       tfm_inst/fixed2floata<1>5_SW0
    SLICE_X39Y14.F2      net (fanout=2)        0.344   tfm_inst/fixed2floata<1>5_SW0/O
    SLICE_X39Y14.X       Tilo                  0.194   N1
                                                       tfm_inst/fixed2floata<1>48_SW1
    SLICE_X46Y17.G1      net (fanout=1)        1.246   N1
    SLICE_X46Y17.COUT    Topcyg                0.561   tfm_inst/b0.inst_fixed2float/sig00000065
                                                       tfm_inst/b0.inst_fixed2float/blk000000f5
                                                       tfm_inst/b0.inst_fixed2float/blk0000006c
    SLICE_X46Y18.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007c
    SLICE_X46Y18.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006d
                                                       tfm_inst/b0.inst_fixed2float/blk0000006e
                                                       tfm_inst/b0.inst_fixed2float/blk00000070
    SLICE_X46Y19.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007e
    SLICE_X46Y19.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006f
                                                       tfm_inst/b0.inst_fixed2float/blk00000072
                                                       tfm_inst/b0.inst_fixed2float/blk00000074
    SLICE_X46Y20.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000080
    SLICE_X46Y20.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000071
                                                       tfm_inst/b0.inst_fixed2float/blk00000076
                                                       tfm_inst/b0.inst_fixed2float/blk00000078
    SLICE_X46Y21.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000082
    SLICE_X46Y21.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000073
                                                       tfm_inst/b0.inst_fixed2float/blk0000007a
                                                       tfm_inst/b0.inst_fixed2float/blk0000007c
    SLICE_X46Y22.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000075
    SLICE_X46Y22.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000067
                                                       tfm_inst/b0.inst_fixed2float/blk0000007e
                                                       tfm_inst/b0.inst_fixed2float/blk00000080
    SLICE_X46Y23.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000077
    SLICE_X46Y23.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000069
                                                       tfm_inst/b0.inst_fixed2float/blk00000082
                                                       tfm_inst/b0.inst_fixed2float/blk00000084
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000079
    SLICE_X46Y24.CLK     Tcinck                0.478   tfm_inst/b0.inst_fixed2float/sig0000006b
                                                       tfm_inst/b0.inst_fixed2float/blk00000086
                                                       tfm_inst/b0.inst_fixed2float/blk00000088
                                                       tfm_inst/b0.inst_fixed2float/blk00000089
    -------------------------------------------------  ---------------------------
    Total                                      9.764ns (2.516ns logic, 7.248ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000009d (DSP48_X2Y12.B13), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000009d (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (1.688 - 1.782)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux to tfm_inst/inst_mulfp/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y91.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X77Y69.F4      net (fanout=192)      3.394   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractKtaParameters_mux
    SLICE_X77Y69.X       Tilo                  0.194   tfm_inst/mulfpb<13>14
                                                       tfm_inst/mulfpb<13>14
    SLICE_X73Y43.G1      net (fanout=1)        1.236   tfm_inst/mulfpb<13>14
    SLICE_X73Y43.Y       Tilo                  0.194   tfm_inst/mulfpb<13>65
                                                       tfm_inst/mulfpb<13>26
    SLICE_X73Y43.F2      net (fanout=1)        0.743   tfm_inst/mulfpb<13>26/O
    SLICE_X73Y43.X       Tilo                  0.194   tfm_inst/mulfpb<13>65
                                                       tfm_inst/mulfpb<13>65
    SLICE_X62Y42.F1      net (fanout=1)        1.304   tfm_inst/mulfpb<13>65
    SLICE_X62Y42.X       Tilo                  0.195   tfm_inst/mulfpb<13>
                                                       tfm_inst/mulfpb<13>159
    DSP48_X2Y12.B13      net (fanout=2)        1.636   tfm_inst/mulfpb<13>
    DSP48_X2Y12.CLK      Tdspdck_BB            0.368   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (1.505ns logic, 8.313ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000009d (DSP)
  Requirement:          10.000ns
  Data Path Delay:      8.998ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (1.688 - 1.792)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_mulfp/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y105.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X77Y69.F1      net (fanout=218)      2.574   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X77Y69.X       Tilo                  0.194   tfm_inst/mulfpb<13>14
                                                       tfm_inst/mulfpb<13>14
    SLICE_X73Y43.G1      net (fanout=1)        1.236   tfm_inst/mulfpb<13>14
    SLICE_X73Y43.Y       Tilo                  0.194   tfm_inst/mulfpb<13>65
                                                       tfm_inst/mulfpb<13>26
    SLICE_X73Y43.F2      net (fanout=1)        0.743   tfm_inst/mulfpb<13>26/O
    SLICE_X73Y43.X       Tilo                  0.194   tfm_inst/mulfpb<13>65
                                                       tfm_inst/mulfpb<13>65
    SLICE_X62Y42.F1      net (fanout=1)        1.304   tfm_inst/mulfpb<13>65
    SLICE_X62Y42.X       Tilo                  0.195   tfm_inst/mulfpb<13>
                                                       tfm_inst/mulfpb<13>159
    DSP48_X2Y12.B13      net (fanout=2)        1.636   tfm_inst/mulfpb<13>
    DSP48_X2Y12.CLK      Tdspdck_BB            0.368   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      8.998ns (1.505ns logic, 7.493ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/CalculatePixGain_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000009d (DSP)
  Requirement:          10.000ns
  Data Path Delay:      8.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (1.688 - 1.804)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/CalculatePixGain_mux to tfm_inst/inst_mulfp/blk0000009d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y90.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/CalculatePixGain_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/CalculatePixGain_mux
    SLICE_X77Y69.F2      net (fanout=209)      2.411   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/CalculatePixGain_mux
    SLICE_X77Y69.X       Tilo                  0.194   tfm_inst/mulfpb<13>14
                                                       tfm_inst/mulfpb<13>14
    SLICE_X73Y43.G1      net (fanout=1)        1.236   tfm_inst/mulfpb<13>14
    SLICE_X73Y43.Y       Tilo                  0.194   tfm_inst/mulfpb<13>65
                                                       tfm_inst/mulfpb<13>26
    SLICE_X73Y43.F2      net (fanout=1)        0.743   tfm_inst/mulfpb<13>26/O
    SLICE_X73Y43.X       Tilo                  0.194   tfm_inst/mulfpb<13>65
                                                       tfm_inst/mulfpb<13>65
    SLICE_X62Y42.F1      net (fanout=1)        1.304   tfm_inst/mulfpb<13>65
    SLICE_X62Y42.X       Tilo                  0.195   tfm_inst/mulfpb<13>
                                                       tfm_inst/mulfpb<13>159
    DSP48_X2Y12.B13      net (fanout=2)        1.636   tfm_inst/mulfpb<13>
    DSP48_X2Y12.CLK      Tdspdck_BB            0.368   tfm_inst/inst_mulfp/blk0000009d
                                                       tfm_inst/inst_mulfp/blk0000009d
    -------------------------------------------------  ---------------------------
    Total                                      8.815ns (1.485ns logic, 7.330ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk0000008a (SLICE_X46Y24.CIN), 801 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000008a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.806ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.658 - 1.744)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/b0.inst_fixed2float/blk0000008a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y81.YQ      Tcko                  0.360   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X51Y80.G4      net (fanout=724)      0.774   tfm_inst/CalculateTa_mux
    SLICE_X51Y80.Y       Tilo                  0.194   N2241
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X38Y15.G1      net (fanout=128)      4.981   tfm_inst/N287
    SLICE_X38Y15.Y       Tilo                  0.195   N03
                                                       tfm_inst/fixed2floata<1>5_SW0
    SLICE_X39Y14.F2      net (fanout=2)        0.344   tfm_inst/fixed2floata<1>5_SW0/O
    SLICE_X39Y14.X       Tilo                  0.194   N1
                                                       tfm_inst/fixed2floata<1>48_SW1
    SLICE_X46Y17.G1      net (fanout=1)        1.246   N1
    SLICE_X46Y17.COUT    Topcyg                0.561   tfm_inst/b0.inst_fixed2float/sig00000065
                                                       tfm_inst/b0.inst_fixed2float/blk000000f5
                                                       tfm_inst/b0.inst_fixed2float/blk0000006c
    SLICE_X46Y18.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007c
    SLICE_X46Y18.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006d
                                                       tfm_inst/b0.inst_fixed2float/blk0000006e
                                                       tfm_inst/b0.inst_fixed2float/blk00000070
    SLICE_X46Y19.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007e
    SLICE_X46Y19.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006f
                                                       tfm_inst/b0.inst_fixed2float/blk00000072
                                                       tfm_inst/b0.inst_fixed2float/blk00000074
    SLICE_X46Y20.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000080
    SLICE_X46Y20.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000071
                                                       tfm_inst/b0.inst_fixed2float/blk00000076
                                                       tfm_inst/b0.inst_fixed2float/blk00000078
    SLICE_X46Y21.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000082
    SLICE_X46Y21.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000073
                                                       tfm_inst/b0.inst_fixed2float/blk0000007a
                                                       tfm_inst/b0.inst_fixed2float/blk0000007c
    SLICE_X46Y22.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000075
    SLICE_X46Y22.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000067
                                                       tfm_inst/b0.inst_fixed2float/blk0000007e
                                                       tfm_inst/b0.inst_fixed2float/blk00000080
    SLICE_X46Y23.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000077
    SLICE_X46Y23.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000069
                                                       tfm_inst/b0.inst_fixed2float/blk00000082
                                                       tfm_inst/b0.inst_fixed2float/blk00000084
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000079
    SLICE_X46Y24.CLK     Tcinck                0.423   tfm_inst/b0.inst_fixed2float/sig0000006b
                                                       tfm_inst/b0.inst_fixed2float/blk00000087
                                                       tfm_inst/b0.inst_fixed2float/blk0000008a
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (2.461ns logic, 7.345ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000008a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.728ns (Levels of Logic = 10)
  Clock Path Skew:      -0.086ns (1.658 - 1.744)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/b0.inst_fixed2float/blk0000008a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y81.YQ      Tcko                  0.360   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X51Y80.G4      net (fanout=724)      0.774   tfm_inst/CalculateTa_mux
    SLICE_X51Y80.Y       Tilo                  0.194   N2241
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X39Y16.G3      net (fanout=128)      4.818   tfm_inst/N287
    SLICE_X39Y16.Y       Tilo                  0.194   N3
                                                       tfm_inst/fixed2floata<2>5_SW0
    SLICE_X38Y17.F2      net (fanout=2)        0.341   tfm_inst/fixed2floata<2>5_SW0/O
    SLICE_X38Y17.X       Tilo                  0.195   N41
                                                       tfm_inst/fixed2floata<2>48_SW1
    SLICE_X46Y18.F2      net (fanout=1)        1.408   N41
    SLICE_X46Y18.COUT    Topcyf                0.576   tfm_inst/b0.inst_fixed2float/sig0000006d
                                                       tfm_inst/b0.inst_fixed2float/blk000000f4
                                                       tfm_inst/b0.inst_fixed2float/blk0000006e
                                                       tfm_inst/b0.inst_fixed2float/blk00000070
    SLICE_X46Y19.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007e
    SLICE_X46Y19.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006f
                                                       tfm_inst/b0.inst_fixed2float/blk00000072
                                                       tfm_inst/b0.inst_fixed2float/blk00000074
    SLICE_X46Y20.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000080
    SLICE_X46Y20.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000071
                                                       tfm_inst/b0.inst_fixed2float/blk00000076
                                                       tfm_inst/b0.inst_fixed2float/blk00000078
    SLICE_X46Y21.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000082
    SLICE_X46Y21.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000073
                                                       tfm_inst/b0.inst_fixed2float/blk0000007a
                                                       tfm_inst/b0.inst_fixed2float/blk0000007c
    SLICE_X46Y22.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000075
    SLICE_X46Y22.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000067
                                                       tfm_inst/b0.inst_fixed2float/blk0000007e
                                                       tfm_inst/b0.inst_fixed2float/blk00000080
    SLICE_X46Y23.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000077
    SLICE_X46Y23.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000069
                                                       tfm_inst/b0.inst_fixed2float/blk00000082
                                                       tfm_inst/b0.inst_fixed2float/blk00000084
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000079
    SLICE_X46Y24.CLK     Tcinck                0.423   tfm_inst/b0.inst_fixed2float/sig0000006b
                                                       tfm_inst/b0.inst_fixed2float/blk00000087
                                                       tfm_inst/b0.inst_fixed2float/blk0000008a
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (2.387ns logic, 7.341ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk0000008a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.709ns (Levels of Logic = 11)
  Clock Path Skew:      -0.054ns (1.658 - 1.712)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/b0.inst_fixed2float/blk0000008a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.YQ      Tcko                  0.360   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X51Y80.G2      net (fanout=692)      0.677   tfm_inst/CalculatePixOS_mux
    SLICE_X51Y80.Y       Tilo                  0.194   N2241
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X38Y15.G1      net (fanout=128)      4.981   tfm_inst/N287
    SLICE_X38Y15.Y       Tilo                  0.195   N03
                                                       tfm_inst/fixed2floata<1>5_SW0
    SLICE_X39Y14.F2      net (fanout=2)        0.344   tfm_inst/fixed2floata<1>5_SW0/O
    SLICE_X39Y14.X       Tilo                  0.194   N1
                                                       tfm_inst/fixed2floata<1>48_SW1
    SLICE_X46Y17.G1      net (fanout=1)        1.246   N1
    SLICE_X46Y17.COUT    Topcyg                0.561   tfm_inst/b0.inst_fixed2float/sig00000065
                                                       tfm_inst/b0.inst_fixed2float/blk000000f5
                                                       tfm_inst/b0.inst_fixed2float/blk0000006c
    SLICE_X46Y18.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007c
    SLICE_X46Y18.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006d
                                                       tfm_inst/b0.inst_fixed2float/blk0000006e
                                                       tfm_inst/b0.inst_fixed2float/blk00000070
    SLICE_X46Y19.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig0000007e
    SLICE_X46Y19.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig0000006f
                                                       tfm_inst/b0.inst_fixed2float/blk00000072
                                                       tfm_inst/b0.inst_fixed2float/blk00000074
    SLICE_X46Y20.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000080
    SLICE_X46Y20.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000071
                                                       tfm_inst/b0.inst_fixed2float/blk00000076
                                                       tfm_inst/b0.inst_fixed2float/blk00000078
    SLICE_X46Y21.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000082
    SLICE_X46Y21.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000073
                                                       tfm_inst/b0.inst_fixed2float/blk0000007a
                                                       tfm_inst/b0.inst_fixed2float/blk0000007c
    SLICE_X46Y22.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000075
    SLICE_X46Y22.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000067
                                                       tfm_inst/b0.inst_fixed2float/blk0000007e
                                                       tfm_inst/b0.inst_fixed2float/blk00000080
    SLICE_X46Y23.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000077
    SLICE_X46Y23.COUT    Tbyp                  0.089   tfm_inst/b0.inst_fixed2float/sig00000069
                                                       tfm_inst/b0.inst_fixed2float/blk00000082
                                                       tfm_inst/b0.inst_fixed2float/blk00000084
    SLICE_X46Y24.CIN     net (fanout=1)        0.000   tfm_inst/b0.inst_fixed2float/sig00000079
    SLICE_X46Y24.CLK     Tcinck                0.423   tfm_inst/b0.inst_fixed2float/sig0000006b
                                                       tfm_inst/b0.inst_fixed2float/blk00000087
                                                       tfm_inst/b0.inst_fixed2float/blk0000008a
    -------------------------------------------------  ---------------------------
    Total                                      9.709ns (2.461ns logic, 7.248ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000000dc (DSP48_X0Y19.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk000000db (DSP)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk000000db to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y18.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_addfp/blk000000db
                                                       tfm_inst/inst_addfp/blk000000db
    DSP48_X0Y19.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_addfp/sig000002d0
    DSP48_X0Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000000dc (DSP48_X0Y19.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk000000db (DSP)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk000000db to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y18.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_addfp/blk000000db
                                                       tfm_inst/inst_addfp/blk000000db
    DSP48_X0Y19.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_addfp/sig000002d9
    DSP48_X0Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000000dc (DSP48_X0Y19.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_addfp/blk000000db (DSP)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.123 - 0.120)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_addfp/blk000000db to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y18.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_addfp/blk000000db
                                                       tfm_inst/inst_addfp/blk000000db
    DSP48_X0Y19.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_addfp/sig000002d1
    DSP48_X0Y19.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y17.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.947|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248017 paths, 0 nets, and 56448 connections

Design statistics:
   Minimum period:   9.947ns{1}   (Maximum frequency: 100.533MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct  6 18:08:35 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



