# Description

This repo is contain the implementation of risc-v in verilog. Currently it implements basic instruction and more will be implemented later. For the the synthesis and ASIC design, opensource digital design suit **QFlow** is used (http://opencircuitdesign.com/qflow/).  


# Folder structure
```
```
ğŸ“¦RISC_V
 â”£ ğŸ“‚.git
 â”ƒ â”£ ğŸ“‚hooks
 â”ƒ â”ƒ â”£ ğŸ“œapplypatch-msg.sample
 â”ƒ â”ƒ â”£ ğŸ“œcommit-msg.sample
 â”ƒ â”ƒ â”£ ğŸ“œfsmonitor-watchman.sample
 â”ƒ â”ƒ â”£ ğŸ“œpost-update.sample
 â”ƒ â”ƒ â”£ ğŸ“œpre-applypatch.sample
 â”ƒ â”ƒ â”£ ğŸ“œpre-commit.sample
 â”ƒ â”ƒ â”£ ğŸ“œpre-merge-commit.sample
 â”ƒ â”ƒ â”£ ğŸ“œpre-push.sample
 â”ƒ â”ƒ â”£ ğŸ“œpre-rebase.sample
 â”ƒ â”ƒ â”£ ğŸ“œpre-receive.sample
 â”ƒ â”ƒ â”£ ğŸ“œprepare-commit-msg.sample
 â”ƒ â”ƒ â”£ ğŸ“œpush-to-checkout.sample
 â”ƒ â”ƒ â”— ğŸ“œupdate.sample
 â”ƒ â”£ ğŸ“‚info
 â”ƒ â”ƒ â”— ğŸ“œexclude
 â”ƒ â”£ ğŸ“‚logs
 â”ƒ â”ƒ â”£ ğŸ“‚refs
 â”ƒ â”ƒ â”ƒ â”£ ğŸ“‚heads
 â”ƒ â”ƒ â”ƒ â”ƒ â”— ğŸ“œmaster
 â”ƒ â”ƒ â”ƒ â”— ğŸ“‚remotes
 â”ƒ â”ƒ â”ƒ â”ƒ â”— ğŸ“‚origin
 â”ƒ â”ƒ â”ƒ â”ƒ â”ƒ â”— ğŸ“œmaster
 â”ƒ â”ƒ â”— ğŸ“œHEAD
 â”ƒ â”£ ğŸ“‚refs
 â”ƒ â”ƒ â”£ ğŸ“‚heads
 â”ƒ â”ƒ â”ƒ â”— ğŸ“œmaster
 â”ƒ â”ƒ â”£ ğŸ“‚remotes
 â”ƒ â”ƒ â”ƒ â”— ğŸ“‚origin
 â”ƒ â”ƒ â”ƒ â”ƒ â”— ğŸ“œmaster
 â”ƒ â”ƒ â”— ğŸ“‚tags
 â”ƒ â”£ ğŸ“œCOMMIT_EDITMSG
 â”ƒ â”£ ğŸ“œconfig
 â”ƒ â”£ ğŸ“œdescription
 â”ƒ â”£ ğŸ“œHEAD
 â”ƒ â”— ğŸ“œindex
 â”£ ğŸ“‚img
 â”ƒ â”— ğŸ“œgtkwave_001.JPG
 â”£ ğŸ“‚layout
 â”ƒ â”£ ğŸ“œ.magicrc
 â”ƒ â”£ ğŸ“œcomp.json
 â”ƒ â”£ ğŸ“œcomp.out
 â”ƒ â”£ ğŸ“œgenerate_gds_uProcessor.tcl
 â”ƒ â”£ ğŸ“œmigrate_uProcessor.tcl
 â”ƒ â”£ ğŸ“œrun_drc_uProcessor.tcl
 â”ƒ â”£ ğŸ“œuProcessor.cel
 â”ƒ â”£ ğŸ“œuProcessor.cfg
 â”ƒ â”£ ğŸ“œuProcessor.def
 â”ƒ â”£ ğŸ“œuProcessor.gds
 â”ƒ â”£ ğŸ“œuProcessor.lef
 â”ƒ â”£ ğŸ“œuProcessor.mag
 â”ƒ â”£ ğŸ“œuProcessor.obs
 â”ƒ â”£ ğŸ“œuProcessor.par
 â”ƒ â”£ ğŸ“œuProcessor.rc
 â”ƒ â”£ ğŸ“œuProcessor.spice
 â”ƒ â”— ğŸ“œuProcessor_unroute.def
 â”£ ğŸ“‚log
 â”ƒ â”£ ğŸ“œdrc.log
 â”ƒ â”£ ğŸ“œgdsii.log
 â”ƒ â”£ ğŸ“œlvs.log
 â”ƒ â”£ ğŸ“œmagic_db.log
 â”ƒ â”£ ğŸ“œplace.log
 â”ƒ â”£ ğŸ“œpost_sta.log
 â”ƒ â”£ ğŸ“œprep.log
 â”ƒ â”£ ğŸ“œqflow.log
 â”ƒ â”£ ğŸ“œroute.log
 â”ƒ â”£ ğŸ“œsta.log
 â”ƒ â”— ğŸ“œsynth.log
 â”£ ğŸ“‚source
 â”ƒ â”£ ğŸ“‚alu
 â”ƒ â”ƒ â”£ ğŸ“œalu_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œand_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œisEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œisNotEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œmux4_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œor_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsignedGreaterOrEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsignedLessThen_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsub_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsum_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œunsignedGreaterOrEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œunsignedLessThen_16bit.v
 â”ƒ â”ƒ â”— ğŸ“œxor_16bit.v
 â”ƒ â”£ ğŸ“œaddress_mux.v
 â”ƒ â”£ ğŸ“œcontrol_unit.v
 â”ƒ â”£ ğŸ“œdata_mux.v
 â”ƒ â”£ ğŸ“œimmediate_operation.v
 â”ƒ â”£ ğŸ“œinstruction_decoder.v
 â”ƒ â”£ ğŸ“œinternal_register.v
 â”ƒ â”£ ğŸ“œprogram_counter.v
 â”ƒ â”£ ğŸ“œprogram_counter_preset.v
 â”ƒ â”£ ğŸ“œuProcessor.v
 â”ƒ â”— ğŸ“œuProcessor.ys
 â”£ ğŸ“‚synthesis
 â”ƒ â”£ ğŸ“œuProcessor.conf
 â”ƒ â”£ ğŸ“œuProcessor.dly
 â”ƒ â”£ ğŸ“œuProcessor.rtl.v
 â”ƒ â”£ ğŸ“œuProcessor.rtlbb.v
 â”ƒ â”£ ğŸ“œuProcessor.rtlnopwr.v
 â”ƒ â”£ ğŸ“œuProcessor.sdc
 â”ƒ â”£ ğŸ“œuProcessor.sdf
 â”ƒ â”£ ğŸ“œuProcessor.spc
 â”ƒ â”£ ğŸ“œuProcessor.v
 â”ƒ â”£ ğŸ“œuProcessor.xspice
 â”ƒ â”£ ğŸ“œuProcessor_post.sdc
 â”ƒ â”£ ğŸ“œuProcessor_powerground
 â”ƒ â”£ ğŸ“œuProcessor_synth.rtl.v
 â”ƒ â”£ ğŸ“œuProcessor_synth.rtlbb.v
 â”ƒ â”— ğŸ“œuProcessor_synth.rtlnopwr.v
 â”£ ğŸ“‚verify
 â”ƒ â”£ ğŸ“‚alu
 â”ƒ â”ƒ â”£ ğŸ“œalu_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œand_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œisEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œisNotEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œmux4_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œor_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsignedGreaterOrEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsignedLessThen_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsub_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œsum_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œunsignedGreaterOrEqual_16bit.v
 â”ƒ â”ƒ â”£ ğŸ“œunsignedLessThen_16bit.v
 â”ƒ â”ƒ â”— ğŸ“œxor_16bit.v
 â”ƒ â”£ ğŸ“œa.out
 â”ƒ â”£ ğŸ“œaddress_mux.v
 â”ƒ â”£ ğŸ“œcontrol_unit.v
 â”ƒ â”£ ğŸ“œdata_mux.v
 â”ƒ â”£ ğŸ“œdata_mux_tb.v
 â”ƒ â”£ ğŸ“œdata_mux_tb.vcd
 â”ƒ â”£ ğŸ“œimmediate_operation.v
 â”ƒ â”£ ğŸ“œimmediate_operation_tb.v
 â”ƒ â”£ ğŸ“œimmediate_operation_tb.vcd
 â”ƒ â”£ ğŸ“œinstruction_decoder.v
 â”ƒ â”£ ğŸ“œinternal_register.v
 â”ƒ â”£ ğŸ“œmemory.v
 â”ƒ â”£ ğŸ“œmemory_tb.v
 â”ƒ â”£ ğŸ“œmemory_tb.vcd
 â”ƒ â”£ ğŸ“œprogram_counter.v
 â”ƒ â”£ ğŸ“œprogram_counter_preset.v
 â”ƒ â”£ ğŸ“œprogram_counter_preset_tb.v
 â”ƒ â”£ ğŸ“œprogram_counter_preset_tb.vcd
 â”ƒ â”£ ğŸ“œuProcessor.v
 â”ƒ â”£ ğŸ“œuProcessor_synth.rtlnopwr.v
 â”ƒ â”£ ğŸ“œuProcessor_tb.v
 â”ƒ â”— ğŸ“œuProcessor_tb.vcd
 â”£ ğŸ“œ.gitignore
 â”£ ğŸ“œproject_vars.sh
 â”£ ğŸ“œqflow_exec.sh
 â”£ ğŸ“œqflow_vars.sh
 â”— ğŸ“œreadme.md
```
```

## Timing Diagram
![Image of uProcessor Timing Diagram](img/gtkwave_001.JPG)