{
  "module_name": "toshiba,tmpv770x.h",
  "hash_id": "6c548f7aac5d5e42f4eec3cc81678e7421a455d2861435b4df97fd7fc2794e15",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/toshiba,tmpv770x.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_\n#define _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_\n\n \n#define TMPV770X_PLL_PIPLL0\t\t0\n#define TMPV770X_PLL_PIPLL1\t\t1\n#define TMPV770X_PLL_PIDNNPLL\t\t2\n#define TMPV770X_PLL_PIETHERPLL\t\t3\n#define TMPV770X_PLL_PIDDRCPLL\t\t4\n#define TMPV770X_PLL_PIVOIFPLL\t\t5\n#define TMPV770X_PLL_PIIMGERPLL\t\t6\n#define TMPV770X_NR_PLL\t\t7\n\n \n#define TMPV770X_CLK_PIPLL1_DIV1\t0\n#define TMPV770X_CLK_PIPLL1_DIV2\t1\n#define TMPV770X_CLK_PIPLL1_DIV4\t2\n#define TMPV770X_CLK_PIDNNPLL_DIV1\t3\n#define TMPV770X_CLK_DDRC_PHY_PLL0\t4\n#define TMPV770X_CLK_DDRC_PHY_PLL1\t5\n#define TMPV770X_CLK_D_PHYPLL\t\t6\n#define TMPV770X_CLK_PHY_PCIEPLL\t7\n#define TMPV770X_CLK_CA53CL0\t\t8\n#define TMPV770X_CLK_CA53CL1\t\t9\n#define TMPV770X_CLK_PISDMAC\t\t10\n#define TMPV770X_CLK_PIPDMAC0\t\t11\n#define TMPV770X_CLK_PIPDMAC1\t\t12\n#define TMPV770X_CLK_PIWRAM\t\t13\n#define TMPV770X_CLK_DDRC0\t\t14\n#define TMPV770X_CLK_DDRC0_SCLK\t\t15\n#define TMPV770X_CLK_DDRC0_NCLK\t\t16\n#define TMPV770X_CLK_DDRC0_MCLK\t\t17\n#define TMPV770X_CLK_DDRC0_APBCLK\t18\n#define TMPV770X_CLK_DDRC1\t\t19\n#define TMPV770X_CLK_DDRC1_SCLK\t\t20\n#define TMPV770X_CLK_DDRC1_NCLK\t\t21\n#define TMPV770X_CLK_DDRC1_MCLK\t\t22\n#define TMPV770X_CLK_DDRC1_APBCLK\t23\n#define TMPV770X_CLK_HOX\t\t24\n#define TMPV770X_CLK_PCIE_MSTR\t\t25\n#define TMPV770X_CLK_PCIE_AUX\t\t26\n#define TMPV770X_CLK_PIINTC\t\t27\n#define TMPV770X_CLK_PIETHER_BUS\t28\n#define TMPV770X_CLK_PISPI0\t\t29\n#define TMPV770X_CLK_PISPI1\t\t30\n#define TMPV770X_CLK_PISPI2\t\t31\n#define TMPV770X_CLK_PISPI3\t\t32\n#define TMPV770X_CLK_PISPI4\t\t33\n#define TMPV770X_CLK_PISPI5\t\t34\n#define TMPV770X_CLK_PISPI6\t\t35\n#define TMPV770X_CLK_PIUART0\t\t36\n#define TMPV770X_CLK_PIUART1\t\t37\n#define TMPV770X_CLK_PIUART2\t\t38\n#define TMPV770X_CLK_PIUART3\t\t39\n#define TMPV770X_CLK_PII2C0\t\t40\n#define TMPV770X_CLK_PII2C1\t\t41\n#define TMPV770X_CLK_PII2C2\t\t42\n#define TMPV770X_CLK_PII2C3\t\t43\n#define TMPV770X_CLK_PII2C4\t\t44\n#define TMPV770X_CLK_PII2C5\t\t45\n#define TMPV770X_CLK_PII2C6\t\t46\n#define TMPV770X_CLK_PII2C7\t\t47\n#define TMPV770X_CLK_PII2C8\t\t48\n#define TMPV770X_CLK_PIGPIO\t\t49\n#define TMPV770X_CLK_PIPGM\t\t50\n#define TMPV770X_CLK_PIPCMIF\t\t51\n#define TMPV770X_CLK_PIPCMIF_AUDIO_O\t52\n#define TMPV770X_CLK_PIPCMIF_AUDIO_I\t53\n#define TMPV770X_CLK_PICMPT0\t\t54\n#define TMPV770X_CLK_PICMPT1\t\t55\n#define TMPV770X_CLK_PITSC\t\t56\n#define TMPV770X_CLK_PIUWDT\t\t57\n#define TMPV770X_CLK_PISWDT\t\t58\n#define TMPV770X_CLK_WDTCLK\t\t59\n#define TMPV770X_CLK_PISUBUS_150M\t60\n#define TMPV770X_CLK_PISUBUS_300M\t61\n#define TMPV770X_CLK_PIPMU\t\t62\n#define TMPV770X_CLK_PIGPMU\t\t63\n#define TMPV770X_CLK_PITMU\t\t64\n#define TMPV770X_CLK_WRCK\t\t65\n#define TMPV770X_CLK_PIEMM\t\t66\n#define TMPV770X_CLK_PIMISC\t\t67\n#define TMPV770X_CLK_PIGCOMM\t\t68\n#define TMPV770X_CLK_PIDCOMM\t\t69\n#define TMPV770X_CLK_PICKMON\t\t70\n#define TMPV770X_CLK_PIMBUS\t\t71\n#define TMPV770X_CLK_SBUSCLK\t\t72\n#define TMPV770X_CLK_DDR0_APBCLKCLK\t73\n#define TMPV770X_CLK_DDR1_APBCLKCLK\t74\n#define TMPV770X_CLK_DSP0_PBCLK\t\t75\n#define TMPV770X_CLK_DSP1_PBCLK\t\t76\n#define TMPV770X_CLK_DSP2_PBCLK\t\t77\n#define TMPV770X_CLK_DSP3_PBCLK\t\t78\n#define TMPV770X_CLK_DSVIIF0_APBCLK\t79\n#define TMPV770X_CLK_VIIF0_APBCLK\t80\n#define TMPV770X_CLK_VIIF0_CFGCLK\t81\n#define TMPV770X_CLK_VIIF1_APBCLK\t82\n#define TMPV770X_CLK_VIIF1_CFGCLK\t83\n#define TMPV770X_CLK_VIIF2_APBCLK\t84\n#define TMPV770X_CLK_VIIF2_CFGCLK\t85\n#define TMPV770X_CLK_VIIF3_APBCLK\t86\n#define TMPV770X_CLK_VIIF3_CFGCLK\t87\n#define TMPV770X_CLK_VIIF4_APBCLK\t88\n#define TMPV770X_CLK_VIIF4_CFGCLK\t89\n#define TMPV770X_CLK_VIIF5_APBCLK\t90\n#define TMPV770X_CLK_VIIF5_CFGCLK\t91\n#define TMPV770X_CLK_VOIF_SBUSCLK\t92\n#define TMPV770X_CLK_VOIF_PROCCLK\t93\n#define TMPV770X_CLK_VOIF_DPHYCFGCLK\t94\n#define TMPV770X_CLK_DNN0\t\t95\n#define TMPV770X_CLK_STMAT\t\t96\n#define TMPV770X_CLK_HWA0\t\t97\n#define TMPV770X_CLK_AFFINE0\t\t98\n#define TMPV770X_CLK_HAMAT\t\t99\n#define TMPV770X_CLK_SMLDB\t\t100\n#define TMPV770X_CLK_HWA0_ASYNC\t\t101\n#define TMPV770X_CLK_HWA2\t\t102\n#define TMPV770X_CLK_FLMAT\t\t103\n#define TMPV770X_CLK_PYRAMID\t\t104\n#define TMPV770X_CLK_HWA2_ASYNC\t\t105\n#define TMPV770X_CLK_DSP0\t\t106\n#define TMPV770X_CLK_VIIFBS0\t\t107\n#define TMPV770X_CLK_VIIFBS0_L2ISP\t108\n#define TMPV770X_CLK_VIIFBS0_L1ISP\t109\n#define TMPV770X_CLK_VIIFBS0_PROC\t110\n#define TMPV770X_CLK_VIIFBS1\t\t111\n#define TMPV770X_CLK_VIIFBS2\t\t112\n#define TMPV770X_CLK_VIIFOP_MBUS\t113\n#define TMPV770X_CLK_VIIFOP0_PROC\t114\n#define TMPV770X_CLK_PIETHER_2P5M\t115\n#define TMPV770X_CLK_PIETHER_25M\t116\n#define TMPV770X_CLK_PIETHER_50M\t117\n#define TMPV770X_CLK_PIETHER_125M\t118\n#define TMPV770X_CLK_VOIF0_DPHYCFG\t119\n#define TMPV770X_CLK_VOIF0_PROC\t\t120\n#define TMPV770X_CLK_VOIF0_SBUS\t\t121\n#define TMPV770X_CLK_VOIF0_DSIREF\t122\n#define TMPV770X_CLK_VOIF0_PIXEL\t123\n#define TMPV770X_CLK_PIREFCLK\t\t124\n#define TMPV770X_CLK_SBUS\t\t125\n#define TMPV770X_CLK_BUSLCK\t\t126\n#define TMPV770X_NR_CLK\t\t\t127\n\n \n#define TMPV770X_RESET_PIETHER_2P5M\t0\n#define TMPV770X_RESET_PIETHER_25M\t1\n#define TMPV770X_RESET_PIETHER_50M\t2\n#define TMPV770X_RESET_PIETHER_125M\t3\n#define TMPV770X_RESET_HOX\t\t4\n#define TMPV770X_RESET_PCIE_MSTR\t5\n#define TMPV770X_RESET_PCIE_AUX\t\t6\n#define TMPV770X_RESET_PIINTC\t\t7\n#define TMPV770X_RESET_PIETHER_BUS\t8\n#define TMPV770X_RESET_PISPI0\t\t9\n#define TMPV770X_RESET_PISPI1\t\t10\n#define TMPV770X_RESET_PISPI2\t\t11\n#define TMPV770X_RESET_PISPI3\t\t12\n#define TMPV770X_RESET_PISPI4\t\t13\n#define TMPV770X_RESET_PISPI5\t\t14\n#define TMPV770X_RESET_PISPI6\t\t15\n#define TMPV770X_RESET_PIUART0\t\t16\n#define TMPV770X_RESET_PIUART1\t\t17\n#define TMPV770X_RESET_PIUART2\t\t18\n#define TMPV770X_RESET_PIUART3\t\t19\n#define TMPV770X_RESET_PII2C0\t\t20\n#define TMPV770X_RESET_PII2C1\t\t21\n#define TMPV770X_RESET_PII2C2\t\t22\n#define TMPV770X_RESET_PII2C3\t\t23\n#define TMPV770X_RESET_PII2C4\t\t24\n#define TMPV770X_RESET_PII2C5\t\t25\n#define TMPV770X_RESET_PII2C6\t\t26\n#define TMPV770X_RESET_PII2C7\t\t27\n#define TMPV770X_RESET_PII2C8\t\t28\n#define TMPV770X_RESET_PIPCMIF\t\t29\n#define TMPV770X_RESET_PICKMON\t\t30\n#define TMPV770X_RESET_SBUSCLK\t\t31\n#define TMPV770X_NR_RESET\t\t32\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}