xilinx rtfpga
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_thread_loop[0].r_shelf_reg[0]' and it is trimmed from '150' to '149' bits. [/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ipshared/9d43/hdl/sc_si_converter_v1_0_vl_rfs.sv:3259]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_thread_loop[1].r_shelf_reg[1]' and it is trimmed from '150' to '149' bits. [/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ipshared/9d43/hdl/sc_si_converter_v1_0_vl_rfs.sv:3259]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_thread_loop[2].r_shelf_reg[2]' and it is trimmed from '150' to '149' bits. [/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ipshared/9d43/hdl/sc_si_converter_v1_0_vl_rfs.sv:3259]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_thread_loop[3].r_shelf_reg[3]' and it is trimmed from '150' to '149' bits. [/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/ipshared/9d43/hdl/sc_si_converter_v1_0_vl_rfs.sv:3259]
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2177] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2176] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2175] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2174] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2173] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2172] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2171] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2170] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2169] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2168] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2167] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2166] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2165] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2164] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2163] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2162] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2161] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2160] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2159] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2158] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2157] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2156] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2155] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2154] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2153] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2152] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2151] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2150] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2149] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2148] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2147] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2146] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2145] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2144] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2143] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2142] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2141] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2140] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2139] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2138] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2137] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2136] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2135] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2134] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2133] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2132] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2131] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2130] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2129] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2128] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2127] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2126] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2125] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2124] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2123] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2122] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2121] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2120] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2119] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2118] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2117] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2116] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2115] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2114] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2113] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2112] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2111] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2110] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2109] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2108] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2107] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2106] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2105] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2104] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2103] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2102] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2101] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2100] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2099] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2098] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2097] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2096] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2095] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2094] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2093] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2092] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2091] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2090] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2089] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2088] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2087] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2086] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2085] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2084] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2083] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2082] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2081] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2080] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2079] driven by constant 0
WARNING: [Synth 8-3917] design sc_si_converter_v1_0_9_wrap_narrow__GC0 has port s_arvector[2078] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design sc_si_converter_v1_0_9_offset_fifo has unconnected port s_mesg[149]
WARNING: [Synth 8-3331] design sc_si_converter_v1_0_9_offset_fifo__3 has unconnected port s_mesg[149]
WARNING: [Synth 8-3331] design sc_si_converter_v1_0_9_offset_fifo__2 has unconnected port s_mesg[149]
WARNING: [Synth 8-3331] design sc_si_converter_v1_0_9_offset_fifo__1 has unconnected port s_mesg[149]
WARNING: [Synth 8-3331] design sc_si_converter_v1_0_9_offset_fifo__parameterized0 has unconnected port s_mesg[224]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][0]' (FDRE) to 'w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][1]' (FDRE) to 'w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][2]' (FDRE) to 'w_accum_reg[user][3]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][3]' (FDRE) to 'w_accum_reg[user][4]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][4]' (FDRE) to 'w_accum_reg[user][5]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][5]' (FDRE) to 'w_accum_reg[user][6]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][6]' (FDRE) to 'w_accum_reg[user][7]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][7]' (FDRE) to 'w_accum_reg[user][8]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][8]' (FDRE) to 'w_accum_reg[user][9]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][9]' (FDRE) to 'w_accum_reg[user][10]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][10]' (FDRE) to 'w_accum_reg[user][11]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][11]' (FDRE) to 'w_accum_reg[user][12]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][12]' (FDRE) to 'w_accum_reg[user][13]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][13]' (FDRE) to 'w_accum_reg[user][14]'
INFO: [Synth 8-3886] merging instance 'w_accum_reg[user][14]' (FDRE) to 'w_accum_reg[user][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_accum_reg[user][15] )
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[64]' (FDE) to 'w_payld_fifo/mesg_reg_reg[65]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[65]' (FDE) to 'w_payld_fifo/mesg_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[66]' (FDE) to 'w_payld_fifo/mesg_reg_reg[67]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[67]' (FDE) to 'w_payld_fifo/mesg_reg_reg[68]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[68]' (FDE) to 'w_payld_fifo/mesg_reg_reg[69]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[69]' (FDE) to 'w_payld_fifo/mesg_reg_reg[70]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[70]' (FDE) to 'w_payld_fifo/mesg_reg_reg[71]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[71]' (FDE) to 'w_payld_fifo/mesg_reg_reg[72]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[72]' (FDE) to 'w_payld_fifo/mesg_reg_reg[73]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[73]' (FDE) to 'w_payld_fifo/mesg_reg_reg[74]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[74]' (FDE) to 'w_payld_fifo/mesg_reg_reg[75]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[75]' (FDE) to 'w_payld_fifo/mesg_reg_reg[76]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[76]' (FDE) to 'w_payld_fifo/mesg_reg_reg[77]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[77]' (FDE) to 'w_payld_fifo/mesg_reg_reg[78]'
INFO: [Synth 8-3886] merging instance 'w_payld_fifo/mesg_reg_reg[78]' (FDE) to 'w_payld_fifo/mesg_reg_reg[79]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_payld_fifo/\mesg_reg_reg[79] )
