# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 3.2e-05 2048 200 1930 411648 139.293 56.0128 1935.47 1697.23 3828.21 3828.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 0.000256 2048 390 2230 70400 7.07037 285.671 209.49 502.276 502.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1990 0.001024 4096 490 550 17152 2.7281 33.9579 104.575 141.303 141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 3.2e-05 2048 400 8510 527360 160.854 76.2423 10692.3 2201.01 13130.9 13131.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 260 6.4e-05 1024 56 1160 77824 57.8352 13.4881 122.064 417.735 611.333 611.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 280 0.000256 2048 62 1650 23552 15.1465 7.01235 94.7727 209.029 326.091 326.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000128 1024 380 480 100352 17.5687 6.83213 62.4951 208.968 296.051 296.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 3.2e-05 1024 110 1350 204800 109.293 26.825 384.268 835.198 1355.81 1355.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 430 0.001024 512 97 270 10240 0.974016 0.390848 1.86941 25.6866 29.0516 29.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 3.2e-05 1024 150 650 598528 42.1168 26.882 491.367 837.913 1398.41 1398.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 3.2e-05 2048 200 1930 410112 139.683 56.2647 2221.82 1676.42 4094.38 4094.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 0.000256 2048 390 2230 70416 7.1368 330.646 209.754 547.581 547.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1990 0.001024 4096 490 550 17136 2.71968 39.2233 104.636 146.623 146.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 3.2e-05 2048 400 8510 527616 160.895 76.4872 12981.4 2196.7 15415.9 15416.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 260 6.4e-05 1024 56 1160 78336 57.2957 13.3983 139.441 414.774 625.123 625.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 280 0.000256 2048 62 1650 23040 15.2231 7.01952 105.477 209.078 336.925 337.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000128 1024 380 480 99072 17.5069 6.82384 70.2592 207.454 302.226 302.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 3.2e-05 1024 110 1350 202752 109.489 26.8627 435.978 841.508 1414.05 1414.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 430 0.001024 512 97 270 9792 0.964736 0.38224 2.02992 25.402 28.9067 29.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 3.2e-05 1024 150 650 598464 42.1723 26.9435 556.519 838.211 1463.98 1464.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 3.2e-05 2048 200 1930 412160 138.831 56.111 2332.86 1675.24 4203.24 4203.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 0.000256 2048 390 2230 70400 7.07354 346.038 209.572 562.731 562.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1990 0.001024 4096 490 550 17120 2.72288 41.4249 104.47 148.662 148.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 3.2e-05 2048 400 8510 527360 160.981 76.4577 13526.1 2212.1 15976.1 15976.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 260 6.4e-05 1024 56 1160 81920 57.4249 13.5107 152.898 433.168 657.218 657.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 280 0.000256 2048 62 1650 23040 15.1202 6.97674 110.433 212.68 345.341 345.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000128 1024 380 480 99840 17.738 6.84512 73.9262 211.358 310.053 310.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 3.2e-05 1024 110 1350 204800 109.376 26.9138 458.716 837.681 1432.91 1433.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 430 0.001024 512 97 270 9600 0.9632 0.385024 2.08458 25.5297 29.0937 29.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 3.2e-05 1024 150 650 598400 42.013 26.921 582.507 837.645 1489.22 1489.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 3.2e-05 2048 200 1930 408576 139.348 56.0251 2154.69 1674.43 4024.7 4024.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 0.000256 2048 390 2230 70368 7.07392 322.264 209.746 539.13 539.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1990 0.001024 4096 490 550 17088 2.71706 38.2651 104.5 145.526 145.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 3.2e-05 2048 400 8510 526848 160.015 76.1931 12617.3 2194.89 15048.9 15049.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 260 6.4e-05 1024 56 1160 73728 57.429 13.3263 128.365 412.739 612.073 612.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 280 0.000256 2048 62 1650 23040 15.1372 6.99187 102.881 208.628 333.772 333.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000128 1024 380 480 98304 17.3803 6.86285 68.0483 206.463 298.94 299.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 3.2e-05 1024 110 1350 202752 108.731 26.8841 424.555 833.141 1393.53 1393.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 430 0.001024 512 97 270 9984 0.95888 0.3904 2.02566 25.5492 29.0559 29.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 3.2e-05 1024 150 650 598272 41.9506 26.88 542.857 838.242 1450.06 1450.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 3.2e-05 2048 200 1930 409600 139.603 56.2196 2192.19 1673.5 4061.72 4061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 0.000256 2048 390 2230 70400 7.07805 326.472 209.597 543.193 543.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1990 0.001024 4096 490 550 17100 2.72643 38.9632 104.465 146.197 146.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 3.2e-05 2048 400 8510 526400 161.485 76.8051 12671.3 2204.82 15114.9 15115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 260 6.4e-05 1024 56 1160 76800 57.2179 13.3513 135.868 412.221 618.867 619.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 280 0.000256 2048 62 1650 23200 15.2382 7.0103 105.204 208.475 336.056 336.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000128 1024 380 480 99200 17.3728 6.82451 69.3646 206.216 299.965 300.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 3.2e-05 1024 110 1350 198400 109.685 26.8109 419.262 832.482 1388.46 1388.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 430 0.001024 512 97 270 9600 0.976672 0.385696 1.99757 25.5351 29.0241 29.1369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 3.2e-05 1024 150 650 598400 42.1748 26.9649 548.011 837.905 1455.19 1455.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 3.2e-05 2048 200 1930 408576 139.547 55.9903 2239.86 1674.45 4110.05 4110.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 0.000256 2048 390 2230 70336 7.08205 334.166 209.651 550.941 550.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1990 0.001024 4096 490 550 17136 2.73171 40.1211 104.843 147.738 147.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 3.2e-05 2048 400 8510 526848 160.559 76.1377 12992.3 2194.94 15424.4 15424.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 260 6.4e-05 1024 56 1160 71680 57.961 13.432 129.621 414.14 615.36 615.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 280 0.000256 2048 62 1650 23296 15.206 7.06707 108.061 209.697 340.162 340.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000128 1024 380 480 96768 17.6863 6.81178 69.5521 207.166 301.4 301.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 3.2e-05 1024 110 1350 200704 109.892 26.9054 436.08 843.66 1416.76 1416.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 430 0.001024 512 97 270 8960 0.96592 0.382688 1.90176 25.3045 28.6847 28.7959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 3.2e-05 1024 150 650 598528 42.0191 26.9197 563.547 838.541 1471.16 1471.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 3.2e-05 2048 200 1930 407040 139.725 56.0195 2244.14 1668.92 4109.01 4109.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 0.000256 2048 390 2230 70320 7.07584 336.035 209.423 552.576 552.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1990 0.001024 4096 490 550 17040 2.71309 39.8644 104.272 146.892 146.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 3.2e-05 2048 400 8510 526080 161.748 76.6 13087.4 2200.16 15526.4 15526.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 260 6.4e-05 1024 56 1160 76800 57.1937 13.3459 138.937 412.395 622.084 622.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 280 0.000256 2048 62 1650 23040 15.2411 7.02861 107.661 209.072 339.133 339.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000128 1024 380 480 96000 17.7274 6.80979 69.4241 206.296 300.438 300.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 3.2e-05 1024 110 1350 199680 109.856 26.8712 436.625 836.152 1409.72 1409.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 430 0.001024 512 97 270 9600 0.98608 0.384704 2.06666 25.5491 29.1137 29.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 3.2e-05 1024 150 650 598080 42.1143 26.9318 566.505 837.067 1472.75 1472.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 3.2e-05 2048 200 1930 409600 138.869 56.0287 2184.48 1671.56 4051.14 4051.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 0.000256 2048 390 2230 70272 7.0657 324.837 209.491 541.437 541.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1990 0.001024 4096 490 550 17024 2.71235 38.6588 104.313 145.728 145.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 3.2e-05 2048 400 8510 526336 161.045 76.712 12632.6 2205.84 15076.7 15077.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 260 6.4e-05 1024 56 1160 73728 58.4233 13.484 129.974 418.244 620.343 620.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 280 0.000256 2048 62 1650 23552 15.158 7.02054 106.365 209.375 338.049 338.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000128 1024 380 480 98304 17.7974 6.88147 68.8356 209.228 302.927 303.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 3.2e-05 1024 110 1350 204800 108.966 26.8238 433.021 842.233 1411.27 1411.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 430 0.001024 512 97 270 9216 0.946816 0.371296 1.9647 24.0051 27.4219 27.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 3.2e-05 1024 150 650 598016 41.9726 26.883 547.774 838.543 1455.31 1455.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 3.2e-05 2048 200 1930 405504 139.05 55.6824 2175.89 1664.85 4035.68 4035.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 0.000256 2048 390 2230 70272 7.12106 327.229 209.481 543.876 543.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1990 0.001024 4096 490 550 16896 2.7095 38.9633 103.887 145.605 145.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 3.2e-05 2048 400 8510 525312 160.955 76.4925 12805.5 2201.76 15245.2 15245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 260 6.4e-05 1024 56 1160 73728 57.5012 13.3243 130.48 427.263 628.779 628.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 280 0.000256 2048 62 1650 21504 15.1324 6.92838 97.5227 206.626 326.34 326.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000128 1024 380 480 98304 17.4171 6.79939 69.3634 206.395 300.161 300.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 3.2e-05 1024 110 1350 196608 108.301 26.44 417.744 830.647 1383.35 1383.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 430 0.001024 512 97 270 9216 0.93536 0.37664 1.984 25.0927 28.5176 28.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 3.2e-05 1024 150 650 597504 41.9624 26.8633 550.76 836.553 1456.28 1456.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 3.2e-05 2048 200 1930 403200 139.841 55.8387 2313.7 1665.55 4175.14 4175.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 0.000256 2048 390 2230 70200 7.0695 350.527 209.392 567.037 567.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1990 0.001024 4096 490 550 17000 2.72906 41.73 104.487 148.988 149.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 3.2e-05 2048 400 8510 524800 162.246 76.8182 13749.4 2207.74 16196.7 16197.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 260 6.4e-05 1024 56 1160 76800 57.1929 13.3515 145.325 412.493 628.58 628.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 280 0.000256 2048 62 1650 22400 15.0766 6.95501 108.566 206.641 337.374 337.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000128 1024 380 480 96000 17.721 6.81779 72.5528 206.398 303.677 303.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 3.2e-05 1024 110 1350 192000 109.208 26.6525 436.56 824.236 1396.88 1397.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 430 0.001024 512 97 270 9600 0.97456 0.384992 2.21069 25.6071 29.3078 29.4211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 3.2e-05 1024 150 650 596800 42.165 26.9374 586.18 837.164 1492.58 1492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 3.2e-05 2048 200 1930 409600 138.718 56.0538 2750.95 1671.93 4617.85 4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 0.000256 2048 390 2230 70144 7.09427 409.808 209.488 626.436 626.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1990 0.001024 4096 490 550 16896 2.71472 49.0085 104.319 156.084 156.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 3.2e-05 2048 400 8510 524288 160.845 76.4011 15806.8 2201.48 18246.1 18246.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 260 6.4e-05 1024 56 1160 65536 59.6343 13.5061 145.512 418.408 637.273 637.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 280 0.000256 2048 62 1650 22528 15.283 7.04496 127.313 209.72 359.492 359.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000128 1024 380 480 98304 17.822 6.85395 86.7975 209.401 321.056 321.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 3.2e-05 1024 110 1350 196608 110.244 26.8148 522.505 836.011 1495.79 1495.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 430 0.001024 512 97 270 8192 0.979328 0.373536 2.24675 25.1432 28.8717 28.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 3.2e-05 1024 150 650 598016 41.9426 26.8901 688.865 838.722 1596.55 1596.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 3.2e-05 2048 200 1935 410624 139.403 56.0046 1907.9 1675.4 3778.91 3779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 0.000256 2048 390 2235 70464 7.09978 284.985 209.619 501.748 501.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1990 0.001024 4096 490 555 17216 2.73322 33.423 104.853 141.05 141.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 3.2e-05 2048 400 8505 527872 160.512 76.0236 11024.1 2194.95 13456.1 13456.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 260 6.4e-05 1024 56 1155 77824 57.8674 13.4818 210.329 417.764 699.659 699.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.000256 2048 62 1650 23296 15.2084 7.07658 90.77 209.632 322.818 322.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1020 0.000128 1024 380 480 102400 17.3297 6.82803 114.924 208.989 348.265 348.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 3.2e-05 1024 110 1350 204800 109.68 26.8759 377.381 840.234 1354.39 1354.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 430 0.001024 512 97 270 9984 0.965472 0.388448 3.06381 25.6701 30.2124 30.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 3.2e-05 1024 150 645 598784 42.2651 26.8845 800.361 838.143 1707.79 1707.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 3.2e-05 2048 200 1935 409600 140.078 56.1193 1926.86 1676.82 3800.08 3800.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 0.000256 2048 390 2235 70440 7.07126 286.679 209.751 503.545 503.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1990 0.001024 4096 490 555 17200 2.72915 33.9177 104.895 141.586 141.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 3.2e-05 2048 400 8505 528000 161.21 76.1963 11148.6 2196.17 13582.7 13583.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 260 6.4e-05 1024 56 1155 79360 57.8894 13.5292 122.217 419.483 613.335 613.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 280 0.000256 2048 62 1650 23360 15.2978 7.05126 92.0261 209.826 324.329 324.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1020 0.000128 1024 380 480 102400 17.4983 6.8463 115.914 209.795 350.238 350.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 3.2e-05 1024 110 1350 204800 109.644 26.9518 381.02 838.451 1356.29 1356.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 430 0.001024 512 97 270 9920 0.956608 0.390816 1.81171 25.5086 28.7931 28.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 3.2e-05 1024 150 645 599040 42.2257 26.952 479.949 838.853 1388.11 1388.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 3.2e-05 2048 200 1935 408576 139.809 55.9903 1911.05 1672.72 3779.78 3779.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 0.000256 2048 390 2235 70416 7.06906 284.832 209.537 501.484 501.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1990 0.001024 4096 490 555 17184 2.72739 33.9208 104.775 141.467 141.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 3.2e-05 2048 400 8505 527616 160.806 76.4627 11085.2 2194.49 13517.5 13518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 260 6.4e-05 1024 56 1155 76800 57.7336 13.4502 116.534 418.686 606.623 606.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 280 0.000256 2048 62 1650 23040 15.245 7.04029 90.7618 209.399 322.58 322.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000128 1024 380 480 101376 17.3635 6.82496 113.919 208.261 346.561 346.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 3.2e-05 1024 110 1350 202752 109.944 26.898 374.466 836.404 1347.94 1348.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 430 0.001024 512 97 270 9600 0.969088 0.385024 1.7633 25.5047 28.7515 28.8688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 3.2e-05 1024 150 645 598656 42.1208 26.9215 475.85 837.978 1383.01 1383.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 3.2e-05 2048 200 1935 408576 139.935 56.1357 1957.43 1672.93 3826.63 3826.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 0.000256 2048 390 2235 70392 7.08208 291.387 209.516 508.03 508.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1990 0.001024 4096 490 555 17192 2.73613 35.0588 104.868 142.705 142.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 3.2e-05 2048 400 8505 527744 161.28 76.4027 11354.3 2195.08 13787.6 13788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 260 6.4e-05 1024 56 1155 78848 57.8743 13.5379 124.526 418.596 614.751 614.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 280 0.000256 2048 62 1650 23296 15.2722 7.06112 94.0955 209.383 325.943 326.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000128 1024 380 480 102144 17.4532 6.84442 64.3578 209.323 298.162 298.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 3.2e-05 1024 110 1350 204288 109.792 26.9283 387.669 836.517 1361.13 1361.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 430 0.001024 512 97 270 9856 0.972288 0.386336 1.84592 25.5584 28.8918 29.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 3.2e-05 1024 150 645 598528 42.2373 26.9521 490.825 837.686 1397.83 1397.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 3.2e-05 2048 200 1935 409600 139.736 55.9994 1988.96 1675.16 3860.06 3860.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 0.000256 2048 390 2235 70400 7.07238 294.831 209.494 511.443 511.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1990 0.001024 4096 490 555 17152 2.72694 35.3394 104.671 142.777 142.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 3.2e-05 2048 400 8505 527360 160.745 76.3606 10976.1 2197.76 13411.5 13411.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 260 6.4e-05 1024 56 1155 77824 57.7765 13.484 125.534 417.709 614.723 614.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 280 0.000256 2048 62 1650 23040 15.2034 7.05757 95.1077 208.99 326.489 326.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000128 1024 380 480 102400 17.2922 6.82224 65.7745 209.021 299.093 299.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 3.2e-05 1024 110 1350 200704 109.709 26.8227 387.796 834.878 1359.42 1359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 430 0.001024 512 97 270 9728 0.987072 0.390144 1.87018 25.6879 29.0647 29.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 3.2e-05 1024 150 645 598528 42.0359 26.8767 501.761 837.664 1408.48 1408.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 3.2e-05 2048 200 1935 410112 139.659 56.1282 2277.29 1676.43 4149.73 4149.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 0.000256 2048 390 2235 70416 7.08112 338.575 209.859 555.56 555.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1990 0.001024 4096 490 555 17136 2.72362 40.9596 104.737 148.461 148.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 3.2e-05 2048 400 8505 527616 160.74 76.5552 13149.6 2197.57 15585 15585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 260 6.4e-05 1024 56 1155 73728 57.9751 13.7462 135.393 414.704 622.032 622.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 280 0.000256 2048 62 1650 23040 15.2267 7.02778 108.608 209.077 340.066 340.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000128 1024 380 480 101376 17.2377 6.82189 73.8084 207.458 305.506 305.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 3.2e-05 1024 110 1350 202752 109.39 26.8679 444.823 835.226 1416.54 1416.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 430 0.001024 512 97 270 9216 0.978976 0.382368 2.00867 25.4576 28.9551 29.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 3.2e-05 1024 150 645 598464 42.102 26.9435 563.732 838.234 1471.15 1471.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 3.2e-05 2048 200 1935 409600 139.633 56.1471 2219.69 1691.9 4107.57 4107.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 0.000256 2048 390 2235 70400 7.06992 330.103 211.667 548.884 548.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1990 0.001024 4096 490 555 17120 2.72198 39.9202 105.615 148.298 148.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 3.2e-05 2048 400 8505 527360 160.921 76.2954 12847.9 2219.56 15305.2 15305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 260 6.4e-05 1024 56 1155 76800 58.1471 13.5376 137.667 423.198 632.763 632.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 280 0.000256 2048 62 1650 22400 15.1828 6.9767 103.135 210.076 335.499 335.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000128 1024 380 480 102400 17.414 6.84646 73.0526 211.728 309.225 309.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 3.2e-05 1024 110 1350 204800 109.39 26.9216 439.308 846.082 1421.92 1422.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 430 0.001024 512 97 270 9600 0.96528 0.38544 2.06438 25.6497 29.196 29.3067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 3.2e-05 1024 150 645 598400 41.9821 26.9271 550.377 846.038 1465.45 1465.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 3.2e-05 2048 200 1935 408576 139.23 55.9852 2358.74 1672.9 4227.05 4227.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 0.000256 2048 390 2235 70368 7.07056 351.445 209.601 568.161 568.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1990 0.001024 4096 490 555 17088 2.72538 42.6255 104.597 149.991 150.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 3.2e-05 2048 400 8505 526848 159.846 76.2409 13659.6 2192.83 16089 16089.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 260 6.4e-05 1024 56 1155 73728 57.3874 13.3212 140.325 412.366 623.604 623.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 280 0.000256 2048 62 1650 22272 15.1809 7.0113 108.489 208.434 339.237 339.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000128 1024 380 480 98304 17.3608 6.79958 74.4674 206.269 305.08 305.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 3.2e-05 1024 110 1350 196608 109.59 26.724 450.198 832.369 1419.1 1419.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 430 0.001024 512 97 270 9216 0.981408 0.385088 2.07242 25.5348 29.1028 29.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 3.2e-05 1024 150 645 598272 41.864 26.8784 587.876 844.149 1500.9 1501.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 3.2e-05 2048 200 1935 409600 139.539 56.1544 2346.08 1675.47 4217.45 4217.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 0.000256 2048 390 2235 70300 7.13114 348.844 209.621 565.642 565.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1990 0.001024 4096 490 555 17100 2.71974 42.4693 104.696 149.928 149.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 3.2e-05 2048 400 8505 526400 161.361 76.7982 13501.1 2214.39 15954.2 15954.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 260 6.4e-05 1024 56 1155 70400 58.0891 13.3496 132.854 412.802 617.306 617.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 280 0.000256 2048 62 1650 22400 15.2749 7.01632 108.215 208.725 339.363 339.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000128 1024 380 480 99200 17.3649 6.81571 74.6225 206.464 305.45 305.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 3.2e-05 1024 110 1350 198400 109.528 26.8168 450.521 833.475 1420.56 1420.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 430 0.001024 512 97 270 9600 0.978048 0.391584 2.1457 25.5478 29.1928 29.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 3.2e-05 1024 150 645 598400 42.1496 26.9715 583.909 838.806 1491.96 1492.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 3.2e-05 2048 200 1935 408576 139.41 56.0436 2358.07 1674.5 4228.22 4228.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 0.000256 2048 390 2235 70336 7.07494 351.921 209.691 568.733 568.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1990 0.001024 4096 490 555 17136 2.73718 42.9746 104.952 150.704 150.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 3.2e-05 2048 400 8505 526848 160.427 76.3284 13662.5 2199.6 16099.4 16099.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 260 6.4e-05 1024 56 1155 71680 57.9385 13.3571 137.355 418.45 627.318 627.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 280 0.000256 2048 62 1650 23296 15.2044 7.17005 114.344 209.705 346.551 346.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000128 1024 380 480 100352 17.2609 6.8151 76.5741 207.174 308.008 308.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 3.2e-05 1024 110 1350 200704 109.926 26.9025 460.344 837.419 1434.82 1435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 430 0.001024 512 97 270 8960 0.968992 0.378368 2.05162 25.3025 28.8316 28.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 3.2e-05 1024 150 645 598528 42.013 26.9189 588.763 846.461 1504.29 1504.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 3.2e-05 2048 200 1935 407040 139.62 55.9552 2311.86 1670.38 4178.02 4178.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 0.000256 2048 390 2235 70320 7.0721 345.935 209.747 562.8 562.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1990 0.001024 4096 490 555 17040 2.71872 41.9852 104.481 149.229 149.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 3.2e-05 2048 400 8505 526080 161.582 76.4502 13418 2206.64 15863.1 15863.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 260 6.4e-05 1024 56 1155 69120 58.3031 13.3482 129.531 412.774 614.171 614.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 280 0.000256 2048 62 1650 23040 15.2486 7.02989 110.865 209.207 342.483 342.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000128 1024 380 480 99840 17.2829 6.80778 74.499 206.555 305.33 305.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 3.2e-05 1024 110 1350 199680 109.779 26.87 449.841 835.245 1421.95 1422.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 430 0.001024 512 97 270 9600 0.984096 0.39248 2.21664 25.5621 29.2868 29.3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 3.2e-05 1024 150 645 598080 42.0607 26.9332 577.982 844.481 1491.59 1491.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 3.2e-05 2048 200 1935 405504 139.826 56.0106 2208.14 1669.91 4074.1 4074.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 0.000256 2048 390 2235 70272 7.0633 331.509 209.329 547.946 547.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1990 0.001024 4096 490 555 17024 2.71952 40.1495 104.316 147.228 147.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 3.2e-05 2048 400 8505 526336 160.96 76.5598 12839.6 2222.52 15300.2 15300.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 260 6.4e-05 1024 56 1155 73728 58.4126 13.4799 131.95 417.861 621.918 622.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 280 0.000256 2048 62 1650 22528 15.2505 7.10256 103.86 209.165 335.508 335.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000128 1024 380 480 102400 17.3023 6.8249 73.2252 209.015 306.552 306.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 3.2e-05 1024 110 1350 196608 110.372 26.8198 424.447 834.997 1396.86 1397.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 430 0.001024 512 97 270 8192 0.966656 0.370176 1.81274 23.993 27.2726 27.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 3.2e-05 1024 150 645 598016 41.9696 26.882 553.615 844.457 1467.06 1467.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 3.2e-05 2048 200 1935 405504 138.842 55.6995 2568.29 1666.41 4429.44 4429.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 0.000256 2048 390 2235 70272 7.07507 385.946 209.742 602.806 602.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1990 0.001024 4096 490 555 16896 2.71562 46.3096 104.091 153.158 153.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 3.2e-05 2048 400 8505 525312 160.895 76.4983 14917.5 2203.86 17359.2 17359.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 260 6.4e-05 1024 56 1155 73728 57.495 13.3329 154.628 412.864 638.536 638.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 280 0.000256 2048 62 1650 21504 15.1352 6.95334 115.313 206.82 344.348 344.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000128 1024 380 480 98304 17.4111 6.80096 82.3132 206.587 313.305 313.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 3.2e-05 1024 110 1350 184320 110.364 26.444 463.148 825.01 1425.19 1425.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 430 0.001024 512 97 270 7680 0.979072 0.376832 2.1145 25.1044 28.7034 28.8135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 3.2e-05 1024 150 645 597504 41.9429 26.864 644.794 837.343 1551.07 1551.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 3.2e-05 2048 200 1935 403200 139.819 55.8346 2566.65 1665.84 4428.34 4428.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 0.000256 2048 390 2235 70200 7.0697 388.014 209.496 604.624 604.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1990 0.001024 4096 490 555 17000 2.72301 46.9683 104.609 154.343 154.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 3.2e-05 2048 400 8505 524800 162.232 76.971 15187.3 2221.99 17649.1 17649.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 260 6.4e-05 1024 56 1155 64000 59.101 13.6548 135.052 412.494 620.521 620.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 280 0.000256 2048 62 1650 20800 15.2478 7.02243 112.372 206.68 341.455 341.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000128 1024 380 480 96000 17.7286 6.81459 80.9494 206.444 312.122 312.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 3.2e-05 1024 110 1350 192000 109.301 26.5028 484.526 824.508 1445.06 1445.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 430 0.001024 512 97 270 9600 0.97312 0.38736 2.51354 25.615 29.6174 29.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 3.2e-05 1024 150 645 596800 42.1946 26.9336 643.875 841.972 1555.12 1555.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 3.2e-05 2048 200 1935 401408 140.585 55.8715 2332.27 1671.91 4200.84 4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 0.000256 2048 390 2235 70144 7.0759 353.058 209.54 569.719 569.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1990 0.001024 4096 490 555 16896 2.71536 42.2624 104.422 149.443 149.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 3.2e-05 2048 400 8505 524288 160.874 76.4876 13629.3 2201.42 16068.6 16069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 260 6.4e-05 1024 56 1155 65536 59.6144 13.4843 125.929 418.408 617.648 617.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 280 0.000256 2048 62 1650 22528 15.281 7.03072 110.178 209.72 342.338 342.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000128 1024 380 480 98304 17.8259 6.84746 75.0554 209.401 309.316 309.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 3.2e-05 1024 110 1350 196608 110.229 26.8247 451.446 836 1424.71 1424.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 430 0.001024 512 97 270 8192 0.97952 0.374624 2.11731 25.1403 28.7422 28.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 3.2e-05 1024 150 645 598016 41.9575 26.882 590.077 838.703 1497.75 1497.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 3.2e-05 2048 200 1940 410624 139.372 56.0617 1814.75 1676.42 3686.79 3686.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 0.000256 2048 390 2240 70432 7.07584 268.532 209.71 485.363 485.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1990 0.001024 4096 490 560 17184 2.73562 32.3533 104.857 139.988 140.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 3.2e-05 2048 400 8520 527872 160.464 76.1365 10452.9 2196.29 12886.2 12886.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 260 6.4e-05 1024 56 1160 79872 57.4443 13.5516 116.297 417.99 605.491 605.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 280 0.000256 2048 62 1660 23552 15.1983 7.03875 87.436 209.75 319.556 319.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1020 0.000128 1024 380 480 99328 17.703 6.82582 107.324 209.046 341.086 341.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 3.2e-05 1024 110 1360 202752 109.862 26.88 355.901 838.251 1331.11 1331.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 430 0.001024 512 97 280 9472 0.993472 0.388928 2.81037 25.6726 29.9944 30.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 3.2e-05 1024 150 660 598272 42.1327 26.9215 461.852 838.841 1369.88 1370
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 3.2e-05 2048 200 1940 410880 139.699 56.1435 2042.5 1676.67 3915.22 3915.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 0.000256 2048 390 2240 70440 7.16154 302.027 209.779 519.011 519.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1990 0.001024 4096 490 560 17160 2.71974 36.5288 104.786 144.077 144.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 3.2e-05 2048 400 8520 527360 161.225 76.4019 11742.4 2199.54 14180.1 14180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 260 6.4e-05 1024 56 1160 79360 57.8973 13.5409 129.463 419.318 620.432 620.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 280 0.000256 2048 62 1660 23360 15.2739 7.04957 97.6487 209.809 329.916 330.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1020 0.000128 1024 380 480 99840 17.8039 6.84339 118.699 209.779 353.315 353.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 3.2e-05 1024 110 1360 202240 110.029 27.0158 399.42 838.453 1375.14 1375.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 430 0.001024 512 97 280 9280 0.985952 0.391328 1.86234 25.5068 28.8793 28.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 3.2e-05 1024 150 660 598400 42.1827 26.9531 514.325 844.925 1428.52 1428.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 3.2e-05 2048 200 1940 408576 139.711 56.2135 1892.87 1674.28 3763.28 3763.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 0.000256 2048 390 2240 70416 7.07782 282.739 209.782 499.642 499.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1990 0.001024 4096 490 560 17184 2.73043 34.0701 104.977 141.818 141.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 3.2e-05 2048 400 8520 527616 160.423 76.5149 10939.1 2202.68 13379.3 13379.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 260 6.4e-05 1024 56 1160 76800 57.7397 13.4579 116.567 416.807 604.79 604.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 280 0.000256 2048 62 1660 23424 15.1983 7.04102 91.4234 209.532 323.323 323.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000128 1024 380 480 98304 17.7156 6.82662 59.8436 208.454 293.029 293.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 3.2e-05 1024 110 1360 202752 109.808 26.8966 372.502 837.192 1346.62 1346.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 430 0.001024 512 97 280 9216 0.979872 0.382976 1.73309 25.5141 28.7393 28.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 3.2e-05 1024 150 660 597888 42.1459 26.9248 479.378 838.771 1387.35 1387.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 3.2e-05 2048 200 1940 408576 139.886 56.1193 1918.97 1673.91 3789.09 3789.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 0.000256 2048 390 2240 70392 7.13581 286.198 209.681 503.057 503.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1990 0.001024 4096 490 560 17136 2.72589 34.8304 104.738 142.338 142.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 3.2e-05 2048 400 8520 527744 160.953 76.7524 11071.6 2196.44 13506.2 13506.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 260 6.4e-05 1024 56 1160 78848 57.8663 13.5222 122.6 418.763 612.96 613.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 280 0.000256 2048 62 1660 23296 15.253 7.05088 92.5759 209.552 324.561 324.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000128 1024 380 480 98560 17.8733 6.84925 61.5755 209.451 295.935 296.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 3.2e-05 1024 110 1360 200704 110.167 26.9284 375.479 837.477 1350.27 1350.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 430 0.001024 512 97 280 9408 0.983552 0.38688 1.85171 25.6036 28.9513 29.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 3.2e-05 1024 150 660 597632 42.2462 27.0295 488.283 838.159 1395.85 1395.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 3.2e-05 2048 200 1940 409600 139.728 55.9786 1933.14 1676.73 3805.78 3805.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 0.000256 2048 390 2240 70400 7.12522 286.241 209.803 503.217 503.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1990 0.001024 4096 490 560 17152 2.72589 34.9009 104.877 142.548 142.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 3.2e-05 2048 400 8520 527360 160.654 76.4622 10584.1 2199.63 13021.3 13021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 260 6.4e-05 1024 56 1160 77824 57.7677 13.4895 122.567 418.099 612.138 612.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 280 0.000256 2048 62 1660 23040 15.1894 7.01434 93.1786 209.185 324.696 324.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000128 1024 380 480 98304 17.7694 6.83242 61.5799 209.115 295.482 295.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 3.2e-05 1024 110 1360 200704 109.594 26.8664 378.58 835.673 1350.94 1351.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 430 0.001024 512 97 280 9216 0.986752 0.387904 1.7879 25.6987 28.9883 29.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 3.2e-05 1024 150 660 598016 42.0155 26.8885 495.345 838.387 1402.77 1402.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 3.2e-05 2048 200 1940 410112 139.453 56.1725 2397.36 1675.09 4268.28 4268.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 0.000256 2048 390 2240 70344 7.07293 355.83 209.576 572.523 572.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1990 0.001024 4096 490 560 17136 2.72298 43.5812 104.764 151.111 151.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 3.2e-05 2048 400 8520 527616 160.64 76.5942 13783.2 2196.09 16217.1 16217.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 260 6.4e-05 1024 56 1160 73728 57.9637 13.396 142.819 415.587 629.982 630.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 280 0.000256 2048 62 1660 23040 15.2097 7.02579 114.516 208.923 345.807 345.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000128 1024 380 480 96768 17.7758 6.82816 75.3103 207.29 307.393 307.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 3.2e-05 1024 110 1360 198144 110.155 26.8664 461.071 834.616 1432.94 1433.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 430 0.001024 512 97 280 9216 0.965056 0.382528 2.19558 25.396 29.0664 29.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 3.2e-05 1024 150 660 597312 42.1649 26.9456 604.888 837.736 1511.87 1511.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 3.2e-05 2048 200 1940 405504 139.576 55.9449 1648.63 1668.65 3513 3513.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 0.000256 2048 390 2240 70272 7.07536 247.726 209.422 464.269 464.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1990 0.001024 4096 490 560 16992 2.71712 30.2063 104.352 137.318 137.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 3.2e-05 2048 400 8520 527616 160.218 76.261 9571.65 2195 12003.6 12004.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 260 6.4e-05 1024 56 1160 64512 58.3581 13.2588 87.0334 408.251 567.115 567.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 280 0.000256 2048 62 1660 21888 15.17 6.95792 75.7834 207.5 305.543 305.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000128 1024 380 480 92160 17.9083 6.7921 50.1981 204.245 279.328 279.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 3.2e-05 1024 110 1360 193536 109.407 26.5818 313.615 828.192 1278.02 1278.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 430 0.001024 512 97 280 8064 0.980288 0.372128 1.49315 24.002 26.9746 27.0867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 3.2e-05 1024 150 660 596736 42.0866 26.9129 419.961 837.424 1326.52 1326.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 3.2e-05 2048 200 1940 409600 139.577 56.1392 2306.15 1676.94 4179.01 4179.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 0.000256 2048 390 2240 70400 7.08365 342.249 209.879 559.257 559.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1990 0.001024 4096 490 560 17120 2.72179 41.9901 104.796 149.552 149.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 3.2e-05 2048 400 8520 527360 160.512 76.505 13380.1 2200.19 15817.8 15818.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 260 6.4e-05 1024 56 1160 76800 58.1158 13.5148 142.588 419.512 633.944 634.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 280 0.000256 2048 62 1660 22400 15.1804 6.97958 107.048 208.272 337.609 337.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000128 1024 380 480 99840 17.7272 6.84442 74.1428 209.951 308.846 309.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 3.2e-05 1024 110 1360 199680 110.232 26.9315 446.311 838.523 1422.22 1422.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 430 0.001024 512 97 280 8960 1.00006 0.391168 2.11066 25.5329 29.1655 29.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 3.2e-05 1024 150 660 597760 41.9914 26.9168 581.984 838.487 1489.52 1489.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 3.2e-05 2048 200 1940 409600 139.26 56.023 1614.69 1675.54 3485.72 3485.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 0.000256 2048 390 2240 70240 7.07363 239.616 209.382 456.116 456.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1990 0.001024 4096 490 560 16960 2.71155 29.2459 104.264 136.265 136.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 3.2e-05 2048 400 8520 527360 160.25 76.4164 9361.68 2198.51 11797.4 11797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 260 6.4e-05 1024 56 1160 71680 57.7986 13.3304 94.684 412.352 578.379 578.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 280 0.000256 2048 62 1660 21760 15.0785 6.94272 73.7259 206.519 302.394 302.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000128 1024 380 480 97280 17.4941 6.79133 51.6611 206.334 282.466 282.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 3.2e-05 1024 110 1360 194560 110.966 26.8827 305.724 837.96 1281.76 1281.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 430 0.001024 512 97 280 8960 1.00429 0.387072 1.60522 25.5694 28.6918 28.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 3.2e-05 1024 150 660 597760 41.9279 26.9498 408.463 837.776 1315.25 1315.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 3.2e-05 2048 200 1940 408576 139.194 55.9377 2159.61 1672.83 4027.77 4027.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 0.000256 2048 390 2240 70368 7.09901 320.954 209.574 537.672 537.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1990 0.001024 4096 490 560 17088 2.7193 39.2705 104.622 146.654 146.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 3.2e-05 2048 400 8520 526848 159.883 76.2913 12549.9 2196.03 14982.6 14983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 260 6.4e-05 1024 56 1160 73728 57.4248 13.3218 128.245 412.422 611.624 611.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 280 0.000256 2048 62 1660 23040 15.1278 6.9857 103.39 208.424 334.058 334.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000128 1024 380 480 95232 17.7593 6.79318 66.3793 206.262 297.379 297.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 3.2e-05 1024 110 1360 196608 109.594 26.7228 413.056 832.337 1381.93 1382.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 430 0.001024 512 97 280 9216 0.979744 0.385024 1.97776 25.5355 29.0043 29.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 3.2e-05 1024 150 660 597504 41.955 26.882 547.416 837.536 1453.92 1454.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 3.2e-05 2048 200 1940 405504 138.867 55.6687 1530.43 1666.26 3391.43 3391.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 0.000256 2048 390 2240 70272 7.22486 229.594 209.76 446.622 446.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1990 0.001024 4096 490 560 16896 2.71117 28.1177 104.196 135.066 135.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 3.2e-05 2048 400 8520 525312 160.84 76.3903 8927.84 2203.68 11369.2 11369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 260 6.4e-05 1024 56 1160 73728 57.5099 13.3222 92.2009 419.404 582.657 582.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 280 0.000256 2048 62 1660 21504 15.1271 6.92435 69.3877 206.802 298.373 298.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000128 1024 380 480 92160 18.153 6.7992 46.5758 206.562 278.276 278.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 3.2e-05 1024 110 1360 184320 110.343 26.4367 277.142 824.939 1239.08 1239.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 430 0.001024 512 97 280 7680 0.970944 0.37392 1.39107 25.1036 27.968 28.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 3.2e-05 1024 150 660 595968 42.0862 26.8677 389.689 837.267 1296.04 1296.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 3.2e-05 2048 200 1940 409600 139.459 56.1158 2258.19 1675.5 4129.47 4129.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 0.000256 2048 390 2240 70300 7.09328 335.391 209.666 552.194 552.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1990 0.001024 4096 490 560 17100 2.72384 41.2169 104.795 148.779 148.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 3.2e-05 2048 400 8520 526400 161.377 76.5981 12997.3 2217.63 15453.4 15453.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 260 6.4e-05 1024 56 1160 70400 58.0641 13.3509 127.932 435.56 635.123 635.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 280 0.000256 2048 62 1660 22400 15.2697 7.09654 104.706 208.705 335.91 336.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000128 1024 380 480 96000 17.7227 6.81392 70.2928 206.442 301.462 301.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 3.2e-05 1024 110 1360 198400 109.539 26.8191 433.987 833.401 1403.97 1404.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 430 0.001024 512 97 280 8800 0.989152 0.389568 2.0311 25.5531 29.0953 29.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 3.2e-05 1024 150 660 597600 42.1795 26.9661 570.614 845.33 1485.22 1485.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 3.2e-05 2048 200 1940 403200 139.769 55.808 1565.37 1665.8 3426.94 3427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 0.000256 2048 390 2240 70200 7.06979 236.591 209.441 453.145 453.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1990 0.001024 4096 490 560 17000 2.72506 28.6969 104.719 136.184 136.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 3.2e-05 2048 400 8520 524800 162.155 76.8105 9076.61 2208.12 11524.2 11524.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 260 6.4e-05 1024 56 1160 64000 59.059 13.7007 82.8245 412.595 568.388 568.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 280 0.000256 2048 62 1660 20800 15.2437 6.94928 68.8995 206.676 297.9 298.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000128 1024 380 480 96000 17.7293 6.81926 49.9978 206.43 281.165 281.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 3.2e-05 1024 110 1360 192000 109.131 26.4971 297.208 824.358 1257.42 1257.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 430 0.001024 512 97 280 8000 1.01197 0.387072 1.47395 25.6135 28.6151 28.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 3.2e-05 1024 150 660 596800 42.1634 26.9357 402.123 837.232 1308.59 1308.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 3.2e-05 2048 200 1940 408576 139.356 56.3729 2865.56 1672.6 4734.09 4734.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 0.000256 2048 390 2240 70336 7.07587 426.361 209.558 643.04 643.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1990 0.001024 4096 490 560 17024 2.72218 51.8935 104.451 159.11 159.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1500 3.2e-05 2048 400 8520 526848 160.215 76.3443 16428.6 2195 18860.7 18861.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 260 6.4e-05 1024 56 1160 71680 57.9458 13.5328 165.688 420.425 657.809 657.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 280 0.000256 2048 62 1660 23296 15.2138 7.03574 138.067 209.466 369.914 370.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000128 1024 380 480 96768 17.687 6.8137 90.1168 206.939 321.74 321.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 3.2e-05 1024 110 1360 200704 109.811 27.1307 558.205 836.343 1531.71 1531.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 430 0.001024 512 97 280 8960 0.967424 0.382688 2.65488 25.2918 29.4271 29.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 3.2e-05 1024 150 660 597632 42.0209 26.9189 723.298 837.506 1629.88 1630.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 3.2e-05 2048 200 1940 408576 139.139 56.0758 1875.81 1673.02 3744.24 3744.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 0.000256 2048 390 2240 70112 7.07507 278.888 209.213 495.221 495.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1990 0.001024 4096 490 560 16800 2.69798 34.2182 103.751 140.715 140.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1500 3.2e-05 2048 400 8520 526848 159.985 76.3558 10826.2 2201.79 13264.9 13265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 260 6.4e-05 1024 56 1160 57344 58.64 13.2252 87.4719 404.108 563.658 563.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 280 0.000256 2048 62 1660 21504 15.1744 6.9591 83.9607 207.376 313.604 313.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000128 1024 380 480 93184 17.3889 6.75421 57.2616 202.295 283.886 284.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 3.2e-05 1024 110 1360 186368 112.963 26.5154 342.148 826.953 1308.8 1308.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 430 0.001024 512 97 280 7168 0.954944 0.362912 1.54733 23.7183 26.7121 26.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 3.2e-05 1024 150 660 596736 49.9232 26.8695 476.501 841.139 1394.56 1394.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 3.2e-05 2048 200 1940 407040 139.522 55.9956 2737.49 1685.11 4618.31 4618.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 0.000256 2048 390 2240 70320 7.07597 409.102 211.575 627.795 627.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1990 0.001024 4096 490 560 17040 2.72506 49.7948 105.517 158.079 158.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 3.2e-05 2048 400 8520 526080 161.293 76.6266 15787 2221.68 18247.1 18247.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 260 6.4e-05 1024 56 1160 69120 58.2716 13.3501 154.322 416.301 642.455 642.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 280 0.000256 2048 62 1660 23040 15.233 7.03862 132.744 211.058 366.203 366.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000128 1024 380 480 96000 17.733 6.81325 85.9316 208.357 319.023 319.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 3.2e-05 1024 110 1360 199680 109.693 26.8739 533.352 842.625 1512.77 1512.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 430 0.001024 512 97 280 8640 0.99136 0.392416 2.42595 25.6768 29.6148 29.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 3.2e-05 1024 150 660 597120 42.1271 26.9864 694.515 845.177 1608.94 1609.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 3.2e-05 2048 200 1940 407040 139.294 55.9102 1855.25 1685.08 3735.73 3735.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 0.000256 2048 390 2240 70080 7.08608 276.311 211.207 494.651 494.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1990 0.001024 4096 490 560 16800 2.70541 34.0865 104.844 141.678 141.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 3.2e-05 2048 400 8520 522240 162.001 76.9708 10590.3 2227.35 13057.1 13057.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 260 6.4e-05 1024 56 1160 61440 59.3414 13.3612 92.9068 418.605 584.425 584.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 280 0.000256 2048 62 1660 21120 15.1842 6.93744 82.3356 208.738 313.325 313.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000128 1024 380 480 92160 18.1647 6.80765 56.4985 208.436 290.091 290.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 3.2e-05 1024 110 1360 184320 110.448 26.4713 334.162 832.213 1303.52 1303.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 430 0.001024 512 97 280 7680 1.01939 0.387072 1.60493 25.7549 28.8969 29.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 3.2e-05 1024 150 660 597120 42.0202 26.9104 470.894 845.202 1385.16 1385.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 3.2e-05 2048 200 1940 405504 139.796 55.8835 2652.58 1686.39 4534.84 4534.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 0.000256 2048 390 2240 70272 7.07197 397.921 211.456 616.492 616.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1990 0.001024 4096 490 560 17024 2.71738 48.5841 105.454 156.798 156.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 3.2e-05 2048 400 8520 526336 160.887 76.4981 15336.9 2225.07 17799.9 17800.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 260 6.4e-05 1024 56 1160 73728 58.386 13.4862 159.284 421.812 653.172 653.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 280 0.000256 2048 62 1660 22528 15.2463 7.0201 124.767 211.213 358.373 358.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000128 1024 380 480 98304 17.7805 6.8311 85.2227 211.058 321.075 321.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 3.2e-05 1024 110 1360 196608 110.284 26.8288 509.094 845.345 1491.77 1491.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 430 0.001024 512 97 280 8192 0.956736 0.372736 2.35472 25.1636 28.9791 29.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 3.2e-05 1024 150 660 598016 41.9349 26.8842 674.88 848.656 1592.49 1592.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 3.2e-05 2048 200 1940 401408 140.594 56.0683 1762.04 1670.47 3629.36 3629.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 0.000256 2048 390 2240 70144 7.11427 267.047 209.397 483.603 483.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1990 0.001024 4096 490 560 16896 2.71424 33.09 104.447 140.296 140.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 3.2e-05 2048 400 8520 524288 160.776 76.3255 10242.5 2199.35 12679.4 12679.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 260 6.4e-05 1024 56 1160 65536 59.6312 13.4903 95.4403 418.821 587.593 587.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 280 0.000256 2048 62 1660 22528 15.2834 7.03661 84.5025 209.54 316.49 316.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000128 1024 380 480 98304 17.8098 6.828 58.0687 209.211 292.102 292.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 3.2e-05 1024 110 1360 196608 110.233 26.8353 343.497 835.282 1316.07 1316.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 430 0.001024 512 97 280 8192 0.963488 0.372736 1.64912 25.131 28.2485 28.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 3.2e-05 1024 150 660 598016 41.9394 26.8878 454.084 838.048 1361.09 1361.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 3.2e-05 2048 200 1940 405504 138.845 55.7036 2315.77 1665.96 4176.48 4176.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 0.000256 2048 390 2240 70272 7.14771 347.472 209.715 564.382 564.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1990 0.001024 4096 490 560 16896 2.708 42.2005 104.175 149.124 149.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 3.2e-05 2048 400 8520 525312 160.873 76.4502 13501.4 2206.68 15945.9 15946.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 260 6.4e-05 1024 56 1160 73728 57.4914 13.3181 138.733 412.737 622.488 622.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 280 0.000256 2048 62 1660 21504 15.1165 6.9247 104.47 206.76 333.399 333.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000128 1024 380 480 92160 18.1561 6.79712 70.1541 206.525 301.812 301.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 3.2e-05 1024 110 1360 184320 110.358 26.4315 416.842 824.788 1378.63 1378.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 430 0.001024 512 97 280 7680 0.976608 0.371104 2.0767 25.0997 28.6554 28.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 3.2e-05 1024 150 660 595968 42.0781 26.8657 586.753 837.113 1492.94 1493.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 3.2e-05 2048 200 1940 393216 139.402 55.0921 1573.76 1648.47 3416.93 3417.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 0.000256 2048 390 2240 69888 7.0656 241.738 209.012 457.859 457.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1990 0.001024 4096 490 560 16512 2.68096 28.8963 103.055 134.674 134.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 3.2e-05 2048 400 8520 522240 160.827 76.7005 9365.9 2194.45 11798.4 11798.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 260 6.4e-05 1024 56 1160 49152 58.5822 13.1569 66.2928 396.118 534.366 534.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 280 0.000256 2048 62 1660 21504 15.1592 6.94653 73.8837 207.09 303.207 303.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000128 1024 380 480 86016 17.7378 6.98237 46.7018 198.359 269.966 270.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 3.2e-05 1024 110 1360 172032 112.5 26.4829 275.161 824.283 1238.64 1238.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 430 0.001024 512 97 280 6144 1.02483 0.374784 1.38378 25.2181 28.1323 28.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 3.2e-05 1024 150 660 595968 42.0891 26.8678 414.064 836.593 1319.75 1319.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 3.2e-05 2048 200 1940 403200 139.797 55.8261 2378.47 1666.8 4241.09 4241.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 0.000256 2048 390 2240 70200 7.07379 359.352 209.629 576.1 576.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1990 0.001024 4096 490 560 17000 2.72358 43.5999 104.785 151.15 151.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 3.2e-05 2048 400 8520 524800 162.157 76.8887 13992.1 2210.03 16441.6 16442.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 260 6.4e-05 1024 56 1160 64000 59.0564 13.3476 125.235 412.825 610.677 610.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 280 0.000256 2048 62 1660 20800 15.2428 6.96115 104.039 206.8 333.171 333.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000128 1024 380 480 96000 17.7367 6.81549 75.7122 206.552 307.002 307.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 3.2e-05 1024 110 1360 192000 109.114 26.5017 450.991 824.851 1411.68 1411.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 430 0.001024 512 97 280 8000 1.01462 0.392896 2.2049 25.6735 29.413 29.5218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 3.2e-05 1024 150 660 596800 42.1538 26.9287 608.783 844.43 1522.43 1522.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 3.2e-05 2048 200 1940 396800 138.651 55.1462 1674.2 1650.56 3518.76 3518.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 0.000256 2048 390 2240 70000 7.11126 258.616 209.646 475.419 475.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1990 0.001024 4096 490 560 16800 2.72851 31.5093 104.886 139.168 139.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 3.2e-05 2048 400 8520 518400 163.897 77.1875 10043.1 2227.14 12511.8 12512.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 260 6.4e-05 1024 56 1160 51200 60.9627 13.3582 72.2018 417.502 564.242 564.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 280 0.000256 2048 62 1660 19200 15.3664 6.94989 68.4275 207.364 298.236 298.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000128 1024 380 480 89600 18.465 6.8096 50.9792 206.85 283.286 283.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 3.2e-05 1024 110 1360 179200 111.468 26.5274 301.453 825.212 1264.88 1265.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 430 0.001024 512 97 280 3200 0.950944 0.32768 1.04749 34.127 36.5823 36.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 3.2e-05 1024 150 660 595200 42.0638 26.9268 432.653 838.062 1339.84 1339.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 3.2e-05 2048 200 1944 406528 140.301 56.0391 1775.21 1675.36 3647.13 3647.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 0.000256 2048 390 2232 70464 7.0695 264.276 209.564 480.957 481.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1990 0.001024 4096 490 552 17216 2.72717 31.3452 104.774 138.889 138.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 3.2e-05 2048 400 8520 527360 160.691 76.6877 10315.5 2197.52 12751 12751.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 260 6.4e-05 1024 56 1176 73728 58.3774 13.4866 106.906 417.828 596.814 596.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 280 0.000256 2048 62 1656 23040 15.2369 7.0697 85.1356 209.605 317.178 317.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1020 0.000128 1024 380 480 98304 17.8085 6.82608 98.899 208.899 332.615 332.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 3.2e-05 1024 110 1368 200704 110.327 26.8819 347.622 837.64 1322.69 1322.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 430 0.001024 512 97 264 9472 0.979936 0.3888 2.72208 25.67 29.8894 29.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 3.2e-05 1024 150 648 598784 42.0236 26.8932 448.198 838.054 1355.3 1355.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 3.2e-05 2048 200 1944 407040 140.482 56.2513 1882.42 1676.84 3756.19 3756.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 0.000256 2048 390 2232 70440 7.05942 280.24 209.724 497.07 497.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1990 0.001024 4096 490 552 17200 2.72646 33.3906 104.84 141.001 141.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 3.2e-05 2048 400 8520 527360 161.166 76.3772 10904.7 2217.07 13359.8 13360.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 260 6.4e-05 1024 56 1176 74240 58.6762 13.5231 113.392 419.428 605.231 605.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 280 0.000256 2048 62 1656 23040 15.3112 7.04918 89.599 209.826 321.912 322.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000128 1024 380 480 98560 17.9654 6.83859 102.975 209.793 337.76 337.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 3.2e-05 1024 110 1368 199680 110.618 26.9411 366.449 840.819 1345.05 1345.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 430 0.001024 512 97 264 9280 0.970592 0.39056 1.71203 25.5139 28.7163 28.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 3.2e-05 1024 150 648 599040 42.1636 26.9507 470.578 838.908 1378.73 1378.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 3.2e-05 2048 200 1944 405504 140.374 56.0121 1849.42 1672.69 3718.7 3718.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 0.000256 2048 390 2232 70416 7.1311 276.455 209.504 493.134 493.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1990 0.001024 4096 490 552 17184 2.72384 33.3092 104.7 140.777 140.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 3.2e-05 2048 400 8520 526848 160.863 76.5563 10724.8 2198.53 13161.3 13161.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 260 6.4e-05 1024 56 1176 73728 58.1228 13.4492 111.305 416.383 599.476 599.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 280 0.000256 2048 62 1656 23040 15.2389 7.02918 89.1003 209.328 320.827 320.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000128 1024 380 480 96768 17.9157 6.82694 57.9366 208.262 291.128 291.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 3.2e-05 1024 110 1368 199680 110.264 26.8923 362.323 836.388 1336.09 1336.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 430 0.001024 512 97 264 9216 0.980352 0.38368 1.73277 25.5057 28.7324 28.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 3.2e-05 1024 150 648 598656 42.038 26.9213 463.851 837.897 1370.85 1370.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 3.2e-05 2048 200 1944 405504 140.006 55.9493 1193.53 1673.05 3062.74 3062.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 0.000256 2048 390 2232 70368 7.07331 177.998 209.507 394.621 394.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1990 0.001024 4096 490 552 17088 2.71578 21.5594 104.444 128.762 128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1500 3.2e-05 2048 400 8520 525312 160.722 76.3315 6911.74 2200.97 9350.26 9350.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 260 6.4e-05 1024 56 1176 67584 58.5716 13.3196 66.5731 425.2 563.88 564.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 280 0.000256 2048 62 1656 22272 15.2054 7.03078 55.7408 208.43 286.536 286.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1020 0.000128 1024 380 480 95232 17.843 6.80336 97.468 206.263 328.568 328.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 3.2e-05 1024 110 1368 196608 109.613 26.7223 230.908 832.362 1199.83 1200.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 430 0.001024 512 97 264 9216 0.97776 0.385088 1.24467 25.537 28.2772 28.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 3.2e-05 1024 150 648 598272 41.9573 26.8805 300.212 837.45 1206.64 1206.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 3.2e-05 2048 200 1944 404992 140.573 56.115 2130.88 1674.3 4002.08 4002.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 0.000256 2048 390 2232 70448 7.09952 320.417 209.871 537.43 537.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1990 0.001024 4096 490 552 17192 2.7289 38.9431 104.886 146.603 146.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 3.2e-05 2048 400 8520 526848 161.259 76.5912 12454.8 2203.5 14896.7 14897.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 260 6.4e-05 1024 56 1176 75264 58.3914 13.5208 130.974 418.855 621.963 622.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 280 0.000256 2048 62 1656 22848 15.2991 7.19462 101.663 209.553 333.841 333.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000128 1024 380 480 98560 17.8408 6.84266 68.1959 209.492 302.556 302.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 3.2e-05 1024 110 1368 197120 121.175 26.9189 412.036 837.198 1397.55 1397.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 430 0.001024 512 97 264 9408 0.980128 0.385024 2.04506 25.5651 29.108 29.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 3.2e-05 1024 150 648 598528 42.0757 26.9495 537.232 838.372 1444.77 1444.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 3.2e-05 2048 200 1944 404992 140.21 56.0115 1350.87 1673.16 3220.45 3220.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 0.000256 2048 390 2232 70336 7.09014 201.996 209.494 418.627 418.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1990 0.001024 4096 490 552 17136 2.72752 24.5326 104.806 132.111 132.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 3.2e-05 2048 400 8520 525056 161.219 76.7545 7815.6 2215.98 10270.1 10270.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 260 6.4e-05 1024 56 1176 71680 57.9349 13.9489 80.177 437.509 589.781 589.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 280 0.000256 2048 62 1656 22400 15.2988 7.0696 63.7589 209.533 295.788 295.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000128 1024 380 480 96768 17.689 6.8096 43.3127 207.006 275.002 275.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 3.2e-05 1024 110 1368 193536 111.139 28.265 258.355 836.632 1234.61 1234.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 430 0.001024 512 97 264 8960 0.969024 0.378688 1.26778 25.2942 28.0387 28.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 3.2e-05 1024 150 648 598528 41.9693 26.923 342.074 842.655 1253.76 1253.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 3.2e-05 2048 200 1944 405504 140.303 56.021 2051.05 1675.75 3923.33 3923.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 0.000256 2048 390 2232 70400 7.08925 304.914 209.539 521.585 521.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1990 0.001024 4096 490 552 17152 2.72384 37.2479 104.63 144.644 144.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 3.2e-05 2048 400 8520 527360 160.567 76.4168 11378.1 2217.14 13832.8 13833.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 260 6.4e-05 1024 56 1176 73728 58.3773 13.4933 125.13 434.049 631.261 631.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 280 0.000256 2048 62 1656 22528 15.2375 7.01776 97.8805 209.064 329.33 329.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000128 1024 380 480 98304 17.7536 6.82598 65.9919 208.997 299.756 299.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 3.2e-05 1024 110 1368 196608 110.221 26.824 398.874 837.534 1373.68 1373.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 430 0.001024 512 97 264 9216 1.00477 0.388096 1.93344 25.6892 29.1411 29.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 3.2e-05 1024 150 648 598528 41.9421 26.9087 517.177 837.882 1424.04 1424.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 3.2e-05 2048 200 1944 401408 140.536 56.03 1336.04 1686.67 3219.47 3219.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 0.000256 2048 390 2232 70272 7.0615 200.227 211.388 418.723 418.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1990 0.001024 4096 490 552 17024 2.71216 24.5705 105.291 132.618 132.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 3.2e-05 2048 400 8520 526336 160.968 76.7588 7267.18 2248.81 9754.22 9754.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 260 6.4e-05 1024 56 1176 73728 58.4271 13.568 85.0364 426.009 583.254 583.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 280 0.000256 2048 62 1656 22528 15.2395 7.02285 65.7493 211.254 299.396 299.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000128 1024 380 480 98304 17.7873 6.83622 45.0521 211.34 281.204 281.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 3.2e-05 1024 110 1368 196608 110.259 26.8211 264.063 843.335 1244.7 1244.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 430 0.001024 512 97 264 8192 0.973248 0.370688 1.2929 25.1641 27.9291 28.0353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 3.2e-05 1024 150 648 598016 41.9347 26.8834 349.895 846.079 1264.92 1265.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 3.2e-05 2048 200 1944 405504 140.503 56.1649 2271.9 1676.42 4145.2 4145.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 0.000256 2048 390 2232 70416 7.07584 340.283 209.845 557.247 557.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1990 0.001024 4096 490 552 17136 2.72243 41.184 104.673 148.623 148.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 3.2e-05 2048 400 8520 526464 161.223 76.5646 13214.6 2205.45 15658.4 15658.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 260 6.4e-05 1024 56 1176 69120 58.7357 13.3953 129.525 414.733 616.606 616.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 280 0.000256 2048 62 1656 22464 15.2611 7.02067 107.178 209.077 338.665 338.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000128 1024 380 480 96768 17.7712 6.82093 71.808 207.457 304.037 304.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 3.2e-05 1024 110 1368 198144 110.091 26.8698 440.601 835.256 1413.04 1413.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 430 0.001024 512 97 264 8640 0.997344 0.38352 1.97779 25.402 28.8906 29.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 3.2e-05 1024 150 648 598464 42.0662 26.949 568.344 838.222 1475.73 1475.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 3.2e-05 2048 200 1944 400896 140.444 55.9268 1574.97 1669.88 3441.43 3441.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 0.000256 2048 390 2232 70272 7.05946 238.127 209.507 454.737 454.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1990 0.001024 4096 490 552 16992 2.71565 28.6635 104.255 135.677 135.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 3.2e-05 2048 400 8520 525312 161.605 76.6677 9224.7 2209.57 11673.1 11673.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 260 6.4e-05 1024 56 1176 64512 58.331 13.4281 84.907 408.553 565.433 565.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 280 0.000256 2048 62 1656 21888 15.1691 6.96115 73.2157 207.653 303.126 303.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000128 1024 380 480 92160 17.9039 6.78416 48.2733 204.456 277.606 277.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 3.2e-05 1024 110 1368 193536 109.444 26.5844 302.491 828.798 1267.55 1267.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 430 0.001024 512 97 264 8064 0.968512 0.372896 1.49178 24.0138 26.9729 27.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 3.2e-05 1024 150 648 597888 41.9927 26.9195 399.391 844.943 1313.37 1313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 3.2e-05 2048 200 1944 407040 139.995 56.1189 2162.91 1676.94 4036.16 4036.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 0.000256 2048 390 2232 70400 7.06413 321.961 209.75 538.82 538.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1990 0.001024 4096 490 552 17120 2.7232 39.035 104.62 146.421 146.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 3.2e-05 2048 400 8520 527360 160.575 76.5437 12623.9 2200.81 15062.3 15062.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 260 6.4e-05 1024 56 1176 71680 58.7852 14.2486 125.971 436.239 635.456 635.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 280 0.000256 2048 62 1656 22400 15.1887 6.97754 101.456 208.215 331.963 332.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000128 1024 380 480 97280 18.0297 6.84237 67.8167 209.855 302.727 302.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 3.2e-05 1024 110 1368 199680 110.282 26.9224 423.175 838.53 1399.14 1399.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 430 0.001024 512 97 264 8960 0.98352 0.385024 1.99731 25.5395 29.0314 29.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 3.2e-05 1024 150 648 598400 41.9567 26.9214 541.243 838.494 1448.8 1448.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 3.2e-05 2048 200 1944 404480 140.241 56.0783 1542.08 1675.54 3414.14 3414.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 0.000256 2048 390 2232 70240 7.04688 230.708 209.306 447.108 447.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1990 0.001024 4096 490 552 16960 2.70976 27.9026 104.088 134.743 134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 3.2e-05 2048 400 8520 527360 160.254 76.5788 9009.6 2198.45 11445.4 11445.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 260 6.4e-05 1024 56 1176 61440 59.2542 13.4655 79.0925 412.434 564.463 564.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 280 0.000256 2048 62 1656 21760 15.0828 6.92688 71.227 206.516 299.884 299.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000128 1024 380 480 92160 18.1293 6.80662 46.5445 206.318 277.983 278.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 3.2e-05 1024 110 1368 194560 110.974 26.8841 295.624 837.83 1271.53 1271.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 430 0.001024 512 97 264 8960 0.981184 0.387072 1.58995 25.6097 28.7 28.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 3.2e-05 1024 150 648 597760 41.925 26.8802 387.933 837.78 1294.66 1294.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 3.2e-05 2048 200 1944 405504 139.843 55.9487 2761.5 1674.43 4631.92 4632.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 0.000256 2048 390 2232 70368 7.05882 412.205 209.697 629.006 629.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1990 0.001024 4096 490 552 17088 2.71565 49.9682 104.544 157.272 157.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 3.2e-05 2048 400 8520 525312 160.607 76.3828 15900.9 2204.76 18343.1 18343.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 260 6.4e-05 1024 56 1176 67584 58.5231 13.3263 152.73 412.69 637.481 637.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 280 0.000256 2048 62 1656 22272 15.1978 6.98614 128.331 215.143 365.785 365.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000128 1024 380 480 95232 17.7572 6.79952 85.6184 206.458 316.818 316.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 3.2e-05 1024 110 1368 196608 109.552 26.7245 530.739 833.196 1500.44 1500.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 430 0.001024 512 97 264 9216 0.979392 0.389984 2.63376 25.542 29.6741 29.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 3.2e-05 1024 150 648 598272 41.8854 26.8813 689.631 842.546 1601.07 1601.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 3.2e-05 2048 200 1944 399360 140.097 55.7729 1738.49 1666.25 3600.81 3600.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 0.000256 2048 390 2232 70272 7.05402 264.683 209.681 481.465 481.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1990 0.001024 4096 490 552 16896 2.70944 31.8029 104.022 138.579 138.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 3.2e-05 2048 400 8520 525312 160.878 76.6004 10335.9 2203.5 12777.4 12777.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 260 6.4e-05 1024 56 1176 61440 59.3193 13.3125 90.1363 412.702 575.687 575.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 280 0.000256 2048 62 1656 21504 15.128 6.97741 80.0171 206.799 309.051 309.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000128 1024 380 480 92160 18.1462 8.0649 53.5996 206.563 286.56 286.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 3.2e-05 1024 110 1368 184320 110.344 26.4318 322.355 824.984 1284.34 1284.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 430 0.001024 512 97 264 7680 0.977376 0.372352 1.52205 25.1018 28.1043 28.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 3.2e-05 1024 150 648 597504 41.9537 26.8681 446.893 839.669 1355.52 1355.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 3.2e-05 2048 200 1944 406400 140.333 56.1556 2719.49 1673.87 4590.05 4590.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 0.000256 2048 390 2232 70400 7.08275 406.135 209.665 622.93 622.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1990 0.001024 4096 490 552 17100 2.72278 49.0988 104.529 156.397 156.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 3.2e-05 2048 400 8520 526400 161.327 76.6901 15710.2 2214.3 18163 18163.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 260 6.4e-05 1024 56 1176 70400 58.0908 16.1443 156.861 416.846 648.162 648.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 280 0.000256 2048 62 1656 22400 15.2772 7.08336 126.911 208.526 357.931 358.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000128 1024 380 480 96000 17.7211 6.81472 84.6109 206.273 315.605 315.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 3.2e-05 1024 110 1368 192000 110.976 26.8212 510.486 832.674 1481.19 1481.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 430 0.001024 512 97 264 8800 0.999616 0.385024 2.50298 25.5288 29.5424 29.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 3.2e-05 1024 150 648 598400 42.1035 26.9684 680.411 838.088 1587.71 1587.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 3.2e-05 2048 200 1944 403200 139.783 55.9018 1830.12 1666.97 3692.98 3693.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 0.000256 2048 390 2232 70200 7.07994 274.816 209.512 491.451 491.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1990 0.001024 4096 490 552 17000 2.71766 33.1578 104.617 140.535 140.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 3.2e-05 2048 400 8520 524800 162.119 76.8184 10606.4 2214.46 13060.3 13060.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 260 6.4e-05 1024 56 1176 64000 59.0581 13.3755 96.927 412.697 582.265 582.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 280 0.000256 2048 62 1656 20800 15.2438 6.94819 80.2349 206.824 309.378 309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000128 1024 380 480 96000 17.7316 7.02858 57.7271 206.579 289.246 289.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 3.2e-05 1024 110 1368 179200 111.608 26.5043 323.919 825.54 1287.79 1287.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 430 0.001024 512 97 264 8000 1.0129 0.387072 1.58694 25.62 28.7368 28.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 3.2e-05 1024 150 648 596800 42.1796 26.938 460.229 837.858 1367.34 1367.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 3.2e-05 2048 200 1944 404992 140.221 56.0312 2663.2 1672.72 4532.38 4532.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 0.000256 2048 390 2232 70336 7.06195 399.102 209.509 615.718 615.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1990 0.001024 4096 490 552 17136 2.73187 48.171 104.778 155.725 155.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 3.2e-05 2048 400 8520 525056 161.2 76.7786 15423.5 2204.2 17866.2 17866.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 260 6.4e-05 1024 56 1176 71680 57.933 13.363 157.611 413.703 642.824 642.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 280 0.000256 2048 62 1656 22400 15.3052 7.06765 125.009 209.479 356.989 357.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000128 1024 380 480 96768 17.6951 6.8137 83.9075 206.949 315.551 315.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 3.2e-05 1024 110 1368 193536 111.14 26.899 505.517 836.401 1480.18 1480.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 430 0.001024 512 97 264 8960 0.97168 0.37888 2.33638 25.2924 29.1077 29.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 3.2e-05 1024 150 648 598528 41.9626 26.9243 667.976 837.638 1574.64 1574.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 3.2e-05 2048 200 1944 401408 140.641 55.9585 1743.19 1674.58 3614.56 3614.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 0.000256 2048 390 2232 70112 7.03878 262.516 209.342 478.941 478.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1990 0.001024 4096 490 552 17024 2.72896 31.8589 104.878 139.508 139.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 3.2e-05 2048 400 8520 523264 162.417 77.1317 10119.3 2217.14 12576.4 12576.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 260 6.4e-05 1024 56 1176 57344 58.6591 13.229 83.7086 404.553 560.361 560.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 280 0.000256 2048 62 1656 21504 15.1562 6.95651 79.5415 207.573 309.358 309.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000128 1024 380 480 93184 17.3783 6.75408 53.9999 202.48 280.798 280.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 3.2e-05 1024 110 1368 186368 110.371 26.5169 322.693 830.049 1289.85 1290.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 430 0.001024 512 97 264 7168 0.971072 0.363392 1.53334 23.7204 26.7188 26.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 3.2e-05 1024 150 648 596736 41.9409 26.8687 440.659 837.302 1346.9 1347.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 3.2e-05 2048 200 1944 403200 140.355 56.3054 2569.66 1670.17 4436.69 4436.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 0.000256 2048 390 2232 70320 7.06374 385.841 209.621 602.572 602.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1990 0.001024 4096 490 552 17040 2.71482 46.8611 104.404 154.02 154.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 3.2e-05 2048 400 8520 526080 161.305 76.6017 14934.5 2202.01 17374.9 17375.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 260 6.4e-05 1024 56 1176 69120 58.2775 13.3526 147.77 418.766 638.373 638.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 280 0.000256 2048 62 1656 22080 15.3475 7.03472 119.692 209.187 351.394 351.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000128 1024 380 480 96000 17.7265 6.81091 81.3676 206.47 312.552 312.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 3.2e-05 1024 110 1368 192000 111.223 26.8962 488.282 835.254 1461.88 1462.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 430 0.001024 512 97 264 8640 1.00816 0.391168 2.27936 25.5605 29.3681 29.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 3.2e-05 1024 150 648 598080 42.0574 26.9312 649.308 837.748 1556.18 1556.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 3.2e-05 2048 200 1944 399360 140.913 56.0092 1640.88 1668.69 3506.69 3506.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 0.000256 2048 390 2232 70080 7.05302 247.835 209.064 463.995 464.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1990 0.001024 4096 490 552 16800 2.70131 29.7705 103.647 136.164 136.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 3.2e-05 2048 400 8520 522240 161.974 76.9647 9525.13 2205.67 11970.2 11970.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 260 6.4e-05 1024 56 1176 61440 59.363 13.3312 85.002 412.434 570.343 570.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 280 0.000256 2048 62 1656 21120 15.1831 6.94266 74.3491 206.698 303.298 303.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000128 1024 380 480 92160 18.1633 6.82525 50.5242 206.405 282.101 282.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 3.2e-05 1024 110 1368 184320 110.429 26.5372 302.471 824.084 1263.74 1263.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 430 0.001024 512 97 264 7680 1.02717 0.388384 1.58989 25.6308 28.762 28.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 3.2e-05 1024 150 648 597120 42.0136 26.9169 417.979 839.343 1326.39 1326.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 3.2e-05 2048 200 1944 401408 140.552 55.9156 2445.65 1670.1 4312.42 4312.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 0.000256 2048 390 2232 70272 7.08938 368.624 209.391 585.148 585.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1990 0.001024 4096 490 552 17024 2.71494 44.1508 104.266 151.175 151.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 3.2e-05 2048 400 8520 526336 160.897 76.5266 14259 2204.02 16701 16701.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 260 6.4e-05 1024 56 1176 73728 58.4293 13.4861 149.48 417.892 639.503 639.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 280 0.000256 2048 62 1656 22528 15.2398 7.02237 116.673 209.192 348.257 348.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000128 1024 380 480 98304 17.7687 6.8567 79.1351 209.043 312.986 313.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 3.2e-05 1024 110 1368 196608 110.297 27.3388 476.813 835.093 1449.77 1449.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 430 0.001024 512 97 264 8192 0.970976 0.371072 2.1631 23.9935 27.6296 27.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 3.2e-05 1024 150 648 598016 41.9471 26.9006 619.103 837.888 1525.97 1526.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 3.2e-05 2048 200 1944 401408 140.564 55.9043 1649.61 1671.73 3518 3518.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 0.000256 2048 390 2232 70144 7.13466 249.215 209.516 465.907 465.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1990 0.001024 4096 490 552 16896 2.71296 30.3474 104.348 137.453 137.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 3.2e-05 2048 400 8520 524288 160.808 76.5932 9611.57 2201.12 12050.6 12051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 260 6.4e-05 1024 56 1176 65536 59.6215 13.4902 90.486 418.23 582.04 582.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 280 0.000256 2048 62 1656 22528 15.2941 7.0289 78.8734 209.699 311.025 311.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000128 1024 380 480 98304 17.8156 6.83146 53.9287 209.373 288.131 288.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 3.2e-05 1024 110 1368 196608 110.17 26.8228 323.471 835.923 1296.6 1296.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 430 0.001024 512 97 264 8192 0.982144 0.373248 1.6624 25.1963 28.3389 28.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 3.2e-05 1024 150 648 598016 41.9478 27.0636 419.761 838.634 1327.54 1327.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 3.2e-05 2048 200 1925 406528 140.174 56.0742 2000.08 1675.16 3871.68 3871.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 0.000256 2048 390 2225 70496 7.11587 299.903 209.581 516.643 516.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1990 0.001024 4096 490 550 17216 2.72589 35.6782 104.741 143.188 143.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 3.2e-05 2048 400 8525 527360 160.398 76.3686 11695.3 2197.5 14130.1 14130.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 260 6.4e-05 1024 56 1175 71680 58.7016 13.4848 118.209 417.741 608.351 608.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 280 0.000256 2048 62 1650 23296 15.202 7.04118 97.1782 209.597 329.15 329.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1020 0.000128 1024 380 475 99328 17.6823 6.828 113.242 208.889 346.824 346.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 3.2e-05 1024 110 1350 200704 110.21 26.8796 391.694 837.629 1366.64 1366.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 430 0.001024 512 97 275 9472 0.980416 0.386944 3.11635 25.6664 30.2736 30.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 3.2e-05 1024 150 650 598016 42.0207 26.8841 513.352 844.37 1426.75 1426.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 3.2e-05 2048 200 1925 405760 140.867 56.1072 1793.83 1677.03 3668.04 3668.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 0.000256 2048 390 2225 70480 7.13891 269.464 209.865 486.514 486.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1990 0.001024 4096 490 550 17200 2.72794 31.9877 104.802 139.56 139.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 3.2e-05 2048 400 8525 527360 161.195 76.406 10490.2 2200.02 12928.4 12928.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 260 6.4e-05 1024 56 1175 74240 58.6931 13.527 109.495 421.987 603.918 604.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 280 0.000256 2048 62 1650 23360 15.2754 7.04803 87.1324 209.85 319.438 319.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000128 1024 380 475 99840 17.8532 6.84237 100.286 209.818 334.986 335.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 3.2e-05 1024 110 1350 199680 110.649 26.9435 349.888 838.565 1326.26 1326.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 430 0.001024 512 97 275 8960 0.981216 0.383008 1.60608 25.5143 28.6134 28.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 3.2e-05 1024 150 650 598080 42.2474 26.9566 458.46 838.948 1366.74 1366.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 3.2e-05 2048 200 1925 404480 140.651 56.1327 1155.81 1677.18 3029.97 3030.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 0.000256 2048 390 2225 70400 7.1135 173.269 209.684 390.11 390.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1990 0.001024 4096 490 550 17120 2.7177 20.9006 104.591 128.253 128.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1500 3.2e-05 2048 400 8525 527360 160.617 76.6523 6768.7 2200.22 9206.67 9207.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 260 6.4e-05 1024 56 1175 71680 58.8555 13.5127 68.7007 419.575 560.858 561.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 280 0.000256 2048 62 1650 22400 15.1852 7.1007 54.2577 208.249 284.92 285.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1020 0.000128 1024 380 475 99840 17.8131 6.84442 96.4018 209.879 331.126 331.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 3.2e-05 1024 110 1350 199680 110.332 26.9251 226.803 838.638 1202.92 1203.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 430 0.001024 512 97 275 8960 0.984864 0.38384 2.52243 25.5366 29.5518 29.6653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 3.2e-05 1024 150 650 597760 42.0622 26.921 296.107 841.647 1206.87 1206.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 3.2e-05 2048 200 1925 405504 140.355 56.0926 1906.75 1672.95 3776.35 3776.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 0.000256 2048 390 2225 70464 7.06765 285.774 209.611 502.495 502.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1990 0.001024 4096 490 550 17184 2.7241 34.0587 104.677 141.503 141.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 3.2e-05 2048 400 8525 526848 160.825 76.4327 11157.2 2199.07 13594 13594.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 260 6.4e-05 1024 56 1175 70656 58.6804 13.4558 111.445 416.447 600.239 600.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 280 0.000256 2048 62 1650 23040 15.2297 7.03517 91.6481 211.707 325.749 325.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000128 1024 380 475 98304 17.7189 6.82803 60.7203 208.291 293.743 293.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 3.2e-05 1024 110 1350 199680 110.33 26.8887 373.198 836.527 1347.17 1347.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 430 0.001024 512 97 275 9216 0.980448 0.382976 1.78058 25.5075 28.7785 28.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 3.2e-05 1024 150 650 597888 42.0804 26.921 487.153 838.097 1394.39 1394.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 3.2e-05 2048 200 1925 405504 140.058 55.9368 1233.53 1674.06 3103.78 3103.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 0.000256 2048 390 2225 70368 7.06275 184.707 209.597 401.41 401.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1990 0.001024 4096 490 550 17088 2.72899 22.1801 104.477 129.428 129.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1500 3.2e-05 2048 400 8525 525312 160.737 76.5928 7211.35 2202.73 9651.9 9652.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 260 6.4e-05 1024 56 1175 67584 58.6864 13.316 68.8442 412.621 553.684 553.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 280 0.000256 2048 62 1650 22272 15.1865 7.0191 57.36 208.579 288.275 288.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1020 0.000128 1024 380 475 95232 17.8129 6.79322 97.4503 206.409 328.657 328.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 3.2e-05 1024 110 1350 196608 109.642 26.7242 237.561 832.964 1207.11 1207.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 430 0.001024 512 97 275 9216 0.985216 0.385024 1.25878 25.5526 28.3073 28.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 3.2e-05 1024 150 650 597504 41.9827 26.8776 315.498 838.07 1222.56 1222.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 3.2e-05 2048 200 1925 404992 140.518 56.0955 2054.04 1672.97 3923.82 3923.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 0.000256 2048 390 2225 70448 7.06326 306.135 209.581 522.823 522.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1990 0.001024 4096 490 550 17192 2.72864 37.0299 104.76 144.562 144.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 3.2e-05 2048 400 8525 526848 161.24 76.549 11978.2 2199.95 14416.4 14416.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 260 6.4e-05 1024 56 1175 71680 58.8642 13.5275 120.852 418.544 612.008 612.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 280 0.000256 2048 62 1650 22848 15.288 7.04099 97.0051 209.38 328.843 328.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000128 1024 380 475 100352 17.6512 6.84765 66.7318 209.325 300.736 300.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 3.2e-05 1024 110 1350 197120 110.824 26.9637 394.196 836.524 1368.74 1368.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 430 0.001024 512 97 275 8960 0.997216 0.384768 1.89373 25.9788 29.3828 29.5022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 3.2e-05 1024 150 650 597632 42.1674 26.9478 520.28 837.684 1427.21 1427.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 3.2e-05 2048 200 1925 404992 140.276 55.994 1291.47 1673.15 3161.09 3161.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 0.000256 2048 390 2225 70336 7.08147 194.036 209.427 410.589 410.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1990 0.001024 4096 490 550 17136 2.72998 23.6974 104.851 131.321 131.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 3.2e-05 2048 400 8525 525056 161.209 76.6796 7508.76 2202.81 9949.96 9950.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 260 6.4e-05 1024 56 1175 64512 59.0604 13.361 70.1518 413.835 556.622 556.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 280 0.000256 2048 62 1650 22400 15.3068 7.03715 60.8855 209.533 292.892 293.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000128 1024 380 475 96768 17.7025 6.81501 41.7129 207.006 273.423 273.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 3.2e-05 1024 110 1350 193536 111.112 26.8978 246.113 836.619 1220.96 1221.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 430 0.001024 512 97 275 8064 0.99008 0.380608 1.17808 25.2949 27.9736 28.0802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 3.2e-05 1024 150 650 597632 42.0179 26.9188 333.116 837.786 1239.97 1240.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 3.2e-05 2048 200 1925 405504 140.325 55.9773 2121.39 1677.09 3994.98 3995.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 0.000256 2048 390 2225 70464 7.09219 317.866 209.813 534.812 534.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1990 0.001024 4096 490 550 17152 2.72179 38.4134 104.674 145.853 145.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 3.2e-05 2048 400 8525 527360 160.453 76.4833 11992.4 2200.16 14430 14430.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 260 6.4e-05 1024 56 1175 69632 58.941 13.4796 122.311 418.266 613.205 613.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 280 0.000256 2048 62 1650 23040 15.1658 7.01795 102.814 209.229 334.355 334.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000128 1024 380 475 98304 17.7615 6.82877 68.12 209.164 302.057 302.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 3.2e-05 1024 110 1350 196608 110.225 26.8724 409.253 835.926 1382.5 1382.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 430 0.001024 512 97 275 9216 1.00147 0.38912 2.0361 25.6958 29.2481 29.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 3.2e-05 1024 150 650 597504 41.9965 26.8783 543.792 838.613 1451.41 1451.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 3.2e-05 2048 200 1925 401408 140.553 55.9025 1377.77 1670.43 3244.85 3245.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 0.000256 2048 390 2225 70400 7.07043 207.978 209.691 424.782 424.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1990 0.001024 4096 490 550 17024 2.71443 25.7263 104.249 132.733 132.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 3.2e-05 2048 400 8525 526336 160.946 76.4177 7562.99 2204.32 10005.2 10005.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 260 6.4e-05 1024 56 1175 65536 59.5841 13.4879 77.4581 417.928 568.67 568.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 280 0.000256 2048 62 1650 22528 15.2495 7.08403 67.1024 209.234 298.795 298.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000128 1024 380 475 98304 17.7759 6.83014 46.1133 209.079 279.982 280.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 3.2e-05 1024 110 1350 196608 110.262 26.8393 271.109 835.257 1243.68 1243.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 430 0.001024 512 97 275 8192 0.969664 0.369088 1.29546 23.9963 26.7605 26.8697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 3.2e-05 1024 150 650 596992 42.0144 26.8796 363.822 837.975 1270.82 1270.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 3.2e-05 2048 200 1925 405504 140.545 56.1064 2251.32 1676.22 4124.39 4124.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 0.000256 2048 390 2225 70416 7.05533 338.163 209.759 555.021 555.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1990 0.001024 4096 490 550 17136 2.7207 41.0317 104.624 148.42 148.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 3.2e-05 2048 400 8525 526464 161.279 76.6898 13264.8 2204.1 15707.4 15707.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 260 6.4e-05 1024 56 1175 69120 58.6756 13.3947 128.993 414.787 616.061 616.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 280 0.000256 2048 62 1650 23040 15.2132 7.19731 108.385 209.055 339.979 340.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000128 1024 380 475 96768 17.7603 6.82563 71.3532 207.429 303.55 303.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 3.2e-05 1024 110 1350 198144 110.105 26.8649 438.125 835.146 1410.46 1410.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 430 0.001024 512 97 275 8640 0.998304 0.381696 1.97987 25.4018 28.8894 29.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 3.2e-05 1024 150 650 597312 42.1491 26.9457 575.086 838.177 1482.49 1482.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 3.2e-05 2048 200 1925 400896 140.48 55.9534 1599.73 1670.27 3466.64 3466.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 0.000256 2048 390 2225 70272 7.07952 243.841 209.554 460.519 460.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1990 0.001024 4096 490 550 16992 2.71571 29.6397 104.237 136.632 136.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 3.2e-05 2048 400 8525 525312 161.598 76.9464 9457.07 2209.35 11905.5 11905.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 260 6.4e-05 1024 56 1175 64512 58.3595 13.2526 87.1719 408.712 567.706 567.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 280 0.000256 2048 62 1650 21888 15.1725 6.98134 74.6357 207.704 304.618 304.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000128 1024 380 475 92160 17.8991 6.78512 49.0971 204.452 278.411 278.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 3.2e-05 1024 110 1350 193536 109.467 26.5775 307.619 828.989 1272.87 1273.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 430 0.001024 512 97 275 8064 0.961984 0.370688 1.48285 24.0168 26.9589 27.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 3.2e-05 1024 150 650 596736 42.0896 26.9089 412.543 838.227 1319.9 1320.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 3.2e-05 2048 200 1925 404480 140.462 56.0764 2187.24 1676.7 4060.67 4060.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 0.000256 2048 390 2225 70400 7.09635 329.777 209.682 546.598 546.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1990 0.001024 4096 490 550 17120 2.7265 40.034 104.652 147.454 147.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 3.2e-05 2048 400 8525 527360 160.52 76.5153 12893.8 2203.77 15335.1 15335.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 260 6.4e-05 1024 56 1175 71680 58.7876 13.5124 130.152 421.832 624.495 624.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 280 0.000256 2048 62 1650 22400 15.1796 6.98294 103.352 208.183 333.826 333.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000128 1024 380 475 99840 17.723 6.83632 71.3476 209.822 305.912 306.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 3.2e-05 1024 110 1350 199680 110.246 26.9212 429.386 838.397 1405.16 1405.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 430 0.001024 512 97 275 8960 0.979744 0.389152 2.01434 25.5385 29.055 29.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 3.2e-05 1024 150 650 597760 42.006 26.9191 560.914 838.444 1468.41 1468.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 3.2e-05 2048 200 1925 404480 140.254 55.9964 1538.6 1677.35 3412.4 3412.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 0.000256 2048 390 2225 70240 7.05933 230.932 209.476 447.512 447.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1990 0.001024 4096 490 550 16960 2.71088 28.0981 104.159 135.01 135.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 3.2e-05 2048 400 8525 527360 160.221 76.3572 9029.86 2200.82 11467.8 11468.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 260 6.4e-05 1024 56 1175 61440 59.2516 13.5434 79.4537 412.764 565.225 565.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 280 0.000256 2048 62 1650 21760 15.0751 6.93146 70.9069 206.738 299.779 299.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000128 1024 380 475 97280 17.4906 6.8073 49.399 206.546 280.425 280.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 3.2e-05 1024 110 1350 194560 110.949 26.8825 294.817 838.723 1271.59 1271.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 430 0.001024 512 97 275 8960 0.98272 0.385856 1.57405 25.5876 28.6595 28.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 3.2e-05 1024 150 650 597760 41.9084 27.7627 394.634 838.752 1303.19 1303.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 3.2e-05 2048 200 1925 405504 139.876 55.9311 2663.78 1672.85 4532.63 4532.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 0.000256 2048 390 2225 70368 7.06576 399.677 209.507 616.296 616.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1990 0.001024 4096 490 550 17088 2.7136 48.2048 104.404 155.364 155.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 3.2e-05 2048 400 8525 525312 160.592 76.2918 15509.6 2201.16 17948.1 17948.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 260 6.4e-05 1024 56 1175 67584 58.5339 13.3186 150.092 412.222 634.382 634.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 280 0.000256 2048 62 1650 22272 15.1941 6.98835 124.83 208.436 355.582 355.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000128 1024 380 475 95232 17.7542 6.88858 83.3457 206.262 314.435 314.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 3.2e-05 1024 110 1350 196608 109.548 26.7264 513.895 832.358 1482.75 1482.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 430 0.001024 512 97 275 9216 0.979904 0.385152 2.5888 25.5371 29.6211 29.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 3.2e-05 1024 150 650 597504 41.9183 26.8807 680.866 837.553 1587.35 1587.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 3.2e-05 2048 200 1925 399360 139.98 55.6967 1756.99 1666.43 3619.3 3619.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 0.000256 2048 390 2225 70272 7.0647 269.342 209.641 486.089 486.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1990 0.001024 4096 490 550 16896 2.70541 32.3653 103.984 139.098 139.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 3.2e-05 2048 400 8525 525312 160.863 76.4049 10467.8 2204 12909.6 12910
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 260 6.4e-05 1024 56 1175 61440 59.2979 13.3188 91.9701 412.798 577.597 577.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 280 0.000256 2048 62 1650 21504 15.1218 6.93043 81.1679 206.822 310.168 310.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000128 1024 380 475 92160 18.1377 6.79936 54.3056 206.589 286.018 286.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 3.2e-05 1024 110 1350 184320 110.356 26.4343 324.126 825.017 1286.16 1286.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 430 0.001024 512 97 275 7680 0.977696 0.371808 1.56627 25.1026 28.1459 28.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 3.2e-05 1024 150 650 595968 42.0921 26.8674 456.601 837.542 1363.23 1363.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 3.2e-05 2048 200 1925 403200 140.856 56.1119 2655.48 1673.63 4526.28 4526.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 0.000256 2048 390 2225 70400 7.09094 401.596 209.57 618.3 618.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1990 0.001024 4096 490 550 17100 2.71974 48.4036 104.473 155.637 155.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 3.2e-05 2048 400 8525 526400 161.324 76.6103 15583.9 2198.11 18020.4 18020.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 260 6.4e-05 1024 56 1175 64000 59.0173 13.3556 142.318 412.164 627.067 627.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 280 0.000256 2048 62 1650 22400 15.282 7.03302 125.38 208.5 356.324 356.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000128 1024 380 475 96000 17.7307 6.8112 83.548 206.236 314.51 314.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 3.2e-05 1024 110 1350 192000 110.913 26.8145 503.012 832.568 1473.53 1473.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 430 0.001024 512 97 275 8800 0.998624 0.391168 2.47443 25.5374 29.5309 29.6423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 3.2e-05 1024 150 650 597600 42.2054 26.9664 681.106 837.983 1588.39 1588.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 3.2e-05 2048 200 1925 396800 141.24 55.8772 1752.58 1665.58 3615.48 3615.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 0.000256 2048 390 2225 70200 7.0599 267.43 209.269 483.803 483.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1990 0.001024 4096 490 550 17000 2.72384 32.7291 104.491 139.986 140.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 3.2e-05 2048 400 8525 524800 162.157 76.7514 10363.3 2207.57 12810.2 12810.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 260 6.4e-05 1024 56 1175 64000 59.0659 13.3495 95.0359 412.376 580.038 580.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 280 0.000256 2048 62 1650 20800 15.2496 7.00928 79.2838 206.649 308.323 308.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000128 1024 380 475 96000 17.7167 6.81514 56.6754 206.404 287.796 287.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 3.2e-05 1024 110 1350 179200 111.665 26.5052 313.449 824.261 1276.1 1276.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 430 0.001024 512 97 275 8000 1.01203 0.387072 1.63776 25.6079 28.7708 28.8809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 3.2e-05 1024 150 650 596800 42.1716 26.9369 453.828 837.166 1360.24 1360.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 3.2e-05 2048 200 1925 404992 140.257 55.9985 2588.47 1672.86 4457.79 4457.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 0.000256 2048 390 2225 70336 7.07437 388.29 209.477 604.887 604.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1990 0.001024 4096 490 550 17136 2.72435 47.0139 104.745 154.526 154.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 3.2e-05 2048 400 8525 525056 161.19 76.7038 15085.4 2202.57 17526.4 17526.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 260 6.4e-05 1024 56 1175 64512 59.0426 13.8747 139.723 419.896 632.749 632.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 280 0.000256 2048 62 1650 22400 15.3077 7.04717 121.24 209.499 353.225 353.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000128 1024 380 475 96768 17.6944 6.81302 81.8205 206.968 313.478 313.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 3.2e-05 1024 110 1350 193536 111.083 26.8931 493.199 836.478 1467.88 1468.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 430 0.001024 512 97 275 8064 0.992288 0.377952 2.23731 25.2896 29.0272 29.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 3.2e-05 1024 150 650 597632 42.0235 26.9169 663.077 837.722 1569.87 1569.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 3.2e-05 2048 200 1925 401408 140.654 55.9628 1681.65 1673.43 3551.89 3552.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 0.000256 2048 390 2225 70112 7.05331 253.51 209.132 469.739 469.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1990 0.001024 4096 490 550 17024 2.71958 30.9109 104.765 138.436 138.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 3.2e-05 2048 400 8525 523264 162.473 77.0619 9789.52 2213.35 12242.9 12243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 260 6.4e-05 1024 56 1175 57344 58.6447 13.228 81.2023 404.282 557.565 557.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 280 0.000256 2048 62 1650 21504 15.1726 6.95091 77.1628 207.436 306.847 306.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000128 1024 380 475 93184 17.4019 6.74986 52.01 202.342 278.683 278.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 3.2e-05 1024 110 1350 186368 110.385 26.5131 310.631 827.135 1274.88 1275.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 430 0.001024 512 97 275 7168 0.956192 0.362848 1.40493 23.714 26.5679 26.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 3.2e-05 1024 150 650 596736 41.9699 26.8637 433.176 839.08 1341.22 1341.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 3.2e-05 2048 200 1925 403200 140.366 55.9718 2495.49 1668.77 4360.8 4360.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 0.000256 2048 390 2225 70320 7.0537 375.416 209.446 591.958 592.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1990 0.001024 4096 490 550 17040 2.71584 45.0275 104.272 152.059 152.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 3.2e-05 2048 400 8525 526080 161.342 76.6444 14568.8 2200.81 17008.1 17008.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 260 6.4e-05 1024 56 1175 69120 58.2882 13.358 144.45 412.256 628.567 628.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 280 0.000256 2048 62 1650 23040 15.2265 7.02653 121.078 209.011 352.472 352.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000128 1024 380 475 96000 17.7326 6.81462 78.9416 206.294 309.968 310.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 3.2e-05 1024 110 1350 192000 111.21 26.9207 473.227 834.437 1446.02 1446.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 430 0.001024 512 97 275 8640 1.01181 0.383648 2.30563 25.5496 29.3791 29.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 3.2e-05 1024 150 650 597120 42.1047 26.9353 640.811 836.989 1546.97 1547.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 3.2e-05 2048 200 1925 399360 140.892 55.9559 1639.67 1669.46 3506.18 3506.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 0.000256 2048 390 2225 70080 7.08064 249.666 209.087 465.879 465.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1990 0.001024 4096 490 550 16800 2.7008 29.8496 103.65 136.244 136.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 3.2e-05 2048 400 8525 522240 161.981 76.9804 9650.53 2220.03 12110 12110.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 260 6.4e-05 1024 56 1175 61440 59.3394 13.4017 86.0361 412.671 571.658 571.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 280 0.000256 2048 62 1650 21120 15.1926 6.93821 74.5354 206.803 303.603 303.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000128 1024 380 475 92160 18.1532 6.80688 50.873 206.484 282.504 282.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 3.2e-05 1024 110 1350 184320 110.436 26.4684 302.792 824.409 1264.32 1264.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 430 0.001024 512 97 275 7680 1.02019 0.385856 1.4953 25.631 28.6624 28.7742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 3.2e-05 1024 150 650 597120 42.0207 26.9107 427.931 837.308 1334.3 1334.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 3.2e-05 2048 200 1925 401408 140.54 55.8964 2371.1 1669.88 4237.61 4237.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 0.000256 2048 390 2225 70400 7.0697 358.781 209.572 575.467 575.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1990 0.001024 4096 490 550 17024 2.7168 43.625 104.296 150.68 150.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 3.2e-05 2048 400 8525 526336 160.87 76.4488 13917.6 2203.65 16359 16359.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 260 6.4e-05 1024 56 1175 65536 59.6114 13.4902 130.448 423.986 627.745 627.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 280 0.000256 2048 62 1650 22528 15.248 7.1097 113.094 209.163 344.743 344.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000128 1024 380 475 98304 17.7861 6.82803 77.1486 209.013 310.959 311.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 3.2e-05 1024 110 1350 196608 110.314 26.8237 461.346 834.984 1433.69 1433.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 430 0.001024 512 97 275 8192 0.975456 0.369184 2.13536 23.9937 27.6003 27.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 3.2e-05 1024 150 650 596992 42.0096 26.8849 610.104 837.695 1516.83 1516.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 3.2e-05 2048 200 1925 401408 140.591 55.9281 1681.57 1670.52 3548.8 3548.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 0.000256 2048 390 2225 70144 7.0568 254.778 209.272 471.149 471.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1990 0.001024 4096 490 550 16896 2.7136 30.9801 104.228 137.964 138.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 3.2e-05 2048 400 8525 524288 160.809 76.3789 9865.87 2199.48 12303 12303.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 260 6.4e-05 1024 56 1175 65536 59.6372 13.487 92.9268 417.995 584.258 584.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 280 0.000256 2048 62 1650 22528 15.2732 7.03181 80.4811 209.543 312.459 312.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000128 1024 380 475 98304 17.8193 6.83226 55.0373 209.221 289.092 289.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 3.2e-05 1024 110 1350 196608 110.213 26.8195 327.379 835.3 1299.94 1300.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 430 0.001024 512 97 275 8192 0.980416 0.3728 1.61261 25.1329 28.2269 28.3384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 3.2e-05 1024 150 650 595968 42.0087 26.8851 432.262 838.202 1339.49 1339.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 3.2e-05 2048 200 1952 404480 140.5 56.1652 1765.27 1677.21 3639.36 3639.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 0.000256 2048 390 2240 70432 7.07994 263.494 209.778 480.398 480.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1990 0.001024 4096 490 544 17248 2.72794 30.9821 104.881 138.635 138.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1500 3.2e-05 2048 400 8512 527360 160.633 76.1259 10230.9 2199.94 12668.1 12668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 260 6.4e-05 1024 56 1184 69632 58.9092 13.6568 100.181 418.092 591.058 591.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 280 0.000256 2048 62 1664 22016 15.2947 7.07248 81.1239 209.836 313.459 313.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1020 0.000128 1024 380 480 97280 17.95 6.82598 92.6633 209.125 326.762 326.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 3.2e-05 1024 110 1376 202752 109.718 26.8759 353.006 838.554 1328.38 1328.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 430 0.001024 512 97 288 9472 0.995392 0.3888 2.75837 25.6807 29.9455 30.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 3.2e-05 1024 150 672 598272 42.0217 26.8913 459.814 841.379 1370.24 1370.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 3.2e-05 2048 200 1952 403456 140.793 56.0804 1134.01 1675.63 3006.71 3006.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 0.000256 2048 390 2240 70400 7.15014 169.958 209.576 386.729 386.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1990 0.001024 4096 490 544 17216 2.72381 20.3216 104.779 127.869 127.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1500 3.2e-05 2048 400 8512 527360 160.536 76.6496 6574.96 2198.77 9011.42 9011.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 260 6.4e-05 1024 56 1184 69632 59.1354 13.4881 164.731 417.75 655.322 655.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 280 0.000256 2048 62 1664 21504 15.3088 7.01456 51.4148 209.024 282.89 283.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1020 0.000128 1024 380 480 96256 18.1096 6.9079 93.5526 212.489 331.25 331.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 3.2e-05 1024 110 1376 200704 109.547 26.8226 226.002 835.038 1197.64 1197.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 430 0.001024 512 97 288 9216 0.98544 0.387744 2.58602 25.69 29.7792 29.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 3.2e-05 1024 150 672 598016 42.3591 26.8875 694.786 837.724 1601.89 1602.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 3.2e-05 2048 200 1952 404480 140.947 56.2749 1803.3 1675.28 3676 3676.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 0.000256 2048 390 2240 70440 7.09632 268.944 209.599 485.682 485.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1990 0.001024 4096 490 544 17240 2.7288 31.8031 104.77 139.345 139.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 3.2e-05 2048 400 8512 527360 161.456 76.3605 10466.2 2197.61 12902.1 12902.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 260 6.4e-05 1024 56 1184 69120 59.3083 13.525 102.798 419.043 594.886 595.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 280 0.000256 2048 62 1664 21760 15.4154 7.06736 82.41 209.635 314.656 314.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000128 1024 380 480 97280 18.1261 6.84592 98.0783 209.599 332.834 332.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 3.2e-05 1024 110 1376 202240 110.086 26.9436 360.485 837.825 1335.56 1335.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 430 0.001024 512 97 288 9280 0.983488 0.38992 1.79856 25.498 28.8015 28.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 3.2e-05 1024 150 672 598400 42.1868 26.9556 467.86 838.217 1375.35 1375.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 3.2e-05 2048 200 1952 404480 140.624 56.1964 1163.24 1677.32 3037.59 3037.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 0.000256 2048 390 2240 70400 7.11421 173.359 209.824 390.343 390.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1990 0.001024 4096 490 544 17200 2.72582 20.566 104.883 128.219 128.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1500 3.2e-05 2048 400 8512 527360 160.953 76.4699 6746.74 2200.15 9184.83 9185.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 260 6.4e-05 1024 56 1184 66560 59.6444 13.5509 63.9457 419.58 556.942 557.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 280 0.000256 2048 62 1664 21120 15.2856 6.98368 51.6662 208.242 282.308 282.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1020 0.000128 1024 380 480 97280 18.1009 6.84288 93.951 209.873 328.963 329.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 3.2e-05 1024 110 1376 199680 110.278 26.9263 230.312 840.538 1208.28 1208.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 430 0.001024 512 97 288 8960 0.9944 0.382976 1.2255 25.5348 28.2666 28.3775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 3.2e-05 1024 150 672 597760 42.0611 26.9185 302.303 838.572 1209.99 1210.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 3.2e-05 2048 200 1952 402432 140.726 55.9923 1948.45 1674.1 3819.47 3819.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 0.000256 2048 390 2240 70416 7.07795 291.568 209.829 508.521 508.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1990 0.001024 4096 490 544 17232 2.72998 34.6116 104.878 142.265 142.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 3.2e-05 2048 400 8512 526848 161.043 76.3804 11304.9 2200.66 13743.5 13743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 260 6.4e-05 1024 56 1184 67584 58.9959 13.4533 109.13 416.689 598.485 598.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 280 0.000256 2048 62 1664 21888 15.3163 7.03024 90.1695 209.504 322.15 322.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000128 1024 380 480 96768 17.9211 8.31981 61.1924 208.436 296.06 296.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 3.2e-05 1024 110 1376 202752 109.55 26.8977 390.194 837.233 1364.1 1364.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 430 0.001024 512 97 288 9216 0.973408 0.391712 1.94154 25.5194 28.9572 29.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 3.2e-05 1024 150 672 597888 42.0237 26.9231 502.062 838.616 1409.76 1409.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 3.2e-05 2048 200 1952 402432 140.425 55.9376 1247.25 1674.43 3118.26 3118.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 0.000256 2048 390 2240 70368 7.07437 187.082 209.777 403.979 404.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1990 0.001024 4096 490 544 17184 2.72765 22.376 104.883 130.031 130.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 3.2e-05 2048 400 8512 525312 160.605 76.5487 7211.67 2203.16 9652.49 9652.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 260 6.4e-05 1024 56 1184 61440 59.2485 13.3245 64.2179 412.723 549.728 549.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 280 0.000256 2048 62 1664 21504 15.252 6.98634 56.7572 208.631 287.749 287.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000128 1024 380 480 95232 17.7995 6.79174 101.454 206.461 332.695 332.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 3.2e-05 1024 110 1376 196608 109.52 26.7269 244.466 833.149 1214.09 1214.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 430 0.001024 512 97 288 9216 0.98944 0.383616 1.3377 25.5465 28.3868 28.5002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 3.2e-05 1024 150 672 597504 41.9284 26.882 326.053 838.336 1233.34 1233.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 3.2e-05 2048 200 1952 403200 140.808 56.0538 1917.91 1674.32 3789.3 3789.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 0.000256 2048 390 2240 70392 7.07789 287.026 209.737 503.884 503.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1990 0.001024 4096 490 544 17192 2.72378 34.0685 104.714 141.551 141.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 3.2e-05 2048 400 8512 526848 161.521 76.381 11092.5 2207.8 13538.7 13539.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 260 6.4e-05 1024 56 1184 68096 59.4296 13.5237 108.04 418.858 600.064 600.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 280 0.000256 2048 62 1664 21504 15.4209 7.06499 86.5439 209.55 318.713 318.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000128 1024 380 480 96768 18.0845 6.86291 60.4482 209.642 295.223 295.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 3.2e-05 1024 110 1376 200704 110.083 26.9517 381.825 837.277 1362.61 1362.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 430 0.001024 512 97 288 9408 0.973856 0.38656 1.95136 25.5639 29.0052 29.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 3.2e-05 1024 150 672 597632 42.1504 26.9556 499.213 838.381 1406.83 1406.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 3.2e-05 2048 200 1952 401408 140.954 55.9884 1220.23 1674.46 3091.83 3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 0.000256 2048 390 2240 70336 7.07165 183.295 209.735 400.147 400.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1990 0.001024 4096 490 544 17136 2.71974 22.2298 104.708 129.701 129.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 3.2e-05 2048 400 8512 525056 161.227 76.7698 7089.71 2205.68 9533.9 9534.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 260 6.4e-05 1024 56 1184 64512 59.0348 13.3612 66.5033 420.303 559.407 559.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 280 0.000256 2048 62 1664 21504 15.4041 7.03693 55.9746 209.694 288.24 288.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000128 1024 380 480 93184 18.116 6.81322 38.1103 207.165 270.382 270.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 3.2e-05 1024 110 1376 200704 109.817 26.8985 245.76 837.287 1219.98 1220.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 430 0.001024 512 97 288 8960 0.95808 0.3808 1.37082 25.3024 28.1427 28.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 3.2e-05 1024 150 672 597632 42.0747 26.9182 322.259 838.445 1229.83 1229.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 3.2e-05 2048 200 1952 403200 140.746 56.0927 1007.57 1674.24 2878.85 2879.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 0.000256 2048 390 2240 70224 7.08125 150.84 209.538 367.505 367.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1990 0.001024 4096 490 544 16968 2.7095 18.2921 104.085 125.129 125.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 3.2e-05 2048 400 8512 524160 162.526 77.2081 5788.96 2209.29 8238.46 8238.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 260 6.4e-05 1024 56 1184 64512 59.9762 13.5275 55.4135 418.852 547.981 548.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 280 0.000256 2048 62 1664 21504 15.4455 7.08198 45.9876 209.804 278.45 278.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000128 1024 380 480 96768 18.1285 6.83827 97.7964 209.599 332.546 332.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 3.2e-05 1024 110 1376 193536 111.197 26.923 195.328 837.169 1170.84 1171.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 430 0.001024 512 97 288 8064 0.987328 0.378592 1.13574 25.3418 27.9692 28.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 3.2e-05 1024 150 672 596736 42.1079 26.9306 265.451 838.405 1173.03 1173.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 3.2e-05 2048 200 1952 403456 140.716 56.0187 1930.61 1676.68 3804.22 3804.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 0.000256 2048 390 2240 70400 7.19536 287.707 209.725 504.673 504.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1990 0.001024 4096 490 544 17216 2.72685 34.6399 104.858 142.267 142.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 3.2e-05 2048 400 8512 527360 160.503 76.4517 10789.6 2199.57 13226.6 13227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 260 6.4e-05 1024 56 1184 69632 58.949 13.4842 112.863 418.092 603.603 603.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 280 0.000256 2048 62 1664 21504 15.3176 7.01459 88.2534 209.175 319.888 319.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000128 1024 380 480 96256 18.0428 6.82445 61.177 209.111 295.339 295.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 3.2e-05 1024 110 1376 200704 109.49 26.8169 386.033 835.632 1358.2 1358.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 430 0.001024 512 97 288 9216 0.988416 0.395008 2.04224 25.6984 29.2543 29.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 3.2e-05 1024 150 672 598016 41.97 26.8844 509.58 838.348 1416.92 1417.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 3.2e-05 2048 200 1952 401408 140.599 56.003 1282.63 1670.15 3149.59 3149.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 0.000256 2048 390 2240 70272 7.13728 191.858 209.703 408.74 408.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1990 0.001024 4096 490 544 17152 2.73203 23.4348 104.783 130.992 131.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 3.2e-05 2048 400 8512 526336 160.949 76.4812 6854.85 2203.89 9296.68 9297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 260 6.4e-05 1024 56 1184 65536 59.6047 13.482 72.4897 417.816 563.605 563.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 280 0.000256 2048 62 1664 21504 15.3197 7.0225 59.9629 209.196 291.633 291.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000128 1024 380 480 94208 18.2614 6.83488 40.9625 209.049 275.291 275.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 3.2e-05 1024 110 1376 196608 110.206 26.8223 254.627 835.124 1227 1227.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 430 0.001024 512 97 288 8192 0.956096 0.372064 1.2816 23.9961 26.7339 26.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 3.2e-05 1024 150 672 598016 41.9264 26.882 344.957 840.903 1254.81 1254.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 3.2e-05 2048 200 1952 399360 140.077 55.6472 1059.91 1666.25 2922.08 2922.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 0.000256 2048 390 2240 70272 7.09018 160.102 209.815 377.048 377.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1990 0.001024 4096 490 544 17088 2.73024 19.886 104.869 127.527 127.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 3.2e-05 2048 400 8512 525312 160.847 76.6071 5724.22 2203.65 8165.8 8166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 260 6.4e-05 1024 56 1184 61440 59.335 13.3222 56.9614 412.86 542.684 542.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 280 0.000256 2048 62 1664 19968 15.2619 6.93043 47.0063 206.806 276.133 276.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000128 1024 380 480 92160 18.1532 6.79917 33.9323 206.562 265.627 265.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 3.2e-05 1024 110 1376 184320 110.353 26.4383 198.561 824.914 1160.48 1160.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 430 0.001024 512 97 288 7680 0.984864 0.374368 1.20883 25.1508 27.8468 27.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 3.2e-05 1024 150 672 595968 42.0644 26.8698 286.817 837.256 1193.13 1193.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 3.2e-05 2048 200 1952 403200 140.933 56.1852 2767.67 1676.39 4641.37 4641.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 0.000256 2048 390 2240 70344 7.11005 414.035 209.666 630.855 630.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1990 0.001024 4096 490 544 17208 2.72726 49.277 104.881 156.928 156.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 3.2e-05 2048 400 8512 526464 161.202 76.7642 15932.8 2202.8 18374 18374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 260 6.4e-05 1024 56 1184 64512 59.2384 13.393 147.653 414.699 635.191 635.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 280 0.000256 2048 62 1664 21312 15.3557 7.01984 124.396 209.075 355.975 356.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000128 1024 380 480 94464 18.0588 6.82493 84.6771 207.454 317.196 317.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 3.2e-05 1024 110 1376 198144 110.082 26.8657 540.769 835.158 1513.09 1513.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 430 0.001024 512 97 288 9216 0.965152 0.381056 2.6592 25.4069 29.5398 29.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 3.2e-05 1024 150 672 597312 42.1374 26.9512 714.361 842.45 1626.03 1626.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 3.2e-05 2048 200 1952 400896 140.521 55.9632 1737.4 1668.75 3602.82 3602.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 0.000256 2048 390 2240 70272 7.07427 263.805 209.42 480.343 480.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1990 0.001024 4096 490 544 17136 2.72714 31.5598 104.766 139.094 139.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 3.2e-05 2048 400 8512 525312 161.522 76.8841 10210.4 2211.2 12660.4 12660.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 260 6.4e-05 1024 56 1184 55296 59.6666 13.2567 81.5149 408.174 562.832 562.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 280 0.000256 2048 62 1664 20736 15.2476 6.95738 77.2522 207.498 307.084 307.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000128 1024 380 480 92160 17.9046 6.78912 53.3987 204.239 282.513 282.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 3.2e-05 1024 110 1376 193536 109.402 26.6712 339.202 830.53 1306.03 1306.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 430 0.001024 512 97 288 8064 0.960768 0.369504 1.6793 24.0046 27.1448 27.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 3.2e-05 1024 150 672 596736 42.0747 26.9168 456.481 837.405 1363.01 1363.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 3.2e-05 2048 200 1952 400896 140.703 56.2522 1434.64 1669 3300.79 3300.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 0.000256 2048 390 2240 70200 7.07402 218.631 209.443 435.19 435.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1990 0.001024 4096 490 544 17064 2.72746 25.9502 104.779 133.498 133.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 3.2e-05 2048 400 8512 521856 162.755 76.8377 8383.02 2208.02 10831.1 10831.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 260 6.4e-05 1024 56 1184 55296 59.7705 13.312 68.5845 408.26 550.142 550.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 280 0.000256 2048 62 1664 20736 15.4501 7.03693 64.1157 209.255 295.987 296.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000128 1024 380 480 89856 18.2109 6.79408 43.6385 204.36 273.192 273.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 3.2e-05 1024 110 1376 193536 110.966 26.8672 281.813 834.561 1254.43 1254.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 430 0.001024 512 97 288 8640 0.986848 0.382976 1.69821 25.4909 28.6877 28.8047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 3.2e-05 1024 150 672 596160 42.2151 26.9394 379.728 836.877 1285.89 1286.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 3.2e-05 2048 200 1952 404480 140.456 56.1366 2591.44 1675.7 4463.93 4464.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 0.000256 2048 390 2240 70400 7.11066 387.847 209.729 604.73 604.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1990 0.001024 4096 490 544 17200 2.72819 46.0943 104.793 153.659 153.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 3.2e-05 2048 400 8512 527360 160.81 76.3342 15024 2198.51 17460.2 17460.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 260 6.4e-05 1024 56 1184 66560 59.6204 13.5146 143.927 419.197 636.473 636.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 280 0.000256 2048 62 1664 21120 15.2807 6.97088 116.101 208.06 346.54 346.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000128 1024 380 480 97280 18.0397 6.84237 82.0706 209.706 316.845 317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 3.2e-05 1024 110 1376 199680 110.168 26.926 510.845 838.23 1486.39 1486.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 430 0.001024 512 97 288 8960 0.99168 0.388064 2.58554 25.5248 29.6197 29.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 3.2e-05 1024 150 672 597760 41.9874 26.923 669.687 839.754 1578.48 1578.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 3.2e-05 2048 200 1952 404480 140.296 56.0292 1739.23 1675.33 3611.08 3611.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 0.000256 2048 390 2240 70240 7.08813 259.059 209.355 475.545 475.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1990 0.001024 4096 490 544 17120 2.72723 31.0144 104.761 138.545 138.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 3.2e-05 2048 400 8512 527360 160.203 76.6075 10003.4 2198.07 12438.7 12439.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 260 6.4e-05 1024 56 1184 61440 59.2414 13.7735 88.6052 412.203 574.034 574.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 280 0.000256 2048 62 1664 20480 15.1911 6.93606 74.9206 206.488 303.664 303.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000128 1024 380 480 92160 18.1208 6.80141 52.5171 206.295 283.915 284.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 3.2e-05 1024 110 1376 194560 111.009 26.8876 332.014 837.841 1307.97 1308.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 430 0.001024 512 97 288 8960 0.994944 0.387136 1.79894 25.5766 28.8848 28.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 3.2e-05 1024 150 672 597760 41.9222 26.8838 445.401 837.929 1352.26 1352.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 3.2e-05 2048 200 1952 399360 140.851 56.1184 1438.45 1670.61 3306.22 3306.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 0.000256 2048 390 2240 70080 7.06883 216.834 209.386 433.331 433.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1990 0.001024 4096 490 544 17040 2.72784 26.0809 104.876 133.726 133.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 3.2e-05 2048 400 8512 522240 162.017 76.971 8346.65 2208.93 10795.1 10795.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 260 6.4e-05 1024 56 1184 61440 59.2999 13.3353 75.0668 412.842 560.756 560.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 280 0.000256 2048 62 1664 19200 15.3481 6.94845 59.2978 206.941 288.669 288.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000128 1024 380 480 92160 18.174 6.80774 43.8798 206.643 275.691 275.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 3.2e-05 1024 110 1376 184320 110.376 26.4724 265.89 825.038 1228 1228.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 430 0.001024 512 97 288 7680 1.03114 0.387072 1.42922 25.6463 28.6203 28.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 3.2e-05 1024 150 672 597120 42.0108 26.9081 376.282 837.894 1283.22 1283.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 3.2e-05 2048 200 1952 402432 140.462 55.9548 2447.73 1673.08 4317.42 4317.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 0.000256 2048 390 2240 70368 7.10522 367.155 209.676 583.982 584.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1990 0.001024 4096 490 544 17184 2.72384 43.6842 104.8 151.251 151.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 3.2e-05 2048 400 8512 525312 160.594 76.4869 14154.9 2201.28 16593.7 16594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 260 6.4e-05 1024 56 1184 61440 59.2724 13.3196 125.701 412.337 610.846 611.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 280 0.000256 2048 62 1664 21504 15.2601 7.0343 111.25 208.461 342.135 342.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000128 1024 380 480 95232 17.7804 6.79955 76.2122 206.293 307.272 307.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 3.2e-05 1024 110 1376 196608 109.533 26.7264 478.788 832.584 1447.86 1448.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 430 0.001024 512 97 288 9216 0.987328 0.385024 2.4289 25.5368 29.4668 29.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 3.2e-05 1024 150 672 597504 41.9557 26.8841 638.559 839.149 1546.68 1546.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 3.2e-05 2048 200 1952 399360 140.079 55.7141 1576.72 1666.44 3439.17 3439.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 0.000256 2048 390 2240 70272 7.07379 238.683 209.783 455.588 455.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1990 0.001024 4096 490 544 17088 2.72784 28.9096 104.886 136.566 136.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 3.2e-05 2048 400 8512 525312 160.867 76.5459 9285.27 2208.19 11731.4 11731.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 260 6.4e-05 1024 56 1184 61440 59.3112 13.3165 82.2253 412.864 567.937 568.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 280 0.000256 2048 62 1664 19968 15.2553 6.96368 68.2983 206.822 297.469 297.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000128 1024 380 480 92160 18.148 6.80019 48.7447 206.591 280.473 280.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 3.2e-05 1024 110 1376 184320 110.401 26.4397 294.132 827.359 1258.56 1258.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 430 0.001024 512 97 288 7680 0.988032 0.372608 1.64266 25.1006 28.2297 28.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 3.2e-05 1024 150 672 595968 42.0707 26.8628 415.817 837.364 1322.25 1322.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 3.2e-05 2048 200 1952 396288 139.514 55.4109 1360.1 1656.86 3212.08 3212.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 0.000256 2048 390 2240 69984 7.07766 206.142 209.395 422.659 422.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1990 0.001024 4096 490 544 16992 2.71715 24.6374 104.78 132.179 132.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 3.2e-05 2048 400 8512 520704 162.759 76.7784 7877.97 2214.83 10332.8 10333.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 260 6.4e-05 1024 56 1184 36864 60.2134 13.1624 43.2721 396.025 512.892 513.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 280 0.000256 2048 62 1664 18432 15.2264 6.89347 54.4411 204.826 281.519 281.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000128 1024 380 480 82944 18.0444 6.71418 38.2497 198.282 261.475 261.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 3.2e-05 1024 110 1376 184320 108.735 26.2282 253.607 816.126 1204.93 1205.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 430 0.001024 512 97 288 6912 0.995008 0.376288 1.40262 25.1605 28.0612 28.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 3.2e-05 1024 150 672 596736 41.9715 26.882 358.877 837.716 1265.58 1265.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 3.2e-05 2048 200 1952 403200 140.847 56.2604 2407.67 1674.12 4279.1 4279.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 0.000256 2048 390 2240 70300 7.10867 360.21 209.506 576.875 576.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1990 0.001024 4096 490 544 17100 2.7177 42.7062 104.366 149.831 149.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 3.2e-05 2048 400 8512 526400 161.333 76.6979 13892.2 2198.67 16329.4 16329.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 260 6.4e-05 1024 56 1184 64000 59.0523 13.3659 128.358 412.348 613.341 613.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 280 0.000256 2048 62 1664 20800 15.4215 7.15088 105.985 208.559 337.247 337.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000128 1024 380 480 92800 18.125 6.81574 72.7376 206.3 304.161 304.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 3.2e-05 1024 110 1376 198400 109.606 26.9353 473.687 832.953 1443.4 1443.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 430 0.001024 512 97 288 8800 0.998112 0.393728 2.42224 25.539 29.4855 29.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 3.2e-05 1024 150 672 597600 42.2452 26.9682 624.965 838.256 1532.57 1532.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 3.2e-05 2048 200 1952 396800 141.206 55.8408 1654.57 1665.58 3517.42 3517.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 0.000256 2048 390 2240 70200 7.0753 252.099 209.411 468.632 468.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1990 0.001024 4096 490 544 17000 2.7177 30.1177 104.354 137.234 137.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1500 3.2e-05 2048 400 8512 524800 162.151 77.0406 9725.19 2211.66 12176.6 12177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 260 6.4e-05 1024 56 1184 64000 59.0802 13.3458 90.2893 412.429 575.364 575.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 280 0.000256 2048 62 1664 19200 15.4006 6.95386 68.4288 206.659 297.577 297.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000128 1024 380 480 89600 18.4737 6.81779 49.5623 206.402 281.447 281.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 3.2e-05 1024 110 1376 192000 109.163 26.6505 321.959 826.671 1284.68 1284.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 430 0.001024 512 97 288 8000 1.02502 0.387488 1.74458 25.605 28.894 29.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 3.2e-05 1024 150 672 596800 42.1654 26.9351 437.349 837.099 1343.69 1343.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 3.2e-05 2048 200 1952 403200 141 56.1398 1397.46 1674.68 3269.48 3269.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 0.000256 2048 390 2240 69900 7.04557 208.413 208.912 424.415 424.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1990 0.001024 4096 490 544 16800 2.70746 24.9793 103.832 131.562 131.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 3.2e-05 2048 400 8512 523200 163.844 77.4399 8023.45 2218.56 10483.8 10484.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 260 6.4e-05 1024 56 1184 57600 60.2386 13.3858 68.3716 412.621 554.832 554.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 280 0.000256 2048 62 1664 19200 15.4201 6.96922 57.6581 206.965 287.145 287.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000128 1024 380 480 86400 18.9517 6.8216 40.4636 206.568 272.992 273.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 3.2e-05 1024 110 1376 192000 109.217 26.5224 267.849 824.568 1228.38 1228.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 430 0.001024 512 97 288 7200 1.05299 0.38912 1.51434 25.6738 28.7583 28.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 3.2e-05 1024 150 672 595200 42.2693 26.9578 362.98 839.567 1271.9 1272.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 3.2e-05 2048 200 1952 401408 140.813 56.0374 2342.55 1673.14 4212.73 4212.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 0.000256 2048 390 2240 70336 7.07638 354.118 209.564 570.804 570.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1990 0.001024 4096 490 544 17136 2.72144 42.1305 104.626 149.522 149.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 3.2e-05 2048 400 8512 525056 161.195 76.7508 13636.1 2222.59 16097.1 16097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 260 6.4e-05 1024 56 1184 64512 59.0474 13.5468 126.083 431.145 630.032 630.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 280 0.000256 2048 62 1664 21504 15.3735 7.04307 106.642 209.529 338.716 338.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000128 1024 380 480 93184 18.1237 6.8104 71.3498 206.998 303.466 303.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 3.2e-05 1024 110 1376 200704 109.793 26.9035 467.862 836.608 1441.4 1441.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 430 0.001024 512 97 288 8960 0.961568 0.382432 2.41354 25.2956 29.1803 29.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 3.2e-05 1024 150 672 597632 42.0037 27.0375 610.964 846.007 1526.15 1526.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 3.2e-05 2048 200 1952 401408 140.693 56.0517 1635.92 1673.31 3506.18 3506.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 0.000256 2048 390 2240 70112 7.07731 246.087 209.237 462.447 462.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1990 0.001024 4096 490 544 17024 2.72384 29.2138 104.613 136.592 136.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 3.2e-05 2048 400 8512 523264 162.42 77.243 9512.88 2212.92 11966 11966.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 260 6.4e-05 1024 56 1184 57344 58.6688 13.2326 79.2118 404.293 555.616 555.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 280 0.000256 2048 62 1664 19712 15.3239 6.95296 68.6674 207.401 298.478 298.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000128 1024 380 480 86016 18.2389 6.7544 46.3893 202.319 273.888 274.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 3.2e-05 1024 110 1376 186368 110.441 26.5101 305.265 827.036 1269.47 1269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 430 0.001024 512 97 288 7168 0.957824 0.363904 1.49869 23.709 26.6534 26.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 3.2e-05 1024 150 672 596736 41.9427 26.8655 428.292 836.672 1333.91 1334.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 3.2e-05 2048 200 1952 397824 141.847 56.026 1328.61 1673.74 3200.42 3200.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 0.000256 2048 390 2240 69888 7.07126 200.673 208.967 416.756 416.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1990 0.001024 4096 490 544 16800 2.70336 24.1945 104.028 130.968 131.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 3.2e-05 2048 400 8512 521472 163.656 77.7178 7750.79 2223.76 10216.4 10216.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 260 6.4e-05 1024 56 1184 43008 60.9007 13.2366 49.5582 404.372 528.286 528.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 280 0.000256 2048 62 1664 18816 15.0485 6.81546 54.4365 202.927 279.361 279.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.000128 1024 380 480 86016 18.2998 6.80054 39.2052 207.482 271.969 272.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 3.2e-05 1024 110 1376 193536 111.215 26.9025 261.5 836.91 1246.58 1246.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 430 0.001024 512 97 288 8064 0.994752 0.380928 1.64557 25.4444 28.5956 28.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 3.2e-05 1024 150 672 596736 42.0395 26.9087 351.748 836.946 1257.77 1257.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 3.2e-05 2048 200 1952 399360 141.149 56.1705 2281.36 1670.57 4149.45 4149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 0.000256 2048 390 2240 70320 7.07379 344.691 209.789 561.599 561.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1990 0.001024 4096 490 544 17160 2.72384 40.9339 104.882 148.585 148.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 3.2e-05 2048 400 8512 526080 161.358 76.6221 13417.8 2202.34 15858.6 15859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 260 6.4e-05 1024 56 1184 61440 59.4717 13.3513 119.303 412.707 605.047 605.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 280 0.000256 2048 62 1664 21120 15.4187 7.02442 103.875 209.209 335.651 335.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000128 1024 380 480 92160 18.1989 6.80947 69.5357 206.493 301.227 301.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 3.2e-05 1024 110 1376 199680 109.763 26.9843 452.455 835.354 1424.78 1424.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 430 0.001024 512 97 288 8640 0.989696 0.390304 2.41613 25.5632 29.4904 29.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 3.2e-05 1024 150 672 597120 42.1358 26.9354 593.475 837.88 1500.56 1500.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 3.2e-05 2048 200 1952 399360 140.892 55.9014 1632.99 1670.68 3500.67 3500.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 0.000256 2048 390 2240 70080 7.06355 246.127 209.393 462.628 462.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1990 0.001024 4096 490 544 17040 2.73056 29.4821 104.88 137.133 137.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 3.2e-05 2048 400 8512 522240 161.935 77.0516 9424.18 2208.24 11871.9 11872.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 260 6.4e-05 1024 56 1184 61440 59.3501 13.3382 84.9763 414.81 572.685 572.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 280 0.000256 2048 62 1664 19200 15.3487 6.93792 67.677 206.951 297.044 297.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000128 1024 380 480 92160 18.1629 6.80755 49.5723 206.66 281.383 281.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 3.2e-05 1024 110 1376 184320 110.423 26.4781 302.408 825.177 1264.72 1264.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 430 0.001024 512 97 288 7680 1.03286 0.387072 1.6176 25.6419 28.8007 28.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 3.2e-05 1024 150 672 597120 42.0265 26.9015 428.157 837.993 1335.21 1335.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 3.2e-05 2048 200 1952 391680 142.962 55.9903 1323.44 1669.43 3192.02 3192.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 0.000256 2048 390 2240 69840 7.05347 202.916 208.873 418.888 418.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1990 0.001024 4096 490 544 16920 2.71974 24.2889 104.781 131.831 131.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 3.2e-05 2048 400 8512 524160 161.309 76.647 7888.5 2196.86 10323.8 10324.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 260 6.4e-05 1024 56 1184 46080 60.3481 13.2301 53.8192 402.37 529.985 530.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 280 0.000256 2048 62 1664 20160 15.5647 7.05331 59.1036 209.656 291.508 291.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000128 1024 380 480 80640 18.8396 6.75226 36.748 201.478 264.001 264.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 3.2e-05 1024 110 1376 184320 112.726 26.8832 251.403 834.764 1226 1226.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 430 0.001024 512 97 288 5760 0.964064 0.353472 1.39728 23.3857 26.232 26.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 3.2e-05 1024 150 672 593280 42.1765 26.8857 353.646 834.726 1257.57 1257.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 3.2e-05 2048 200 1952 401408 140.557 55.9729 2306.71 1671.34 4174.78 4174.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 0.000256 2048 390 2240 70272 7.07411 347.06 209.613 563.794 563.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1990 0.001024 4096 490 544 17152 2.72589 41.5195 104.859 149.149 149.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 3.2e-05 2048 400 8512 526336 160.919 76.5108 13362.6 2208.79 15809.4 15809.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 260 6.4e-05 1024 56 1184 65536 59.5992 13.4927 125.881 418.169 617.357 617.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 280 0.000256 2048 62 1664 21504 15.3196 7.02054 105.082 209.351 336.905 337.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000128 1024 380 480 94208 18.276 6.83229 71.133 215.617 312.046 312.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 3.2e-05 1024 110 1376 196608 110.281 26.8279 451.615 835.725 1424.66 1424.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 430 0.001024 512 97 288 8192 0.955936 0.370496 2.03277 24.0053 27.494 27.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 3.2e-05 1024 150 672 598016 41.9365 26.8754 601.562 838.44 1508.95 1509.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 3.2e-05 2048 200 1952 401408 140.51 55.8991 1563.72 1670.33 3430.67 3430.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 0.000256 2048 390 2240 70144 7.13728 235.071 209.384 451.637 451.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1990 0.001024 4096 490 544 16896 2.71155 28.0783 104.083 134.917 134.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 3.2e-05 2048 400 8512 524288 160.797 76.7607 9028.15 2199.26 11465.5 11465.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 260 6.4e-05 1024 56 1184 65536 59.6404 13.49 86.8398 418.071 578.256 578.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 280 0.000256 2048 62 1664 20480 15.4681 7.03283 68.762 209.528 300.922 301.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000128 1024 380 480 90112 18.8373 6.82966 47.0371 209.198 282.089 282.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 3.2e-05 1024 110 1376 196608 110.161 26.8247 307.771 835.198 1280.19 1280.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 430 0.001024 512 97 288 8192 0.967104 0.372736 1.65642 25.1364 28.2597 28.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 3.2e-05 1024 150 672 598016 41.9355 26.8785 409.238 837.946 1316.13 1316.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 3.2e-05 2048 200 1952 393216 139.421 55.1448 1387.86 1648.72 3231.34 3231.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 0.000256 2048 390 2240 69888 7.06042 212.145 209.022 428.274 428.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1990 0.001024 4096 490 544 16896 2.72813 25.4382 104.757 132.965 133.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 3.2e-05 2048 400 8512 522240 160.781 76.3839 8176.16 2194.73 10608.6 10609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 260 6.4e-05 1024 56 1184 49152 58.5856 13.1604 59.255 396.054 527.273 527.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 280 0.000256 2048 62 1664 18432 15.4382 6.94554 57.3633 207.106 286.981 287.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000128 1024 380 480 86016 17.7346 6.71824 40.5832 200.31 265.527 265.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 3.2e-05 1024 110 1376 172032 112.429 26.4829 242.086 825.995 1207.21 1207.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 430 0.001024 512 97 288 6144 1.03683 0.374784 1.49008 25.2163 28.2464 28.3538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 3.2e-05 1024 150 672 595968 42.0893 26.8698 366.289 836.622 1272 1272.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 3.2e-05 2048 200 1960 404480 140.451 55.9926 1800.81 1676.82 3674.28 3674.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 0.000256 2048 390 2240 70432 7.07827 267.479 209.757 484.361 484.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1990 0.001024 4096 490 560 17184 2.73606 32.5036 104.885 140.168 140.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 3.2e-05 2048 400 8520 527872 160.267 76.2467 10374.2 2196.85 12808.1 12808.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 260 6.4e-05 1024 56 1160 73728 58.3338 13.4866 108.234 418.108 598.38 598.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 280 0.000256 2048 62 1680 23296 15.2045 7.04448 88.1431 209.81 320.333 320.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1020 0.000128 1024 380 480 91136 18.6651 6.82733 88.9041 209.104 323.683 323.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 3.2e-05 1024 110 1360 194560 111.227 26.926 340.808 838.457 1317.65 1317.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 430 0.001024 512 97 280 8192 1.03027 0.38912 2.4264 25.6676 29.6492 29.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 3.2e-05 1024 150 680 597760 42.0027 26.8923 470.253 838.769 1378.05 1378.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 3.2e-05 2048 200 1960 403456 140.756 55.9921 1155.94 1691.56 3044.45 3044.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 0.000256 2048 390 2240 70400 7.1017 172.152 211.599 390.894 390.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1990 0.001024 4096 490 560 17152 2.72806 21.2316 105.799 129.801 129.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 3.2e-05 2048 400 8520 527360 160.506 76.4068 6697.61 2219.07 9154.1 9154.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 260 6.4e-05 1024 56 1160 73728 58.3911 13.7308 70.6924 421.736 564.763 564.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 280 0.000256 2048 62 1680 23040 15.1834 7.01514 56.307 211.042 289.676 289.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1020 0.000128 1024 380 480 90112 18.8595 6.83181 90.972 210.974 327.829 327.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 3.2e-05 1024 110 1360 192512 111.009 26.8254 218.046 844.907 1201.01 1201.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 430 0.001024 512 97 280 8192 1.01638 0.390304 2.27027 25.8071 29.6134 29.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 3.2e-05 1024 150 680 597504 42.0528 26.88 305.337 845.818 1220.23 1220.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 3.2e-05 2048 200 1960 404480 140.71 56.1684 2041.89 1675.55 3914.51 3914.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 0.000256 2048 390 2240 70440 7.08608 305.72 209.683 522.531 522.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1990 0.001024 4096 490 560 17160 2.72384 37.4466 104.713 144.927 144.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 3.2e-05 2048 400 8520 527360 160.956 76.505 11848.1 2197.87 14283.9 14284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 260 6.4e-05 1024 56 1160 74240 58.6403 13.5275 123.567 419.181 615.128 615.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 280 0.000256 2048 62 1680 23040 15.2925 7.11677 99.6832 209.654 331.873 331.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000128 1024 380 480 92160 18.6993 6.8439 104.77 209.618 340.115 340.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 3.2e-05 1024 110 1360 194560 111.282 26.946 385.505 843.916 1367.87 1368.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 430 0.001024 512 97 280 8000 1.028 0.38912 1.77654 25.4984 28.8189 28.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 3.2e-05 1024 150 680 597760 42.1298 26.9764 528.978 838.194 1436.41 1436.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 3.2e-05 2048 200 1960 404480 140.427 56.266 1303.49 1675.78 3176.17 3176.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 0.000256 2048 390 2240 70400 7.0863 193.931 209.653 410.713 410.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1990 0.001024 4096 490 560 17120 2.72179 24.1519 104.718 131.634 131.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 3.2e-05 2048 400 8520 527360 160.473 76.4243 7504.18 2198.65 9940.23 9940.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 260 6.4e-05 1024 56 1160 71680 58.8043 13.5158 76.9788 419.291 568.806 568.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 280 0.000256 2048 62 1680 22400 15.1745 6.97754 61.9029 208.065 292.249 292.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1020 0.000128 1024 380 480 92160 18.67 6.83942 100.271 209.707 335.676 335.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 3.2e-05 1024 110 1360 194560 111.121 26.9249 247.856 837.934 1224.06 1224.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 430 0.001024 512 97 280 7680 1.01232 0.385024 1.23658 25.5274 28.2947 28.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 3.2e-05 1024 150 680 597120 42.0203 26.9195 339.896 839.994 1248.96 1249.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 3.2e-05 2048 200 1960 399360 141.176 55.9903 1054.35 1669.04 2920.76 2920.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 0.000256 2048 390 2240 70320 7.07114 158.943 209.543 375.602 375.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1990 0.001024 4096 490 560 17040 2.71974 19.882 104.509 127.151 127.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1500 3.2e-05 2048 400 8520 526080 161.34 76.7502 6115.87 2215.72 8570.19 8570.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 260 6.4e-05 1024 56 1160 69120 58.291 13.3458 61.2411 412.424 545.511 545.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 280 0.000256 2048 62 1680 22080 15.3298 7.0656 50.424 209.041 281.987 282.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1020 0.000128 1024 380 480 88320 18.7095 6.80976 95.5562 206.335 327.594 327.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 3.2e-05 1024 110 1360 192000 111.228 26.8735 201.396 837.383 1177.1 1177.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 430 0.001024 512 97 280 7680 1.01411 0.383552 2.48995 25.5558 29.5754 29.6833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 3.2e-05 1024 150 680 596160 42.2171 26.9312 278.783 837.098 1185.16 1185.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 3.2e-05 2048 200 1960 403968 140.443 56.0081 1887.57 1672.28 3756.5 3756.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 0.000256 2048 390 2240 70416 7.14957 280.264 209.612 497.071 497.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1990 0.001024 4096 490 560 17184 2.73136 34.2676 104.851 141.893 141.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 3.2e-05 2048 400 8520 527616 160.287 76.2706 10885.6 2193.93 13316.6 13317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 260 6.4e-05 1024 56 1160 73728 58.1362 13.4538 113.095 418.622 603.528 603.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 280 0.000256 2048 62 1680 23040 15.2194 7.02998 91.4875 209.279 323.141 323.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000128 1024 380 480 90624 18.6252 6.82554 55.942 208.205 289.786 289.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 3.2e-05 1024 110 1360 193536 111.239 26.8898 355.828 836.187 1330.37 1330.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 430 0.001024 512 97 280 7680 1.01702 0.38912 1.58726 25.5021 28.6207 28.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 3.2e-05 1024 150 680 597504 42.0757 26.9228 490.961 837.69 1397.78 1397.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 3.2e-05 2048 200 1960 402432 140.431 56.0981 1229.67 1674.43 3100.82 3100.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 0.000256 2048 390 2240 70368 7.0767 184.087 209.859 401.068 401.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1990 0.001024 4096 490 560 17088 2.71974 22.6566 104.722 130.142 130.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 3.2e-05 2048 400 8520 526848 159.838 76.1121 7081.99 2194.81 9513.26 9513.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 260 6.4e-05 1024 56 1160 67584 58.5159 13.3249 68.5595 412.808 553.423 553.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 280 0.000256 2048 62 1680 22272 15.1815 7.0615 58.3534 208.626 289.351 289.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000128 1024 380 480 89088 18.4397 6.79936 36.6363 206.462 268.524 268.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 3.2e-05 1024 110 1360 190464 110.768 26.7325 228.998 836.872 1203.62 1203.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 430 0.001024 512 97 280 7680 1.02077 0.384032 1.18016 25.546 28.2575 28.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 3.2e-05 1024 150 680 596736 41.9921 26.8905 319.952 838.268 1227.23 1227.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 3.2e-05 2048 200 1960 400896 140.474 56.0538 1008.54 1669.1 2874.36 2874.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 0.000256 2048 390 2240 70272 7.07344 151.583 209.453 368.154 368.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1990 0.001024 4096 490 560 16992 2.71398 18.8945 104.869 126.521 126.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1500 3.2e-05 2048 400 8520 527616 160.146 76.3181 5849.02 2197.13 8283.1 8283.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 260 6.4e-05 1024 56 1160 64512 58.3686 13.2571 54.7679 411.727 538.327 538.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 280 0.000256 2048 62 1680 21888 15.1717 6.95955 47.4345 207.528 277.219 277.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000128 1024 380 480 87552 18.4601 6.7889 83.9035 204.269 313.605 313.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 3.2e-05 1024 110 1360 184320 111.272 26.6035 184.13 828.301 1150.52 1150.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 430 0.001024 512 97 280 6912 1.00454 0.372736 1.00214 24.0031 26.5076 26.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 3.2e-05 1024 150 680 596736 42.0561 26.9086 266.289 837.539 1172.93 1173.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 3.2e-05 2048 200 1960 403200 140.704 56.0906 2703.34 1672.74 4573.07 4573.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 0.000256 2048 390 2240 70392 7.06752 402.549 209.601 619.259 619.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1990 0.001024 4096 490 560 17136 2.72486 48.5645 104.716 156.047 156.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 3.2e-05 2048 400 8520 527744 160.659 76.5699 15607.5 2194.99 18040.2 18040.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 260 6.4e-05 1024 56 1160 75264 58.3484 13.5288 169.036 418.49 659.616 659.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 280 0.000256 2048 62 1680 22848 15.2816 7.05926 129.248 209.346 361.063 361.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000128 1024 380 480 91392 18.7283 6.84442 81.8611 209.982 317.611 317.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 3.2e-05 1024 110 1360 193536 111.226 26.9243 516.98 836.408 1491.75 1491.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 430 0.001024 512 97 280 8064 1.0153 0.391488 2.44227 25.5519 29.5302 29.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 3.2e-05 1024 150 680 597184 42.1852 26.9844 713.848 837.581 1620.73 1620.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 3.2e-05 2048 200 1960 401408 140.807 56.1314 1690.09 1672.86 3560.09 3560.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 0.000256 2048 390 2240 70336 7.14384 253.405 209.532 470.126 470.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1990 0.001024 4096 490 560 17024 2.71773 31.199 104.36 138.32 138.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 3.2e-05 2048 400 8520 526848 160.179 76.3669 9754.71 2193.05 12184.8 12185.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 260 6.4e-05 1024 56 1160 71680 57.9244 13.367 99.9601 413.609 585.079 585.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 280 0.000256 2048 62 1680 22400 15.309 7.0591 80.6524 209.503 312.651 312.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000128 1024 380 480 89600 18.5313 6.81354 50.8327 206.967 283.331 283.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 3.2e-05 1024 110 1360 193536 111.148 26.8964 322.553 836.537 1297.36 1297.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 430 0.001024 512 97 280 7168 1.01226 0.378976 1.43053 25.2902 28.2438 28.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 3.2e-05 1024 150 680 596736 42.0963 26.9124 443.869 838.204 1351.21 1351.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 3.2e-05 2048 200 1960 403200 140.716 56.0421 1378.73 1672.84 3248.52 3248.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 0.000256 2048 390 2240 70224 7.07584 206.705 209.361 423.188 423.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1990 0.001024 4096 490 560 16968 2.71565 25.2759 104.355 132.388 132.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 3.2e-05 2048 400 8520 526848 160.555 76.4478 7946.3 2193.62 10377.4 10377.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 260 6.4e-05 1024 56 1160 75264 58.3604 13.5339 86.941 420.892 579.934 580.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 280 0.000256 2048 62 1680 22848 15.3177 7.05805 67.4804 209.634 299.621 299.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000128 1024 380 480 91392 18.7381 6.8399 42.2729 209.422 277.456 277.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 3.2e-05 1024 110 1360 193536 111.227 26.923 264.582 836.534 1239.49 1239.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 430 0.001024 512 97 280 6720 1.03888 0.380992 1.26739 25.3246 28.1402 28.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 3.2e-05 1024 150 680 595392 42.2316 26.923 363.537 836.496 1269.32 1269.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 3.2e-05 2048 200 1960 403456 140.601 56.0589 2506.4 1675.28 4378.55 4378.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 0.000256 2048 390 2240 70400 7.10432 373.201 209.623 589.973 590.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1990 0.001024 4096 490 560 17152 2.72794 45.9468 104.78 153.497 153.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 3.2e-05 2048 400 8520 527360 160.369 76.4647 14299.2 2208.45 16744.9 16745.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 260 6.4e-05 1024 56 1160 73728 58.4082 13.4972 154.34 422.33 648.792 648.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 280 0.000256 2048 62 1680 23040 15.1809 7.04502 122.058 209.005 353.419 353.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000128 1024 380 480 90112 18.7576 6.82858 75.7225 208.94 310.432 310.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 3.2e-05 1024 110 1360 192512 110.982 26.8218 477.056 846.374 1461.46 1461.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 430 0.001024 512 97 280 8192 1.01533 0.387072 2.26246 25.686 29.4748 29.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 3.2e-05 1024 150 680 597504 55.2407 26.8789 663.137 844.214 1589.6 1589.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 3.2e-05 2048 200 1960 401408 140.565 56.1807 1574.21 1670.43 3441.58 3441.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 0.000256 2048 390 2240 70272 7.07379 234.916 209.799 451.833 451.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1990 0.001024 4096 490 560 17024 2.71363 29.1744 104.464 136.395 136.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 3.2e-05 2048 400 8520 526336 160.84 76.4721 8657.53 2207.7 11103 11103.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 260 6.4e-05 1024 56 1160 73728 58.3973 13.4831 97.9891 417.822 587.898 588.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 280 0.000256 2048 62 1680 22528 15.251 7.01811 76.5867 209.233 308.216 308.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000128 1024 380 480 90112 18.7773 6.83088 48.1458 209.077 283.018 283.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 3.2e-05 1024 110 1360 188416 111.833 26.8206 295.886 837.643 1272.4 1272.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 430 0.001024 512 97 280 7168 0.983584 0.370816 1.4103 23.9948 26.8917 27.0007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 3.2e-05 1024 150 680 596992 42.031 26.8831 423.231 838.028 1330.3 1330.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 3.2e-05 2048 200 1960 399360 139.995 55.6462 1276.41 1666.27 3138.52 3138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 0.000256 2048 390 2240 70272 7.10656 192.16 209.758 409.068 409.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1990 0.001024 4096 490 560 16896 2.7095 24.1765 104.196 131.125 131.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 3.2e-05 2048 400 8520 525312 160.866 76.6374 7148.86 2203.53 9590.39 9590.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 260 6.4e-05 1024 56 1160 61440 59.3071 13.4145 66.7998 412.692 552.425 552.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 280 0.000256 2048 62 1680 21504 15.1292 6.93482 60.3527 206.802 289.347 289.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000128 1024 380 480 86016 18.8833 6.79936 37.6432 206.758 270.267 270.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 3.2e-05 1024 110 1360 184320 110.437 26.4397 234.617 825.003 1196.72 1196.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 430 0.001024 512 97 280 6144 1.01376 0.37376 1.16486 25.1011 27.7826 27.8938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 3.2e-05 1024 150 680 595968 42.0853 26.8639 341.415 839.686 1250.18 1250.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 3.2e-05 2048 200 1960 403200 140.934 56.084 2575.05 1676.44 4448.72 4448.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 0.000256 2048 390 2240 70344 7.09654 384.246 209.738 601.127 601.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1990 0.001024 4096 490 560 17136 2.72598 47.3632 105.144 155.277 155.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 3.2e-05 2048 400 8520 527616 160.623 76.4743 14883.8 2196.86 17318.3 17318.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 260 6.4e-05 1024 56 1160 69120 58.7362 13.484 147.02 414.702 634.157 634.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 280 0.000256 2048 62 1680 22464 15.2724 7.02874 122.362 209.083 353.874 353.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000128 1024 380 480 89856 18.5838 6.82627 76.8386 212.487 314.918 315.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 3.2e-05 1024 110 1360 188928 111.794 26.8657 477.378 835.305 1451.57 1451.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 430 0.001024 512 97 280 7488 1.00346 0.381248 2.12762 25.4636 29.1087 29.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 3.2e-05 1024 150 680 596736 42.1784 26.942 672.79 838.226 1580.27 1580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 3.2e-05 2048 200 1960 400896 140.467 55.9458 1662.3 1670.43 3529.34 3529.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 0.000256 2048 390 2240 70272 7.08029 248.649 209.622 465.398 465.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1990 0.001024 4096 490 560 16992 2.71818 30.7102 104.45 137.922 137.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1500 3.2e-05 2048 400 8520 527616 160.184 76.3761 9585.51 2196.95 12019.5 12019.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 260 6.4e-05 1024 56 1160 64512 58.3625 13.2577 89.1248 408.597 569.553 569.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 280 0.000256 2048 62 1680 21888 15.1601 6.96272 77.2346 208.357 307.844 307.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000128 1024 380 480 87552 18.4047 6.7913 48.6064 204.437 278.427 278.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 3.2e-05 1024 110 1360 184320 111.249 26.5819 301.156 828.983 1268.18 1268.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 430 0.001024 512 97 280 6912 1.00675 0.370816 1.43398 24.0117 26.9496 27.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 3.2e-05 1024 150 680 596736 42.0716 26.921 434.696 838.23 1342.05 1342.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 3.2e-05 2048 200 1960 400896 140.766 55.9997 1465.2 1669.03 3331.2 3331.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 0.000256 2048 390 2240 70200 7.07238 219.838 209.447 436.401 436.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1990 0.001024 4096 490 560 16848 2.71325 27.5866 103.977 134.322 134.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 3.2e-05 2048 400 8520 525312 160.575 76.3943 8443.49 2189.46 10870.4 10870.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 260 6.4e-05 1024 56 1160 55296 59.7794 13.2749 67.9992 408.274 549.539 549.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 280 0.000256 2048 62 1680 22464 15.3309 7.03693 71.1612 209.266 302.923 303.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.000128 1024 380 480 82944 19.0059 6.78912 41.2893 204.363 271.631 271.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 3.2e-05 1024 110 1360 179712 113.37 26.8736 259.625 837.659 1237.75 1237.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 430 0.001024 512 97 280 6912 1.02806 0.382592 1.42102 25.4865 28.4503 28.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 3.2e-05 1024 150 680 596160 42.2084 26.9353 383.381 836.842 1289.5 1289.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 3.2e-05 2048 200 1960 396288 139.534 55.3722 1288.75 1658.47 3142.32 3142.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 0.000256 2048 390 2240 69984 7.05805 194.31 209.267 410.68 410.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1990 0.001024 4096 490 560 16704 2.69104 23.3409 103.689 129.761 129.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 3.2e-05 2048 400 8520 525312 159.729 76.1206 7573.22 2193.7 10003.3 10003.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 260 6.4e-05 1024 56 1160 55296 57.4329 13.314 61.0755 396.388 528.425 528.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 280 0.000256 2048 62 1680 20736 15.0335 6.88816 58.4849 205.019 285.554 285.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000128 1024 380 480 82944 18.0413 6.7113 37.1361 198.471 260.546 260.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 3.2e-05 1024 110 1360 165888 112.056 26.9557 215.216 816.961 1171.41 1171.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 430 0.001024 512 97 280 6912 0.997888 0.37888 1.43971 25.1661 28.1095 28.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 3.2e-05 1024 150 680 596736 41.9576 26.88 343.871 840.702 1253.55 1253.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 3.2e-05 2048 200 1960 404480 140.471 56.2038 2417.75 1675.79 4290.41 4290.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 0.000256 2048 390 2240 70400 7.10246 359.475 209.727 576.349 576.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1990 0.001024 4096 490 560 17120 2.72582 44.4063 104.724 151.899 151.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 3.2e-05 2048 400 8520 527360 160.531 76.5639 13843.8 2198.53 16280 16280.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 260 6.4e-05 1024 56 1160 71680 58.8158 13.5657 141.346 419.259 633.201 633.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 280 0.000256 2048 62 1680 22400 15.1713 7.00746 113.866 208.131 344.304 344.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000128 1024 380 480 92160 18.6321 6.84157 73.2454 209.705 308.606 308.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 3.2e-05 1024 110 1360 194560 111.128 26.9198 457.815 844.125 1440.21 1440.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 430 0.001024 512 97 280 7680 1.03002 0.385248 2.12186 25.5203 29.1841 29.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 3.2e-05 1024 150 680 597120 42.0393 26.9349 627.305 837.911 1534.32 1534.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 3.2e-05 2048 200 1960 404480 140.277 56.0332 1648.18 1675.93 3520.63 3520.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 0.000256 2048 390 2240 70240 7.07459 244.856 209.431 461.409 461.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1990 0.001024 4096 490 560 16960 2.70746 29.7314 104.288 136.771 136.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 3.2e-05 2048 400 8520 527360 160.212 76.459 9524.31 2198.96 11960.5 11960.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 260 6.4e-05 1024 56 1160 61440 59.2528 13.3202 83.7821 412.489 569.064 569.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 280 0.000256 2048 62 1680 21760 15.0851 6.94035 76.3042 206.567 305.03 305.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000128 1024 380 480 87040 18.7663 6.93274 47.5144 206.37 279.772 279.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 3.2e-05 1024 110 1360 194560 110.972 26.8856 313.505 838.014 1289.61 1289.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 430 0.001024 512 97 280 7680 1.03824 0.387776 1.57187 25.5737 28.6991 28.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 3.2e-05 1024 150 680 596480 41.9636 26.8902 428.751 837.986 1335.73 1335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 3.2e-05 2048 200 1960 399360 140.884 56.0517 1364.94 1669.12 3231.19 3231.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 0.000256 2048 390 2240 70080 7.07411 205.322 209.197 421.64 421.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1990 0.001024 4096 490 560 16800 2.70541 25.47 103.853 132.071 132.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 3.2e-05 2048 400 8520 522240 161.938 77.0413 7898.19 2206.18 10343.8 10344.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 260 6.4e-05 1024 56 1160 61440 59.3317 13.3348 70.8129 412.623 556.317 556.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 280 0.000256 2048 62 1680 21120 15.182 6.94883 62.7931 206.754 291.807 291.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000128 1024 380 480 84480 19.0447 6.80947 39.2674 206.455 271.76 271.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 3.2e-05 1024 110 1360 184320 110.404 26.4709 250.556 826.374 1214.04 1214.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 430 0.001024 512 97 280 7680 1.02086 0.387232 1.50006 25.6307 28.6693 28.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 3.2e-05 1024 150 680 595200 42.0756 26.9086 360.284 837.203 1266.61 1266.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 3.2e-05 2048 200 1960 399360 141.577 56.0321 1340.19 1675.77 3213.77 3213.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 0.000256 2048 390 2240 70080 7.07379 203.474 209.352 419.944 419.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1990 0.001024 4096 490 560 16640 2.6968 24.7132 103.392 130.844 130.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 3.2e-05 2048 400 8520 527360 160.508 77.0639 7911.97 2199.76 10349.8 10350.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 260 6.4e-05 1024 56 1160 61440 59.3828 13.3205 70.3628 417.105 560.386 560.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 280 0.000256 2048 62 1680 20480 15.2368 6.93696 60.1179 206.922 289.342 289.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.000128 1024 380 480 81920 19.3306 6.80099 37.7125 206.514 270.545 270.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 3.2e-05 1024 110 1360 184320 110.416 26.4503 244.858 824.194 1206.14 1206.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 430 0.001024 512 97 280 5120 1.01683 0.369888 1.25677 23.7781 26.5502 26.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 3.2e-05 1024 150 680 596480 42.0153 26.8881 351.95 840.063 1261.05 1261.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 3.2e-05 2048 200 1960 402432 140.437 56.0146 2270.99 1672.61 4140.26 4140.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 0.000256 2048 390 2240 70368 7.08608 338.448 209.613 555.192 555.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1990 0.001024 4096 490 560 17088 2.72144 41.2282 104.596 148.591 148.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 3.2e-05 2048 400 8520 526848 159.861 76.1759 13210.8 2196.47 15643.8 15644.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 260 6.4e-05 1024 56 1160 67584 58.5598 13.353 126.145 416.532 614.8 614.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 280 0.000256 2048 62 1680 22272 15.1892 6.9864 107.459 208.384 338.149 338.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000128 1024 380 480 89088 18.4428 6.86035 66.9703 206.213 298.671 298.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 3.2e-05 1024 110 1360 190464 110.779 26.8429 419.295 842.779 1406.65 1406.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 430 0.001024 512 97 280 7680 1.01798 0.385728 2.08989 25.5369 29.1593 29.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 3.2e-05 1024 150 680 596736 42.0456 26.882 586.475 851.775 1507.31 1507.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 3.2e-05 2048 200 1960 399360 140.076 55.7787 1606.41 1666.08 3468.55 3468.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 0.000256 2048 390 2240 70272 7.19222 242.099 210.411 459.746 459.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1990 0.001024 4096 490 560 16896 2.7057 30.0812 104.184 137.014 137.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 3.2e-05 2048 400 8520 525312 160.875 76.6413 9357.72 2203.33 11799.1 11799.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 260 6.4e-05 1024 56 1160 61440 59.3236 13.3202 82.8423 412.733 568.434 568.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 280 0.000256 2048 62 1680 21504 15.1164 6.93453 74.7925 206.78 303.753 303.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000128 1024 380 480 86016 18.88 6.80074 46.4858 206.549 278.898 279.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 3.2e-05 1024 110 1360 184320 110.316 26.4417 292.943 824.847 1254.77 1254.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 430 0.001024 512 97 280 6144 1.01363 0.372768 1.38342 25.1019 27.9972 28.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 3.2e-05 1024 150 680 595968 42.0796 26.8696 422.284 837.172 1328.54 1328.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 3.2e-05 2048 200 1960 396288 139.551 55.3797 1311.21 1656.87 3163.21 3163.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 0.000256 2048 390 2240 69984 7.0841 197.198 209.06 413.387 413.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1990 0.001024 4096 490 560 16704 2.69107 23.7547 103.59 130.077 130.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 3.2e-05 2048 400 8520 525312 159.749 76.0217 7699.93 2199.51 10135.7 10136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 260 6.4e-05 1024 56 1160 55296 57.4025 13.161 62.1684 395.986 528.934 529.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 280 0.000256 2048 62 1680 20736 15.0297 6.9265 59.4521 204.812 286.349 286.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000128 1024 380 480 82944 18.0584 6.71584 37.7525 198.278 260.99 261.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 3.2e-05 1024 110 1360 165888 112.066 26.2275 218.742 818.2 1175.45 1175.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 430 0.001024 512 97 280 6912 0.997792 0.374752 1.48531 25.1544 28.1418 28.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 3.2e-05 1024 150 680 596736 41.9561 26.8822 349.214 837.703 1255.88 1256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 3.2e-05 2048 200 1960 393216 139.383 55.1117 1223.03 1648.89 3066.63 3066.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 0.000256 2048 390 2240 69888 7.05536 185.428 209.068 401.596 401.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1990 0.001024 4096 490 560 16512 2.67328 22.2483 103.08 128.044 128.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 3.2e-05 2048 400 8520 522240 160.795 76.165 7131.63 2194.96 9564.04 9564.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 260 6.4e-05 1024 56 1160 49152 58.5674 13.3386 52.3676 396.134 520.622 520.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 280 0.000256 2048 62 1680 21504 15.1598 6.9415 59.1735 207.145 288.551 288.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000128 1024 380 480 73728 19.124 6.71766 32.6007 198.41 257.041 257.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 3.2e-05 1024 110 1360 172032 112.475 26.4368 212.225 824.558 1175.91 1176.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 430 0.001024 512 97 280 6144 1.02829 0.376224 1.40986 29.4524 32.3952 32.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 3.2e-05 1024 150 680 595968 42.0739 27.1401 326.003 841.295 1236.64 1236.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 3.2e-05 2048 200 1960 403200 140.838 56.1827 2364.95 1675.27 4237.45 4237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 0.000256 2048 390 2240 70300 7.076 352.572 209.579 569.271 569.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1990 0.001024 4096 490 560 17100 2.73379 43.5412 104.882 151.199 151.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 3.2e-05 2048 400 8520 526400 161.322 76.7173 13599.5 2204.14 16042.2 16042.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 260 6.4e-05 1024 56 1160 70400 58.087 13.3571 136.79 419.216 627.66 627.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 280 0.000256 2048 62 1680 22400 15.2667 7.08198 112.186 208.7 343.363 343.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000128 1024 380 480 89600 18.4538 6.83574 69.7569 206.437 301.671 301.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 3.2e-05 1024 110 1360 185600 111.978 26.8163 429.441 833.396 1401.85 1402.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 430 0.001024 512 97 280 8000 1.01578 0.385024 2.15574 25.5468 29.2298 29.3431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 3.2e-05 1024 150 680 597600 42.1952 26.9763 617.48 838.726 1525.51 1525.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 3.2e-05 2048 200 1960 396800 141.216 55.8408 1581.74 1665.36 3444.35 3444.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 0.000256 2048 390 2240 70200 7.07997 239.316 209.384 455.824 455.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1990 0.001024 4096 490 560 17000 2.72349 29.6839 104.696 137.147 137.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 3.2e-05 2048 400 8520 524800 162.146 76.87 9192.26 2208.04 11639.8 11640.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 260 6.4e-05 1024 56 1160 64000 59.0732 13.3468 85.4964 412.509 570.642 570.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 280 0.000256 2048 62 1680 20800 15.2462 6.95251 71.6681 206.622 300.615 300.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000128 1024 380 480 89600 18.4791 6.81734 47.9403 206.38 279.797 279.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 3.2e-05 1024 110 1360 179200 111.634 26.5016 282.391 824.166 1244.92 1245.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 430 0.001024 512 97 280 8000 1.01434 0.386976 1.65926 25.6063 28.7961 28.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 3.2e-05 1024 150 680 596800 42.1771 26.9405 419.637 839.412 1328.3 1328.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 3.2e-05 2048 200 1960 403200 140.989 56.1152 1399.83 1674 3271.13 3271.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 0.000256 2048 390 2240 69900 7.14605 207.294 208.816 423.298 423.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1990 0.001024 4096 490 560 16800 2.71565 25.9399 104.144 132.841 132.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 3.2e-05 2048 400 8520 523200 163.862 77.3519 8034.26 2216.37 10492.3 10492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 260 6.4e-05 1024 56 1160 57600 60.2349 13.6181 67.3864 412.381 553.832 553.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 280 0.000256 2048 62 1680 21600 15.2012 6.95334 64.5311 206.875 293.69 293.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000128 1024 380 480 86400 18.9506 6.82061 41.03 206.483 273.466 273.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 3.2e-05 1024 110 1360 172800 112.765 26.5246 237.875 824.244 1201.63 1201.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 430 0.001024 512 97 280 7200 1.03786 0.387072 1.59347 25.6948 28.8433 28.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 3.2e-05 1024 150 680 595200 42.2546 26.9635 364.321 837.073 1270.74 1270.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 3.2e-05 2048 200 1960 384000 141.497 55.2762 1216.72 1649.43 3063.14 3063.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 0.000256 2048 390 2240 70000 7.08224 190.4 209.504 407.031 407.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1990 0.001024 4096 490 560 16800 2.71392 23.6708 104.724 131.154 131.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 3.2e-05 2048 400 8520 518400 163.857 77.3325 7245.52 2218.06 9705.26 9705.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 260 6.4e-05 1024 56 1160 51200 60.9787 13.3368 56.1418 412.75 543.422 543.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 280 0.000256 2048 62 1680 19200 15.3836 6.94477 54.4231 207.22 284.1 284.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000128 1024 380 480 89600 18.4685 6.81011 39.7916 206.702 271.954 272.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 3.2e-05 1024 110 1360 179200 111.492 26.4765 226.798 824.656 1189.64 1189.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 430 0.001024 512 97 280 3200 0.95008 0.332576 1.16576 21.5057 24.085 24.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 3.2e-05 1024 150 680 595200 42.0581 27.1608 334.004 837.485 1240.84 1240.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 3.2e-05 2048 200 1968 400384 141.178 55.9914 1940.48 1674.96 3812.81 3812.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 0.000256 2048 390 2256 70368 7.07037 291.418 209.498 508.029 508.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1990 0.001024 4096 490 576 17120 2.7239 36.33 104.774 143.871 143.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1500 3.2e-05 2048 400 8544 526848 160.562 76.5798 11246.6 2199.85 13684.1 13684.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 260 6.4e-05 1024 56 1200 73728 58.326 13.487 119.088 417.577 608.688 608.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 280 0.000256 2048 62 1680 22528 15.2823 7.03626 92.2256 209.572 324.243 324.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1020 0.000128 1024 380 480 89088 18.8683 6.82739 95.2876 208.867 330.028 330.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 3.2e-05 1024 110 1392 190464 111.886 26.8801 365.328 837.764 1342.07 1342.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 430 0.001024 512 97 288 8960 0.989856 0.388448 2.99712 25.6621 30.163 30.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 3.2e-05 1024 150 672 597760 42.0216 26.885 497.058 837.999 1404.09 1404.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 3.2e-05 2048 200 1968 399360 141.643 56.0652 1241.01 1675.09 3114.01 3114.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 0.000256 2048 390 2256 70336 7.07245 187.428 209.506 404.051 404.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1990 0.001024 4096 490 576 17088 2.72928 23.755 104.776 131.301 131.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1500 3.2e-05 2048 400 8544 526336 161.015 76.7492 7188.74 2203.61 9630.59 9630.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 260 6.4e-05 1024 56 1200 73728 58.3869 14.8807 77.7828 417.623 568.893 569.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 280 0.000256 2048 62 1680 22016 15.2696 7.01414 58.3207 208.98 289.712 289.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1020 0.000128 1024 380 480 88064 19.0168 6.90586 95.3122 208.913 330.332 330.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 3.2e-05 1024 110 1392 188416 111.812 26.9477 235.168 834.85 1208.99 1209.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 430 0.001024 512 97 288 8704 1.00134 0.388576 2.71984 25.6866 29.9252 30.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 3.2e-05 1024 150 672 597504 42.0013 26.8836 324.964 837.612 1231.59 1231.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 3.2e-05 2048 200 1968 399360 141.079 55.9452 1028 1672.83 2898.05 2898.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 0.000256 2048 390 2256 70272 7.0696 154.851 209.468 371.434 371.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1990 0.001024 4096 490 576 16992 2.7144 19.6735 104.452 126.884 126.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1500 3.2e-05 2048 400 8544 525312 160.52 76.6977 5927.91 2201.07 8366.69 8367.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 260 6.4e-05 1024 56 1200 67584 58.589 13.316 177.596 412.328 662.046 662.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 280 0.000256 2048 62 1680 21504 15.2467 6.99005 47.4274 208.432 278.227 278.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1020 0.000128 1024 380 480 86016 18.8874 6.8008 93.1864 206.26 325.324 325.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 3.2e-05 1024 110 1392 184320 111.67 26.7278 189.943 832.332 1160.89 1161.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 430 0.001024 512 97 288 8448 1.01123 0.384 2.57901 25.5348 29.639 29.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 3.2e-05 1024 150 672 596736 42.2404 26.878 741.198 837.451 1647.9 1648.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 3.2e-05 2048 200 1968 399360 142.006 56.1278 1870.33 1675 3743.66 3743.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 0.000256 2048 390 2256 70360 7.08333 281.356 209.496 497.983 498.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1990 0.001024 4096 490 576 17120 2.73392 35.1332 104.816 142.727 142.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 3.2e-05 2048 400 8544 526720 161.431 76.5094 10883.1 2200.67 13322.2 13322.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 260 6.4e-05 1024 56 1200 74240 58.6392 13.5255 115.219 419.058 606.659 606.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 280 0.000256 2048 62 1680 22400 15.3744 7.06115 88.6321 209.598 320.799 320.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000128 1024 380 480 89600 19.0165 6.84586 90.5415 209.569 326.167 326.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 3.2e-05 1024 110 1392 189440 112.334 26.9415 353.721 837.529 1330.76 1330.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 430 0.001024 512 97 288 8640 0.98384 0.38992 1.84496 25.6149 28.9625 29.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 3.2e-05 1024 150 672 597760 42.1795 26.9523 482.745 837.92 1389.93 1390.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 3.2e-05 2048 200 1968 399360 141.726 56.0415 1225.26 1675.52 3098.75 3098.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 0.000256 2048 390 2256 70320 7.07632 184.71 209.752 401.583 401.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1990 0.001024 4096 490 576 17040 2.71974 23.212 104.626 130.599 130.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1500 3.2e-05 2048 400 8544 526080 161.205 76.8716 7088.95 2222.95 9550.46 9550.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 260 6.4e-05 1024 56 1200 71680 58.7965 13.5416 73.4268 419.169 565.147 565.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 280 0.000256 2048 62 1680 21760 15.2522 6.98003 56.5671 208.037 286.967 287.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1020 0.000128 1024 380 480 89600 18.9871 6.83654 86.0535 209.675 321.735 321.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 3.2e-05 1024 110 1392 189440 112.05 26.9183 231.686 837.809 1208.68 1208.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 430 0.001024 512 97 288 8320 0.996032 0.384832 1.35565 25.5288 28.3946 28.5065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 3.2e-05 1024 150 672 597120 42.0188 26.9169 314.84 837.779 1221.69 1221.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 3.2e-05 2048 200 1968 395520 142.082 55.9621 992.071 1670.17 2860.48 2860.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 0.000256 2048 390 2256 70200 7.10451 152.365 209.57 369.084 369.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1990 0.001024 4096 490 576 17040 2.73203 19.5189 104.927 127.222 127.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1500 3.2e-05 2048 400 8544 526080 161.265 76.7199 5810.26 2202.88 8251.6 8251.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 260 6.4e-05 1024 56 1200 69120 58.2932 13.3428 58.7739 416.889 547.509 547.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 280 0.000256 2048 62 1680 22080 15.3197 7.02054 47.3376 209.182 278.989 279.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1020 0.000128 1024 380 480 84480 19.149 6.81344 80.3713 206.466 312.984 313.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 3.2e-05 1024 110 1392 184320 112.666 26.8727 186.654 835.131 1161.54 1161.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 430 0.001024 512 97 288 8640 1.00307 0.383584 1.20339 25.5636 28.2815 28.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 3.2e-05 1024 150 672 596160 42.1901 26.9364 259.823 837.885 1166.97 1167.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 3.2e-05 2048 200 1968 399360 141.241 56.001 2617.19 1674.34 4488.97 4489.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 0.000256 2048 390 2256 70368 7.08134 394.019 209.831 610.977 611.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1990 0.001024 4096 490 576 17088 2.72486 48.5799 104.8 156.148 156.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 3.2e-05 2048 400 8544 526848 160.637 76.6829 15204.2 2201.05 17643.1 17643.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 260 6.4e-05 1024 56 1200 70656 58.6226 13.6133 156.953 416.632 646.039 646.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 280 0.000256 2048 62 1680 22272 15.306 7.05133 123.762 209.507 355.76 355.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000128 1024 380 480 87552 18.9567 6.82803 76.6104 208.436 311.017 311.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 3.2e-05 1024 110 1392 187392 112.314 26.8965 495.493 843.768 1478.7 1478.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 430 0.001024 512 97 288 8832 0.978528 0.386336 2.74787 25.5192 29.7599 29.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 3.2e-05 1024 150 672 597504 42.017 26.9868 681.844 838.677 1589.66 1589.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 3.2e-05 2048 200 1968 399360 140.99 56.0927 1641.66 1683.47 3522.42 3522.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 0.000256 2048 390 2256 70272 7.12819 246.684 209.643 463.5 463.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1990 0.001024 4096 490 576 16992 2.71242 30.9512 104.542 138.248 138.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 3.2e-05 2048 400 8544 525312 160.519 87.7705 9478.76 2211.85 11939.4 11939.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 260 6.4e-05 1024 56 1200 67584 58.5257 13.3196 93.1097 412.564 577.731 577.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 280 0.000256 2048 62 1680 21504 15.2565 7.02074 75.3193 208.604 306.332 306.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.000128 1024 380 480 86016 18.8511 7.56122 46.9562 206.433 279.983 280.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 3.2e-05 1024 110 1392 184320 111.789 26.7264 304.149 833.058 1288.43 1288.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 430 0.001024 512 97 288 8448 1.01283 0.384384 1.56611 25.5434 28.6327 28.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 3.2e-05 1024 150 672 596736 49.2074 26.8806 424.116 857.528 1357.87 1357.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 3.2e-05 2048 200 1968 396288 141.465 55.9824 1313.84 1668.83 3180.32 3180.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 0.000256 2048 390 2256 70272 7.08835 200.855 209.597 417.587 417.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1990 0.001024 4096 490 576 16992 2.7177 24.8296 104.867 132.46 132.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 3.2e-05 2048 400 8544 525312 161.719 77.0234 7694 2208.57 10141.8 10142.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 260 6.4e-05 1024 56 1200 64512 58.3484 13.2567 72.893 408.16 552.876 553.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 280 0.000256 2048 62 1680 20736 15.2406 6.97754 58.7967 207.523 288.667 288.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.000128 1024 380 480 82944 18.9367 6.78707 112.761 204.267 342.939 343.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 3.2e-05 1024 110 1392 175104 112.734 26.5925 235.295 828.365 1203.21 1203.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 430 0.001024 512 97 288 8064 0.961056 0.37104 1.42666 24.0024 26.8933 27.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 3.2e-05 1024 150 672 596736 42.0812 26.9108 345.591 839.699 1254.42 1254.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 3.2e-05 2048 200 1968 393216 141.451 55.8162 1102.61 1664.84 2964.91 2965.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 0.000256 2048 390 2256 70080 7.06765 168.672 209.212 384.996 385.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1990 0.001024 4096 490 576 16896 2.7095 21.0555 104.452 128.259 128.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1500 3.2e-05 2048 400 8544 525312 161.064 76.7673 6490.54 2204 8932.87 8933.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 260 6.4e-05 1024 56 1200 61440 59.2825 13.3202 58.8154 412.416 544.046 544.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 280 0.000256 2048 62 1680 19968 15.2611 6.9696 48.0749 206.632 277.066 277.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1020 0.000128 1024 380 480 86016 18.8938 6.80198 109.157 206.391 341.433 341.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 3.2e-05 1024 110 1392 172032 112.463 26.4389 195.477 826.235 1160.83 1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 430 0.001024 512 97 288 7680 0.991072 0.378848 1.2552 25.0909 27.8431 27.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 3.2e-05 1024 150 672 595968 42.0585 26.8582 291.401 836.567 1197.01 1197.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 3.2e-05 2048 200 1968 397824 142.09 56.1211 2410.3 1674.15 4282.86 4283.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 0.000256 2048 390 2256 70336 7.11296 363.617 209.777 580.552 580.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1990 0.001024 4096 490 576 17080 2.72589 44.7611 104.799 152.328 152.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 3.2e-05 2048 400 8544 526848 161.295 76.8278 14045 2201.7 16485.4 16485.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 260 6.4e-05 1024 56 1200 71680 58.8601 13.5247 146.796 423.589 642.98 643.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 280 0.000256 2048 62 1680 22400 15.3501 7.04614 114.613 209.531 346.666 346.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000128 1024 380 480 87808 19.0949 6.84083 70.8756 209.474 306.469 306.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 3.2e-05 1024 110 1392 186368 112.733 26.9271 456.183 837.121 1433.18 1433.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 430 0.001024 512 97 288 8960 0.98624 0.389952 2.55818 25.5637 29.6285 29.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 3.2e-05 1024 150 672 597184 43.3478 26.9476 632.415 844.821 1547.67 1547.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 3.2e-05 2048 200 1968 397824 141.822 55.978 1522.5 1673.15 3393.66 3393.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 0.000256 2048 390 2256 70224 7.07174 229.87 209.418 446.405 446.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1990 0.001024 4096 490 576 17024 2.72278 28.4604 104.727 135.953 136.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 3.2e-05 2048 400 8544 525056 161.163 76.7674 8835.29 2202.91 11276.6 11277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 260 6.4e-05 1024 56 1200 64512 59.0485 13.358 83.9893 413.675 570.289 570.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 280 0.000256 2048 62 1680 22400 15.2982 7.06058 73.5537 209.537 305.58 305.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.000128 1024 380 480 86016 18.9636 6.81427 44.8038 207 277.773 277.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 3.2e-05 1024 110 1392 186368 112.701 26.8984 289.105 836.629 1265.74 1265.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 430 0.001024 512 97 288 8064 0.980992 0.377344 1.61165 25.2907 28.3937 28.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 3.2e-05 1024 150 672 596736 42.0707 26.9211 399.928 841.786 1310.84 1310.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 3.2e-05 2048 200 1968 397824 142.047 56.2647 1251.12 1673.05 3122.67 3122.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 0.000256 2048 390 2256 70224 7.07331 189.452 209.535 406.105 406.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1990 0.001024 4096 490 576 16968 2.72384 23.3673 104.714 130.846 130.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 3.2e-05 2048 400 8544 524160 162.549 77.1848 7243.63 2208.4 9692.26 9692.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 260 6.4e-05 1024 56 1200 64512 59.9228 13.6336 69.5561 418.559 561.883 562.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 280 0.000256 2048 62 1680 21504 15.4392 7.13114 58.256 209.655 290.612 290.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.000128 1024 380 480 86016 19.3511 6.86118 36.9083 209.45 272.755 272.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 3.2e-05 1024 110 1392 182784 113.345 26.9288 231.482 836.586 1208.56 1208.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 430 0.001024 512 97 288 8064 0.983968 0.37888 1.57488 25.33 28.3981 28.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 3.2e-05 1024 150 672 595392 42.2089 26.9308 326.439 836.535 1232.25 1232.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 3.2e-05 2048 200 1968 394240 142.295 56.0952 1118.26 1673.3 2990.16 2990.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 0.000256 2048 390 2256 70112 7.0695 170.971 209.398 387.483 387.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1990 0.001024 4096 490 576 16800 2.71229 21.9247 104.125 128.806 128.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 3.2e-05 2048 400 8544 523264 162.419 78.4243 6543.11 2214.36 8998.82 8999.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 260 6.4e-05 1024 56 1200 57344 58.645 13.3509 56.5848 404.249 533.043 533.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 280 0.000256 2048 62 1680 21504 15.1693 6.95184 52.7819 207.414 282.448 282.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.000128 1024 380 480 78848 19.0707 6.75728 31.0197 202.328 259.36 259.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 3.2e-05 1024 110 1392 172032 112.932 26.5155 197.958 827.087 1164.72 1164.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 430 0.001024 512 97 288 7168 0.961312 0.365952 1.25427 23.7192 26.429 26.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 3.2e-05 1024 150 672 594944 42.0625 26.8684 295.394 836.65 1201.11 1201.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 3.2e-05 2048 200 1968 399360 141.651 55.9866 2335.67 1676.69 4210.19 4210.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 0.000256 2048 390 2256 70336 7.07174 350.046 209.763 566.926 566.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1990 0.001024 4096 490 576 17088 2.72176 44.083 104.873 151.718 151.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 3.2e-05 2048 400 8544 526336 161.051 76.6522 13161.1 2205.69 15605 15605.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 260 6.4e-05 1024 56 1200 73728 58.3887 13.486 145.224 418.079 635.393 635.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 280 0.000256 2048 62 1680 22016 15.2687 7.01242 109.012 209.176 340.599 340.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.000128 1024 380 480 88064 18.972 6.82806 68.4578 209.11 303.554 303.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 3.2e-05 1024 110 1392 188416 111.796 26.8187 443.381 835.635 1417.86 1418.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 430 0.001024 512 97 288 8704 1.00157 0.387552 2.24093 25.6964 29.458 29.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 3.2e-05 1024 150 672 597504 41.9848 26.8804 610.414 843.01 1522.42 1522.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 3.2e-05 2048 200 1968 397312 141.438 56.0641 1500.5 1670.17 3368.38 3368.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 0.000256 2048 390 2256 70272 7.07133 226.766 209.551 443.434 443.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1990 0.001024 4096 490 576 17024 2.72726 28.5879 104.796 136.152 136.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 3.2e-05 2048 400 8544 526336 161.232 77.158 8298.91 2204.59 10742.4 10742.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 260 6.4e-05 1024 56 1200 73728 58.3925 13.83 94.1205 417.819 584.371 584.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 280 0.000256 2048 62 1680 21504 15.327 7.02499 70.5052 209.197 302.181 302.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.000128 1024 380 480 86016 19.223 6.8352 43.6191 209.051 278.918 279.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 3.2e-05 1024 110 1392 188416 111.843 26.8247 287.107 835.204 1261.2 1261.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 430 0.001024 512 97 288 7168 0.98288 0.370688 1.4217 23.9956 26.8993 27.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 3.2e-05 1024 150 672 596992 42.0167 26.9074 394.1 837.902 1301.06 1301.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 3.2e-05 2048 200 1968 393216 141.474 55.7466 1236.29 1664.63 3098.33 3098.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 0.000256 2048 390 2256 70080 7.06806 187.855 209.158 404.125 404.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1990 0.001024 4096 490 576 16896 2.71622 23.8615 104.429 131.05 131.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 3.2e-05 2048 400 8544 525312 161.019 76.9986 6796.99 2201.12 9236.61 9237.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 260 6.4e-05 1024 56 1200 61440 59.3056 13.3229 66.7357 412.346 551.927 552.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 280 0.000256 2048 62 1680 19968 15.26 6.93389 54.5006 206.569 283.391 283.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.000128 1024 380 480 86016 18.894 6.80294 37.6637 206.343 269.89 270.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 3.2e-05 1024 110 1392 172032 112.492 26.5147 220.153 824.028 1183.41 1183.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 430 0.001024 512 97 288 7680 0.9912 0.373024 1.3679 25.0871 27.9487 28.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 3.2e-05 1024 150 672 595968 42.0812 27.1708 331.686 836.328 1237.4 1237.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 3.2e-05 2048 200 1968 393216 142.384 55.864 1089.42 1672.09 2959.95 2960.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 0.000256 2048 390 2256 70144 7.17981 164.998 209.754 381.976 382.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1990 0.001024 4096 490 576 16896 2.72362 21.0382 104.899 128.701 128.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 3.2e-05 2048 400 8544 524288 160.802 76.6123 5972.41 2201.6 8411.9 8412.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 260 6.4e-05 1024 56 1200 65536 59.6095 13.4885 63.0722 418.386 554.77 554.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 280 0.000256 2048 62 1680 20480 15.474 7.05946 49.7682 209.739 282.165 282.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.000128 1024 380 480 81920 19.7094 6.83622 31.3059 209.42 267.454 267.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 3.2e-05 1024 110 1392 180224 113.166 26.8303 202.541 836.075 1178.83 1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 430 0.001024 512 97 288 6144 1.01536 0.379072 1.33613 25.1463 28.0036 28.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 3.2e-05 1024 150 672 595968 42.0007 26.9083 291.454 838.797 1199.29 1199.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 3.2e-05 2048 200 1968 398592 142.202 56.1518 2287.84 1674.82 4161.22 4161.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 0.000256 2048 390 2256 70344 7.15981 346.122 209.663 562.991 563.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1990 0.001024 4096 490 576 17064 2.72406 43.1718 104.713 150.653 150.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 3.2e-05 2048 400 8544 526464 161.229 76.9975 13383 2200.97 15822.7 15823.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 260 6.4e-05 1024 56 1200 69120 58.6971 13.398 132.969 414.318 619.601 619.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 280 0.000256 2048 62 1680 21888 15.322 7.0241 106.671 208.879 338.019 338.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.000128 1024 380 480 87552 18.882 6.82598 66.286 207.261 299.44 299.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 3.2e-05 1024 110 1392 184320 112.754 26.8724 420.216 834.383 1394.45 1394.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 430 0.001024 512 97 288 8640 0.992192 0.382624 2.36045 25.3944 29.2557 29.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 3.2e-05 1024 150 672 597312 42.1511 26.9448 588.156 843.998 1501.39 1501.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 3.2e-05 2048 200 1968 396288 141.571 56.0867 1580.07 1669.05 3446.99 3447.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 0.000256 2048 390 2256 70272 7.09427 239.89 209.599 456.632 456.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1990 0.001024 4096 490 576 16992 2.72205 29.781 104.711 137.257 137.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 3.2e-05 2048 400 8544 525312 161.728 77.1245 9221.1 2207.52 11668 11668.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 260 6.4e-05 1024 56 1200 64512 58.348 13.2553 86.7895 408.273 566.886 567.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 280 0.000256 2048 62 1680 20736 15.2451 6.9951 70.2656 207.526 300.157 300.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.000128 1024 380 480 82944 18.9535 6.79197 44.2398 204.269 274.44 274.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 3.2e-05 1024 110 1392 175104 112.759 26.5793 280.291 828.355 1248.21 1248.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 430 0.001024 512 97 288 8064 0.959136 0.371168 1.65018 24.0097 27.1233 27.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 3.2e-05 1024 150 672 596736 42.0767 27.5812 410.686 837.591 1318.08 1318.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 3.2e-05 2048 200 1968 393984 142.371 55.9739 1331.61 1669.29 3199.43 3199.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 0.000256 2048 390 2256 70200 7.09642 203.912 209.633 420.687 420.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1990 0.001024 4096 490 576 16848 2.71779 25.473 104.345 132.578 132.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 3.2e-05 2048 400 8544 521856 162.734 77.0465 7782.87 2208.31 10231.5 10231.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 260 6.4e-05 1024 56 1200 55296 59.7681 13.3371 63.9692 408.388 545.675 545.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 280 0.000256 2048 62 1680 20736 15.4457 7.03283 60.6914 209.297 292.6 292.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.000128 1024 380 480 82944 19.0116 6.78922 38.4442 204.396 268.824 268.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 3.2e-05 1024 110 1392 179712 113.367 26.8977 244.231 834.683 1219.4 1219.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 430 0.001024 512 97 288 8640 0.995136 0.385024 1.60304 25.4948 28.6026 28.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 3.2e-05 1024 150 672 596160 42.2185 26.9312 348.011 836.972 1254.26 1254.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 3.2e-05 2048 200 1968 387072 141.653 55.4087 1311.98 1656.91 3166.14 3166.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 0.000256 2048 390 2256 69984 7.12006 203.719 209.214 420.096 420.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1990 0.001024 4096 490 576 16704 2.69955 26.4685 103.942 133.153 133.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 3.2e-05 2048 400 8544 520704 162.579 77.2325 7799.02 2214.73 10254 10254.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 260 6.4e-05 1024 56 1200 55296 57.4258 13.1685 64.0927 396.072 530.973 531.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 280 0.000256 2048 62 1680 18432 15.2352 6.8935 55.4425 204.828 282.526 282.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.000128 1024 380 480 73728 19.093 6.71357 34.5425 198.294 258.827 258.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 3.2e-05 1024 110 1392 165888 112.085 26.2313 226.427 816.132 1181.09 1181.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 430 0.001024 512 97 288 6912 1.01955 0.37888 1.61418 25.153 28.295 28.4031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 3.2e-05 1024 150 672 596736 41.9712 26.8799 348.877 837.723 1255.58 1255.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 3.2e-05 2048 200 1968 399360 141.715 56.0763 2269.63 1677.13 4144.75 4144.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 0.000256 2048 390 2256 70320 7.07558 341.621 209.808 558.551 558.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1990 0.001024 4096 490 576 17040 2.7216 42.5776 104.728 150.07 150.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 3.2e-05 2048 400 8544 526080 161.121 76.6187 13172.9 2207.05 15618.2 15618.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 260 6.4e-05 1024 56 1200 71680 58.8084 13.5148 135.238 419.707 627.487 627.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 280 0.000256 2048 62 1680 21760 15.2391 6.97501 104.311 208.24 334.894 335.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000128 1024 380 480 89600 18.9198 6.84586 67.1269 209.872 302.944 303.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 3.2e-05 1024 110 1392 189440 112.157 26.9252 424.723 838.613 1402.64 1402.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 430 0.001024 512 97 288 8320 0.994752 0.390464 2.36547 25.5411 29.4187 29.5276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 3.2e-05 1024 150 672 597120 42.0417 26.9183 577.515 838.581 1485.19 1485.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 3.2e-05 2048 200 1968 399360 141.433 56.0763 1627.44 1675.72 3500.86 3501.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 0.000256 2048 390 2256 70240 7.07363 245.135 209.552 461.802 461.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1990 0.001024 4096 490 576 16960 2.71517 30.6548 104.624 138.035 138.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 3.2e-05 2048 400 8544 524800 161.934 76.8747 9424.42 2213.1 11876.8 11877.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 260 6.4e-05 1024 56 1200 61440 59.2209 13.3184 84.7924 412.444 569.982 570.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 280 0.000256 2048 62 1680 20480 15.1818 6.93421 71.7385 206.537 300.516 300.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.000128 1024 380 480 87040 18.7735 6.80275 46.6612 206.35 278.766 278.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 3.2e-05 1024 110 1392 184320 112.834 26.8882 300.724 837.897 1278.56 1278.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 430 0.001024 512 97 288 7680 1.01344 0.385024 1.78934 25.6017 28.9192 29.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 3.2e-05 1024 150 672 596480 41.9837 26.8907 419.942 839.29 1328.23 1328.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 3.2e-05 2048 200 1968 391680 142.622 55.9128 1312.72 1669.12 3180.57 3180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 0.000256 2048 390 2256 70080 7.10656 200.444 209.346 416.938 416.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1990 0.001024 4096 490 576 16800 2.7095 25.7618 104.201 132.717 132.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 3.2e-05 2048 400 8544 522240 162.016 77.017 7756 2206.34 10201.9 10202.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 260 6.4e-05 1024 56 1200 61440 59.3537 13.3327 70.5957 412.506 556.005 556.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 280 0.000256 2048 62 1680 21120 15.1748 6.94474 61.8127 206.758 290.819 290.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000128 1024 380 480 84480 19.0416 6.81222 38.4203 206.471 270.93 271.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 3.2e-05 1024 110 1392 168960 112.949 26.4748 228.517 824.505 1192.66 1192.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 430 0.001024 512 97 288 7680 1.03891 0.387072 1.49517 25.6717 28.7206 28.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 3.2e-05 1024 150 672 595200 42.0853 26.9107 345.994 837.208 1252.33 1252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 3.2e-05 2048 200 1968 399360 141.575 56.0189 1251.89 1677.75 3127.43 3127.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 0.000256 2048 390 2256 70080 7.10515 188.124 209.753 405.024 405.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1990 0.001024 4096 490 576 16640 2.70224 24.8181 103.868 131.432 131.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 3.2e-05 2048 400 8544 522240 163.983 77.8201 7169.59 2229.46 9641.34 9641.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 260 6.4e-05 1024 56 1200 61440 59.358 13.3246 65.7055 412.909 551.509 551.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 280 0.000256 2048 62 1680 20480 15.2256 6.93587 57.0754 207.167 286.531 286.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.000128 1024 380 480 81920 19.3219 6.79779 35.3395 206.755 268.397 268.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 3.2e-05 1024 110 1392 163840 113.573 26.4438 206.847 825.252 1172.34 1172.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 430 0.001024 512 97 288 5120 1.0297 0.369376 1.42518 23.7884 26.7416 26.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 3.2e-05 1024 150 672 596480 42.017 26.8893 322.621 838.954 1230.61 1230.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 3.2e-05 2048 200 1950 405504 140.142 56.1111 2004.56 1675.43 3876.45 3876.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 0.000256 2048 390 2250 70400 7.07766 304.076 209.588 520.788 520.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1990 0.001024 4096 490 550 17216 2.73005 36.735 104.753 144.261 144.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1500 3.2e-05 2048 400 8550 526848 160.545 76.6575 11696.8 2200.64 14135.1 14135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 260 6.4e-05 1024 56 1200 65536 59.4813 13.485 111.305 417.77 602.256 602.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 280 0.000256 2048 62 1650 21760 15.3312 7.04307 92.4122 209.633 324.547 324.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1020 0.000128 1024 380 500 91136 18.6651 6.82893 102.553 208.93 337.162 337.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 3.2e-05 1024 110 1350 194560 111.016 26.8759 384.251 837.75 1360.11 1360.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 430 0.001024 512 97 300 9216 0.985568 0.389152 3.05123 25.6674 30.2234 30.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 3.2e-05 1024 150 650 596992 41.9707 26.8909 512.58 844.24 1425.81 1425.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 3.2e-05 2048 200 1950 405504 140.332 56.0859 1289.25 1676.91 3162.77 3162.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 0.000256 2048 390 2250 70336 7.07274 193.239 209.677 410.033 410.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1990 0.001024 4096 490 550 17152 2.72189 23.5027 104.662 130.927 130.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1500 3.2e-05 2048 400 8550 526336 161.043 76.7766 7468.9 2205.4 9912.6 9913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 260 6.4e-05 1024 56 1200 65536 59.5387 16.2471 71.9673 418.133 566.096 566.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 280 0.000256 2048 62 1650 21504 15.3026 7.01315 58.5695 211.094 292.112 292.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1020 0.000128 1024 380 500 90112 18.8056 6.82995 97.5176 209.145 332.481 332.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 3.2e-05 1024 110 1350 192512 110.975 26.8205 243.424 835.75 1217.19 1217.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 430 0.001024 512 97 300 9216 0.99984 0.38912 2.94256 25.6974 30.1589 30.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 3.2e-05 1024 150 650 596480 42.0393 26.8801 330.082 838.475 1237.61 1237.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 3.2e-05 2048 200 1950 402432 140.401 55.9713 1051.3 1674.05 2921.93 2922.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 0.000256 2048 390 2250 70272 7.1169 158.972 209.564 375.696 375.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1990 0.001024 4096 490 550 17088 2.71987 19.1758 104.479 126.415 126.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1500 3.2e-05 2048 400 8550 525312 160.549 76.6691 6113.06 2202.61 8553.38 8553.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 260 6.4e-05 1024 56 1200 61440 59.3246 13.3163 164.166 412.67 649.697 649.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 280 0.000256 2048 62 1650 20736 15.3285 6.99597 46.7384 208.578 277.777 277.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1020 0.000128 1024 380 500 89088 18.4833 6.85875 102.003 206.423 333.96 334.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 3.2e-05 1024 110 1350 190464 110.73 26.72 198.314 832.963 1168.94 1169.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 430 0.001024 512 97 300 8448 1.00266 0.383136 2.65546 25.5468 29.7188 29.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 3.2e-05 1024 150 650 595968 42.2305 26.8882 726.79 838.081 1634.12 1634.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 3.2e-05 2048 200 1950 405760 140.622 56.1249 1889.01 1676.84 3762.8 3762.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 0.000256 2048 390 2250 70400 7.12166 282.95 209.782 499.896 499.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1990 0.001024 4096 490 550 17200 2.73034 33.911 104.789 141.474 141.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 3.2e-05 2048 400 8550 526720 161.394 76.6896 10950.5 2203.08 13392.1 13392.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 260 6.4e-05 1024 56 1200 66560 59.7102 13.5352 104.721 419.507 597.687 597.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 280 0.000256 2048 62 1650 21760 15.4133 7.09632 85.7439 209.832 318.218 318.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.000128 1024 380 500 90880 18.9066 6.84842 94.0324 209.8 329.773 329.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 3.2e-05 1024 110 1350 194560 111.334 26.9681 357.63 838.551 1334.7 1334.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 430 0.001024 512 97 300 8960 0.982176 0.390592 1.84592 25.5143 28.8641 28.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 3.2e-05 1024 150 650 596800 42.2072 26.9517 478.412 838.941 1386.64 1386.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 3.2e-05 2048 200 1950 404480 140.443 56.0728 1210.63 1675.47 3082.83 3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 0.000256 2048 390 2250 70320 7.07251 181.812 209.49 398.421 398.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1990 0.001024 4096 490 550 17120 2.72384 21.9996 104.485 129.25 129.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1500 3.2e-05 2048 400 8550 526080 161.202 76.7982 7010.78 2204.99 9454.29 9454.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 260 6.4e-05 1024 56 1200 66560 59.5851 13.5146 67.817 419.172 560.301 560.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 280 0.000256 2048 62 1650 21120 15.2752 6.99392 54.2847 208.036 284.719 284.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.000128 1024 380 500 89600 18.9847 6.83987 89.1615 209.666 324.842 324.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 3.2e-05 1024 110 1350 194560 111.146 26.9233 229.942 837.796 1206.03 1206.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 430 0.001024 512 97 300 8960 0.978912 0.385024 1.31664 25.524 28.337 28.4492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 3.2e-05 1024 150 650 596480 42.0508 26.9271 307.182 839.832 1216.13 1216.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 3.2e-05 2048 200 1950 403200 140.362 56.0067 1008.43 1670.35 2875.36 2875.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 0.000256 2048 390 2250 70320 7.09235 152.673 209.802 369.614 369.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1990 0.001024 4096 490 550 17040 2.71248 18.3199 104.378 125.456 125.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1500 3.2e-05 2048 400 8550 526080 161.293 76.5972 5858.67 2202.08 8299.16 8299.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 260 6.4e-05 1024 56 1200 61440 59.4407 13.3484 53.251 412.699 538.959 539.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 280 0.000256 2048 62 1650 21120 15.4032 7.108 45.476 209.207 277.324 277.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1020 0.000128 1024 380 500 88320 18.7537 6.80874 86.8598 206.495 319.112 319.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 3.2e-05 1024 110 1350 192000 111.221 26.8778 191.382 835.226 1164.93 1165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 430 0.001024 512 97 300 8640 1.012 0.385472 1.25418 25.5634 28.3441 28.4688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 3.2e-05 1024 150 650 595200 42.1815 26.9312 257.435 837.763 1164.45 1164.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 3.2e-05 2048 200 1950 404480 140.307 56.1521 869.707 1677.35 2743.71 2743.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 0.000256 2048 390 2250 70240 7.11875 130.719 209.696 347.58 347.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1990 0.001024 4096 490 550 16960 2.70746 16.3408 104.162 123.251 123.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1500 3.2e-05 2048 400 8550 524800 161.945 76.8535 5015.78 2214.66 7469.76 7470.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 260 6.4e-05 1024 56 1200 61440 59.2438 13.3222 46.2217 412.812 531.814 531.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 280 0.000256 2048 62 1650 20480 15.1776 6.94166 38.5996 206.738 267.589 267.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1020 0.000128 1024 380 500 87040 18.8346 6.80762 83.3338 206.548 315.711 315.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 3.2e-05 1024 110 1350 194560 110.909 26.8869 166.66 838.73 1143.41 1143.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 430 0.001024 512 97 300 8960 0.985984 0.391168 2.60528 25.593 29.7045 29.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 3.2e-05 1024 150 650 596480 41.9647 26.8846 221.573 840.833 1131.39 1131.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 3.2e-05 2048 200 1950 403968 140.304 56.0333 2574.2 1674.52 4445.25 4445.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 0.000256 2048 390 2250 70368 7.0711 386.558 209.752 603.425 603.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1990 0.001024 4096 490 550 17184 2.72362 45.7529 104.757 153.28 153.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 3.2e-05 2048 400 8550 526848 160.609 76.6348 14954 2200.66 17392.4 17392.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 260 6.4e-05 1024 56 1200 64512 59.4168 13.8663 140.83 416.76 631.091 631.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 280 0.000256 2048 62 1650 21504 15.3508 7.08032 116.069 209.529 348.159 348.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000128 1024 380 500 90624 18.6134 6.83597 80.3201 208.459 314.419 314.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 3.2e-05 1024 110 1350 193536 111.171 26.8955 491.61 847.958 1477.86 1478.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 430 0.001024 512 97 300 8832 0.99296 0.383456 2.58416 25.5164 29.6058 29.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 3.2e-05 1024 150 650 596736 42.0564 26.9193 659.912 838.822 1567.84 1567.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 3.2e-05 2048 200 1950 402432 140.417 55.9559 1590.56 1674.07 3461.21 3461.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 0.000256 2048 390 2250 70272 7.09504 240.177 209.567 456.881 456.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1990 0.001024 4096 490 550 17088 2.72083 28.6648 104.478 135.905 135.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 3.2e-05 2048 400 8550 525312 160.503 76.6448 9210.99 2202.47 11651.1 11651.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 260 6.4e-05 1024 56 1200 61440 59.256 13.4859 82.9099 412.527 568.393 568.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 280 0.000256 2048 62 1650 20736 15.3152 6.9985 69.8782 208.578 300.901 301.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.000128 1024 380 500 89088 18.4504 6.79693 49.2732 206.412 281.116 281.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 3.2e-05 1024 110 1350 190464 110.724 26.7337 298.428 833.048 1269.16 1269.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 430 0.001024 512 97 300 8448 1.0016 0.384672 1.59654 25.5451 28.657 28.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 3.2e-05 1024 150 650 595968 42.0024 26.8941 406.572 838.126 1313.72 1313.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 3.2e-05 2048 200 1950 400896 140.363 56.093 1292.4 1668.85 3157.9 3158.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 0.000256 2048 390 2250 70272 7.07219 196.628 209.54 413.285 413.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1990 0.001024 4096 490 550 16992 2.71107 24.1944 104.144 131.091 131.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 3.2e-05 2048 400 8550 525312 161.723 77.0141 7551.73 2207.63 9998.58 9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 260 6.4e-05 1024 56 1200 55296 59.6626 13.5424 62.2561 408.206 543.877 544.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 280 0.000256 2048 62 1650 20736 15.2524 7.09222 57.1646 207.533 287.17 287.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.000128 1024 380 500 87552 18.4255 6.78586 119.763 204.262 349.42 349.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 3.2e-05 1024 110 1350 184320 111.256 27.9163 237.171 828.281 1204.84 1205.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 430 0.001024 512 97 300 8064 0.965216 0.370848 1.27779 24.0052 26.7504 26.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 3.2e-05 1024 150 650 595584 42.0738 26.9107 332.908 837.519 1239.54 1239.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 3.2e-05 2048 200 1950 399360 140.013 55.6508 1095.89 1665.11 2956.87 2957.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 0.000256 2048 390 2250 70080 7.06208 166.803 209.185 383.095 383.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1990 0.001024 4096 490 550 16896 2.69981 20.3264 103.903 126.973 127.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1500 3.2e-05 2048 400 8550 525312 161.025 76.9163 6436.15 2202.76 8877.36 8877.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 260 6.4e-05 1024 56 1200 61440 59.3272 13.355 58.7775 412.472 544.149 544.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 280 0.000256 2048 62 1650 19968 15.2665 6.96538 47.4794 206.66 276.502 276.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1020 0.000128 1024 380 500 86016 18.8906 6.79517 110.151 206.422 342.461 342.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 3.2e-05 1024 110 1350 184320 110.372 26.4585 202.498 826.361 1165.91 1166.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 430 0.001024 512 97 300 7680 0.980352 0.37872 1.2824 25.089 27.8605 27.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 3.2e-05 1024 150 650 594432 42.0667 26.8616 283.732 836.671 1189.47 1189.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 3.2e-05 2048 200 1950 403200 140.756 56.1788 2363.46 1672.59 4233.19 4233.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 0.000256 2048 390 2250 70392 7.10256 355.464 209.585 572.195 572.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1990 0.001024 4096 490 550 17192 2.72976 42.0895 104.821 149.682 149.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 3.2e-05 2048 400 8550 526848 161.301 76.7222 13772.9 2221.76 16233.2 16233.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 260 6.4e-05 1024 56 1200 64512 59.9023 13.5251 130.188 430.393 634.227 634.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 280 0.000256 2048 62 1650 21504 15.4118 7.19424 105.97 209.309 338.014 338.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000128 1024 380 500 91392 18.7218 6.84154 74.531 209.261 309.537 309.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 3.2e-05 1024 110 1350 193536 120.79 26.9271 454.172 842.436 1444.54 1444.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 430 0.001024 512 97 300 8960 0.993856 0.388288 2.48602 25.5538 29.5465 29.6653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 3.2e-05 1024 150 650 596288 42.2118 26.9492 611.287 844.968 1525.55 1525.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 3.2e-05 2048 200 1950 401408 140.845 56.1176 1491.37 1673.13 3361.66 3361.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 0.000256 2048 390 2250 70336 7.08198 226.085 209.66 442.871 442.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1990 0.001024 4096 490 550 17136 2.72506 26.964 104.761 134.491 134.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 3.2e-05 2048 400 8550 525056 161.169 76.9224 8680.45 2202.79 11121.8 11122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 260 6.4e-05 1024 56 1200 57344 60.3176 13.3599 74.2217 413.751 561.862 562.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 280 0.000256 2048 62 1650 21504 15.3821 7.0455 68.4063 209.539 300.502 300.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.000128 1024 380 500 89600 18.5337 6.81123 47.0454 207.003 279.576 279.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 3.2e-05 1024 110 1350 193536 111.14 26.8966 287.963 836.612 1262.83 1263.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 430 0.001024 512 97 300 8064 0.98624 0.3768 1.63834 25.29 28.4204 28.5341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 3.2e-05 1024 150 650 595840 42.0883 26.9287 388.034 837.771 1294.96 1295.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 3.2e-05 2048 200 1950 403200 140.759 56.0675 1227.76 1674.23 3099.01 3099.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 0.000256 2048 390 2250 70224 7.11475 185.076 209.629 401.865 401.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1990 0.001024 4096 490 550 16968 2.71155 22.441 104.22 129.415 129.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 3.2e-05 2048 400 8550 524160 162.562 77.1129 7099.55 2209.29 9549.01 9549.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 260 6.4e-05 1024 56 1200 64512 59.9385 13.5934 68.6225 418.861 561.231 561.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 280 0.000256 2048 62 1650 21504 15.4386 7.0535 56.6227 209.807 289.054 289.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000128 1024 380 500 91392 18.7506 6.84042 39.222 209.599 274.595 274.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 3.2e-05 1024 110 1350 193536 111.21 26.9232 235.317 837.177 1210.85 1211.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 430 0.001024 512 97 300 8064 0.994656 0.379744 1.42365 25.3402 28.2669 28.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 3.2e-05 1024 150 650 595392 42.1987 26.9229 315.743 837.141 1222.14 1222.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 3.2e-05 2048 200 1950 401408 140.615 55.9723 1099.74 1674.56 2971.08 2971.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 0.000256 2048 390 2250 70112 7.07578 165.585 209.499 382.202 382.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1990 0.001024 4096 490 550 17024 2.71968 20.5227 104.835 128.121 128.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 3.2e-05 2048 400 8550 523264 162.419 77.089 6396.28 2214.72 8850.99 8851.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 260 6.4e-05 1024 56 1200 43008 60.7795 13.2321 41.7596 404.484 520.465 520.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 280 0.000256 2048 62 1650 19712 15.3284 6.95296 46.4992 207.584 276.492 276.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.000128 1024 380 500 86016 18.2479 6.75037 34.2072 202.483 261.869 262.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 3.2e-05 1024 110 1350 186368 110.438 26.516 204.733 827.774 1169.68 1169.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 430 0.001024 512 97 300 7168 0.959104 0.369088 1.26368 23.7263 26.4481 26.5571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 3.2e-05 1024 150 650 594944 42.0807 26.8716 284.059 837.366 1190.51 1190.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 3.2e-05 2048 200 1950 405504 140.291 55.9829 2341.55 1676.7 4214.72 4214.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 0.000256 2048 390 2250 70336 7.0848 350.014 209.646 566.789 566.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1990 0.001024 4096 490 550 17152 2.72454 42.2789 104.735 149.782 149.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 3.2e-05 2048 400 8550 526336 161.041 76.7134 13206.5 2205.12 15649.9 15650.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 260 6.4e-05 1024 56 1200 65536 59.5428 13.8905 129.287 418.077 621.011 621.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 280 0.000256 2048 62 1650 21504 15.295 7.01162 105.783 209.183 337.402 337.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.000128 1024 380 500 90112 18.7448 6.82896 72.018 209.119 306.895 307.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 3.2e-05 1024 110 1350 192512 110.997 26.8179 441.108 835.648 1414.79 1414.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 430 0.001024 512 97 300 9216 1.00048 0.389472 2.44192 25.6974 29.6571 29.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 3.2e-05 1024 150 650 596480 42.0485 26.8805 596.095 838.447 1503.6 1503.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 3.2e-05 2048 200 1950 401408 140.558 55.9759 1495.83 1670.19 3362.75 3362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 0.000256 2048 390 2250 70272 7.1903 225.191 209.502 441.928 441.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1990 0.001024 4096 490 550 17024 2.71354 27.5169 104.232 134.506 134.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 3.2e-05 2048 400 8550 526336 161.25 76.8592 8548.93 2204.01 10991.5 10992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 260 6.4e-05 1024 56 1200 65536 59.5963 13.484 84.6124 417.879 575.779 575.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 280 0.000256 2048 62 1650 21504 15.3276 7.02259 69.6479 209.202 301.326 301.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.000128 1024 380 500 90112 18.775 6.83165 47.3164 209.051 282.156 282.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 3.2e-05 1024 110 1350 188416 111.847 26.8472 279.854 837.523 1256.29 1256.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 430 0.001024 512 97 300 8192 0.970144 0.372288 1.496 23.9964 26.9588 27.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 3.2e-05 1024 150 650 595968 42.039 26.9114 387.773 837.836 1294.69 1294.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 3.2e-05 2048 200 1950 399360 140.011 55.8141 1260.58 1665.13 3121.74 3121.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 0.000256 2048 390 2250 70080 7.06406 190.986 209.187 407.282 407.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1990 0.001024 4096 490 550 16896 2.71178 23.6724 103.903 130.331 130.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 3.2e-05 2048 400 8550 525312 161.01 77.1236 6999.6 2203.87 9442.11 9442.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 260 6.4e-05 1024 56 1200 61440 59.3108 13.3198 67.9864 412.481 553.306 553.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 280 0.000256 2048 62 1650 19968 15.2668 6.93043 55.1103 206.66 284.096 284.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.000128 1024 380 500 86016 18.8806 6.79683 39.4546 206.427 271.741 271.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 3.2e-05 1024 110 1350 184320 110.396 26.4385 233.646 824.384 1195.09 1195.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 430 0.001024 512 97 300 7680 0.972704 0.370688 1.46035 25.0909 28.0245 28.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 3.2e-05 1024 150 650 594432 42.0606 26.8699 328.354 836.696 1234.12 1234.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 3.2e-05 2048 200 1950 401408 140.53 55.9644 1120.28 1670.51 2987.49 2987.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 0.000256 2048 390 2250 70144 7.13114 168.826 209.496 385.497 385.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1990 0.001024 4096 490 550 16896 2.71635 20.4698 104.235 127.465 127.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 3.2e-05 2048 400 8550 524288 160.77 76.8154 6107.56 2199.58 8545.25 8545.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 260 6.4e-05 1024 56 1200 65536 59.5929 13.4882 64.6603 417.989 555.943 556.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 280 0.000256 2048 62 1650 20480 15.4763 7.02874 50.0991 209.54 282.275 282.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.000128 1024 380 500 90112 18.8103 6.83213 36.6002 209.235 271.665 271.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 3.2e-05 1024 110 1350 180224 113.141 26.8237 202.069 835.304 1177.57 1177.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 430 0.001024 512 97 300 8192 0.984352 0.379424 1.42733 25.1296 28.0518 28.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 3.2e-05 1024 150 650 595968 41.9991 26.8813 292.951 839.476 1201.44 1201.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 3.2e-05 2048 200 1950 405504 140.504 56.0927 2396.05 1675.03 4267.88 4268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 0.000256 2048 390 2250 70344 7.14861 358.701 209.611 575.506 575.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1990 0.001024 4096 490 550 17136 2.72371 42.9887 104.533 150.288 150.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 3.2e-05 2048 400 8550 526464 161.195 76.621 13843.4 2200.94 16282.7 16283.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 260 6.4e-05 1024 56 1200 59904 60.0347 13.398 120.253 414.306 608.209 608.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 280 0.000256 2048 62 1650 21312 15.3535 7.05126 106.832 208.879 338.247 338.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.000128 1024 380 500 89856 18.5767 6.82874 73.2722 207.254 306.119 306.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 3.2e-05 1024 110 1350 188928 111.825 26.8657 439.476 834.369 1412.76 1412.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 430 0.001024 512 97 300 8640 0.999072 0.38416 2.38195 25.3907 29.2812 29.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 3.2e-05 1024 150 650 596160 42.2192 26.9494 602.97 843.823 1516.1 1516.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 3.2e-05 2048 200 1950 400896 140.427 55.9596 1689.41 1668.86 3554.86 3555.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 0.000256 2048 390 2250 70272 7.08134 256.088 209.544 472.756 472.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1990 0.001024 4096 490 550 16992 2.71469 31.2552 104.145 138.157 138.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 3.2e-05 2048 400 8550 525312 161.695 76.9566 9858.04 2207.52 12304.7 12305.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 260 6.4e-05 1024 56 1200 55296 59.6579 13.4113 80.3741 408.172 561.834 562.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 280 0.000256 2048 62 1650 20736 15.2558 6.96214 74.5486 207.534 304.428 304.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.000128 1024 380 500 87552 18.3985 6.79037 51.5505 204.27 281.195 281.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 3.2e-05 1024 110 1350 184320 111.262 26.7234 306.934 828.306 1283.48 1283.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 430 0.001024 512 97 300 8064 0.96256 0.370688 1.61136 24.0073 27.0838 27.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 3.2e-05 1024 150 650 595584 42.0931 26.9204 431.486 844.15 1344.78 1344.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 3.2e-05 2048 200 1950 400896 140.805 56.0799 1392.09 1669.29 3258.47 3258.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 0.000256 2048 390 2250 70200 7.11283 211.679 209.576 428.411 428.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1990 0.001024 4096 490 550 16848 2.70534 25.4073 103.77 131.924 131.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 3.2e-05 2048 400 8550 521856 162.751 76.9628 8098.35 2208.87 10547.4 10547.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 260 6.4e-05 1024 56 1200 55296 59.7621 13.2768 66.7655 412.961 552.978 553.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 280 0.000256 2048 62 1650 20736 15.4551 7.03898 62.5984 209.301 294.521 294.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.000128 1024 380 500 82944 18.9976 6.78278 41.0924 204.395 271.45 271.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 3.2e-05 1024 110 1350 179712 113.385 26.8668 248.029 834.708 1223.21 1223.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 430 0.001024 512 97 300 8640 1.00448 0.382816 1.7129 25.4844 28.7121 28.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 3.2e-05 1024 150 650 594432 42.1774 26.9373 356.325 836.965 1262.54 1262.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 3.2e-05 2048 200 1950 396288 139.598 55.3761 1304.35 1656.88 3156.4 3156.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 0.000256 2048 390 2250 69984 7.05741 198.751 209.154 415.006 415.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1990 0.001024 4096 490 550 16704 2.68694 24.8279 103.372 130.929 130.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 3.2e-05 2048 400 8550 520704 162.567 77.4522 7592.09 2215.44 10048 10048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 260 6.4e-05 1024 56 1200 36864 60.1902 13.1552 42.9652 397.937 514.46 514.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 280 0.000256 2048 62 1650 18432 15.2346 6.93421 53.8405 204.827 280.961 281.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.000128 1024 380 500 82944 18.0572 6.71754 39.5258 198.28 262.764 262.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 3.2e-05 1024 110 1350 165888 112.101 26.2328 216.42 820.786 1175.76 1175.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 430 0.001024 512 97 300 6912 1.00746 0.379136 1.64931 25.154 28.3178 28.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 3.2e-05 1024 150 650 594432 41.9469 26.952 336.298 842.403 1247.73 1247.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 3.2e-05 2048 200 1950 403200 140.373 55.98 1215.85 1669.39 3081.8 3081.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 0.000256 2048 390 2250 69840 7.04957 181.959 208.959 398.014 398.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1990 0.001024 4096 490 550 16560 2.67459 22.5631 102.986 128.272 128.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 3.2e-05 2048 400 8550 524160 161.263 76.5861 7048.12 2196.76 9483.24 9483.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 260 6.4e-05 1024 56 1200 46080 60.351 13.2309 49.7364 402.268 525.795 525.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 280 0.000256 2048 62 1650 20160 15.5302 7.07549 54.9585 209.648 287.343 287.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.000128 1024 380 500 80640 18.8336 6.74848 35.9454 201.464 263.173 263.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 3.2e-05 1024 110 1350 184320 112.751 26.8837 222.103 834.809 1196.76 1196.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 430 0.001024 512 97 300 5760 0.979104 0.352672 1.59968 23.3794 26.4373 26.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 3.2e-05 1024 150 650 593280 42.1881 26.8838 309.246 837.856 1216.3 1216.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 3.2e-05 2048 200 1950 404480 140.473 56.2442 2326.36 1675.58 4198.88 4199.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 0.000256 2048 390 2250 70320 7.07366 349.874 209.797 566.791 566.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1990 0.001024 4096 490 550 17120 2.71994 41.6974 104.489 148.951 149.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 3.2e-05 2048 400 8550 526080 161.168 76.8991 13522 2205.18 15965.8 15966.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 260 6.4e-05 1024 56 1200 66560 59.616 13.5143 130.434 419.242 623.032 623.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 280 0.000256 2048 62 1650 21120 15.2764 6.97754 103.366 208.045 333.796 333.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000128 1024 380 500 89600 18.9237 6.84032 71.2656 209.685 306.908 307.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 3.2e-05 1024 110 1350 194560 111.124 26.9189 444.86 843.457 1426.58 1426.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 430 0.001024 512 97 300 8960 0.978272 0.38496 2.32115 25.5282 29.3449 29.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 3.2e-05 1024 150 650 596480 42.0424 26.9152 593.391 837.885 1500.37 1500.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 3.2e-05 2048 200 1950 404480 140.229 56.1402 1597.21 1675.45 3469.24 3469.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 0.000256 2048 390 2250 70240 7.06918 239.568 209.466 456.148 456.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1990 0.001024 4096 490 550 16960 2.70858 29.5339 104.041 136.326 136.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 3.2e-05 2048 400 8550 524800 161.935 76.7628 9187.96 2212.11 11639.3 11639.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 260 6.4e-05 1024 56 1200 61440 59.2312 13.3161 83.3274 414.605 570.696 570.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 280 0.000256 2048 62 1650 20480 15.1774 7.07818 69.7266 206.503 298.622 298.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.000128 1024 380 500 87040 18.7802 6.80576 47.4508 206.321 279.542 279.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 3.2e-05 1024 110 1350 194560 110.968 26.8884 304.098 837.839 1280.02 1280.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 430 0.001024 512 97 300 8960 0.98736 0.38544 1.67434 25.5776 28.7574 28.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 3.2e-05 1024 150 650 596480 41.9724 26.8844 404.945 837.728 1311.67 1311.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 3.2e-05 2048 200 1950 399360 140.867 55.9466 1341.06 1670.28 3208.36 3208.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 0.000256 2048 390 2250 70080 7.06627 203.788 209.434 420.333 420.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1990 0.001024 4096 490 550 16800 2.70266 25.1736 103.701 131.619 131.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 3.2e-05 2048 400 8550 522240 161.99 77.386 7861.52 2212.03 10313.4 10313.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 260 6.4e-05 1024 56 1200 61440 59.3244 13.3528 71.5111 412.707 557.114 557.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 280 0.000256 2048 62 1650 19200 15.3563 6.94624 55.8042 206.897 285.131 285.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000128 1024 380 500 84480 19.0636 6.84851 40.4645 206.605 273.174 273.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 3.2e-05 1024 110 1350 184320 110.412 26.4744 246.237 827.968 1211.31 1211.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 430 0.001024 512 97 300 7680 1.02118 0.385824 1.49082 25.6422 28.666 28.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 3.2e-05 1024 150 650 595200 42.0942 26.9138 344.773 837.737 1251.64 1251.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 3.2e-05 2048 200 1950 399360 141.609 56.1213 1237.25 1676.08 3111.25 3111.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 0.000256 2048 390 2250 70080 7.07885 188.598 209.486 405.207 405.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1990 0.001024 4096 490 550 16640 2.68742 23.3102 103.195 129.237 129.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 3.2e-05 2048 400 8550 522240 163.986 77.7876 7247.87 2227.82 9717.97 9718.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 260 6.4e-05 1024 56 1200 61440 59.3631 13.3222 66.9722 416.221 556.093 556.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 280 0.000256 2048 62 1650 20480 15.2355 6.96182 56.9569 206.961 286.245 286.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.000128 1024 380 500 81920 19.3204 6.80525 36.8115 206.643 269.763 269.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 3.2e-05 1024 110 1350 184320 110.424 26.4356 227.588 824.348 1189.01 1189.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 430 0.001024 512 97 300 7680 0.950592 0.370688 1.73078 23.7784 26.9574 27.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 3.2e-05 1024 150 650 596480 42.006 26.8845 319.533 838.116 1226.67 1226.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 3.2e-05 2048 200 1950 384000 141.447 55.126 1139.53 1650.49 2986.79 2986.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 0.000256 2048 390 2250 70000 7.07581 179.537 209.694 396.351 396.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1990 0.001024 4096 490 550 16800 2.72179 21.8353 104.665 129.264 129.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 3.2e-05 2048 400 8550 518400 163.448 77.9222 6947.28 2224.08 9413.21 9413.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 260 6.4e-05 1024 56 1200 51200 60.9792 13.4755 54.3502 413.088 542.107 542.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 280 0.000256 2048 62 1650 19200 15.3726 6.95491 51.486 207.381 281.323 281.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000128 1024 380 500 76800 19.8779 6.81299 33.2327 206.867 266.975 267.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 3.2e-05 1024 110 1350 179200 111.418 26.4765 213.707 828.372 1180.19 1180.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 430 0.001024 512 97 300 3200 0.949856 0.326592 1.32419 21.5111 24.2455 24.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 3.2e-05 1024 150 650 595200 42.0876 27.2729 306.415 838.142 1214.05 1214.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 3.2e-05 2048 200 1980 404480 140.288 56.2236 1888.41 1676.95 3762.07 3762.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 0.000256 2048 390 2280 70304 7.07584 283.028 209.779 499.927 499.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1990 0.001024 4096 490 600 17024 2.72851 36.3411 104.904 144.017 144.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1500 3.2e-05 2048 400 8520 527360 160.489 76.2968 10816.2 2199.67 13253.1 13253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 260 6.4e-05 1024 56 1200 69632 58.8927 13.4883 109.431 418.044 600.075 600.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 280 0.000256 2048 62 1680 22016 15.2923 7.06029 87.2072 209.805 319.494 319.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1020 0.000128 1024 380 480 82944 19.583 6.82771 83.4896 209.098 319.18 319.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 3.2e-05 1024 110 1380 186368 112.57 26.8722 348.535 838.448 1326.64 1326.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 430 0.001024 512 97 300 7680 1.04195 0.38912 1.66026 25.6793 28.8975 29.0131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 3.2e-05 1024 150 660 596480 42.0274 26.8826 477.066 838.843 1384.95 1385.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 3.2e-05 2048 200 1980 403456 140.633 56.1056 1234.33 1675.75 3107.02 3107.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 0.000256 2048 390 2280 70272 7.08608 185.709 209.638 402.477 402.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1990 0.001024 4096 490 600 16960 2.71459 23.7552 104.659 131.173 131.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1500 3.2e-05 2048 400 8520 527360 160.411 76.9304 7054.74 2198.3 9490.88 9491.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 260 6.4e-05 1024 56 1200 69632 58.9741 13.4963 71.9529 417.903 562.545 562.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 280 0.000256 2048 62 1680 21504 15.2971 7.01584 56.5601 209.067 288.069 288.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1020 0.000128 1024 380 480 81920 19.7276 6.82912 79.3672 212.069 318.181 318.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 3.2e-05 1024 110 1380 184320 112.579 26.8239 226.478 835.182 1201.28 1201.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 430 0.001024 512 97 300 7680 1.02778 0.38912 2.25293 25.6894 29.4886 29.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 3.2e-05 1024 150 660 595968 42.0235 26.8864 312.948 837.887 1219.88 1220
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 3.2e-05 2048 200 1980 402432 140.429 55.972 1000.11 1674.24 2870.95 2871.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 0.000256 2048 390 2280 70176 7.06765 150.721 209.614 367.445 367.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1990 0.001024 4096 490 600 16896 2.71677 19.34 104.565 126.664 126.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1500 3.2e-05 2048 400 8520 525312 160.58 76.3773 5724.34 2202.79 8164.58 8165.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 260 6.4e-05 1024 56 1200 61440 59.2922 13.3222 69.8479 412.667 555.351 555.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 280 0.000256 2048 62 1680 21504 15.247 7.01827 46.486 208.603 277.48 277.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1020 0.000128 1024 380 480 79872 19.56 6.80141 82.2948 206.434 315.269 315.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 3.2e-05 1024 110 1380 178176 112.822 26.7284 180.114 833.051 1152.94 1153.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 430 0.001024 512 97 300 6912 1.03235 0.382976 2.11549 25.5481 29.2064 29.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 3.2e-05 1024 150 660 595968 42.0096 26.8854 258.133 838.168 1165.33 1165.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 3.2e-05 2048 200 1980 401408 140.553 55.9776 862.74 1671.75 2731.21 2731.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 0.000256 2048 390 2280 70144 7.10096 130.488 209.625 347.26 347.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1990 0.001024 4096 490 600 16896 2.72093 17.1441 104.742 124.649 124.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1500 3.2e-05 2048 400 8520 526336 160.871 76.4774 4949.29 2206.02 7393.13 7393.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 260 6.4e-05 1024 56 1200 65536 59.7441 13.4819 156.982 418.441 648.865 649.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 280 0.000256 2048 62 1680 21504 15.3433 7.04102 57.718 209.396 289.631 289.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1020 0.000128 1024 380 480 81920 19.7651 6.82835 83.5056 209.25 319.531 319.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 3.2e-05 1024 110 1380 180224 113.102 26.818 157.542 835.929 1133.61 1133.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 430 0.001024 512 97 300 6144 1.01088 0.370336 1.91376 24.0067 27.4318 27.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 3.2e-05 1024 150 660 595968 42.3039 26.8782 665.677 838.645 1573.64 1573.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 3.2e-05 2048 200 1980 404480 140.627 56.1384 2614.21 1676.85 4488.02 4488.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 0.000256 2048 390 2280 70280 7.07104 391.686 209.801 608.601 608.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1990 0.001024 4096 490 600 17000 2.72547 49.7442 104.818 157.331 157.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 3.2e-05 2048 400 8520 527360 160.87 76.5586 14940.5 2200.67 17379.1 17379.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 260 6.4e-05 1024 56 1200 71680 58.8617 13.5537 156.515 419.497 648.641 648.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 280 0.000256 2048 62 1680 22080 15.3594 7.0753 121.18 209.828 353.572 353.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.000128 1024 380 480 83200 19.6461 6.83997 73.8256 209.8 310.293 310.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 3.2e-05 1024 110 1380 184320 113.02 26.9438 482.303 838.492 1460.99 1461.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 430 0.001024 512 97 300 7360 1.03552 0.389504 2.25856 25.5068 29.3227 29.4331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 3.2e-05 1024 150 660 596480 42.1508 26.946 665.471 838.859 1573.56 1573.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 3.2e-05 2048 200 1980 404480 140.43 56.111 1621.89 1677.11 3495.75 3495.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 0.000256 2048 390 2280 70240 7.07789 243.251 209.762 460.134 460.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1990 0.001024 4096 490 600 16960 2.72426 31.6314 104.825 139.224 139.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 3.2e-05 2048 400 8520 527360 160.474 76.4398 9233.39 2203.25 11674.1 11674.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 260 6.4e-05 1024 56 1200 71680 58.7729 13.5127 96.839 419.461 588.796 588.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 280 0.000256 2048 62 1680 21120 15.2683 6.98688 72.3642 208.232 302.982 303.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.000128 1024 380 480 81920 19.7734 6.84646 112.5 209.873 349.181 349.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 3.2e-05 1024 110 1380 184320 112.997 26.914 297.877 850.259 1299.29 1299.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 430 0.001024 512 97 300 7040 1.04483 0.383552 1.46403 25.5366 28.5583 28.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 3.2e-05 1024 150 660 595840 42.0589 26.9178 409.468 842.835 1321.41 1321.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 3.2e-05 2048 200 1980 399360 141.016 56.1211 1306.48 1668.92 3172.73 3172.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 0.000256 2048 390 2280 70200 7.07174 197.432 209.556 414.102 414.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1990 0.001024 4096 490 600 16920 2.71491 25.2109 104.722 132.69 132.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1500 3.2e-05 2048 400 8520 526080 161.288 77.2014 7537.35 2201.61 9977.94 9978.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 260 6.4e-05 1024 56 1200 61440 59.4342 14.3582 68.2626 412.243 554.515 554.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 280 0.000256 2048 62 1680 21120 15.4085 7.03187 59.5059 209.001 291.075 291.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1020 0.000128 1024 380 480 80640 19.5055 6.81165 108.394 206.331 341.226 341.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 3.2e-05 1024 110 1380 176640 113.791 26.8718 234.409 834.424 1209.72 1209.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 430 0.001024 512 97 300 6720 1.04109 0.386624 1.2767 25.5504 28.3869 28.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 3.2e-05 1024 150 660 595200 42.1828 26.9392 335.187 839.212 1243.65 1243.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 3.2e-05 2048 200 1980 404480 140.204 55.9904 1120.43 1676.77 2993.59 2993.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 0.000256 2048 390 2280 70080 7.09018 168.12 209.471 384.725 384.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1990 0.001024 4096 490 600 16800 2.70435 21.6155 104.362 128.726 128.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1500 3.2e-05 2048 400 8520 527360 160.21 76.4733 6414.15 2203.31 8854.63 8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 260 6.4e-05 1024 56 1200 61440 59.2529 13.3229 58.276 412.554 543.622 543.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 280 0.000256 2048 62 1680 20480 15.1859 6.93414 49.3707 206.675 278.294 278.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1020 0.000128 1024 380 480 76800 19.8195 6.80381 99.0589 206.475 332.343 332.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 3.2e-05 1024 110 1380 184320 112.892 26.8798 207.729 838.527 1186.25 1186.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 430 0.001024 512 97 300 6400 1.0727 0.391168 2.64477 25.5847 29.8226 29.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 3.2e-05 1024 150 660 595200 41.966 26.8861 285.276 838.47 1192.72 1192.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 3.2e-05 2048 200 1980 403968 140.311 55.9871 2404.51 1674.31 4275.32 4275.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 0.000256 2048 390 2280 70272 7.07725 360.1 210.304 577.527 577.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1990 0.001024 4096 490 600 16992 2.72794 46.1078 104.832 153.708 153.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 3.2e-05 2048 400 8520 526848 160.643 76.4191 13747.4 2200.66 16185.6 16186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 260 6.4e-05 1024 56 1200 67584 58.9936 13.4475 136.469 416.664 625.791 625.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 280 0.000256 2048 62 1680 21888 15.3191 7.03078 110.035 209.527 342.04 342.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000128 1024 380 480 82944 19.4613 6.82803 67.8585 208.455 302.788 302.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 3.2e-05 1024 110 1380 184320 112.855 26.9064 444.677 843.545 1428.22 1428.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 430 0.001024 512 97 300 7296 1.03923 0.381664 2.1695 25.517 29.2377 29.3478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 3.2e-05 1024 150 660 596352 42.0559 26.9197 612.787 838.876 1520.77 1520.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 3.2e-05 2048 200 1980 402432 140.445 55.9246 1499.41 1674.24 3370.23 3370.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 0.000256 2048 390 2280 70176 7.08003 225.409 209.607 442.143 442.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1990 0.001024 4096 490 600 16896 2.71974 28.5635 104.559 135.885 135.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 3.2e-05 2048 400 8520 525312 160.592 76.486 8559.87 2207.49 11004.9 11005.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 260 6.4e-05 1024 56 1200 61440 59.246 13.3227 78.3716 412.693 563.844 564.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 280 0.000256 2048 62 1680 21504 15.2567 7.04893 68.879 208.606 299.921 300.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.000128 1024 380 480 79872 19.4951 6.79542 41.5733 206.438 274.484 274.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 3.2e-05 1024 110 1380 178176 112.83 26.7353 270.128 835.216 1245.13 1245.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 430 0.001024 512 97 300 6912 1.03018 0.386464 1.50906 25.5506 28.6073 28.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 3.2e-05 1024 150 660 595968 42.0388 27.1781 384.613 838.233 1292.2 1292.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 3.2e-05 2048 200 1980 400896 140.469 55.925 1226.79 1669.1 3092.48 3092.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 0.000256 2048 390 2280 70128 7.07002 185.713 209.462 402.291 402.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1990 0.001024 4096 490 600 16848 2.71638 24.2623 104.485 131.508 131.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 3.2e-05 2048 400 8520 525312 161.556 76.7328 7035.95 2207.94 9482.68 9483.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 260 6.4e-05 1024 56 1200 55296 59.6913 13.4696 57.8412 408.293 539.513 539.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 280 0.000256 2048 62 1680 20736 15.2429 7.02141 54.9418 207.559 284.896 285.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.000128 1024 380 480 78336 19.4577 6.78918 33.2016 204.295 263.935 264.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 3.2e-05 1024 110 1380 175104 112.711 26.5836 217.014 828.425 1184.95 1185.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 430 0.001024 512 97 300 5760 1.03821 0.37248 1.09408 24.0042 26.6386 26.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 3.2e-05 1024 150 660 595584 42.0783 27.2704 313.518 840.001 1223 1223.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 3.2e-05 2048 200 1980 399360 140.018 55.6972 1100.51 1666.48 2962.9 2963.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 0.000256 2048 390 2280 70080 7.07994 166.963 209.611 383.697 383.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1990 0.001024 4096 490 600 16704 2.70954 21.2482 104.055 128.054 128.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 3.2e-05 2048 400 8520 525312 160.86 76.5146 6335 2203.5 8776.36 8776.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 260 6.4e-05 1024 56 1200 61440 59.3002 13.3205 58.2949 412.699 543.823 543.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 280 0.000256 2048 62 1680 19968 15.259 6.93226 47.4163 206.809 276.544 276.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.000128 1024 380 480 79872 19.5714 6.79642 91.5721 206.568 324.687 324.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 3.2e-05 1024 110 1380 172032 112.473 26.4348 191.643 828.039 1158.8 1158.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 430 0.001024 512 97 300 6144 1.01773 0.370688 1.26752 25.1015 27.8832 27.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 3.2e-05 1024 150 660 594432 42.0758 26.8647 281.207 837.324 1187.6 1187.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 3.2e-05 2048 200 1980 399360 140.872 55.9677 953.886 1670.33 2821.25 2821.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 0.000256 2048 390 2280 70080 7.10042 145.502 209.717 362.363 362.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1990 0.001024 4096 490 600 16800 2.72541 19.1779 104.808 126.752 126.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1500 3.2e-05 2048 400 8520 522240 161.974 76.9034 5474.13 2207.78 7921.26 7921.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 260 6.4e-05 1024 56 1200 61440 59.3534 13.3373 50.7385 412.717 536.351 536.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 280 0.000256 2048 62 1680 19200 15.3547 6.94058 39.6128 206.903 268.939 269.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1020 0.000128 1024 380 480 76800 19.8693 6.80083 91.4164 206.607 324.879 325.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 3.2e-05 1024 110 1380 168960 113.044 26.4765 164.642 838.673 1143.05 1143.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 430 0.001024 512 97 300 5760 1.07286 0.387072 1.16048 25.6466 28.3895 28.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 3.2e-05 1024 150 660 595200 42.079 26.9133 245.898 841.948 1156.97 1157.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 3.2e-05 2048 200 1980 403200 140.729 56.0456 2284.44 1672.64 4154.06 4154.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 0.000256 2048 390 2280 70280 7.09888 343.268 210.056 560.467 560.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1990 0.001024 4096 490 600 16968 2.71587 43.7981 104.638 151.194 151.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 3.2e-05 2048 400 8520 526848 161.225 76.4694 13057.9 2216.52 15512.6 15513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 260 6.4e-05 1024 56 1200 71680 58.8717 13.5285 136.71 430.851 640.18 640.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 280 0.000256 2048 62 1680 21952 15.3656 7.05504 105.536 209.342 337.431 337.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000128 1024 380 480 82432 19.7005 6.84352 63.8428 209.284 299.852 300.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 3.2e-05 1024 110 1380 182784 113.315 26.927 416.491 838.656 1395.62 1395.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 430 0.001024 512 97 300 7168 1.05181 0.391296 1.95552 25.5496 29.0779 29.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 3.2e-05 1024 150 660 595840 42.2133 26.9479 579.121 837.525 1485.94 1486.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 3.2e-05 2048 200 1980 401408 140.8 56.0484 1441.27 1673.98 3312.3 3312.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 0.000256 2048 390 2280 70224 7.21357 217.276 209.742 434.276 434.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1990 0.001024 4096 490 600 16912 2.71565 28.4504 104.712 135.92 135.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 3.2e-05 2048 400 8520 525056 161.164 76.8581 8217.71 2208.69 10665.1 10665.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 260 6.4e-05 1024 56 1200 64512 59.0222 13.3632 78.9178 425.84 577.354 577.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 280 0.000256 2048 62 1680 21504 15.3666 7.07434 67.0308 209.639 299.237 299.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000128 1024 380 480 78848 19.7516 6.8144 39.6772 207.105 273.534 273.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 3.2e-05 1024 110 1380 179200 113.364 26.8974 259.801 839.412 1239.69 1239.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 430 0.001024 512 97 300 6272 1.04771 0.378016 1.31875 25.2988 28.1662 28.2769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 3.2e-05 1024 150 660 595840 42.0665 26.9199 366.914 838.206 1274.24 1274.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 3.2e-05 2048 200 1980 403200 140.801 56.0903 1216.45 1673.03 3086.57 3086.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 0.000256 2048 390 2280 70056 7.09424 183.026 209.301 399.465 399.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1990 0.001024 4096 490 600 16800 2.71376 23.3533 104.339 130.449 130.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 3.2e-05 2048 400 8520 524160 162.527 77.1826 6922.94 2209.07 9372.22 9372.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 260 6.4e-05 1024 56 1200 64512 59.9395 13.6286 66.833 418.503 559.118 559.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 280 0.000256 2048 62 1680 21504 15.4304 7.07792 56.2945 209.647 288.579 288.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000128 1024 380 480 80640 19.905 6.83827 35.1979 209.448 271.572 271.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 3.2e-05 1024 110 1380 182784 113.419 26.9783 224.698 836.633 1201.94 1202.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 430 0.001024 512 97 300 6720 1.03923 0.379904 1.25216 25.3286 28.1293 28.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 3.2e-05 1024 150 660 594048 42.2155 26.9276 311.311 836.581 1217.17 1217.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 3.2e-05 2048 200 1980 401408 140.641 56.0845 1063.05 1674.4 2934.39 2934.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 0.000256 2048 390 2280 70112 7.09837 161.189 209.763 378.097 378.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1990 0.001024 4096 490 600 16800 2.71773 21.7378 104.724 129.224 129.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 3.2e-05 2048 400 8520 523264 162.423 77.0425 6074.56 2214.5 8529.05 8529.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 260 6.4e-05 1024 56 1200 57344 58.659 13.2342 52.7958 404.539 529.441 529.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 280 0.000256 2048 62 1680 19712 15.329 6.97293 46.5096 207.553 276.498 276.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.000128 1024 380 480 71680 19.8409 6.86573 27.5012 202.473 256.867 257.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 3.2e-05 1024 110 1380 172032 112.884 26.5162 185.627 827.641 1152.89 1153.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 430 0.001024 512 97 300 5376 1.00512 0.36864 1.19395 23.7271 26.4253 26.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 3.2e-05 1024 150 660 594944 42.0588 26.8984 273.312 837.277 1179.68 1179.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 3.2e-05 2048 200 1980 394240 140.752 55.5065 923.463 1660.61 2780.53 2780.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 0.000256 2048 390 2280 70000 7.14752 141.449 209.65 358.29 358.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1990 0.001024 4096 490 600 16520 2.68902 17.8304 103.537 124.099 124.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 3.2e-05 2048 400 8520 524160 161.665 76.9029 5381.92 2203.91 7824.89 7825.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 260 6.4e-05 1024 56 1200 53760 60.1589 13.2838 44.3819 409.475 527.52 527.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 280 0.000256 2048 62 1680 20160 15.2063 6.92371 41.3559 205.338 268.95 269.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.000128 1024 380 480 71680 20.2507 6.8001 24.9545 204.987 257.177 257.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 3.2e-05 1024 110 1380 161280 113.045 26.3222 154.321 818.264 1112.17 1112.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 430 0.001024 512 97 300 4480 1.0281 0.365952 1.31779 23.7656 26.6057 26.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 3.2e-05 1024 150 660 593600 42.1555 26.8993 243.02 836.266 1148.47 1148.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 3.2e-05 2048 200 1980 403456 140.598 56.0105 2154.47 1677.06 4028.34 4028.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 0.000256 2048 390 2280 70272 7.14957 324.292 209.799 541.281 541.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1990 0.001024 4096 490 600 16960 2.72288 41.7443 104.822 149.33 149.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 3.2e-05 2048 400 8520 527360 160.35 76.5323 11986.6 2200.11 14424.1 14424.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 260 6.4e-05 1024 56 1200 69632 58.9284 13.4902 127.316 418.244 618.186 618.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 280 0.000256 2048 62 1680 21504 15.3083 7.03693 98.7411 209.226 330.441 330.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000128 1024 380 480 81920 19.6633 6.82976 60.6089 209.158 296.44 296.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 3.2e-05 1024 110 1380 184320 112.587 26.8224 401.412 835.83 1376.86 1377.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 430 0.001024 512 97 300 7680 1.03002 0.389888 2.00285 25.6974 29.2482 29.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 3.2e-05 1024 150 660 595968 42.0428 26.8759 553.1 840.018 1462.17 1462.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 3.2e-05 2048 200 1980 401408 140.574 56.0148 1455.69 1671.75 3324.23 3324.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 0.000256 2048 390 2280 70144 7.06912 218.935 209.607 435.654 435.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1990 0.001024 4096 490 600 16896 2.72179 28.6451 104.727 136.136 136.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 3.2e-05 2048 400 8520 526336 160.878 76.6787 7910.24 2206.4 10354.7 10355.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 260 6.4e-05 1024 56 1200 65536 59.5918 13.4883 81.8567 418.202 573.35 573.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 280 0.000256 2048 62 1680 21504 15.315 7.0233 68.0438 209.382 299.894 300.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000128 1024 380 480 81920 19.685 6.83002 41.686 209.225 277.61 277.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 3.2e-05 1024 110 1380 180224 113.096 26.8213 265.691 835.813 1241.64 1241.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 430 0.001024 512 97 300 6144 1.00938 0.370688 1.32131 24.0032 26.8337 26.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 3.2e-05 1024 150 660 595968 42.0159 26.8803 377.981 838.534 1285.54 1285.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 3.2e-05 2048 200 1980 399360 139.974 55.6544 1200.4 1665.12 3061.34 3061.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 0.000256 2048 390 2280 70080 7.0783 180.802 209.462 397.388 397.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1990 0.001024 4096 490 600 16704 2.70106 23.1341 103.974 129.852 129.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 3.2e-05 2048 400 8520 525312 160.821 76.5306 6521.5 2201.98 8961.32 8961.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 260 6.4e-05 1024 56 1200 61440 59.3231 13.3172 64.7925 412.474 550.121 550.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 280 0.000256 2048 62 1680 19968 15.2616 6.95763 52.4288 206.659 281.433 281.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000128 1024 380 480 79872 19.5356 6.79987 34.6352 206.423 267.579 267.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 3.2e-05 1024 110 1380 172032 112.486 26.4397 211.135 824.361 1174.64 1174.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 430 0.001024 512 97 300 6144 1.01338 0.372672 1.33776 25.0902 27.9436 28.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 3.2e-05 1024 150 660 594432 42.0609 26.8625 313.15 838.39 1220.59 1220.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 3.2e-05 2048 200 1980 401408 140.484 55.8716 1112.7 1670.56 2979.82 2979.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 0.000256 2048 390 2280 69888 7.06035 165.889 209.091 382.083 382.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1990 0.001024 4096 490 600 16640 2.70259 21.7691 103.965 128.479 128.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 3.2e-05 2048 400 8520 524288 160.837 76.8789 5801.98 2200.15 8240.33 8240.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 260 6.4e-05 1024 56 1200 65536 59.6307 13.487 64.017 418.027 555.372 555.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 280 0.000256 2048 62 1680 20480 15.4697 7.05107 50.0662 209.547 282.262 282.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.000128 1024 380 480 81920 19.7056 6.83008 33.1331 209.225 269.084 269.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 3.2e-05 1024 110 1380 180224 113.153 26.8227 204.574 837.471 1182.24 1182.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 430 0.001024 512 97 300 6144 1.02019 0.380928 1.34752 25.1327 28.011 28.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 3.2e-05 1024 150 660 595968 41.9921 27.2322 291.208 838.102 1198.66 1198.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 3.2e-05 2048 200 1980 399360 141.622 56.023 1009.98 1676.35 2884.18 2884.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 0.000256 2048 390 2280 69760 7.05331 152.189 208.925 368.213 368.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1990 0.001024 4096 490 600 16640 2.71155 20.0195 104.3 127.074 127.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 3.2e-05 2048 400 8520 527360 160.531 76.9287 5370.27 2200.49 7808.72 7809.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 260 6.4e-05 1024 56 1200 61440 59.3825 13.338 55.2455 412.592 540.769 540.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 280 0.000256 2048 62 1680 20480 15.2346 6.94115 47.9393 206.977 277.223 277.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.000128 1024 380 480 71680 20.4848 6.80182 27.5204 206.567 261.56 261.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 3.2e-05 1024 110 1380 163840 113.618 26.4428 171.117 828.298 1139.7 1139.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 430 0.001024 512 97 300 5120 1.01354 0.364512 1.54022 23.7809 26.8288 26.9414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 3.2e-05 1024 150 660 593920 42.0561 26.8941 265.64 838.118 1172.84 1172.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 3.2e-05 2048 200 1984 396288 142.142 56.1915 1831.29 1685.06 3714.89 3715.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 0.000256 2048 390 2240 70432 7.0792 274.795 209.58 491.498 491.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1990 0.001024 4096 490 576 17120 2.7311 34.3648 104.797 141.935 141.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1500 3.2e-05 2048 400 8512 526336 166.256 76.3778 10640.8 2220.26 13104.2 13104.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 260 6.4e-05 1024 56 1216 61440 60.24 13.4809 96.1934 431.987 602.116 602.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 280 0.000256 2048 62 1664 19712 15.5354 7.03907 76.7557 209.631 309.091 309.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1020 0.000128 1024 380 512 86016 19.2483 6.82931 85.6205 208.918 320.863 321.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 3.2e-05 1024 110 1408 190464 111.866 27.1401 354.059 837.741 1331.03 1331.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 430 0.001024 512 97 320 8192 1.01107 0.388928 1.7192 25.6699 28.9172 29.0287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 3.2e-05 1024 150 704 597248 42.0321 26.8849 498.616 838.05 1412.59 1412.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 3.2e-05 2048 200 1984 395264 142.424 56.1431 1174.86 1675.53 3049.16 3049.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 0.000256 2048 390 2240 70400 7.08838 176.746 209.582 393.461 393.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1990 0.001024 4096 490 576 17088 2.72589 22.5625 104.8 130.129 130.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1500 3.2e-05 2048 400 8512 526336 160.845 76.6399 6810.49 2223.77 9272.23 9272.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 260 6.4e-05 1024 56 1216 61440 60.2786 13.5077 62.62 431.668 568.291 568.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 280 0.000256 2048 62 1664 19456 15.5123 7.0151 49.6187 209.028 281.307 281.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1020 0.000128 1024 380 512 86016 19.2912 6.83005 82.4312 208.97 317.716 317.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 3.2e-05 1024 110 1408 188416 111.778 26.8898 225.472 835.066 1199.42 1199.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 430 0.001024 512 97 320 8192 1.01462 0.388032 2.4249 25.6843 38.1333 38.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 3.2e-05 1024 150 704 596992 42.0207 26.8779 322.192 837.773 1229 1229.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 3.2e-05 2048 200 1984 393216 142.588 56.027 965.693 1674 2838.51 2838.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 0.000256 2048 390 2240 70368 7.14781 145.566 209.767 362.524 362.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1990 0.001024 4096 490 576 16992 2.71002 18.4745 104.525 125.751 125.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1500 3.2e-05 2048 400 8512 525312 160.586 76.3524 5632.74 2202.93 8073.08 8073.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 260 6.4e-05 1024 56 1216 55296 60.316 13.321 47.6115 412.566 534.024 534.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 280 0.000256 2048 62 1664 19200 15.4686 7.00621 40.7407 208.576 271.917 272.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1020 0.000128 1024 380 512 82944 19.2501 6.79914 84.3159 206.407 316.958 317.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 3.2e-05 1024 110 1408 184320 111.698 26.7242 183.906 837.155 1159.69 1159.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 430 0.001024 512 97 320 7680 1.01552 0.383136 2.37974 25.5486 29.4526 29.5619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 3.2e-05 1024 150 704 596736 41.9807 26.8876 267.758 838.11 1174.87 1174.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 3.2e-05 2048 200 1984 393216 142.395 55.9636 832.429 1670.67 2701.66 2701.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 0.000256 2048 390 2240 70272 7.0881 125.497 209.537 342.166 342.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1990 0.001024 4096 490 576 17024 2.72093 16.1327 104.815 123.71 123.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1500 3.2e-05 2048 400 8512 526336 160.866 76.4869 4858.63 2204.62 7301.09 7301.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 260 6.4e-05 1024 56 1216 57344 61.075 13.4926 135.499 417.819 628.098 628.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 280 0.000256 2048 62 1664 19456 15.517 7.02605 36.2097 209.234 268.113 268.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1020 0.000128 1024 380 512 86016 19.3122 6.83213 86.0327 209.176 321.546 321.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 3.2e-05 1024 110 1408 188416 111.799 26.824 162.723 839.674 1141.24 1141.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 430 0.001024 512 97 320 7168 0.982016 0.370688 2.25341 25.0922 28.8207 28.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 3.2e-05 1024 150 704 596992 42.3133 26.8796 687.781 837.975 1595.08 1595.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 3.2e-05 2048 200 1984 395520 142.642 56.1773 2468.75 1676.61 4344.37 4344.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 0.000256 2048 390 2240 70440 7.07789 370.838 209.831 587.791 587.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1990 0.001024 4096 490 576 17120 2.73408 46.3933 104.917 154.086 154.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 3.2e-05 2048 400 8512 526720 161.461 76.4982 14325.6 2202.78 16766.8 16767.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 260 6.4e-05 1024 56 1216 64000 60.1579 13.5304 135.885 424.7 634.486 634.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 280 0.000256 2048 62 1664 19520 15.6332 7.05699 102.501 209.8 335.117 335.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.000128 1024 380 512 85760 19.394 6.84307 73.943 209.77 310.13 310.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 3.2e-05 1024 110 1408 189440 112.098 26.9481 477.024 838.479 1454.77 1454.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 430 0.001024 512 97 320 7680 1.00931 0.389696 2.33091 25.5051 29.3673 29.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 3.2e-05 1024 150 704 597440 42.157 26.9558 673.218 838.934 1581.39 1581.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 3.2e-05 2048 200 1984 394240 142.903 56.0784 1499.39 1676.93 3375.5 3375.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 0.000256 2048 390 2240 70400 7.08813 225.842 209.803 442.776 442.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1990 0.001024 4096 490 576 17040 2.71974 28.7724 104.716 136.251 136.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 3.2e-05 2048 400 8512 526080 161.558 76.5623 8691.62 2207.38 11137.6 11138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 260 6.4e-05 1024 56 1216 61440 60.5949 13.8447 80.125 419.426 574.205 574.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 280 0.000256 2048 62 1664 18560 15.5171 6.97648 59.9103 208.213 290.749 290.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.000128 1024 380 512 84480 19.4906 6.84403 112.322 209.847 348.686 348.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 3.2e-05 1024 110 1408 189440 112.098 26.9285 292.918 838.51 1270.67 1270.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 430 0.001024 512 97 320 7680 1.01408 0.382432 1.63571 25.5369 28.6934 28.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 3.2e-05 1024 150 704 597120 42.0426 26.9276 412.802 838.527 1320.44 1320.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 3.2e-05 2048 200 1984 391680 142.873 56.1856 1229.94 1670.35 3099.55 3099.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 0.000256 2048 390 2240 70320 7.07222 186.863 209.715 403.698 403.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1990 0.001024 4096 490 576 17040 2.72669 23.468 104.937 131.177 131.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1500 3.2e-05 2048 400 8512 526080 161.266 76.757 7185.82 2202.12 9626.48 9627.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 260 6.4e-05 1024 56 1216 53760 60.8294 13.3432 58.4779 412.642 545.507 545.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 280 0.000256 2048 62 1664 19200 15.5989 7.02598 51.3814 209.214 283.345 283.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1020 0.000128 1024 380 512 80640 19.4945 6.81526 104.749 206.487 337.733 337.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 3.2e-05 1024 110 1408 184320 112.753 26.8745 234.077 837.452 1211.38 1211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 430 0.001024 512 97 320 7680 1.01757 0.38352 1.30627 25.5653 28.4006 28.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 3.2e-05 1024 150 704 596160 42.2025 26.9367 338.422 837.829 1245.52 1245.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 3.2e-05 2048 200 1984 394240 142.594 56.0191 1064.18 1677.31 2940.31 2940.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 0.000256 2048 390 2240 70240 7.07392 159.686 209.583 376.387 376.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1990 0.001024 4096 490 576 16960 2.71552 21.0537 104.718 128.532 128.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1500 3.2e-05 2048 400 8512 524800 161.888 76.79 6165.68 2214.29 8619.17 8619.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 260 6.4e-05 1024 56 1216 51200 60.861 13.3183 48.3427 412.72 535.462 535.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 280 0.000256 2048 62 1664 17920 15.4145 6.9632 41.8185 206.718 271.046 271.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1020 0.000128 1024 380 512 81920 19.2858 6.81062 102.03 206.531 334.856 335.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 3.2e-05 1024 110 1408 184320 112.839 26.8805 202.324 838.644 1180.91 1181.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 430 0.001024 512 97 320 7680 1.02214 0.385024 1.33341 25.5881 28.4551 28.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 3.2e-05 1024 150 704 596480 41.9835 26.8854 291.906 838.613 1199.52 1199.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 3.2e-05 2048 200 1984 390400 142.622 55.8528 962.522 1667.15 2828.34 2828.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 0.000256 2048 390 2240 70200 7.08198 145.73 209.606 362.463 362.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1990 0.001024 4096 490 576 16800 2.7015 19.1611 104.082 125.989 126.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1500 3.2e-05 2048 400 8512 524800 162.208 76.8173 5648.75 2211.1 8099.38 8099.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 260 6.4e-05 1024 56 1216 51200 61.0682 13.353 44.0879 417.029 535.748 535.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 280 0.000256 2048 62 1664 17600 15.542 6.9591 38.0246 206.848 267.5 267.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1020 0.000128 1024 380 512 83200 19.2685 6.81555 112.154 206.6 345.023 345.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 3.2e-05 1024 110 1408 179200 111.649 26.6067 180.005 829.743 1148.22 1148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 430 0.001024 512 97 320 6400 1.07437 0.387296 2.97811 25.6125 30.185 30.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 3.2e-05 1024 150 704 595200 42.2118 26.9414 266.29 837.88 1173.45 1173.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 3.2e-05 2048 200 1984 394752 142.415 56.0635 2278.26 1674.43 4151.37 4151.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 0.000256 2048 390 2240 70416 7.07862 342.4 209.832 559.359 559.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1990 0.001024 4096 490 576 17088 2.72307 42.9995 104.81 150.576 150.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 3.2e-05 2048 400 8512 526080 161.321 76.5501 13258.5 2207.7 15704.6 15705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 260 6.4e-05 1024 56 1216 61440 59.9696 13.4488 121.875 416.754 612.263 612.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 280 0.000256 2048 62 1664 19584 15.5443 7.03462 94.6177 209.527 326.851 326.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000128 1024 380 512 84480 19.3348 6.82992 67.8828 208.456 302.686 302.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 3.2e-05 1024 110 1408 190464 111.845 26.9157 446.392 837.301 1422.68 1422.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 430 0.001024 512 97 320 7680 1.0063 0.389632 2.21731 25.5171 29.2631 29.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 3.2e-05 1024 150 704 597120 42.0675 26.9189 626.19 838.687 1534 1534.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 3.2e-05 2048 200 1984 393216 142.524 55.9407 1419.17 1674.05 3291.88 3292.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 0.000256 2048 390 2240 70368 7.11437 214.205 209.735 431.098 431.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1990 0.001024 4096 490 576 16992 2.71338 26.9496 104.53 134.234 134.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 3.2e-05 2048 400 8512 525312 160.587 76.5319 8265.3 2202.56 10705.5 10705.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 260 6.4e-05 1024 56 1216 55296 60.3173 13.4 68.7908 412.515 555.235 555.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 280 0.000256 2048 62 1664 19200 15.4598 6.9849 58.9484 208.578 290.097 290.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.000128 1024 380 512 82944 19.1869 6.84288 42.5559 206.413 275.192 275.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 3.2e-05 1024 110 1408 184320 111.727 26.7284 272.006 836.26 1246.94 1247.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 430 0.001024 512 97 320 7680 1.01405 0.38416 1.54064 25.5503 28.6163 28.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 3.2e-05 1024 150 704 596736 41.9975 26.88 393.629 838.053 1300.69 1300.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 3.2e-05 2048 200 1984 391680 142.726 55.9232 1159.36 1668.86 3027.08 3027.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 0.000256 2048 390 2240 70272 7.1231 176.154 209.452 392.775 392.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1990 0.001024 4096 490 576 16992 2.72179 22.1869 104.716 129.667 129.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 3.2e-05 2048 400 8512 525312 161.547 76.7129 6778.37 2207.44 9224.58 9224.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 260 6.4e-05 1024 56 1216 55296 59.668 13.3463 56.7762 408.246 538.252 538.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 280 0.000256 2048 62 1664 18432 15.4747 6.9673 46.7886 207.533 276.894 277.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.000128 1024 380 512 78336 19.4608 6.78298 32.3397 204.27 263.038 263.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 3.2e-05 1024 110 1408 184320 111.226 26.5881 221.508 828.379 1187.92 1188.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 430 0.001024 512 97 320 6912 0.991552 0.370976 1.29171 24.0085 26.7934 26.9025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 3.2e-05 1024 150 704 596736 42.0686 26.9221 320.092 837.535 1226.75 1226.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 3.2e-05 2048 200 1984 387072 143.032 55.6504 1017.26 1664.86 2881 2881.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 0.000256 2048 390 2240 70272 7.08038 155.674 209.574 372.373 372.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1990 0.001024 4096 490 576 16896 2.70995 19.7651 104.453 126.972 127.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 3.2e-05 2048 400 8512 525312 160.828 76.8617 5978.29 2201.6 8418.09 8418.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 260 6.4e-05 1024 56 1216 49152 61.1972 13.3219 44.7606 412.351 531.847 532.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 280 0.000256 2048 62 1664 18432 15.3959 6.93386 42.1013 206.628 271.189 271.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.000128 1024 380 512 79872 19.559 6.79882 89.5731 206.393 322.512 322.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 3.2e-05 1024 110 1408 172032 112.512 26.4896 182.567 825.327 1147.12 1147.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 430 0.001024 512 97 320 6144 1.0288 0.377376 1.28314 25.0927 27.9139 28.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 3.2e-05 1024 150 704 595968 42.0924 26.8623 282.139 836.617 1187.85 1187.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 3.2e-05 2048 200 1984 391680 142.691 55.9031 904.153 1669.09 2772.03 2772.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 0.000256 2048 390 2240 70080 7.0656 136.24 209.189 352.538 352.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1990 0.001024 4096 490 576 16800 2.70563 17.7791 104.201 124.729 124.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1500 3.2e-05 2048 400 8512 522240 161.996 77.2502 5269.62 2206.64 7715.99 7716.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 260 6.4e-05 1024 56 1216 46080 61.7852 13.3325 37.1635 412.481 524.972 525.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 280 0.000256 2048 62 1664 17280 15.5515 6.95853 35.2189 206.754 264.613 264.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1020 0.000128 1024 380 512 76800 19.8785 6.80957 89.3351 206.455 322.662 322.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 3.2e-05 1024 110 1408 168960 112.979 26.4719 159.267 828.243 1127.18 1127.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 430 0.001024 512 97 320 7680 1.04806 0.38768 1.4175 25.6295 28.6076 28.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 3.2e-05 1024 150 704 595200 42.0685 26.9047 249.779 837.125 1156.01 1156.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 3.2e-05 2048 200 1984 394240 142.702 56.0312 2131.49 1674.31 4004.74 4004.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 0.000256 2048 390 2240 70392 7.07194 320.663 209.801 537.58 537.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1990 0.001024 4096 490 576 17080 2.72528 40.5507 104.813 148.131 148.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 3.2e-05 2048 400 8512 525952 162.081 76.5925 12346.2 2206.66 14792 14792.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 260 6.4e-05 1024 56 1216 60928 60.6545 13.5262 111.658 418.814 604.871 605.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 280 0.000256 2048 62 1664 19264 15.6158 7.04506 87.7786 209.55 320.117 320.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000128 1024 380 512 86016 19.3205 6.8456 64.2383 209.494 300.081 300.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 3.2e-05 1024 110 1408 189952 112.072 26.929 414.84 843.387 1397.46 1397.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 430 0.001024 512 97 320 7616 1.01773 0.384672 1.87523 25.5671 28.9718 29.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 3.2e-05 1024 150 704 596736 42.2075 26.944 582.141 843.01 1494.44 1494.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 3.2e-05 2048 200 1984 394240 142.502 56.0805 1354.27 1674.44 3227.49 3227.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 0.000256 2048 390 2240 70336 7.07277 204.001 209.734 420.852 420.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1990 0.001024 4096 490 576 17024 2.72253 26.3171 104.808 133.892 133.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 3.2e-05 2048 400 8512 525056 161.146 77.0163 7861.31 2206.32 10306.3 10306.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 260 6.4e-05 1024 56 1216 57344 60.2735 13.361 68.2592 414.098 556.204 556.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 280 0.000256 2048 62 1664 18816 15.61 7.04019 55.4156 209.691 287.885 287.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000128 1024 380 512 82432 19.3471 6.81776 40.1352 207.166 273.647 273.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 3.2e-05 1024 110 1408 186368 112.632 26.894 259.03 837.282 1236.05 1236.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 430 0.001024 512 97 320 7168 1.00234 0.376992 1.3559 25.3038 28.1676 28.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 3.2e-05 1024 150 704 596736 42.0774 26.9218 371.299 840.799 1281.23 1281.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 3.2e-05 2048 200 1984 392448 143.397 56.066 1140.62 1674.28 3014.56 3014.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 0.000256 2048 390 2240 70224 7.07258 173.009 209.542 389.668 389.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1990 0.001024 4096 490 576 16968 2.72451 22.2821 104.797 129.846 129.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 3.2e-05 2048 400 8512 524160 162.515 77.158 6649.37 2209.38 9098.92 9099.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 260 6.4e-05 1024 56 1216 53760 61.6357 13.5271 54.7682 418.964 549.106 549.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 280 0.000256 2048 62 1664 18816 15.677 7.05162 47.331 209.807 280 280.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000128 1024 380 512 86016 19.3534 6.83824 35.8249 209.602 271.804 271.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 3.2e-05 1024 110 1408 182784 113.327 26.9481 215.686 839.621 1195.8 1195.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 430 0.001024 512 97 320 6720 1.02253 0.379072 1.26509 25.3426 28.1366 28.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 3.2e-05 1024 150 704 595392 42.1958 26.9246 315.497 837.154 1221.9 1222.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 3.2e-05 2048 200 1984 394240 142.312 55.943 1005.43 1673.43 2877.31 2877.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 0.000256 2048 390 2240 70112 7.07718 151.531 209.27 367.923 367.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1990 0.001024 4096 490 576 16800 2.70938 18.5566 104.127 125.435 125.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 3.2e-05 2048 400 8512 523264 162.423 77.2205 5813.66 2220.68 8274.47 8274.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 260 6.4e-05 1024 56 1216 43008 60.8138 13.2342 38.3939 413.034 525.698 525.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 280 0.000256 2048 62 1664 17920 15.4979 7.02707 39.1299 207.432 269.217 269.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.000128 1024 380 512 78848 19.0712 6.75302 29.5627 202.348 257.918 258.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 3.2e-05 1024 110 1408 172032 112.913 26.5155 178.531 827.147 1145.33 1145.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 430 0.001024 512 97 320 5376 1.02192 0.368736 1.22205 23.722 26.4608 26.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 3.2e-05 1024 150 704 594944 42.0506 26.8621 276.797 836.755 1182.59 1182.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 3.2e-05 2048 200 1984 385280 143.016 55.5503 870.799 1660.47 2730.03 2730.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 0.000256 2048 390 2240 70000 7.05946 133.55 209.339 349.993 350.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1990 0.001024 4096 490 576 16800 2.71437 16.1517 104.689 123.598 123.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 3.2e-05 2048 400 8512 524160 161.603 76.9439 5174.46 2203.48 7616.98 7617.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 260 6.4e-05 1024 56 1216 53760 60.1806 13.3898 42.8754 409.512 526.17 526.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 280 0.000256 2048 62 1664 15680 15.5914 6.93248 31.7286 205.341 259.718 259.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.000128 1024 380 512 80640 19.2975 6.79546 27.8445 204.987 259.109 259.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 3.2e-05 1024 110 1408 161280 113.047 26.5789 149.595 818.286 1107.72 1107.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 430 0.001024 512 97 320 4480 1.04499 0.365696 1.34387 23.7587 26.6422 26.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 3.2e-05 1024 150 704 593600 42.1509 26.8945 247.103 836.265 1152.54 1152.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 3.2e-05 2048 200 1984 395264 142.424 56.0959 2104.27 1675.5 3978.49 3978.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 0.000256 2048 390 2240 70400 7.13126 315.321 209.644 532.14 532.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1990 0.001024 4096 490 576 17088 2.72794 40.0195 104.798 147.59 147.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 3.2e-05 2048 400 8512 526336 160.833 76.5166 11847.6 2219.53 14305 14305.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 260 6.4e-05 1024 56 1216 61440 60.3003 13.7216 113.512 433.662 621.408 621.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 280 0.000256 2048 62 1664 19456 15.5137 7.00973 88.6637 209.033 320.35 320.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000128 1024 380 512 86016 19.2229 7.05626 64.2039 208.966 299.634 299.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 3.2e-05 1024 110 1408 188416 111.806 26.8227 409.498 835.061 1388.17 1388.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 430 0.001024 512 97 320 8192 1.0143 0.38816 2.10438 25.6899 29.3282 29.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 3.2e-05 1024 150 704 596992 42.0126 26.9873 584.331 837.764 1491.23 1491.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 3.2e-05 2048 200 1984 393216 142.418 55.9433 1402.29 1670.24 3271.1 3271.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 0.000256 2048 390 2240 70272 7.07174 210.832 209.412 427.361 427.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1990 0.001024 4096 490 576 17024 2.72845 26.9108 105.172 134.856 134.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 3.2e-05 2048 400 8512 526336 160.871 76.6304 7675.59 2205.62 10119.2 10119.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 260 6.4e-05 1024 56 1216 57344 60.919 13.5208 71.878 417.767 564.301 564.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 280 0.000256 2048 62 1664 19456 15.5328 7.02669 60.402 209.207 292.297 292.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000128 1024 380 512 86016 19.2319 6.82803 43.5306 209.067 278.847 279.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 3.2e-05 1024 110 1408 188416 111.868 26.8217 274.695 835.162 1248.77 1248.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 430 0.001024 512 97 320 7168 0.984416 0.370688 1.54595 23.9933 27.0211 27.1344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 3.2e-05 1024 150 704 596992 42.0173 26.8837 392.084 840.235 1301.35 1301.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 3.2e-05 2048 200 1984 387072 143.095 55.6954 1142.97 1664.85 3006.81 3006.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 0.000256 2048 390 2240 70272 7.07987 174.051 209.576 390.753 390.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1990 0.001024 4096 490 576 16896 2.7095 22.1841 104.463 129.399 129.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 3.2e-05 2048 400 8512 525312 160.878 76.5172 6308.12 2201.68 8747.71 8748.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 260 6.4e-05 1024 56 1216 49152 61.2037 13.3212 51.3877 412.468 538.599 538.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 280 0.000256 2048 62 1664 18432 15.3838 6.9288 47.9963 206.633 277.071 277.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000128 1024 380 512 79872 19.5382 6.7985 34.6382 206.389 267.554 267.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 3.2e-05 1024 110 1408 172032 112.458 26.4294 207.871 827.273 1174.26 1174.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 430 0.001024 512 97 320 6144 1.02701 0.371968 1.40387 25.0851 28.0203 28.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 3.2e-05 1024 150 704 595968 42.061 26.8657 324.747 836.696 1230.51 1230.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 3.2e-05 2048 200 1984 393216 142.447 55.8961 1064.6 1670.53 2933.68 2933.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 0.000256 2048 390 2240 70144 7.08454 159.656 209.413 376.201 376.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1990 0.001024 4096 490 576 16896 2.72794 20.4104 104.799 127.983 128.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 3.2e-05 2048 400 8512 524288 160.836 76.3458 5637.07 2199.49 8074.26 8074.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 260 6.4e-05 1024 56 1216 49152 62.174 13.4855 47.2878 418.019 541.181 541.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 280 0.000256 2048 62 1664 18432 15.6576 7.03488 44.7354 209.546 277.103 277.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.000128 1024 380 512 81920 19.6935 6.83424 32.9295 209.224 268.868 269.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 3.2e-05 1024 110 1408 180224 113.099 26.8268 200.087 839.215 1179.45 1179.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 430 0.001024 512 97 320 6144 1.0167 0.372736 1.38202 25.1345 28.0321 28.1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 3.2e-05 1024 150 704 595968 42.0253 26.8913 299.204 838.024 1206.28 1206.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 3.2e-05 2048 200 1984 389120 143.874 56.0748 968.715 1677.6 2846.47 2846.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 0.000256 2048 390 2240 70080 7.10656 146.769 209.584 363.504 363.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1990 0.001024 4096 490 576 16640 2.70333 18.3823 103.856 124.983 125.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 3.2e-05 2048 400 8512 522240 164.012 77.8476 5169.42 2229.6 7641.39 7641.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 260 6.4e-05 1024 56 1216 40960 62.6865 15.01 37.5247 412.93 528.366 528.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 280 0.000256 2048 62 1664 17920 15.4757 6.94864 41.0317 207.148 270.73 270.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.000128 1024 380 512 81920 19.3411 6.80243 30.2922 206.801 263.419 263.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 3.2e-05 1024 110 1408 163840 113.572 26.4377 168.427 829.188 1137.85 1138.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 430 0.001024 512 97 320 5120 1.02813 0.364544 1.55933 23.7912 26.8747 26.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 3.2e-05 1024 150 704 596480 42.0194 26.8888 276.96 839.068 1185.07 1185.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 3.2e-05 2048 200 1984 380928 142.264 55.0754 895.121 1648.87 2741.52 2741.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 0.000256 2048 390 2240 69888 7.10339 137.108 209.115 353.372 353.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1990 0.001024 4096 490 576 16512 2.68691 17.6344 103.425 123.79 123.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 3.2e-05 2048 400 8512 522240 160.774 76.1732 4733.65 2196.69 7167.78 7168.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 260 6.4e-05 1024 56 1216 24576 62.4962 13.1871 22.5041 396.119 494.511 494.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 280 0.000256 2048 62 1664 18432 15.4325 6.9464 39.1491 207.144 268.804 268.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.000128 1024 380 512 73728 19.1463 6.73898 26.5822 198.408 251.059 251.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 3.2e-05 1024 110 1408 172032 112.484 26.4458 165.297 824.665 1129.12 1129.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 430 0.001024 512 97 320 6144 1.04352 0.376064 1.70755 25.2167 28.4706 28.5864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 3.2e-05 1024 150 704 595968 42.0652 26.8665 261.462 836.859 1167.38 1167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 3.2e-05 2048 200 2048 390656 144.277 56.0809 2209.03 1675.59 4085.2 4085.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1860 0.000256 2048 390 2304 70240 7.06819 280.297 209.634 497.046 497.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1990 0.001024 4096 490 640 16880 2.72886 63.1548 104.852 170.782 170.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1500 3.2e-05 2048 400 8576 526336 161.241 76.8228 10626.5 2205.65 13070.7 13071.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 260 6.4e-05 1024 56 1280 25600 66.1535 13.5148 68.8208 419.244 567.953 568.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 280 0.000256 2048 62 1664 16640 15.8901 7.04141 107.018 209.613 339.694 339.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1020 0.000128 1024 380 512 68096 21.4035 6.83427 75.9641 209.62 314.013 314.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 380 3.2e-05 1024 110 1408 182272 114.466 26.9126 550.612 837.843 1530.07 1530.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 430 0.001024 512 97 384 7680 1.02154 0.38912 3.00202 25.6557 30.2018 30.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1770 3.2e-05 1024 150 768 593024 42.6221 26.9206 976.554 838.291 1884.53 1884.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 3.2e-05 2048 200 2048 390144 143.542 56.0568 2095.73 1675.44 3970.97 3971.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 0.000256 2048 390 2304 70208 7.07946 315.299 209.628 532.049 532.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1990 0.001024 4096 490 640 16864 2.72986 42.0987 104.839 149.712 149.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1500 3.2e-05 2048 400 8576 525824 161.01 76.8593 11926.7 2206.51 14371.6 14372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 260 6.4e-05 1024 56 1280 24576 65.7909 13.4853 47.0756 417.826 544.401 544.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 280 0.000256 2048 62 1664 16640 15.7826 7.03693 73.2373 209.638 305.827 305.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1020 0.000128 1024 380 512 67584 21.3124 6.83226 73.664 208.931 310.935 311.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 380 3.2e-05 1024 110 1408 182272 113.012 26.8823 391.357 837.772 1369.24 1369.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 430 0.001024 512 97 384 7680 1.02426 0.3904 2.20874 25.669 29.4205 29.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 3.2e-05 1024 150 768 592896 42.0455 26.8895 608.9 838.077 1516.05 1516.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 3.2e-05 2048 200 2048 389120 143.93 56.1209 1350.34 1677.13 3227.73 3227.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 0.000256 2048 390 2304 70144 7.09734 204.587 209.682 421.409 421.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1990 0.001024 4096 490 640 16832 2.72998 27.912 104.936 135.621 135.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1500 3.2e-05 2048 400 8576 525312 161.945 77.3457 7720.41 2215.45 10175.6 10176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 260 6.4e-05 1024 56 1280 24576 65.8887 13.4943 31.3673 418.186 529.147 529.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 280 0.000256 2048 62 1664 16384 15.7822 7.01798 47.0916 209.236 279.254 279.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1020 0.000128 1024 380 512 67584 21.3577 6.83792 70.6836 209.178 308.245 308.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 380 3.2e-05 1024 110 1408 180224 113.182 26.8211 252.299 838.998 1231.52 1231.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 430 0.001024 512 97 384 7680 1.03014 0.38912 2.87498 25.7024 30.1232 30.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 3.2e-05 1024 150 768 592384 42.123 26.8824 395.39 838.64 1303.17 1303.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 3.2e-05 2048 200 2048 387072 143.933 55.9542 1097.89 1673.07 2971.06 2971.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 0.000256 2048 390 2304 70080 7.07584 166.607 209.42 383.149 383.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1990 0.001024 4096 490 640 16800 2.73194 22.2945 104.854 129.925 129.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1500 3.2e-05 2048 400 8576 523776 161.782 77.3965 6266.91 2210.97 8717.59 8718.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 260 6.4e-05 1024 56 1280 18432 65.8971 13.3168 20.0739 412.359 511.863 512.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 280 0.000256 2048 62 1664 16128 15.72 7.07491 39.5667 208.461 270.951 271.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1020 0.000128 1024 380 512 64512 21.2876 6.79731 67.0869 206.289 301.656 301.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 380 3.2e-05 1024 110 1408 178176 112.81 26.7616 202.905 832.671 1175.37 1175.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 430 0.001024 512 97 384 6912 1.03562 0.385024 2.74573 25.542 29.8397 29.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 3.2e-05 1024 150 768 592128 42.0737 27.0397 322.03 837.588 1228.87 1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 3.2e-05 2048 200 2048 385024 144.151 55.89 972.652 1670.42 2843.32 2843.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 0.000256 2048 390 2304 70016 7.07146 148.56 209.337 365.012 365.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1990 0.001024 4096 490 640 16768 2.73213 20.3193 104.847 127.942 128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1500 3.2e-05 2048 400 8576 524288 162.75 77.0625 5606.22 2215.17 8061.7 8062.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 260 6.4e-05 1024 56 1280 24576 65.8813 14.6575 23.8894 417.877 522.518 522.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 280 0.000256 2048 62 1664 16384 15.8003 7.02694 35.6697 209.233 267.861 267.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1020 0.000128 1024 380 512 65536 21.5878 6.83158 66.9868 209.086 304.683 304.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 380 3.2e-05 1024 110 1408 180224 113.09 26.8236 183.458 835.262 1158.85 1159.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 430 0.001024 512 97 384 6144 1.00982 0.370688 2.64112 24.0021 28.155 28.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 3.2e-05 1024 150 768 591872 42.1668 26.8863 288.235 841.71 1199.13 1199.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 3.2e-05 2048 200 2048 389120 143.651 56.0131 902.122 1676.97 2778.95 2779.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 0.000256 2048 390 2304 70080 7.07789 135.361 209.721 352.202 352.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1990 0.001024 4096 490 640 16640 2.70557 18.4976 104.55 125.796 125.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1500 3.2e-05 2048 400 8576 524800 161.938 77.3174 5146.69 2217.99 7604.42 7604.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 260 6.4e-05 1024 56 1280 20480 65.5685 13.3202 18.5944 412.61 510.298 510.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 280 0.000256 2048 62 1664 15360 15.6465 6.94886 30.5276 206.693 259.945 260.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1020 0.000128 1024 380 512 61440 21.613 6.79808 67.2445 206.498 302.336 302.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 380 3.2e-05 1024 110 1408 174080 113.875 26.8853 162.232 838.544 1141.76 1141.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 430 0.001024 512 97 384 6400 1.04899 0.383584 2.83216 25.589 29.9817 30.0925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1770 3.2e-05 1024 150 768 592640 42.0364 26.8821 265.908 838.503 1173.46 1173.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 3.2e-05 2048 200 2048 380928 144.28 55.7425 815.061 1666.41 2681.7 2681.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 0.000256 2048 390 2304 69888 7.06355 125.08 209.332 341.518 341.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1990 0.001024 4096 490 640 16704 2.72595 17.8443 104.936 125.55 125.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1500 3.2e-05 2048 400 8576 522240 163.137 77.4028 4733.34 2220.19 7194.58 7195.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 260 6.4e-05 1024 56 1280 12288 67.3267 13.3205 11.8855 412.8 505.547 505.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 280 0.000256 2048 62 1664 15360 15.6757 6.93146 28.5236 206.826 258.089 258.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1020 0.000128 1024 380 512 61440 21.6602 6.80198 67.2334 206.58 302.464 302.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 380 3.2e-05 1024 110 1408 172032 112.502 26.5564 148.088 825.011 1112.39 1112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 430 0.001024 512 97 384 6144 1.02867 0.372736 2.85405 25.1004 29.4856 29.5974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1770 3.2e-05 1024 150 768 591360 42.1165 26.8639 245.356 840.709 1155.18 1155.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 3.2e-05 2048 200 2048 387072 143.91 55.9616 781.092 1674.34 2655.51 2655.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 0.000256 2048 390 2304 69888 7.06355 117.927 209.365 334.402 334.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1990 0.001024 4096 490 640 16576 2.71616 16.9731 104.399 124.13 124.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1500 3.2e-05 2048 400 8576 523264 162.147 77.3388 4452.22 2214.61 6906.82 6907.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 260 6.4e-05 1024 56 1280 14336 65.2822 13.2318 37.7863 405.409 521.926 522.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 280 0.000256 2048 62 1664 14336 15.8303 6.94912 26.9533 207.549 257.411 257.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1020 0.000128 1024 380 512 57344 21.4974 6.7543 62.8444 202.467 293.754 293.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 380 3.2e-05 1024 110 1408 172032 112.883 26.5203 140.643 827.85 1108.11 1108.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 430 0.001024 512 97 384 5376 1.0183 0.361184 2.72634 23.7292 27.9641 28.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1770 3.2e-05 1024 150 768 591360 42.3141 26.8619 777.322 837.178 1683.91 1684.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 3.2e-05 2048 200 2048 385024 144.106 55.9485 738.735 1671.94 2610.93 2611.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 0.000256 2048 390 2304 69888 7.07379 112.101 209.484 328.703 328.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1990 0.001024 4096 490 640 16640 2.72221 15.2289 104.923 122.919 122.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1500 3.2e-05 2048 400 8576 520192 163.435 77.4414 4211.87 2223.23 6676.48 6676.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 260 6.4e-05 1024 56 1280 16384 67.5999 14.098 42.838 418.34 543.092 543.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 280 0.000256 2048 62 1664 16384 15.8314 7.04042 40.0963 209.722 272.814 272.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1020 0.000128 1024 380 512 65536 21.5972 6.83344 70.6433 209.405 308.665 308.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 380 3.2e-05 1024 110 1408 180224 113.176 26.832 139.111 836.008 1115.35 1115.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 430 0.001024 512 97 384 6144 1.0159 0.372736 3.04253 25.1466 29.7044 29.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1770 3.2e-05 1024 150 768 591872 42.3929 26.8857 773.619 838.787 1681.82 1681.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 3.2e-05 2048 200 1980 401408 141.197 56.0039 1342.06 1672.77 3212.22 3212.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1860 0.000256 2048 390 2280 70112 7.13139 108.3 209.55 325.025 325.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1990 0.001024 4096 490 600 16800 2.70541 14.9934 104.618 122.358 122.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1500 3.2e-05 2048 400 8520 523264 162.391 77.0703 4090.38 2212.53 6542.85 6543.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 260 6.4e-05 1024 56 1200 57344 58.7649 13.3448 144.314 404.12 620.756 620.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 280 0.000256 2048 62 1680 19712 15.3881 7.0343 129.915 207.356 359.824 359.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1020 0.000128 1024 380 480 71680 19.9115 6.75206 76.6067 202.333 305.786 305.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 3.2e-05 1024 110 1380 172032 113.468 26.5414 457.657 827.016 1424.91 1425.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 430 0.001024 512 97 300 5376 1.00179 0.364672 1.87827 23.7136 27.0861 27.2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1770 3.2e-05 1024 150 660 594944 42.4196 26.8633 823.94 836.474 1729.83 1729.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 3.2e-05 2048 200 1984 394240 142.794 56.0903 1294.63 1673.14 3166.87 3167.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1860 0.000256 2048 390 2240 70112 7.04899 104.566 209.234 320.891 320.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1990 0.001024 4096 490 576 16800 2.70336 13.1154 104.111 119.972 120.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1500 3.2e-05 2048 400 8512 523264 162.409 77.1838 4007.31 2212.97 6460.36 6460.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 260 6.4e-05 1024 56 1216 43008 60.9339 13.2218 106.514 404.201 585.083 585.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 280 0.000256 2048 62 1664 17920 15.5407 6.95251 113.485 207.395 343.506 343.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1020 0.000128 1024 380 512 78848 19.1528 6.97754 83.5764 202.312 312.207 312.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 3.2e-05 1024 110 1408 172032 113.325 26.5331 404.572 827.133 1371.78 1371.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 430 0.001024 512 97 320 5376 1.01277 0.362784 1.89011 23.7157 27.1164 27.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1770 3.2e-05 1024 150 704 594944 42.4911 26.8636 846.199 836.754 1752.44 1752.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 3.2e-05 2048 200 1950 394240 141.284 55.4947 1301.8 1660.12 3158.9 3159.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1860 0.000256 2048 390 2250 70000 7.05014 108.048 209.384 324.528 324.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1990 0.001024 4096 490 550 16800 2.7095 13.215 103.917 119.883 119.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1500 3.2e-05 2048 400 8550 524160 161.646 77.0044 4137.19 2206.39 6582.71 6583.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 260 6.4e-05 1024 56 1200 53760 60.2993 13.3015 135.803 409.391 619.01 619.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 280 0.000256 2048 62 1650 17920 15.4361 6.91734 119.559 205.302 347.342 347.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1020 0.000128 1024 380 500 80640 19.3732 6.83008 88.5732 204.941 319.907 320.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 3.2e-05 1024 110 1350 179200 110.475 27.311 418.545 818.21 1379.5 1379.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 430 0.001024 512 97 300 6720 0.984128 0.364224 2.27443 32.1906 35.9482 36.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1770 3.2e-05 1024 150 650 593600 42.5642 26.8945 828.919 849.611 1748.13 1748.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 3.2e-05 2048 200 1968 385280 143.507 55.681 1293.86 1659.15 3152.41 3152.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1860 0.000256 2048 390 2256 70000 7.04253 107.354 209.266 323.708 323.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1990 0.001024 4096 490 576 16800 2.71597 13.8314 104.424 121.015 121.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1500 3.2e-05 2048 400 8544 524160 161.619 76.9236 4110.5 2201.81 6551.34 6551.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 260 6.4e-05 1024 56 1200 53760 60.3245 13.2841 135.728 409.17 618.721 618.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 280 0.000256 2048 62 1680 20160 15.2672 6.92694 136.242 205.177 363.741 363.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 0.000128 1024 380 480 80640 19.3544 6.8031 85.5779 204.824 316.742 316.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 3.2e-05 1024 110 1392 161280 113.842 26.3157 432.606 821.411 1394.4 1394.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 430 0.001024 512 97 288 6720 0.991808 0.362688 2.34589 23.7513 27.5794 27.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1770 3.2e-05 1024 150 672 593600 42.5695 27.009 845.041 835.72 1750.47 1750.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 3.2e-05 2048 200 1952 401408 141.242 55.8735 1397.84 1670.55 3265.71 3265.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1860 0.000256 2048 390 2240 70272 7.05421 122.184 209.443 338.727 338.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1990 0.001024 4096 490 544 17152 2.72541 14.889 104.8 122.456 122.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1500 3.2e-05 2048 400 8512 526336 160.918 76.7143 4730.97 2206 7175.1 7175.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 260 6.4e-05 1024 56 1184 65536 59.7703 13.5642 162.335 417.926 653.811 653.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 280 0.000256 2048 62 1664 21504 15.3952 7.0192 139.84 209.235 371.624 371.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.000128 1024 380 480 94208 18.3617 6.83446 95.9335 209.084 330.4 330.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 3.2e-05 1024 110 1376 196608 111.08 26.8256 519.024 835.264 1492.42 1492.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 430 0.001024 512 97 288 8192 0.958912 0.369632 2.68506 23.9958 28.1366 28.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1770 3.2e-05 1024 150 672 598016 42.4349 26.8923 829.839 837.974 1737.28 1737.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 3.2e-05 2048 200 1952 384000 141.311 55.0684 1626.45 1650.3 3473.33 3473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 0.000256 2048 390 2240 69600 7.04352 184.689 208.753 400.53 400.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1990 0.001024 4096 490 544 16800 2.72611 22.2829 104.858 129.911 129.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1500 3.2e-05 2048 400 8512 522240 161.942 77.0716 7095.08 2213.13 9547.72 9548.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 260 6.4e-05 1024 56 1184 61440 59.3693 13.3243 199.959 413.025 685.894 686.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 280 0.000256 2048 62 1664 19200 15.3759 6.95814 83.0711 207.541 313.077 313.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1020 0.000128 1024 380 480 92160 18.1839 6.80707 128.853 206.925 360.977 361.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 380 3.2e-05 1024 110 1376 184320 110.294 26.4488 608.299 827.217 1572.48 1572.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 430 0.001024 512 97 288 3840 0.914816 0.319296 2.0231 21.1348 24.5207 24.6259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1770 3.2e-05 1024 150 672 595200 41.9379 26.8483 1107.04 835.572 2011.54 2011.68
