m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/simulation/modelsim
Ealu
Z1 w1650193005
Z2 DPx4 work 4 elem 0 22 _YGV6AczJBg?CL9kjT4`^3
Z3 DPx8 synopsys 10 attributes 0 22 dc>JdEHRM@6GGENe5bZ?D1
Z4 DPx4 ieee 14 std_logic_misc 0 22 dN]HY6l5ohPcZ:TaC@B;53
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z7 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z8 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 9
R0
Z9 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl
Z10 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl
l0
L14 1
VJe3KHWF@Pne1fGh1o3Z;e2
!s100 ;HTIoHkX2]lSGg5BA0>Hh1
Z11 OV;C;2020.1;71
31
Z12 !s110 1651434241
!i10b 1
Z13 !s108 1651434241.000000
Z14 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl|
Z15 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/alu.vhdl|
!i113 1
Z16 o-93 -work work
Z17 tExplicit 1 CvgOpt 0
Abeh
R2
R3
R4
R5
R6
R7
R8
DEx4 work 3 alu 0 22 Je3KHWF@Pne1fGh1o3Z;e2
!i122 9
l68
L29 73
V5I;jLdYJaMh0z7IQ9=6Ga0
!s100 Y^ee9NQg=Mhe4>@FZ<V5Z0
R11
31
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Edata_path
Z18 w1651412516
R3
R4
R2
R5
R6
R7
R8
!i122 8
R0
Z19 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl
Z20 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl
l0
L9 1
VI[]m`V3c2`:_?icS4hIKA1
!s100 =2S5el0NO2W@>R`bNf5L?1
R11
31
R12
!i10b 1
R13
Z21 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl|
Z22 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl|
!i113 1
R16
R17
Aflow
R3
R4
R2
R5
R6
R7
R8
DEx4 work 9 data_path 0 22 I[]m`V3c2`:_?icS4hIKA1
!i122 8
l105
L20 187
VmcnI0LLFWobfbhfzRzE[l3
!s100 3WlK^VlIciGeROo_O58]43
R11
31
R12
!i10b 1
R13
R21
R22
!i113 1
R16
R17
Edut
R18
R3
R4
R2
R5
R6
R7
R8
!i122 1
R0
Z23 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl
Z24 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl
l0
L9 1
VdXj8`TFQ_A=0^WLg`4DC`2
!s100 NJ:od0mPM^cOBO0H<_i@l0
R11
31
Z25 !s110 1651434240
!i10b 1
Z26 !s108 1651434240.000000
Z27 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl|
Z28 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl|
!i113 1
R16
R17
Adutwrap
R3
R4
R2
R5
R6
R7
R8
DEx4 work 3 dut 0 22 dXj8`TFQ_A=0^WLg`4DC`2
!i122 1
l21
L14 25
VWM4gC=0f1h;zU5mkQB;2N3
!s100 MT`_<?8HVghX4Eo:nkGcC1
R11
31
R25
!i10b 1
R26
R27
R28
!i113 1
R16
R17
Pelem
R3
R4
R5
R6
R7
R8
!i122 0
Z29 w1651412517
R0
Z30 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd
Z31 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd
l0
L8 1
V_YGV6AczJBg?CL9kjT4`^3
!s100 8Jh7LKaYgdz][nQnD`Ri;3
R11
31
Z32 !s110 1651434239
!i10b 1
Z33 !s108 1651434239.000000
Z34 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd|
Z35 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/elem.vhd|
!i113 1
R16
R17
Eleft_shift
Z36 w1650193006
R3
R4
R6
R2
R5
R7
R8
!i122 7
R0
Z37 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl
Z38 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl
l0
L15 1
VW;f0E=<:5a>Din:d9FQ=o3
!s100 2Y;Q53TTnQ5P1;:cRN>Z53
R11
31
R12
!i10b 1
R13
Z39 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl|
Z40 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl|
!i113 1
R16
R17
Ashift_7
R3
R4
R6
R2
R5
R7
R8
DEx4 work 10 left_shift 0 22 W;f0E=<:5a>Din:d9FQ=o3
!i122 7
l31
L29 18
Vhz5WNh<j`6CRf^<70TH]33
!s100 oF4P::``?cGd`6F0<nWVE2
R11
31
R12
!i10b 1
R13
R39
R40
!i113 1
R16
R17
Elsm
R36
R2
R3
R4
R5
R6
R7
R8
!i122 6
R0
Z41 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl
Z42 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl
l0
L20 1
Veb;VcoXRcGR4I>Zg:3gh62
!s100 2cQ@QF<H:B^2bz9U>fA^L1
R11
31
R12
!i10b 1
R13
Z43 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl|
Z44 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl|
!i113 1
R16
R17
Abeh
R2
R3
R4
R5
R6
R7
R8
DEx4 work 3 lsm 0 22 eb;VcoXRcGR4I>Zg:3gh62
!i122 6
l31
L29 21
VPD;kL79U4jNfl]Vf5KkUM3
!s100 <FJRaV75i2TFEo6fMc:Nk1
R11
31
R12
!i10b 1
R13
R43
R44
!i113 1
R16
R17
Eram_mem
Z45 w1651417862
R3
R4
R2
R5
R6
R7
R8
!i122 5
R0
Z46 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl
Z47 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl
l0
L8 1
VUX`0=Ia[]>az4V[EMlf`N1
!s100 Gi6mV[B6JIm6IZ8li`D?N1
R11
31
R25
!i10b 1
R26
Z48 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl|
Z49 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl|
!i113 1
R16
R17
Abeh
R3
R4
R2
R5
R6
R7
R8
DEx4 work 7 ram_mem 0 22 UX`0=Ia[]>az4V[EMlf`N1
!i122 5
l24
L21 26
V1:TP;F7Pzz:2Om`2;JjTe0
!s100 [mcW5Hoz8^8>mEMY>a1iP1
R11
31
R25
!i10b 1
R26
R48
R49
!i113 1
R16
R17
Ereg
R29
R5
R7
R8
!i122 0
R0
R30
R31
l0
L30 1
VdFYB<=eCYBeVZmZ^6><zb1
!s100 S5M3k;gA?==:h641>4JU<1
R11
31
R32
!i10b 1
R33
R34
R35
!i113 1
R16
R17
Aregarch
R5
R7
R8
DEx4 work 3 reg 0 22 dFYB<=eCYBeVZmZ^6><zb1
!i122 0
l38
L37 12
VEIl=mRiCcNW`5_S2;[KFH3
!s100 zoIP8?1[IXJXK9aFgzXbY2
R11
31
R32
!i10b 1
R33
R34
R35
!i113 1
R16
R17
Eregisterfile
Z50 w1651417817
R3
R4
R2
R5
R6
R7
R8
!i122 4
R0
Z51 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl
Z52 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl
l0
L9 1
VJ2>>2UZ`NL4Eo`XZ==^g`1
!s100 :j8mHSz=eVJhUd`Xd^^<k3
R11
31
R25
!i10b 1
R26
Z53 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl|
Z54 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl|
!i113 1
R16
R17
Abeh
R3
R4
R2
R5
R6
R7
R8
DEx4 work 12 registerfile 0 22 J2>>2UZ`NL4Eo`XZ==^g`1
!i122 4
l25
L23 24
VSgi4eGEYTe:>J1PL5nXEo1
!s100 RNJmYZRcaWmllSkI=U:n62
R11
31
R25
!i10b 1
R26
R53
R54
!i113 1
R16
R17
Erisc_processor
R29
R3
R4
R2
R5
R6
R7
R8
!i122 2
R0
Z55 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl
Z56 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl
l0
L9 1
VMFnMHlE^;3APUPelJG3:S3
!s100 8eAhOG;M4Y`E0hCNe4eDX0
R11
31
R25
!i10b 1
R26
Z57 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl|
Z58 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl|
!i113 1
R16
R17
Acomplete
R3
R4
R2
R5
R6
R7
R8
DEx4 work 14 risc_processor 0 22 MFnMHlE^;3APUPelJG3:S3
!i122 2
l44
L16 42
V1jZhMUaJdZZAo<@1IQ]Jz1
!s100 RXeghN5Tl^=cR[1dL9LGg1
R11
31
R25
!i10b 1
R26
R57
R58
!i113 1
R16
R17
Esign_extender
R29
R5
R7
R8
!i122 0
R0
R30
R31
l0
L56 1
V_Xf5b7;8NU>`9;:iZ?[X[1
!s100 OhPjEZ=>NNjETOlO7[Q?<1
R11
31
R32
!i10b 1
R33
R34
R35
!i113 1
R16
R17
Abeh
R5
R7
R8
DEx4 work 13 sign_extender 0 22 _Xf5b7;8NU>`9;:iZ?[X[1
!i122 0
l64
L63 7
V2j5cP[4c];GooV^FUbUX01
!s100 JoYF[0SB75U?5XjI;IB[D3
R11
31
R32
!i10b 1
R33
R34
R35
!i113 1
R16
R17
Estate_transition
R18
R3
R4
R2
R5
R6
R7
R8
!i122 3
R0
Z59 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl
Z60 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl
l0
L9 1
V@<XAOE[J9idKAegPGK3l61
!s100 cjYJh>^gk8PKV`=ma1h=[3
R11
31
R25
!i10b 1
R26
Z61 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl|
Z62 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl|
!i113 1
R16
R17
Astate_definition
R3
R4
R2
R5
R6
R7
R8
DEx4 work 16 state_transition 0 22 @<XAOE[J9idKAegPGK3l61
!i122 3
l24
L20 359
V^6lz`nn7jb9BA0an@CcYG1
!s100 WMg0g:26jfgj2Cg0]Y;U82
R11
31
R25
!i10b 1
R26
R61
R62
!i113 1
R16
R17
Etestbench
R18
R8
R7
!i122 10
R0
Z63 8D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl
Z64 FD:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R11
31
Z65 !s110 1651434242
!i10b 1
R13
Z66 !s90 -reportprogress|300|-93|-work|work|D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl|
!s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl|
!i113 1
R16
R17
Abehave
R8
R7
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 10
l69
L9 132
VgRZnNzW>Dh07zXmIUg]]I3
!s100 ne>@<jN6hB7;jjb]An_jB3
R11
31
R65
!i10b 1
R13
R66
Z67 !s107 D:/Desktop/GitHub/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl|
!i113 1
R16
R17
