

================================================================
== Vitis HLS Report for 'keccak_absorb_Pipeline_VITIS_LOOP_391_1'
================================================================
* Date:           Fri Mar 10 17:35:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.322 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_391_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_0_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m_0_read"   --->   Operation 6 'read' 'm_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_1_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %m_1_read"   --->   Operation 7 'read' 'm_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xor_ln391_3_cast11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %xor_ln391_3_cast11"   --->   Operation 8 'read' 'xor_ln391_3_cast11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln389_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln389"   --->   Operation 9 'read' 'zext_ln389_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%xor_ln391_3_cast11_cast = sext i3 %xor_ln391_3_cast11_read"   --->   Operation 10 'sext' 'xor_ln391_3_cast11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln389_cast = zext i3 %zext_ln389_read"   --->   Operation 11 'zext' 'zext_ln389_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 %zext_ln389_cast, i32 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [dilithium2/fips202.c:386]   --->   Operation 15 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.34ns)   --->   "%icmp_ln391 = icmp_eq  i64 %idx_load, i64 %xor_ln391_3_cast11_cast" [dilithium2/fips202.c:391]   --->   Operation 17 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.99ns)   --->   "%add_ln391 = add i64 %idx_load, i64 1" [dilithium2/fips202.c:391]   --->   Operation 18 'add' 'add_ln391' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %while.body, void %for.inc.i.preheader.exitStub" [dilithium2/fips202.c:391]   --->   Operation 19 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [dilithium2/fips202.c:392]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i64 %idx_load" [dilithium2/fips202.c:386]   --->   Operation 21 'trunc' 'trunc_ln386' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln392 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [dilithium2/fips202.c:392]   --->   Operation 22 'specloopname' 'specloopname_ln392' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.07ns)   --->   "%select_ln392 = select i1 %trunc_ln386, i8 %m_1_read_2, i8 %m_0_read_2" [dilithium2/fips202.c:392]   --->   Operation 23 'select' 'select_ln392' <Predicate = (!icmp_ln391)> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.18ns)   --->   "%i_60 = add i32 %i_load, i32 1" [dilithium2/fips202.c:392]   --->   Operation 24 'add' 'i_60' <Predicate = (!icmp_ln391)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i32 %i_load" [dilithium2/fips202.c:392]   --->   Operation 25 'zext' 'zext_ln392' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %zext_ln392" [dilithium2/fips202.c:392]   --->   Operation 26 'getelementptr' 't_addr' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.75ns)   --->   "%store_ln392 = store i8 %select_ln392, i3 %t_addr" [dilithium2/fips202.c:392]   --->   Operation 27 'store' 'store_ln392' <Predicate = (!icmp_ln391)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (1.32ns)   --->   "%store_ln391 = store i32 %i_60, i32 %i" [dilithium2/fips202.c:391]   --->   Operation 28 'store' 'store_ln391' <Predicate = (!icmp_ln391)> <Delay = 1.32>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%store_ln391 = store i64 %add_ln391, i64 %idx" [dilithium2/fips202.c:391]   --->   Operation 29 'store' 'store_ln391' <Predicate = (!icmp_ln391)> <Delay = 1.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln391 = br void %while.cond" [dilithium2/fips202.c:391]   --->   Operation 30 'br' 'br_ln391' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln391)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln389]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_ln391_3_cast11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca       ) [ 011]
i                       (alloca       ) [ 011]
m_0_read_2              (read         ) [ 011]
m_1_read_2              (read         ) [ 011]
xor_ln391_3_cast11_read (read         ) [ 000]
zext_ln389_read         (read         ) [ 000]
xor_ln391_3_cast11_cast (sext         ) [ 011]
zext_ln389_cast         (zext         ) [ 000]
store_ln0               (store        ) [ 000]
store_ln0               (store        ) [ 000]
br_ln0                  (br           ) [ 000]
idx_load                (load         ) [ 000]
specpipeline_ln0        (specpipeline ) [ 000]
icmp_ln391              (icmp         ) [ 011]
add_ln391               (add          ) [ 000]
br_ln391                (br           ) [ 000]
i_load                  (load         ) [ 000]
trunc_ln386             (trunc        ) [ 000]
specloopname_ln392      (specloopname ) [ 000]
select_ln392            (select       ) [ 000]
i_60                    (add          ) [ 000]
zext_ln392              (zext         ) [ 000]
t_addr                  (getelementptr) [ 000]
store_ln392             (store        ) [ 000]
store_ln391             (store        ) [ 000]
store_ln391             (store        ) [ 000]
br_ln391                (br           ) [ 000]
ret_ln0                 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln389">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xor_ln391_3_cast11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln391_3_cast11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_0_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_0_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="idx_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="m_0_read_2_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_0_read_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m_1_read_2_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_1_read_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="xor_ln391_3_cast11_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="3" slack="0"/>
<pin id="54" dir="0" index="1" bw="3" slack="0"/>
<pin id="55" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln391_3_cast11_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln389_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln389_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln392_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="xor_ln391_3_cast11_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="xor_ln391_3_cast11_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln389_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="idx_load_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="1"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln391_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="1"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln391/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln391_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln391/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln386_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln392_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="1"/>
<pin id="119" dir="0" index="2" bw="8" slack="1"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_60_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_60/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln392_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln392/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln391_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln391_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="idx_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="158" class="1005" name="m_0_read_2_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_0_read_2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="m_1_read_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_1_read_2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="xor_ln391_3_cast11_cast_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln391_3_cast11_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="52" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="58" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="95" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="95" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="116" pin="3"/><net_sink comp="71" pin=1"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="109" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="138"><net_src comp="123" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="103" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="32" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="154"><net_src comp="36" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="161"><net_src comp="40" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="166"><net_src comp="46" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="171"><net_src comp="77" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t | {2 }
 - Input state : 
	Port: keccak_absorb_Pipeline_VITIS_LOOP_391_1 : zext_ln389 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_391_1 : xor_ln391_3_cast11 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_391_1 : m_1_read | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_391_1 : m_0_read | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln391 : 1
		add_ln391 : 1
		br_ln391 : 2
		trunc_ln386 : 1
		select_ln392 : 2
		i_60 : 1
		zext_ln392 : 1
		t_addr : 2
		store_ln392 : 3
		store_ln391 : 2
		store_ln391 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |          add_ln391_fu_103          |    0    |    71   |
|          |             i_60_fu_123            |    0    |    39   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln391_fu_98          |    0    |    29   |
|----------|------------------------------------|---------|---------|
|  select  |         select_ln392_fu_116        |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |        m_0_read_2_read_fu_40       |    0    |    0    |
|   read   |        m_1_read_2_read_fu_46       |    0    |    0    |
|          | xor_ln391_3_cast11_read_read_fu_52 |    0    |    0    |
|          |     zext_ln389_read_read_fu_58     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |    xor_ln391_3_cast11_cast_fu_77   |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |        zext_ln389_cast_fu_81       |    0    |    0    |
|          |          zext_ln392_fu_129         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln386_fu_112         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   147   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           i_reg_151           |   32   |
|          idx_reg_144          |   64   |
|       m_0_read_2_reg_158      |    8   |
|       m_1_read_2_reg_163      |    8   |
|xor_ln391_3_cast11_cast_reg_168|   64   |
+-------------------------------+--------+
|             Total             |   176  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   147  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   176  |    -   |
+-----------+--------+--------+
|   Total   |   176  |   147  |
+-----------+--------+--------+
