#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 17 19:39:15 2022
# Process ID: 10156
# Current directory: D:/verilog/multi_cycle/multi_cycle.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/verilog/multi_cycle/multi_cycle.runs/synth_1/top.vds
# Journal file: D:/verilog/multi_cycle/multi_cycle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.723 ; gain = 100.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/mips.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/maindec.sv:23]
	Parameter FETCH bound to: 4'b0000 
	Parameter DECODE bound to: 4'b0001 
	Parameter MEMADR bound to: 4'b0010 
	Parameter MEMRD bound to: 4'b0011 
	Parameter MEMWB bound to: 4'b0100 
	Parameter MEMWR bound to: 4'b0101 
	Parameter RTYPEEX bound to: 4'b0110 
	Parameter RTYPEWB bound to: 4'b0111 
	Parameter BEQEX bound to: 4'b1000 
	Parameter ADDIEX bound to: 4'b1001 
	Parameter ADDIWB bound to: 4'b1010 
	Parameter JEX bound to: 6'b001011 
	Parameter ANDIEX bound to: 6'b001100 
	Parameter ORIEX bound to: 6'b001101 
	Parameter BNEEX bound to: 4'b1110 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter RTYPE bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter ADDI bound to: 6'b001000 
	Parameter J bound to: 6'b000010 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter BNE bound to: 6'b000101 
WARNING: [Synth 8-3848] Net low in module/entity maindec does not have driver. [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/maindec.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/maindec.sv:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/aludec.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/aludec.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/sl2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/sl2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'flopr' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/flopr.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/flopr.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mux2.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (7#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mux2.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mux2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg32' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/reg32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (8#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/reg32.sv:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/signext.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/signext.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/mux4.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/mux4.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (12#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/mips.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dMemoryDecoder' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/sources_1/new/datamemorydecoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memery' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/memery.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-3876] $readmem data file 'ioFile.dat' is read successfully [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/dmem.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem' (14#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/verilog/mips_final/project_2.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'memery' (15#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/memery.sv:23]
INFO: [Synth 8-6157] synthesizing module 'IO' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/IO.sv:22]
WARNING: [Synth 8-6014] Unused sequential element switch1_reg was removed.  [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/IO.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'IO' (16#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/IO.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mux7seg' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:49]
INFO: [Synth 8-226] default block is never used [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:63]
INFO: [Synth 8-226] default block is never used [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:76]
INFO: [Synth 8-6157] synthesizing module 'hex' [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:22]
INFO: [Synth 8-226] default block is never used [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'hex' (17#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mux7seg' (18#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/new/mux7seg.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'dMemoryDecoder' (19#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/imports/sources_1/new/datamemorydecoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [D:/verilog/multi_cycle/multi_cycle.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3331] design mem has unconnected port a[31]
WARNING: [Synth 8-3331] design mem has unconnected port a[30]
WARNING: [Synth 8-3331] design mem has unconnected port a[29]
WARNING: [Synth 8-3331] design mem has unconnected port a[28]
WARNING: [Synth 8-3331] design mem has unconnected port a[27]
WARNING: [Synth 8-3331] design mem has unconnected port a[26]
WARNING: [Synth 8-3331] design mem has unconnected port a[25]
WARNING: [Synth 8-3331] design mem has unconnected port a[24]
WARNING: [Synth 8-3331] design mem has unconnected port a[23]
WARNING: [Synth 8-3331] design mem has unconnected port a[22]
WARNING: [Synth 8-3331] design mem has unconnected port a[21]
WARNING: [Synth 8-3331] design mem has unconnected port a[20]
WARNING: [Synth 8-3331] design mem has unconnected port a[19]
WARNING: [Synth 8-3331] design mem has unconnected port a[18]
WARNING: [Synth 8-3331] design mem has unconnected port a[17]
WARNING: [Synth 8-3331] design mem has unconnected port a[16]
WARNING: [Synth 8-3331] design mem has unconnected port a[15]
WARNING: [Synth 8-3331] design mem has unconnected port a[14]
WARNING: [Synth 8-3331] design mem has unconnected port a[13]
WARNING: [Synth 8-3331] design mem has unconnected port a[12]
WARNING: [Synth 8-3331] design mem has unconnected port a[11]
WARNING: [Synth 8-3331] design mem has unconnected port a[10]
WARNING: [Synth 8-3331] design mem has unconnected port a[1]
WARNING: [Synth 8-3331] design mem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.359 ; gain = 157.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.359 ; gain = 157.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.359 ; gain = 157.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog/demomips/mips_final/project_2.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/verilog/demomips/mips_final/project_2.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/demomips/mips_final/project_2.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.715 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.785 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 769.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.785 ; gain = 508.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.785 ; gain = 508.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.785 ; gain = 508.480
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'maindec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                  000000000000001 |                             0000
                  DECODE |                  000000000000010 |                             0001
                  MEMADR |                  000000000000100 |                             0010
                   MEMRD |                  000000000001000 |                             0011
                   MEMWB |                  000000000010000 |                             0100
                   MEMWR |                  000000000100000 |                             0101
                 RTYPEEX |                  000000001000000 |                             0110
                 RTYPEWB |                  000000010000000 |                             0111
                   BEQEX |                  000000100000000 |                             1000
                  ADDIEX |                  000001000000000 |                             1001
                     JEX |                  000010000000000 |                             1011
                  ANDIEX |                  000100000000000 |                             1100
                   ORIEX |                  001000000000000 |                             1101
                  ADDIWB |                  010000000000000 |                             1010
                   BNEEX |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'maindec'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 769.785 ; gain = 508.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	  10 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 1     
	  10 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module reg32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module signext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module IO 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mux7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module dMemoryDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 769.785 ; gain = 508.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------+-----------+----------------------+------------------+
|top         | mi/dp/rf/rf_reg   | Implied   | 32 x 32              | RAM32M x 12      | 
|top         | dem/mem/m/RAM_reg | Implied   | 256 x 32             | RAM256X1S x 32   | 
+------------+-------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 769.785 ; gain = 508.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 863.578 ; gain = 602.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------------+-----------+----------------------+------------------+
|top         | mi/dp/rf/rf_reg   | Implied   | 32 x 32              | RAM32M x 12      | 
|top         | dem/mem/m/RAM_reg | Implied   | 256 x 32             | RAM256X1S x 32   | 
+------------+-------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_9' (FDE) to 'dem/mem/pcreg/re_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_8' (FDE) to 'dem/mem/pcreg/re_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_7' (FDE) to 'dem/mem/pcreg/re_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_6' (FDE) to 'dem/mem/pcreg/re_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_5' (FDE) to 'dem/mem/pcreg/re_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_4' (FDE) to 'dem/mem/pcreg/re_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_3' (FDE) to 'dem/mem/pcreg/re_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_2' (FDE) to 'dem/mem/pcreg/re_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_1' (FDE) to 'dem/mem/pcreg/re_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0' (FDE) to 'dem/mem/pcreg/re_reg[20]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    25|
|3     |LUT1      |     1|
|4     |LUT2      |    38|
|5     |LUT3      |    50|
|6     |LUT4      |    72|
|7     |LUT5      |    30|
|8     |LUT6      |   205|
|9     |MUXF7     |    36|
|10    |RAM256X1S |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |    66|
|13    |FDPE      |     1|
|14    |FDRE      |   186|
|15    |IBUF      |    20|
|16    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   791|
|2     |  dem        |dMemoryDecoder |   202|
|3     |    datareg  |reg32_2        |    32|
|4     |    IO       |IO             |    31|
|5     |    mem      |memery         |    80|
|6     |      m      |mem            |    32|
|7     |      pcreg  |reg32_3        |    48|
|8     |    mux7seg  |mux7seg        |    49|
|9     |  mi         |mips           |   552|
|10    |    c        |controller     |   342|
|11    |      md     |maindec        |   342|
|12    |    dp       |datapath       |   210|
|13    |      ra     |reg32_0        |    32|
|14    |      rb     |reg32_1        |    32|
|15    |      rf     |regfile        |    12|
|16    |      alu    |alu            |    28|
|17    |      alureg |reg32          |    42|
|18    |      pcreg  |flopr          |    64|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 864.582 ; gain = 251.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 864.582 ; gain = 603.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 864.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 864.582 ; gain = 611.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/multi_cycle/multi_cycle.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 19:39:54 2022...
