ramp:0.0827864846069
delay:0.0399318867497
elmore:0.0324807909969
voltage:0.0271589880682
interconnect:0.0264047377346
spice:0.0237176095537
threshold:0.0178824696075
rlc:0.0178120466757
pole:0.0156999326408
response:0.0148081409622
analytical:0.0147821107396
delays:0.00933288442952
rise:0.00824610591313
ad:0.00735850814087
moments:0.00727637307277
transfer:0.00696189362809
moment:0.00630344209875
interconnects:0.00629006933113
gammat:0.00623326061606
rc:0.00604993376608
impedance:0.00523883725757
ps:0.00519444015424
admittance:0.00472738157351
poles:0.00441629840968
infinite:0.00440464845367
pileggi:0.00418190158762
capacitance:0.00393129333196
vlsi:0.00393081618182
impedances:0.00378050979812
estimates:0.00375515026131
muddu:0.00354553618014
transmission:0.00351319627468
signal:0.00320031548527
resistance:0.00314503466557
subtree:0.00309433400052
th:0.0030655824884
resistive:0.00297604122634
interconnection:0.00297478884552
voltages:0.00290748424733
inductors:0.00278793439174
responsev:0.00278793439174
awespice:0.00278793439174
rly:0.00278793439174
correspondsto:0.00278793439174
capacitive:0.00273979856251
coefficient:0.00257803894208
rising:0.00253619172058
youxin:0.00252033986541
sink:0.00243969228366
resistors:0.00236369078676
qh:0.00236369078676
trees:0.00234893451469
waveform:0.00233372964027
basedon:0.00216612846034
coefficients:0.00212369083275
sponse:0.00209553490303
slew:0.00209553490303
cadence:0.00203580534389
sudhakar:0.00203580534389
kahng:0.00198402748423
lawrence:0.00179826852716
driver:0.00178810785964
circuit:0.00172831193139
pins:0.00171445743007
synthesis:0.00168892608428
load:0.00164153661797
lossy:0.00162726868692
transform:0.00161664526402
transient:0.00160522610605
sl:0.00158994440986
calculation:0.00156755213571
estimation:0.00155218377034
routing:0.0014632626185
residue:0.00143043872539
deviate:0.00140717363307
numerator:0.00139602259261
mti:0.00139396719587
havedevelopeda:0.00139396719587
andsecondmoments:0.00139396719587
momentmatching:0.00139396719587
consideringinduc:0.00139396719587
opposedto:0.00139396719587
degradationthroughmodule:0.00139396719587
timingmodels:0.00139396719587
ramps:0.00139396719587
configurationswe:0.00139396719587
approximationof:0.00139396719587
definedas:0.00139396719587
primo:0.00139396719587
interconnectiontrees:0.00139396719587
modelsbasedon:0.00139396719587
expressionsusing:0.00139396719587
kanak:0.00139396719587
poleanalysis:0.00139396719587
formos:0.00139396719587
yungseon:0.00139396719587
transmision:0.00139396719587
methodsbasedonmoment:0.00139396719587
approximatedby:0.00139396719587
vlach:0.00139396719587
ductance:0.00139396719587
responset:0.00139396719587
loadimpedancesand:0.00139396719587
responsedecreasesrapidly:0.00139396719587
equation:0.00136595355585
substituting:0.00136005064929
gao:0.0013444297258
laplace:0.00132548533028
expressing:0.00132420489883
formula:0.00131585298924
estimate:0.00131535255731
segment:0.00128651388498
wire:0.00127337659864
maclaurin:0.00126016993271
rony:0.00126016993271
useda:0.00126016993271
emrah:0.00126016993271
taeyong:0.00126016993271
layout:0.00125721171881
js:0.00123445357662
automation:0.00123029671214
lines:0.00122061529777
wong:0.00121272884546
nects:0.00118184539338
wenow:0.00118184539338
capacitors:0.00118184539338
acar:0.00118184539338
wideband:0.00118184539338
dependson:0.00118184539338
characteristic:0.00117869259418
variation:0.00117446725734
topologies:0.00116601196627
accurate:0.00116345152455
driven:0.00115474661715
widely:0.00115474661715
monterey:0.00114746519665
tree:0.00114472253706
derivative:0.00112758980043
blaauw:0.0011262324831
kay:0.0011262324831
united:0.00110827602773
denominator:0.00110708029951
configurations:0.00109744696388
california:0.00109304243008
gave:0.00108643707253
sinh:0.00108306423017
intercon:0.00108306423017
dt:0.00107015073737
approximation:0.00104786840002
abcd:0.00104776745151
ringing:0.00104776745151
crit:0.00104776745151
sabbatical:0.00104776745151
ply:0.00101790267195
cosh:0.00101790267195
aging:0.00101790267195
methodology:0.000994580002238
submicron:0.000992013742115
amplifiers:0.000992013742115
timing:0.000983937215529
propagation:0.000971188275537
packaging:0.000969161415778
ator:0.000969161415778
evalu:0.000969161415778
eo:0.000969161415778
source:0.000955992717871
jose:0.000947246968361
aided:0.000947246968361
recursive:0.000945933714432
andrew:0.000935864737255
sylvester:0.000930185220303
raphson:0.000930185220303
expanding:0.000928430063367
waveforms:0.000883259681935
ramp input:0.0595915755823
threshold voltage:0.0415936281472
ramp response:0.0397277170549
threshold delay:0.0362501370921
finite ramp:0.0320877714674
elmore delay:0.0319159798788
infinite ramp:0.0305597823499
analytical delay:0.0290317932324
transfer function:0.0258889597228
rise time:0.0229198367624
spice computed:0.0197394969788
delay estimates:0.019476905872
analytical ramp:0.01833586941
delay models:0.0154512888274
interconnect lines:0.015279891175
single pole:0.015279891175
ramp delay:0.0137519020575
step input:0.0131596646526
first moment:0.0130028066173
computed delays:0.012548124378
two pole:0.01222391294
output response:0.011153888336
rise times:0.0106959238225
main path:0.00975965229403
input delay:0.00975965229403
rlc interconnect:0.00916793470498
group delay:0.00916793470498
delay model:0.00882398212573
spice delays:0.00763994558748
u th:0.00697118021002
transmission line:0.00697118021002
delay calculation:0.00657983232628
time domain:0.00651255233702
distributed rlc:0.00611195646998
pole delay:0.00611195646998
arbitrary interconnect:0.00611195646998
domain response:0.00611195646998
input rise:0.00611195646998
path subtree:0.00611195646998
various threshold:0.00611195646998
input ramp:0.00611195646998
response model:0.00611195646998
input signal:0.00610859393255
transform domain:0.00608653308501
using infinite:0.00557694416802
voltage corresponding:0.00557694416802
transmission lines:0.00557694416802
interconnect trees:0.00557694416802
factor f:0.00551831743837
second moments:0.00532410531858
delay estimate:0.00526386586103
delay estimation:0.00526386586103
performance driven:0.00523984764084
b 1:0.00507859014083
v th:0.00504165189664
delay using:0.00460909265658
ps rise:0.00458396735249
pole methodology:0.00458396735249
vlsi interconnects:0.00458396735249
delay definition:0.00458396735249
resistive source:0.00458396735249
lawrence pileggi:0.00458396735249
rlc line:0.00458396735249
time voltage:0.00458396735249
yields th:0.00458396735249
pole analysis:0.00458396735249
discuss delay:0.00458396735249
pole response:0.00458396735249
phase characteristic:0.00458396735249
delay formula:0.00458396735249
rising ramp:0.00458396735249
interconnect configurations:0.00458396735249
design p:0.00448656016944
calculation using:0.00441465395069
computed delay:0.00418270812601
gammat r:0.00418270812601
delay computed:0.00418270812601
threshold voltages:0.00418270812601
using finite:0.00407239595503
analytical models:0.00401888999255
voltage v:0.00394789939577
new analytical:0.00394789939577
exponential term:0.00378123892248
estimates using:0.00378123892248
transient response:0.00378123892248
r gammat:0.00378123892248
model 5:0.0036868840834
input model:0.003651919851
interconnect delay:0.00354621998653
capacitive load:0.00345681949243
accurate analytical:0.00345681949243
equation 5:0.00342419038435
computed using:0.00338972479168
within 4:0.00331099046302
source sink:0.00331099046302
recursive equation:0.00331099046302
model 2:0.00327498020648
physical design:0.00309738591821
rlc interconnects:0.00305597823499
interconnect line:0.00305597823499
interconnection lines:0.00305597823499
voltage reduces:0.00305597823499
admittance y:0.00305597823499
impedance z:0.00305597823499
finite ramp response:0.0208847846051
infinite ramp response:0.0208847846051
th t r:0.0144586970343
spice computed delays:0.01325489701
f t ad:0.0128521751416
analytical ramp delay:0.00963913135619
analytical ramp input:0.00963913135619
ramp input delay:0.00963913135619
analytical delay models:0.00803260946349
delay t ad:0.00803260946349
threshold delay models:0.00642608757079
pole delay estimates:0.00642608757079
using infinite ramp:0.00642608757079
voltage of interest:0.00642608757079
condition for delay:0.00642608757079
response in equation:0.00642608757079
estimates are within:0.00642608757079
threshold voltage corresponding:0.00642608757079
interconnects under ramp:0.00642608757079
delay calculation using:0.00642608757079
analytical delay model:0.00642608757079
time domain response:0.00642608757079
ramp response model:0.00642608757079
rlc interconnect lines:0.00642608757079
infinite ramp input:0.00642608757079
v t r:0.00642608757079
time t r:0.00482027414241
calculation using infinite:0.0048195656781
using the infinite:0.0048195656781
single pole response:0.0048195656781
using finite ramp:0.0048195656781
finite ramp input:0.0048195656781
input rise times:0.0048195656781
distributed rlc line:0.0048195656781
threshold delay using:0.0048195656781
delay at 50:0.0048195656781
arbitrary interconnect trees:0.0048195656781
elmore delay estimates:0.0048195656781
range of interconnect:0.0048195656781
close to spice:0.0048195656781
accurate analytical delay:0.0048195656781
delay estimates using:0.0048195656781
new analytical delay:0.0048195656781
ramp input model:0.0048195656781
model t ad:0.0048195656781
rising ramp input:0.0048195656781
discuss delay models:0.0048195656781
delays in arbitrary:0.0048195656781
first and second:0.00445962040597
spice computed delay:0.00441829900332
since the threshold:0.00441829900332
threshold voltage v:0.00441829900332
within 2 3:0.00441829900332
using the finite:0.00401689239298
estimate the delay:0.00401689239298
california united states:0.00330730330811
group delay definition:0.0032130437854
routing topologies however:0.0032130437854
cases elmore delay:0.0032130437854
iterations of simple:0.0032130437854
model of transmission:0.0032130437854
test cases elmore:0.0032130437854
delay is calculated:0.0032130437854
capacitive load c:0.0032130437854
cannot accurately estimate:0.0032130437854
performance driven synthesis:0.0032130437854
find that elmore:0.0032130437854
given threshold voltage:0.0032130437854
transfer function coefficients:0.0032130437854
response of lossy:0.0032130437854
input delays using:0.0032130437854
single pole delay:0.0032130437854
contrast our single:0.0032130437854
synthesis of transmission:0.0032130437854
voltage is 2:0.0032130437854
