<profile>

<section name = "Vivado HLS Report for 'AddWeighted'" level="0">
<item name = "Date">Wed Nov 22 22:28:31 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">lab04_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.454 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 942481, 10.000 ns, 9.425 ms, 1, 942481, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 942480, 3 ~ 1309, -, -, 0 ~ 720, no</column>
<column name=" + loop_width">0, 1306, 28, 1, 1, 0 ~ 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1433, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 28, 2348, 4744, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">0, -, 1192, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 12, 3, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="sobel_accel_dadd_udo_U88">sobel_accel_dadd_udo, 0, 3, 445, 1149, 0</column>
<column name="sobel_accel_dadd_udo_U89">sobel_accel_dadd_udo, 0, 3, 445, 1149, 0</column>
<column name="sobel_accel_dmul_vdy_U90">sobel_accel_dmul_vdy, 0, 11, 317, 578, 0</column>
<column name="sobel_accel_dmul_vdy_U91">sobel_accel_dmul_vdy, 0, 11, 317, 578, 0</column>
<column name="sobel_accel_uitodwdI_U92">sobel_accel_uitodwdI, 0, 0, 412, 645, 0</column>
<column name="sobel_accel_uitodwdI_U93">sobel_accel_uitodwdI, 0, 0, 412, 645, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln591_fu_516_p2">+, 0, 0, 12, 2, 12</column>
<column name="i_V_fu_315_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_326_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_Val2_24_fu_552_p2">+, 0, 0, 15, 8, 8</column>
<column name="pos1_fu_615_p2">+, 0, 0, 12, 4, 12</column>
<column name="pos2_fu_624_p2">+, 0, 0, 12, 4, 12</column>
<column name="F2_fu_409_p2">-, 0, 0, 12, 11, 12</column>
<column name="man_V_1_fu_397_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub_ln581_fu_421_p2">-, 0, 0, 12, 1, 12</column>
<column name="Range1_all_ones_3_fu_673_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_828_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln340_1_fu_1014_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln340_fu_947_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln403_3_fu_758_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln403_fu_582_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln428_3_fu_970_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln428_fu_938_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln557_fu_915_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln571_fu_980_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln581_fu_577_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_5_fu_603_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_6_fu_609_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln603_fu_775_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln621_4_fu_904_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln621_5_fu_910_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln621_fu_667_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln631_fu_801_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln639_fu_824_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln641_fu_843_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln642_fu_727_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln654_fu_888_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_pp0_stage0_iter27">and, 0, 0, 2, 1, 1</column>
<column name="ashr_ln586_fu_479_p2">ashr, 0, 0, 162, 54, 54</column>
<column name="ashr_ln623_fu_657_p2">ashr, 0, 0, 162, 54, 54</column>
<column name="Range1_all_zeros_3_fu_709_p2">icmp, 0, 0, 29, 54, 1</column>
<column name="Range2_all_ones_fu_811_p2">icmp, 0, 0, 29, 54, 54</column>
<column name="icmp_ln354_fu_310_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln355_fu_321_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln571_fu_403_p2">icmp, 0, 0, 29, 63, 1</column>
<column name="icmp_ln581_fu_415_p2">icmp, 0, 0, 13, 12, 1</column>
<column name="icmp_ln582_fu_435_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln585_fu_441_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln591_fu_511_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln603_fu_457_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln621_fu_633_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln631_fu_687_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln641_fu_833_p2">icmp, 0, 0, 29, 54, 1</column>
<column name="icmp_ln642_fu_703_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="icmp_ln833_fu_357_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="icmp_ln837_fu_363_p2">icmp, 0, 0, 29, 52, 1</column>
<column name="Range2_V_3_fu_697_p2">lshr, 0, 0, 162, 54, 54</column>
<column name="r_V_fu_806_p2">lshr, 0, 0, 162, 2, 54</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_957_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln571_3_fu_1003_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln571_4_fu_991_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln571_fu_985_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln581_fu_588_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln603_fu_597_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln639_fu_721_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln645_fu_849_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln658_1_fu_932_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln658_fu_927_p2">or, 0, 0, 2, 1, 1</column>
<column name="F2_6_fu_427_p3">select, 0, 0, 12, 1, 12</column>
<column name="deleted_zeros_fu_881_p3">select, 0, 0, 2, 1, 1</column>
<column name="dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_23_fu_504_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_25_fu_780_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_s_fu_463_p3">select, 0, 0, 54, 1, 54</column>
<column name="qb_fu_533_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln340_fu_963_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln403_3_fu_763_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln403_fu_747_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln571_fu_996_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln582_fu_741_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln588_fu_496_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln631_fu_816_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln639_3_fu_873_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln639_fu_858_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln642_3_fu_866_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln642_fu_853_p3">select, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_919_p3">select, 0, 0, 2, 1, 1</column>
<column name="shl_ln604_fu_736_p2">shl, 0, 0, 19, 8, 8</column>
<column name="Range1_all_zeros_fu_838_p2">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="empty_118_fu_893_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln340_1_fu_952_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_fu_942_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln403_fu_753_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_fu_566_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln428_fu_974_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln571_fu_1008_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln581_fu_770_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln582_fu_572_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln603_fu_592_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln621_3_fu_647_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln621_fu_899_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln631_fu_796_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln639_3_fu_715_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter27">9, 2, 1, 2</column>
<column name="dst_cols_V_blk_n">9, 2, 1, 2</column>
<column name="dst_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src1_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="src2_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_4_reg_266">9, 2, 32, 64</column>
<column name="t_V_reg_255">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="F2_6_reg_1163">12, 0, 12, 0</column>
<column name="F2_6_reg_1163_pp0_iter25_reg">12, 0, 12, 0</column>
<column name="F2_reg_1149">12, 0, 12, 0</column>
<column name="Range1_all_ones_3_reg_1238">1, 0, 1, 0</column>
<column name="Range1_all_zeros_3_reg_1267">1, 0, 1, 0</column>
<column name="Range2_V_3_reg_1261">54, 0, 54, 0</column>
<column name="and_ln403_reg_1209">1, 0, 1, 0</column>
<column name="and_ln581_reg_1204">1, 0, 1, 0</column>
<column name="and_ln603_6_reg_1219">1, 0, 1, 0</column>
<column name="and_ln642_reg_1272">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="cols_V_reg_1034">32, 0, 32, 0</column>
<column name="i_V_reg_1043">32, 0, 32, 0</column>
<column name="icmp_ln355_reg_1048">1, 0, 1, 0</column>
<column name="icmp_ln571_reg_1143">1, 0, 1, 0</column>
<column name="icmp_ln581_reg_1157">1, 0, 1, 0</column>
<column name="icmp_ln582_reg_1169">1, 0, 1, 0</column>
<column name="icmp_ln582_reg_1169_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="icmp_ln585_reg_1176">1, 0, 1, 0</column>
<column name="icmp_ln603_reg_1181">1, 0, 1, 0</column>
<column name="icmp_ln603_reg_1181_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="icmp_ln621_reg_1225">1, 0, 1, 0</column>
<column name="icmp_ln631_reg_1250">1, 0, 1, 0</column>
<column name="icmp_ln833_reg_1112">1, 0, 1, 0</column>
<column name="icmp_ln837_reg_1118">1, 0, 1, 0</column>
<column name="man_V_1_reg_1138">54, 0, 54, 0</column>
<column name="or_ln581_reg_1214">1, 0, 1, 0</column>
<column name="or_ln658_1_reg_1290">1, 0, 1, 0</column>
<column name="p_Result_20_reg_1124">1, 0, 1, 0</column>
<column name="p_Result_20_reg_1124_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="p_Result_21_reg_1133">52, 0, 54, 2</column>
<column name="p_Result_22_reg_1193">1, 0, 1, 0</column>
<column name="p_Val2_22_reg_1107">64, 0, 64, 0</column>
<column name="p_Val2_24_reg_1198">8, 0, 8, 0</column>
<column name="p_Val2_25_reg_1278">8, 0, 8, 0</column>
<column name="rows_V_reg_1029">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sum_reg_1102">64, 0, 64, 0</column>
<column name="t1_reg_1087">64, 0, 64, 0</column>
<column name="t2_reg_1092">64, 0, 64, 0</column>
<column name="t_V_4_reg_266">32, 0, 32, 0</column>
<column name="t_V_reg_255">32, 0, 32, 0</column>
<column name="tmp_62_reg_1062">8, 0, 8, 0</column>
<column name="tmp_70_reg_1245">1, 0, 1, 0</column>
<column name="tmp_8_i_i_reg_1082">64, 0, 64, 0</column>
<column name="tmp_9_i_i_reg_1097">64, 0, 64, 0</column>
<column name="tmp_i_i_reg_1077">64, 0, 64, 0</column>
<column name="tmp_reg_1057">8, 0, 8, 0</column>
<column name="trunc_ln583_reg_1187">8, 0, 8, 0</column>
<column name="underflow_reg_1284">1, 0, 1, 0</column>
<column name="xor_ln621_3_reg_1231">1, 0, 1, 0</column>
<column name="zext_ln635_reg_1256">32, 0, 54, 22</column>
<column name="icmp_ln355_reg_1048">64, 32, 1, 0</column>
<column name="icmp_ln571_reg_1143">64, 32, 1, 0</column>
<column name="icmp_ln833_reg_1112">64, 32, 1, 0</column>
<column name="icmp_ln837_reg_1118">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="src1_data_stream_V_dout">in, 8, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_empty_n">in, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_read">out, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src2_data_stream_V_dout">in, 8, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_empty_n">in, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_read">out, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="dst_rows_V_dout">in, 11, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_empty_n">in, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_read">out, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_cols_V_dout">in, 12, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_empty_n">in, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_read">out, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_rows_V_out_din">out, 11, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_full_n">in, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_write">out, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_cols_V_out_din">out, 12, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_full_n">in, 1, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_write">out, 1, ap_fifo, dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
