// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2023 rengaomin@allwinnertech.com
 */

#ifndef _DT_BINDINGS_RESET_SUN65IW1_H_
#define _DT_BINDINGS_RESET_SUN65IW1_H_

#define RST_BUS_NSI_CFG		0
#define RST_BUS_NSI		1
#define RST_BUS_DMAC0		2
#define RST_BUS_SPINLOCK	3
#define RST_BUS_MSGBOX_CPUX	4
#define RST_BUS_MSGBOX_CPU	5
#define RST_BUS_PWM0		6
#define RST_BUS_DCU		7
#define RST_BUS_DAP		8
#define RST_BUS_TIME		9
#define RST_BUS_DE0		10
#define RST_BUS_G2D		11
#define RST_BUS_EINK		12
#define RST_BUS_DE_SY		13
#define RST_BUS_VE0		14
#define RST_BUS_CE_SY		15
#define RST_BUS_CE_SYS_AHB	16
#define RST_BUS_GPU		17
#define RST_BUS_MEMC		18
#define RST_BUS_SMHC0		19
#define RST_BUS_SMHC1		20
#define RST_BUS_SMHC2		21
#define RST_BUS_UART0		22
#define RST_BUS_UART1		23
#define RST_BUS_UART2		24
#define RST_BUS_UART3		25
#define RST_BUS_UART4		26
#define RST_BUS_UART5		27
#define RST_BUS_UART6		28
#define RST_BUS_UART7		29
#define RST_BUS_TWI0		30
#define RST_BUS_TWI1		31
#define RST_BUS_TWI2		32
#define RST_BUS_TWI3		33
#define RST_BUS_TWI4		34
#define RST_BUS_TWI5		35
#define RST_BUS_SPI0		36
#define RST_BUS_SPI1		37
#define RST_BUS_SPI2		38
#define RST_BUS_GPADC0		39
#define RST_BUS_TSENSO		40
#define RST_BUS_IRRX0		41
#define RST_BUS_IRTX		42
#define RST_BUS_I2S0		43
#define RST_BUS_I2S1		44
#define RST_BUS_I2S2		45
#define RST_BUS_I2S3		46
#define RST_BUS_OWA0		47
#define RST_BUS_DMIC		48
#define RST_BUS_ADDA		49
#define RST_USB_PHY0_RSTN	50
#define RST_USB_0_DEV		51
#define RST_USB_0_EHCI		52
#define RST_USB_0_OHCI		53
#define RST_USB_PHY1_RSTN	54
#define RST_USB_1_EHCI		55
#define RST_USB_1_OHCI		56
#define RST_USB_0_USB1		57
#define RST_USB_2		58
#define RST_BUS_PCIE0		59
#define RST_BUS_PCIE0_PWR_UP	60
#define RST_BUS_HSI_SY		61
#define RST_BUS_GMAC0_AXI	62
#define RST_BUS_GMAC0_AHB	63
#define RST_BUS_TCON_LCD0	64
#define RST_BUS_LVDS0		65
#define RST_BUS_DSI0		66
#define RST_BUS_TCON_TV0	67
#define RST_BUS_EDP		68
#define RST_BUS_VO0_REG		69
#define RST_BUS_VO1_REG		70
#define RST_BUS_VIDEO_OUT0	71
#define RST_BUS_VIDEO_OUT1	72
#define RST_BUS_LEDC		73
#define RST_BUS_VIDEO_IN	74

#endif /* _DT_BINDINGS_RESET_SUN65IW1_H_ */
