/// Auto-generated bit field definitions for TIM10
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::tim10 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TIM10 Bit Field Definitions
// ============================================================================

/// CR1 - control register 1
namespace cr1 {
    /// Counter enable
    /// Position: 0, Width: 1
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Update disable
    /// Position: 1, Width: 1
    using UDIS = BitField<1, 1>;
    constexpr uint32_t UDIS_Pos = 1;
    constexpr uint32_t UDIS_Msk = UDIS::mask;

    /// Update request source
    /// Position: 2, Width: 1
    using URS = BitField<2, 1>;
    constexpr uint32_t URS_Pos = 2;
    constexpr uint32_t URS_Msk = URS::mask;

    /// Auto-reload preload enable
    /// Position: 7, Width: 1
    using ARPE = BitField<7, 1>;
    constexpr uint32_t ARPE_Pos = 7;
    constexpr uint32_t ARPE_Msk = ARPE::mask;

    /// Clock division
    /// Position: 8, Width: 2
    using CKD = BitField<8, 2>;
    constexpr uint32_t CKD_Pos = 8;
    constexpr uint32_t CKD_Msk = CKD::mask;

}  // namespace cr1

/// CR2 - control register 2
namespace cr2 {
    /// Master mode selection
    /// Position: 4, Width: 3
    using MMS = BitField<4, 3>;
    constexpr uint32_t MMS_Pos = 4;
    constexpr uint32_t MMS_Msk = MMS::mask;

}  // namespace cr2

/// DIER - DMA/Interrupt enable register
namespace dier {
    /// Update interrupt enable
    /// Position: 0, Width: 1
    using UIE = BitField<0, 1>;
    constexpr uint32_t UIE_Pos = 0;
    constexpr uint32_t UIE_Msk = UIE::mask;

    /// Capture/Compare 1 interrupt enable
    /// Position: 1, Width: 1
    using CC1IE = BitField<1, 1>;
    constexpr uint32_t CC1IE_Pos = 1;
    constexpr uint32_t CC1IE_Msk = CC1IE::mask;

}  // namespace dier

/// SR - status register
namespace sr {
    /// Update interrupt flag
    /// Position: 0, Width: 1
    using UIF = BitField<0, 1>;
    constexpr uint32_t UIF_Pos = 0;
    constexpr uint32_t UIF_Msk = UIF::mask;

    /// Capture/compare 1 interrupt flag
    /// Position: 1, Width: 1
    using CC1IF = BitField<1, 1>;
    constexpr uint32_t CC1IF_Pos = 1;
    constexpr uint32_t CC1IF_Msk = CC1IF::mask;

    /// Capture/Compare 1 overcapture flag
    /// Position: 9, Width: 1
    using CC1OF = BitField<9, 1>;
    constexpr uint32_t CC1OF_Pos = 9;
    constexpr uint32_t CC1OF_Msk = CC1OF::mask;

}  // namespace sr

/// EGR - event generation register
namespace egr {
    /// Update generation
    /// Position: 0, Width: 1
    using UG = BitField<0, 1>;
    constexpr uint32_t UG_Pos = 0;
    constexpr uint32_t UG_Msk = UG::mask;

    /// Capture/compare 1 generation
    /// Position: 1, Width: 1
    using CC1G = BitField<1, 1>;
    constexpr uint32_t CC1G_Pos = 1;
    constexpr uint32_t CC1G_Msk = CC1G::mask;

}  // namespace egr

/// CCMR1_Output - capture/compare mode register (output mode)
namespace ccmr1_output {
    /// Capture/Compare 1 selection
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// Output Compare 1 preload enable
    /// Position: 3, Width: 1
    using OC1PE = BitField<3, 1>;
    constexpr uint32_t OC1PE_Pos = 3;
    constexpr uint32_t OC1PE_Msk = OC1PE::mask;

    /// Output Compare 1 mode
    /// Position: 4, Width: 3
    using OC1M = BitField<4, 3>;
    constexpr uint32_t OC1M_Pos = 4;
    constexpr uint32_t OC1M_Msk = OC1M::mask;

}  // namespace ccmr1_output

/// CCMR1_Input - capture/compare mode register (input mode)
namespace ccmr1_input {
    /// Capture/Compare 1 selection
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// Input capture 1 prescaler
    /// Position: 2, Width: 2
    using IC1PSC = BitField<2, 2>;
    constexpr uint32_t IC1PSC_Pos = 2;
    constexpr uint32_t IC1PSC_Msk = IC1PSC::mask;

    /// Input capture 1 filter
    /// Position: 4, Width: 4
    using IC1F = BitField<4, 4>;
    constexpr uint32_t IC1F_Pos = 4;
    constexpr uint32_t IC1F_Msk = IC1F::mask;

}  // namespace ccmr1_input

/// CCER - capture/compare enable register
namespace ccer {
    /// Capture/Compare 1 output enable
    /// Position: 0, Width: 1
    using CC1E = BitField<0, 1>;
    constexpr uint32_t CC1E_Pos = 0;
    constexpr uint32_t CC1E_Msk = CC1E::mask;

    /// Capture/Compare 1 output Polarity
    /// Position: 1, Width: 1
    using CC1P = BitField<1, 1>;
    constexpr uint32_t CC1P_Pos = 1;
    constexpr uint32_t CC1P_Msk = CC1P::mask;

    /// Capture/Compare 1 output Polarity
    /// Position: 3, Width: 1
    using CC1NP = BitField<3, 1>;
    constexpr uint32_t CC1NP_Pos = 3;
    constexpr uint32_t CC1NP_Msk = CC1NP::mask;

}  // namespace ccer

/// CNT - counter
namespace cnt {
    /// counter value
    /// Position: 0, Width: 16
    using CNT = BitField<0, 16>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace cnt

/// PSC - prescaler
namespace psc {
    /// Prescaler value
    /// Position: 0, Width: 16
    using PSC = BitField<0, 16>;
    constexpr uint32_t PSC_Pos = 0;
    constexpr uint32_t PSC_Msk = PSC::mask;

}  // namespace psc

/// ARR - auto-reload register
namespace arr {
    /// Auto-reload value
    /// Position: 0, Width: 16
    using ARR = BitField<0, 16>;
    constexpr uint32_t ARR_Pos = 0;
    constexpr uint32_t ARR_Msk = ARR::mask;

}  // namespace arr

/// CCR1 - capture/compare register 1
namespace ccr1 {
    /// Capture/Compare 1 value
    /// Position: 0, Width: 16
    using CCR1 = BitField<0, 16>;
    constexpr uint32_t CCR1_Pos = 0;
    constexpr uint32_t CCR1_Msk = CCR1::mask;

}  // namespace ccr1

}  // namespace alloy::hal::st::stm32f1::tim10
