// Seed: 430882494
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    output uwire id_6
    , id_10,
    input supply0 id_7,
    output wand id_8
);
endmodule
module module_1 (
    input  wor  id_0,
    input  wand id_1,
    output wor  id_2
    , id_6,
    input  tri1 id_3,
    output wire id_4
    , id_7
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_4,
      id_1,
      id_2
  );
  uwire id_8 = id_3 - 1;
  assign id_8 = & -1 & id_1 ? -1 : id_0;
  wire  id_9 = -1'b0 | -1 | id_7;
  logic id_10;
  assign id_8 = id_8;
  wire id_11;
endmodule
