Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 17 16:39:52 2018
| Host         : DESKTOP-JREG6AA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -41.496    -6061.621                    246                  656        0.107        0.000                      0                  656        4.500        0.000                       0                   342  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -41.496    -6061.621                    246                  656        0.107        0.000                      0                  656        4.500        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          246  Failing Endpoints,  Worst Slack      -41.496ns,  Total Violation    -6061.621ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -41.496ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.366ns  (logic 13.879ns (27.020%)  route 37.486ns (72.980%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.510    56.326    ma[2]_i_3_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.450 r  ram[13][0]_i_1/O
                         net (fo=1, routed)           0.000    56.450    ram[13][0]
    SLICE_X29Y51         FDRE                                         r  ram_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  ram_reg[13][0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.031    14.954    ram_reg[13][0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -56.450    
  -------------------------------------------------------------------
                         slack                                -41.496    

Slack (VIOLATED) :        -41.434ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.302ns  (logic 13.879ns (27.053%)  route 37.423ns (72.947%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.447    56.263    ma[2]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.387 r  ram[13][5]_i_1/O
                         net (fo=1, routed)           0.000    56.387    ram[13][5]
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.029    14.952    ram_reg[13][5]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -56.387    
  -------------------------------------------------------------------
                         slack                                -41.434    

Slack (VIOLATED) :        -41.431ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.302ns  (logic 13.879ns (27.053%)  route 37.423ns (72.947%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.447    56.263    ma[2]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.387 r  ram[13][14]_i_1/O
                         net (fo=1, routed)           0.000    56.387    ram[13][14]
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][14]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.032    14.955    ram_reg[13][14]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -56.387    
  -------------------------------------------------------------------
                         slack                                -41.431    

Slack (VIOLATED) :        -41.429ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.299ns  (logic 13.879ns (27.055%)  route 37.420ns (72.945%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.444    56.260    ma[2]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.384 r  ram[13][8]_i_1/O
                         net (fo=1, routed)           0.000    56.384    ram[13][8]
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][8]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.031    14.954    ram_reg[13][8]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -56.384    
  -------------------------------------------------------------------
                         slack                                -41.429    

Slack (VIOLATED) :        -41.429ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.299ns  (logic 13.879ns (27.055%)  route 37.420ns (72.945%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.444    56.260    ma[2]_i_3_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.384 r  ram[13][3]_i_1/O
                         net (fo=1, routed)           0.000    56.384    ram[13][3]
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  ram_reg[13][3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.031    14.954    ram_reg[13][3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -56.384    
  -------------------------------------------------------------------
                         slack                                -41.429    

Slack (VIOLATED) :        -41.424ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.295ns  (logic 13.879ns (27.057%)  route 37.416ns (72.943%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.439    56.255    ma[2]_i_3_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.379 r  ram[13][13]_i_1/O
                         net (fo=1, routed)           0.000    56.379    ram[13][13]
    SLICE_X29Y51         FDRE                                         r  ram_reg[13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  ram_reg[13][13]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.032    14.955    ram_reg[13][13]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -56.379    
  -------------------------------------------------------------------
                         slack                                -41.424    

Slack (VIOLATED) :        -41.412ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.280ns  (logic 13.879ns (27.065%)  route 37.401ns (72.935%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.424    56.240    ma[2]_i_3_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I3_O)        0.124    56.364 r  ram[13][15]_i_1/O
                         net (fo=1, routed)           0.000    56.364    ram[13][15]
    SLICE_X32Y52         FDRE                                         r  ram_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  ram_reg[13][15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.031    14.952    ram_reg[13][15]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -56.364    
  -------------------------------------------------------------------
                         slack                                -41.412    

Slack (VIOLATED) :        -41.410ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.276ns  (logic 13.879ns (27.067%)  route 37.397ns (72.933%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.420    56.236    ma[2]_i_3_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I3_O)        0.124    56.360 r  ram[13][1]_i_1/O
                         net (fo=1, routed)           0.000    56.360    ram[13][1]
    SLICE_X33Y52         FDRE                                         r  ram_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  ram_reg[13][1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.029    14.950    ram_reg[13][1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -56.360    
  -------------------------------------------------------------------
                         slack                                -41.410    

Slack (VIOLATED) :        -41.406ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.271ns  (logic 13.879ns (27.070%)  route 37.392ns (72.930%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.415    56.231    ma[2]_i_3_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    56.355 r  ram[13][12]_i_1/O
                         net (fo=1, routed)           0.000    56.355    ram[13][12]
    SLICE_X35Y51         FDRE                                         r  ram_reg[13][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  ram_reg[13][12]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.029    14.949    ram_reg[13][12]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -56.355    
  -------------------------------------------------------------------
                         slack                                -41.406    

Slack (VIOLATED) :        -41.405ns  (required time - arrival time)
  Source:                 ram_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        51.273ns  (logic 13.879ns (27.069%)  route 37.394ns (72.931%))
  Logic Levels:           62  (CARRY4=22 LUT3=9 LUT4=8 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  ram_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  ram_reg[0][0]/Q
                         net (fo=15, routed)          0.841     6.444    ram_reg[0][0]
    SLICE_X33Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.568 r  ram[11][15]_i_144/O
                         net (fo=1, routed)           0.000     6.568    ram[11][15]_i_144_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.100 r  ram_reg[11][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.100    ram_reg[11][15]_i_90_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  ram_reg[11][15]_i_46/CO[3]
                         net (fo=124, routed)         1.011     8.225    ram_reg[11][15]_i_46_n_0
    SLICE_X33Y40         LUT3 (Prop_lut3_I1_O)        0.124     8.349 r  ram[11][15]_i_168/O
                         net (fo=1, routed)           0.592     8.941    ram[11][15]_i_168_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.065 r  ram[11][15]_i_146/O
                         net (fo=1, routed)           0.664     9.729    ram[11][15]_i_146_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.127 r  ram_reg[11][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    10.127    ram_reg[11][15]_i_99_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  ram_reg[11][15]_i_47/CO[3]
                         net (fo=80, routed)          1.433    11.674    ram_reg[11][15]_i_47_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.798 r  ram[11][0]_i_6/O
                         net (fo=10, routed)          0.615    12.413    ram[11][0]_i_6_n_0
    SLICE_X39Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  ram[11][15]_i_115/O
                         net (fo=1, routed)           0.000    12.537    ram[11][15]_i_115_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.069 r  ram_reg[11][15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.069    ram_reg[11][15]_i_48_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.183 r  ram_reg[11][15]_i_18/CO[3]
                         net (fo=126, routed)         1.448    14.631    ram_reg[11][15]_i_18_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    14.755 r  ram[11][15]_i_124/O
                         net (fo=1, routed)           0.413    15.168    ram[11][15]_i_124_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.292 r  ram[11][15]_i_58/O
                         net (fo=1, routed)           0.472    15.764    ram[11][15]_i_58_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.149 r  ram_reg[11][15]_i_19/CO[3]
                         net (fo=32, routed)          1.312    17.461    ram_reg[11][15]_i_19_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I1_O)        0.124    17.585 r  ram[13][1]_i_13/O
                         net (fo=4, routed)           1.027    18.612    ram[13][1]_i_13_n_0
    SLICE_X44Y34         LUT4 (Prop_lut4_I0_O)        0.124    18.736 r  ram[5][0]_i_123/O
                         net (fo=1, routed)           0.000    18.736    ram[5][0]_i_123_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.268 r  ram_reg[5][0]_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.268    ram_reg[5][0]_i_73_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.382 r  ram_reg[5][0]_i_34/CO[3]
                         net (fo=32, routed)          1.105    20.487    ram_reg[5][0]_i_34_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.611 r  ram[2][5]_i_6/O
                         net (fo=7, routed)           1.010    21.621    ram[2][5]_i_6_n_0
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.124    21.745 r  ram[5][0]_i_70/O
                         net (fo=1, routed)           0.000    21.745    ram[5][0]_i_70_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.125 r  ram_reg[5][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.125    ram_reg[5][0]_i_24_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.242 r  ram_reg[5][0]_i_8/CO[3]
                         net (fo=80, routed)          1.226    23.468    ram_reg[5][0]_i_8_n_0
    SLICE_X46Y39         LUT3 (Prop_lut3_I1_O)        0.124    23.592 f  ram[2][12]_i_6/O
                         net (fo=4, routed)           0.650    24.242    ram[2][12]_i_6_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124    24.366 r  ram[12][7]_i_69/O
                         net (fo=1, routed)           0.486    24.853    ram[12][7]_i_69_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.251 r  ram_reg[12][7]_i_41/CO[3]
                         net (fo=32, routed)          0.949    26.199    ram_reg[12][7]_i_41_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.150    26.349 r  ram[4][0]_i_7/O
                         net (fo=4, routed)           0.691    27.040    ram[4][0]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.326    27.366 r  ram[12][7]_i_105/O
                         net (fo=1, routed)           0.638    28.004    ram[12][7]_i_105_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.530 r  ram_reg[12][7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.530    ram_reg[12][7]_i_84_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.644 r  ram_reg[12][7]_i_53/CO[3]
                         net (fo=32, routed)          0.989    29.633    ram_reg[12][7]_i_53_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I3_O)        0.118    29.751 r  ram[12][7]_i_19/O
                         net (fo=8, routed)           0.842    30.594    ram[12][7]_i_19_n_0
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.326    30.920 r  ram[12][7]_i_80/O
                         net (fo=1, routed)           0.000    30.920    ram[12][7]_i_80_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.321 r  ram_reg[12][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.321    ram_reg[12][7]_i_42_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.435 r  ram_reg[12][7]_i_18/CO[3]
                         net (fo=72, routed)          1.127    32.562    ram_reg[12][7]_i_18_n_0
    SLICE_X49Y43         LUT3 (Prop_lut3_I1_O)        0.124    32.686 r  ram[12][11]_i_6/O
                         net (fo=6, routed)           0.705    33.391    ram[12][11]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.515 r  ram[12][1]_i_12/O
                         net (fo=1, routed)           0.668    34.184    ram[12][1]_i_12_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.691 r  ram_reg[12][1]_i_6/CO[3]
                         net (fo=64, routed)          1.295    35.986    ram_reg[12][1]_i_6_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I3_O)        0.124    36.110 r  ram[3][13]_i_3/O
                         net (fo=6, routed)           1.175    37.284    ram[3][13]_i_3_n_0
    SLICE_X43Y50         LUT4 (Prop_lut4_I0_O)        0.124    37.408 r  ram[3][1]_i_13/O
                         net (fo=1, routed)           0.000    37.408    ram[3][1]_i_13_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.806 r  ram_reg[3][1]_i_5/CO[3]
                         net (fo=76, routed)          1.001    38.808    ram_reg[3][1]_i_5_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.124    38.932 r  ram[2][8]_i_4/O
                         net (fo=3, routed)           0.668    39.600    ram[2][8]_i_4_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.724 r  ram[12][7]_i_12/O
                         net (fo=1, routed)           0.619    40.342    ram[12][7]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.868 r  ram_reg[12][7]_i_4/CO[3]
                         net (fo=37, routed)          1.245    42.113    ram_reg[12][7]_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.124    42.237 r  ram[12][9]_i_4/O
                         net (fo=7, routed)           0.605    42.842    ram[12][9]_i_4_n_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    42.966 r  ram[12][0]_i_17/O
                         net (fo=1, routed)           0.000    42.966    ram[12][0]_i_17_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.479 r  ram_reg[12][0]_i_6/CO[3]
                         net (fo=64, routed)          1.374    44.853    ram_reg[12][0]_i_6_n_0
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152    45.005 r  ram[1][3]_i_2/O
                         net (fo=2, routed)           0.739    45.744    ram[1][3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I3_O)        0.332    46.076 r  c[2]_i_46/O
                         net (fo=1, routed)           0.000    46.076    c[2]_i_46_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.626 r  c_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.626    c_reg[2]_i_23_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.783 r  c_reg[2]_i_8/CO[1]
                         net (fo=22, routed)          0.394    47.177    eqOp4_out
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.329    47.506 r  ma[3]_i_10/O
                         net (fo=5, routed)           0.820    48.326    ma[3]_i_10_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I0_O)        0.124    48.450 r  ma[1]_i_29/O
                         net (fo=10, routed)          0.888    49.338    ma[1]_i_29_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124    49.462 f  ma[1]_i_17/O
                         net (fo=4, routed)           0.655    50.118    ma[1]_i_17_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124    50.242 r  ma[1]_i_45/O
                         net (fo=4, routed)           0.605    50.847    ma[1]_i_45_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.124    50.971 r  ma[1]_i_25/O
                         net (fo=1, routed)           0.571    51.542    ma[1]_i_25_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124    51.666 r  ma[1]_i_16/O
                         net (fo=22, routed)          0.566    52.232    ma[1]_i_16_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.124    52.356 f  ma[1]_i_13/O
                         net (fo=1, routed)           0.674    53.031    ma[1]_i_13_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124    53.155 r  ma[1]_i_10/O
                         net (fo=21, routed)          0.667    53.822    ma[1]_i_10_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.124    53.946 r  ma[1]_i_6/O
                         net (fo=1, routed)           0.490    54.436    ma[1]_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.124    54.560 r  ma[1]_i_2/O
                         net (fo=21, routed)          0.433    54.993    ma[1]_i_2_n_0
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.124    55.117 r  ma[2]_i_2/O
                         net (fo=2, routed)           0.575    55.692    ma[2]_i_2_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I3_O)        0.124    55.816 r  ma[2]_i_3/O
                         net (fo=19, routed)          0.417    56.233    ma[2]_i_3_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I3_O)        0.124    56.357 r  ram[13][10]_i_1/O
                         net (fo=1, routed)           0.000    56.357    ram[13][10]
    SLICE_X33Y52         FDRE                                         r  ram_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  ram_reg[13][10]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.031    14.952    ram_reg[13][10]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -56.357    
  -------------------------------------------------------------------
                         slack                                -41.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ram_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.269ns (53.681%)  route 0.232ns (46.319%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  ram_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ram_reg[14][3]/Q
                         net (fo=3, routed)           0.232     1.810    ram_reg[14][3]
    SLICE_X38Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  r_TX_Data[3]_i_7/O
                         net (fo=1, routed)           0.000     1.855    r_TX_Data[3]_i_7_n_0
    SLICE_X38Y27         MUXF7 (Prop_muxf7_I1_O)      0.064     1.919 r  r_TX_Data_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.919    r_TX_Data_reg[3]_i_3_n_0
    SLICE_X38Y27         MUXF8 (Prop_muxf8_I1_O)      0.019     1.938 r  r_TX_Data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    r_TX_Data_reg[3]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  r_TX_Data_reg[3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.134     1.831    r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ou_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.281ns (54.921%)  route 0.231ns (45.079%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  ram_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ram_reg[3][14]/Q
                         net (fo=14, routed)          0.231     1.815    ram_reg[3][14]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  ou[14]_i_4/O
                         net (fo=1, routed)           0.000     1.860    ou[14]_i_4_n_0
    SLICE_X34Y36         MUXF7 (Prop_muxf7_I0_O)      0.073     1.933 r  ou_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     1.933    ou_reg[14]_i_2_n_0
    SLICE_X34Y36         MUXF8 (Prop_muxf8_I0_O)      0.022     1.955 r  ou_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.955    ou_reg[14]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  ou_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  ou_reg[14]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.134     1.838    ou_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 inp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.172%)  route 0.314ns (62.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  inp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inp_reg/Q
                         net (fo=83, routed)          0.314     1.892    inp_reg_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.937 r  ram[8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.937    ram[8][3]
    SLICE_X37Y27         FDRE                                         r  ram_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  ram_reg[8][3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.092     1.789    ram_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.098%)  route 0.315ns (62.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  inp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inp_reg/Q
                         net (fo=83, routed)          0.315     1.893    inp_reg_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  ram[11][3]_i_1/O
                         net (fo=1, routed)           0.000     1.938    ram[11][3]
    SLICE_X37Y27         FDRE                                         r  ram_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  ram_reg[11][3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.091     1.788    ram_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ram_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.280ns (52.049%)  route 0.258ns (47.951%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  ram_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ram_reg[3][5]/Q
                         net (fo=15, routed)          0.258     1.841    ram_reg[3][5]
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.886 r  r_TX_Data[5]_i_4/O
                         net (fo=1, routed)           0.000     1.886    r_TX_Data[5]_i_4_n_0
    SLICE_X33Y30         MUXF7 (Prop_muxf7_I0_O)      0.071     1.957 r  r_TX_Data_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.957    r_TX_Data_reg[5]_i_2_n_0
    SLICE_X33Y30         MUXF8 (Prop_muxf8_I0_O)      0.023     1.980 r  r_TX_Data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.980    r_TX_Data_reg[5]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  r_TX_Data_reg[5]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.105     1.805    r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  inp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inp_reg/Q
                         net (fo=83, routed)          0.098     1.675    inp_reg_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.720 r  ram[9][2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    ram[9][2]
    SLICE_X33Y27         FDRE                                         r  ram_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  ram_reg[9][2]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091     1.540    ram_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ram_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ou_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.280ns (51.344%)  route 0.265ns (48.656%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  ram_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ram_reg[3][5]/Q
                         net (fo=15, routed)          0.265     1.848    ram_reg[3][5]
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  ou[5]_i_4/O
                         net (fo=1, routed)           0.000     1.893    ou[5]_i_4_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.071     1.964 r  ou_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.964    ou_reg[5]_i_2_n_0
    SLICE_X32Y30         MUXF8 (Prop_muxf8_I0_O)      0.023     1.987 r  ou_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.987    ou_reg[5]_i_1_n_0
    SLICE_X32Y30         FDRE                                         r  ou_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  ou_reg[5]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.105     1.805    ou_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ram_reg[15][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ou_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.269ns (80.059%)  route 0.067ns (19.941%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  ram_reg[15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ram_reg[15][12]/Q
                         net (fo=2, routed)           0.067     1.650    ram_reg[15][12]
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.695 r  ou[12]_i_7/O
                         net (fo=1, routed)           0.000     1.695    ou[12]_i_7_n_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_I1_O)      0.064     1.759 r  ou_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     1.759    ou_reg[12]_i_3_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I1_O)      0.019     1.778 r  ou_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.778    ou_reg[12]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  ou_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  ou_reg[12]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.134     1.589    ou_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.156%)  route 0.109ns (36.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.550     1.433    clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  r_Bit_Index_reg[2]/Q
                         net (fo=9, routed)           0.109     1.683    r_Bit_Index[2]
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.728    r_RX_Byte[5]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  r_RX_Byte_reg[5]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.092     1.538    r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ram_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ou_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.724%)  route 0.310ns (57.276%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X35Y31         FDRE                                         r  ram_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ram_reg[7][3]/Q
                         net (fo=14, routed)          0.251     1.830    ram_reg[7][3]
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.875 f  ou[3]_i_5/O
                         net (fo=1, routed)           0.059     1.934    ou[3]_i_5_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.979 r  ou[3]_i_1/O
                         net (fo=1, routed)           0.000     1.979    ou[3]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  ou_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  ou_reg[3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.091     1.789    ou_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y52   c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27   inp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y27   r_TX_Data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y27   r_TX_Data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y29   r_TX_Data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y30   r_TX_Data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y28   r_TX_Data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   r_TX_Data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   ram_reg[12][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   ram_reg[12][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   ram_reg[12][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ram_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   ram_reg[1][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ram_reg[1][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ram_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   ram_reg[12][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   ram_reg[12][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   ram_reg[12][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   ram_reg[12][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   inp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   r_TX_Data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   r_TX_Data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   ram_reg[13][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   ram_reg[15][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   ram_reg[15][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y33   ram_reg[9][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   ram_reg[9][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   inp_reg_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   ou_reg[10]/C



