{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738178022608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738178022608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 29 17:13:42 2025 " "Processing started: Wed Jan 29 17:13:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738178022608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738178022608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboard -c keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboard -c keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738178022608 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738178022858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-Behavioral " "Found design unit 1: keyboard-Behavioral" {  } { { "keyboard.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/keyboard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/keyboard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodifier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodifier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodifier-Behavioral " "Found design unit 1: decodifier-Behavioral" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodifier " "Found entity 1: decodifier" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/debounce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738178023326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/nip/fpga_scientific_calculator-main/fpu/floatpoint_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/aluno/documents/nip/fpga_scientific_calculator-main/fpu/floatpoint_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatPoint_package " "Found design unit 1: FloatPoint_package" {  } { { "../FPU/FloatPoint_package.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatPoint_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FloatPoint_package-body " "Found design unit 2: FloatPoint_package-body" {  } { { "../FPU/FloatPoint_package.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatPoint_package.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/nip/fpga_scientific_calculator-main/fpu/fp_convert_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/aluno/documents/nip/fpga_scientific_calculator-main/fpu/fp_convert_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP_convert_pkg " "Found design unit 1: FP_convert_pkg" {  } { { "../FPU/FP_convert_pkg.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FP_convert_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FP_convert_pkg-body " "Found design unit 2: FP_convert_pkg-body" {  } { { "../FPU/FP_convert_pkg.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FP_convert_pkg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738178023341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738178023361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_inst\"" {  } { { "top_level.vhd" "keyboard_inst" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738178023377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "top_level.vhd" "debounce_inst" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738178023392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodifier decodifier:decodifier_inst " "Elaborating entity \"decodifier\" for hierarchy \"decodifier:decodifier_inst\"" {  } { { "top_level.vhd" "decodifier_inst" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738178023392 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decoded_key decodifier.vhd(42) " "VHDL Process Statement warning at decodifier.vhd(42): inferring latch(es) for signal or variable \"decoded_key\", which holds its previous value in one or more paths through the process" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1738178023392 "|top_level|decodifier:decodifier_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_key\[0\] decodifier.vhd(42) " "Inferred latch for \"decoded_key\[0\]\" at decodifier.vhd(42)" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738178023392 "|top_level|decodifier:decodifier_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_key\[1\] decodifier.vhd(42) " "Inferred latch for \"decoded_key\[1\]\" at decodifier.vhd(42)" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738178023392 "|top_level|decodifier:decodifier_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_key\[2\] decodifier.vhd(42) " "Inferred latch for \"decoded_key\[2\]\" at decodifier.vhd(42)" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738178023392 "|top_level|decodifier:decodifier_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_key\[3\] decodifier.vhd(42) " "Inferred latch for \"decoded_key\[3\]\" at decodifier.vhd(42)" {  } { { "decodifier.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/decodifier.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738178023392 "|top_level|decodifier:decodifier_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VCC VCC " "Pin \"VCC\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738178024094 "|top_level|VCC"} { "Warning" "WMLS_MLS_STUCK_PIN" "GROUND GND " "Pin \"GROUND\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738178024094 "|top_level|GROUND"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1738178024094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738178024391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/keyboard/top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738178024437 "|top_level|switches[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1738178024437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738178024437 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738178024437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738178024437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738178024437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738178024469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 29 17:13:44 2025 " "Processing ended: Wed Jan 29 17:13:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738178024469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738178024469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738178024469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738178024469 ""}
