# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\jbran\OneDrive\Documentos\CIC\SinGen\SinGen.csv
# Generated on: Fri May 09 15:06:35 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
DAC_data[11],Output,PIN_AA19,4,B4_N0,PIN_AA19,2.5 V,,,,,
DAC_data[10],Output,PIN_AB19,4,B4_N0,PIN_AB19,2.5 V,,,,,
DAC_data[9],Output,PIN_AA17,4,B4_N0,PIN_AA17,2.5 V,,,,,
DAC_data[8],Output,PIN_AB17,4,B4_N0,PIN_AB17,2.5 V,,,,,
DAC_data[7],Output,PIN_AA12,4,B4_N0,PIN_AA12,2.5 V,,,,,
DAC_data[6],Output,PIN_AA11,4,B4_N0,PIN_AA11,2.5 V,,,,,
DAC_data[5],Output,PIN_Y10,3,B3_N0,PIN_Y10,2.5 V,,,,,
DAC_data[4],Output,PIN_AB9,3,B3_N0,PIN_AB9,2.5 V,,,,,
DAC_data[3],Output,PIN_AB8,3,B3_N0,PIN_AB8,2.5 V,,,,,
DAC_data[2],Output,PIN_AB7,3,B3_N0,PIN_AB7,2.5 V,,,,,
DAC_data[1],Output,PIN_AB6,3,B3_N0,PIN_AB6,2.5 V,,,,,
DAC_data[0],Output,PIN_AB5,3,B3_N0,PIN_AB5,2.5 V,,,,,
clk_in,Input,PIN_P11,3,B3_N0,PIN_P11,2.5 V,,,,,
inc_in,Input,PIN_A7,7,B7_N0,PIN_A7,2.5 V,,,,,
rst_in,Input,PIN_B8,7,B7_N0,PIN_B8,2.5 V,,,,,
