#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55565d1a0140 .scope module, "MIPS_tb" "MIPS_tb" 2 2;
 .timescale -9 -9;
v0x55565d2849c0_0 .net/s "A0", 31 0, v0x55565d2810c0_0;  1 drivers
v0x55565d284af0_0 .net/s "V0", 31 0, v0x55565d281180_0;  1 drivers
v0x55565d284c00_0 .var "clock", 0 0;
v0x55565d284ca0_0 .var/i "i", 31 0;
v0x55565d284d60_0 .var "reset", 0 0;
S_0x55565d1fba30 .scope module, "processador" "MIPS" 2 12, 3 1 0, S_0x55565d1a0140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "regV0";
    .port_info 3 /OUTPUT 32 "regA0";
L_0x55565d2c7b90 .functor XOR 1, L_0x55565d2a75e0, v0x55565d27b2a0_0, C4<0>, C4<0>;
L_0x55565d2c7c00 .functor AND 1, v0x55565d27b370_0, L_0x55565d2c7b90, C4<1>, C4<1>;
v0x55565d282590_0 .net "AluSRC", 0 0, v0x55565d27b1d0_0;  1 drivers
v0x55565d282680_0 .net "Cout0", 0 0, L_0x55565d2b70d0;  1 drivers
v0x55565d282740_0 .net "Cout1", 0 0, L_0x55565d2c6c30;  1 drivers
v0x55565d2827e0_0 .net "aluCode", 3 0, v0x55565d264580_0;  1 drivers
v0x55565d2828d0_0 .net "aluOp", 1 0, v0x55565d27b0c0_0;  1 drivers
v0x55565d282a10_0 .net "aluOut", 31 0, v0x55565d21b680_0;  1 drivers
v0x55565d282b20_0 .net "aluSecInput", 31 0, L_0x55565d297450;  1 drivers
v0x55565d282c30_0 .net "beqBneSelector", 0 0, L_0x55565d2c7b90;  1 drivers
v0x55565d282cf0_0 .net "bne", 0 0, v0x55565d27b2a0_0;  1 drivers
v0x55565d282d90_0 .net "branch", 0 0, v0x55565d27b370_0;  1 drivers
v0x55565d282e30_0 .net "branchAdd", 31 0, L_0x55565d2c7650;  1 drivers
v0x55565d282ed0_0 .net "branchAdress", 31 0, L_0x55565d2c7d80;  1 drivers
v0x55565d282fc0_0 .net "branchMux", 0 0, L_0x55565d2c7c00;  1 drivers
v0x55565d283060_0 .net "carryOut", 0 0, v0x55565d21cf20_0;  1 drivers
v0x55565d283100_0 .net "clk", 0 0, v0x55565d284c00_0;  1 drivers
v0x55565d2831a0_0 .net "destinationaddr", 4 0, L_0x55565d2960f0;  1 drivers
v0x55565d283290_0 .net "extendedImm", 31 0, L_0x55565d2971c0;  1 drivers
v0x55565d283440_0 .net "instrAddress", 31 0, v0x55565d27eec0_0;  1 drivers
v0x55565d283550_0 .net "instrAddressplus4", 31 0, L_0x55565d2b7af0;  1 drivers
v0x55565d283610_0 .net "instruction", 31 0, L_0x55565d2856b0;  1 drivers
v0x55565d2836d0_0 .net "jump", 0 0, v0x55565d27b500_0;  1 drivers
v0x55565d2837c0_0 .net "jumpAddress", 31 0, L_0x55565d2c81e0;  1 drivers
v0x55565d2838b0_0 .net "jumpAux", 27 0, L_0x55565d2c7fb0;  1 drivers
v0x55565d2839c0_0 .net "memOut", 31 0, L_0x55565d2a8330;  1 drivers
v0x55565d283ad0_0 .net "memRead", 0 0, v0x55565d27b5c0_0;  1 drivers
v0x55565d283bc0_0 .net "memToReg", 0 0, v0x55565d27b680_0;  1 drivers
v0x55565d283cb0_0 .net "memWrite", 0 0, v0x55565d27b740_0;  1 drivers
v0x55565d283da0_0 .net "next_inst", 31 0, L_0x55565d2a8740;  1 drivers
v0x55565d283eb0_0 .net "overflow", 0 0, L_0x55565d2a7de0;  1 drivers
v0x55565d283f50_0 .net "regA0", 31 0, v0x55565d2810c0_0;  alias, 1 drivers
v0x55565d283ff0_0 .net "regDestination", 31 0, L_0x55565d2a8630;  1 drivers
v0x55565d2840e0_0 .net "regDst", 1 0, v0x55565d27b8e0_0;  1 drivers
v0x55565d2841f0_0 .net "regSource", 31 0, L_0x55565d2965e0;  1 drivers
v0x55565d2844c0_0 .net "regTarget", 31 0, L_0x55565d2968c0;  1 drivers
v0x55565d284580_0 .net "regV0", 31 0, v0x55565d281180_0;  alias, 1 drivers
v0x55565d284640_0 .net "regWrite", 0 0, v0x55565d27b9c0_0;  1 drivers
v0x55565d284730_0 .net "rst", 0 0, v0x55565d284d60_0;  1 drivers
v0x55565d2847d0_0 .net "shiftedImm", 31 0, L_0x55565d2b80e0;  1 drivers
v0x55565d2848c0_0 .net "zero", 0 0, L_0x55565d2a75e0;  1 drivers
L_0x55565d2857c0 .part v0x55565d27eec0_0, 2, 8;
L_0x55565d2858b0 .part L_0x55565d2856b0, 26, 6;
L_0x55565d2961e0 .part L_0x55565d2856b0, 16, 5;
L_0x55565d296360 .part L_0x55565d2856b0, 11, 5;
L_0x55565d2969c0 .part L_0x55565d2856b0, 21, 5;
L_0x55565d296ab0 .part L_0x55565d2856b0, 16, 5;
L_0x55565d296be0 .part L_0x55565d2856b0, 0, 6;
L_0x55565d297260 .part L_0x55565d2856b0, 0, 16;
L_0x55565d2a7fc0 .part L_0x55565d2856b0, 6, 5;
L_0x55565d2a8470 .part v0x55565d21b680_0, 0, 16;
L_0x55565d2c80f0 .part L_0x55565d2856b0, 0, 26;
L_0x55565d2c83a0 .part L_0x55565d2b7af0, 28, 4;
S_0x55565d223a40 .scope module, "ALU" "alu_32" 3 65, 4 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "carry_out";
    .port_info 7 /OUTPUT 1 "overflow";
L_0x55565d297760 .functor OR 1, L_0x55565d297540, L_0x55565d297630, C4<0>, C4<0>;
L_0x55565d297870 .functor NOT 32, L_0x55565d297450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55565d2a78b0 .functor XNOR 1, L_0x55565d2a7720, L_0x55565d2a77c0, C4<0>, C4<0>;
L_0x55565d2a7b00 .functor XOR 1, L_0x55565d2a79c0, L_0x55565d2a7a60, C4<0>, C4<0>;
L_0x55565d2a7bc0 .functor AND 1, L_0x55565d2a78b0, L_0x55565d2a7b00, C4<1>, C4<1>;
L_0x7f341db622a0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55565d236f20_0 .net/2u *"_ivl_0", 3 0, L_0x7f341db622a0;  1 drivers
v0x55565d237020_0 .net *"_ivl_10", 31 0, L_0x55565d297870;  1 drivers
L_0x7f341db62330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55565d2355c0_0 .net/2u *"_ivl_12", 31 0, L_0x7f341db62330;  1 drivers
v0x55565d235680_0 .net *"_ivl_14", 31 0, L_0x55565d297970;  1 drivers
L_0x7f341db623c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55565d233c60_0 .net/2u *"_ivl_18", 31 0, L_0x7f341db623c0;  1 drivers
v0x55565d232300_0 .net *"_ivl_2", 0 0, L_0x55565d297540;  1 drivers
v0x55565d2323c0_0 .net *"_ivl_20", 0 0, L_0x55565d2a7540;  1 drivers
L_0x7f341db62408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55565d22d3b0_0 .net/2u *"_ivl_22", 0 0, L_0x7f341db62408;  1 drivers
L_0x7f341db62450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55565d22d470_0 .net/2u *"_ivl_24", 0 0, L_0x7f341db62450;  1 drivers
v0x55565d22bd80_0 .net *"_ivl_29", 0 0, L_0x55565d2a7720;  1 drivers
v0x55565d22be60_0 .net *"_ivl_31", 0 0, L_0x55565d2a77c0;  1 drivers
v0x55565d22a420_0 .net *"_ivl_32", 0 0, L_0x55565d2a78b0;  1 drivers
v0x55565d22a4c0_0 .net *"_ivl_35", 0 0, L_0x55565d2a79c0;  1 drivers
v0x55565d228ac0_0 .net *"_ivl_37", 0 0, L_0x55565d2a7a60;  1 drivers
v0x55565d228b80_0 .net *"_ivl_38", 0 0, L_0x55565d2a7b00;  1 drivers
L_0x7f341db622e8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55565d227160_0 .net/2u *"_ivl_4", 3 0, L_0x7f341db622e8;  1 drivers
v0x55565d227220_0 .net *"_ivl_41", 0 0, L_0x55565d2a7bc0;  1 drivers
L_0x7f341db62498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55565d225800_0 .net/2u *"_ivl_42", 0 0, L_0x7f341db62498;  1 drivers
L_0x7f341db624e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55565d2258c0_0 .net/2u *"_ivl_44", 0 0, L_0x7f341db624e0;  1 drivers
v0x55565d1b03b0_0 .net *"_ivl_6", 0 0, L_0x55565d297630;  1 drivers
v0x55565d1b0470_0 .net *"_ivl_9", 0 0, L_0x55565d297760;  1 drivers
v0x55565d21feb0_0 .net "a", 31 0, L_0x55565d2965e0;  alias, 1 drivers
v0x55565d21ff50_0 .net "alu_ctrl", 3 0, v0x55565d264580_0;  alias, 1 drivers
v0x55565d21e880_0 .net "b", 31 0, L_0x55565d297450;  alias, 1 drivers
v0x55565d21e960_0 .net "b_temp", 31 0, L_0x55565d297ad0;  1 drivers
v0x55565d21cf20_0 .var "carry_out", 0 0;
v0x55565d21cfc0_0 .net "carry_out_pre", 0 0, L_0x55565d2a6590;  1 drivers
v0x55565d21b5c0_0 .net "overflow", 0 0, L_0x55565d2a7de0;  alias, 1 drivers
v0x55565d21b680_0 .var "result", 31 0;
v0x55565d219c60_0 .net "resultadoSomaSubtracao", 31 0, L_0x55565d2a6fb0;  1 drivers
v0x55565d219d50_0 .net "shamt", 4 0, L_0x55565d2a7fc0;  1 drivers
v0x55565d218300_0 .net "zero", 0 0, L_0x55565d2a75e0;  alias, 1 drivers
E_0x55565d0fb1e0/0 .event anyedge, v0x55565d21ff50_0, v0x55565d23be90_0, v0x55565d21e880_0, v0x55565d239fa0_0;
E_0x55565d0fb1e0/1 .event anyedge, v0x55565d247eb0_0, v0x55565d21b5c0_0, v0x55565d219d50_0;
E_0x55565d0fb1e0 .event/or E_0x55565d0fb1e0/0, E_0x55565d0fb1e0/1;
L_0x55565d297540 .cmp/eq 4, v0x55565d264580_0, L_0x7f341db622a0;
L_0x55565d297630 .cmp/eq 4, v0x55565d264580_0, L_0x7f341db622e8;
L_0x55565d297970 .arith/sum 32, L_0x55565d297870, L_0x7f341db62330;
L_0x55565d297ad0 .functor MUXZ 32, L_0x55565d297450, L_0x55565d297970, L_0x55565d297760, C4<>;
L_0x55565d2a7540 .cmp/eq 32, v0x55565d21b680_0, L_0x7f341db623c0;
L_0x55565d2a75e0 .functor MUXZ 1, L_0x7f341db62450, L_0x7f341db62408, L_0x55565d2a7540, C4<>;
L_0x55565d2a7720 .part L_0x55565d2965e0, 31, 1;
L_0x55565d2a77c0 .part L_0x55565d297ad0, 31, 1;
L_0x55565d2a79c0 .part L_0x55565d2a6fb0, 31, 1;
L_0x55565d2a7a60 .part L_0x55565d2965e0, 31, 1;
L_0x55565d2a7de0 .functor MUXZ 1, L_0x7f341db624e0, L_0x7f341db62498, L_0x55565d2a7bc0, C4<>;
S_0x55565d2305d0 .scope module, "adder" "full_adder_32bit" 4 36, 5 1 0, S_0x55565d223a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Sum";
    .port_info 3 /OUTPUT 1 "Cout";
v0x55565d23be90_0 .net "A", 31 0, L_0x55565d2965e0;  alias, 1 drivers
v0x55565d23bf90_0 .net "B", 31 0, L_0x55565d297ad0;  alias, 1 drivers
v0x55565d239eb0_0 .net "Cout", 0 0, L_0x55565d2a6590;  alias, 1 drivers
v0x55565d239fa0_0 .net "Sum", 31 0, L_0x55565d2a6fb0;  alias, 1 drivers
v0x55565d238880_0 .net "cout", 2 0, L_0x55565d2a31f0;  1 drivers
L_0x55565d29b8d0 .part L_0x55565d2965e0, 0, 8;
L_0x55565d29b970 .part L_0x55565d297ad0, 0, 8;
L_0x55565d29f4f0 .part L_0x55565d2965e0, 8, 8;
L_0x55565d29f590 .part L_0x55565d297ad0, 8, 8;
L_0x55565d29f630 .part L_0x55565d2a31f0, 0, 1;
L_0x55565d2a31f0 .concat8 [ 1 1 1 0], L_0x55565d29afb0, L_0x55565d29eac0, L_0x55565d2a27c0;
L_0x55565d2a32e0 .part L_0x55565d2965e0, 16, 8;
L_0x55565d2a3380 .part L_0x55565d297ad0, 16, 8;
L_0x55565d2a3470 .part L_0x55565d2a31f0, 1, 1;
L_0x55565d2a6fb0 .concat8 [ 8 8 8 8], L_0x55565d29b110, L_0x55565d29ec20, L_0x55565d2a2920, L_0x55565d2a66e0;
L_0x55565d2a71e0 .part L_0x55565d2965e0, 24, 8;
L_0x55565d2a7390 .part L_0x55565d297ad0, 24, 8;
L_0x55565d2a74a0 .part L_0x55565d2a31f0, 2, 1;
S_0x55565d23d050 .scope module, "s0" "full_adder_8bit" 5 11, 6 1 0, S_0x55565d2305d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d1fe6b0_0 .net "A", 7 0, L_0x55565d29b8d0;  1 drivers
v0x55565d1fe1d0_0 .net "B", 7 0, L_0x55565d29b970;  1 drivers
L_0x7f341db62378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55565d1fc910_0 .net "Cin", 0 0, L_0x7f341db62378;  1 drivers
v0x55565d1f12b0_0 .net "Cout", 0 0, L_0x55565d29afb0;  1 drivers
v0x55565d1fb0c0_0 .net "Sum", 7 0, L_0x55565d29b110;  1 drivers
v0x55565d1fae00_0 .net "cout", 6 0, L_0x55565d29a770;  1 drivers
L_0x55565d298000 .part L_0x55565d29b8d0, 0, 1;
L_0x55565d2980a0 .part L_0x55565d29b970, 0, 1;
L_0x55565d298550 .part L_0x55565d29b8d0, 1, 1;
L_0x55565d298640 .part L_0x55565d29b970, 1, 1;
L_0x55565d298730 .part L_0x55565d29a770, 0, 1;
L_0x55565d298be0 .part L_0x55565d29b8d0, 2, 1;
L_0x55565d298c80 .part L_0x55565d29b970, 2, 1;
L_0x55565d298d20 .part L_0x55565d29a770, 1, 1;
L_0x55565d299270 .part L_0x55565d29b8d0, 3, 1;
L_0x55565d2993a0 .part L_0x55565d29b970, 3, 1;
L_0x55565d299530 .part L_0x55565d29a770, 2, 1;
L_0x55565d299920 .part L_0x55565d29b8d0, 4, 1;
L_0x55565d299a30 .part L_0x55565d29b970, 4, 1;
L_0x55565d299ad0 .part L_0x55565d29a770, 3, 1;
L_0x55565d29a060 .part L_0x55565d29b8d0, 5, 1;
L_0x55565d29a100 .part L_0x55565d29b970, 5, 1;
L_0x55565d29a230 .part L_0x55565d29a770, 4, 1;
LS_0x55565d29a770_0_0 .concat8 [ 1 1 1 1], L_0x55565d297ef0, L_0x55565d298440, L_0x55565d298ad0, L_0x55565d299160;
LS_0x55565d29a770_0_4 .concat8 [ 1 1 1 0], L_0x55565d299810, L_0x55565d299f50, L_0x55565d29a660;
L_0x55565d29a770 .concat8 [ 4 3 0 0], LS_0x55565d29a770_0_0, LS_0x55565d29a770_0_4;
L_0x55565d29ab30 .part L_0x55565d29b8d0, 6, 1;
L_0x55565d29abd0 .part L_0x55565d29b970, 6, 1;
L_0x55565d29aa90 .part L_0x55565d29a770, 5, 1;
LS_0x55565d29b110_0_0 .concat8 [ 1 1 1 1], L_0x55565d297c60, L_0x55565d2981b0, L_0x55565d298840, L_0x55565d298ed0;
LS_0x55565d29b110_0_4 .concat8 [ 1 1 1 1], L_0x55565d299640, L_0x55565d299c80, L_0x55565d29a340, L_0x55565d29ad20;
L_0x55565d29b110 .concat8 [ 4 4 0 0], LS_0x55565d29b110_0_0, LS_0x55565d29b110_0_4;
L_0x55565d29ac70 .part L_0x55565d29b8d0, 7, 1;
L_0x55565d29b540 .part L_0x55565d29b970, 7, 1;
L_0x55565d29b480 .part L_0x55565d29a770, 6, 1;
S_0x55565d2499b0 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d297a10 .functor XOR 1, L_0x55565d298000, L_0x55565d2980a0, C4<0>, C4<0>;
L_0x55565d297c60 .functor XOR 1, L_0x55565d297a10, L_0x7f341db62378, C4<0>, C4<0>;
L_0x55565d297d70 .functor AND 1, L_0x55565d298000, L_0x55565d2980a0, C4<1>, C4<1>;
L_0x55565d297e80 .functor AND 1, L_0x7f341db62378, L_0x55565d297a10, C4<1>, C4<1>;
L_0x55565d297ef0 .functor OR 1, L_0x55565d297d70, L_0x55565d297e80, C4<0>, C4<0>;
v0x55565d25afd0_0 .net "A", 0 0, L_0x55565d298000;  1 drivers
v0x55565d1ab3e0_0 .net "B", 0 0, L_0x55565d2980a0;  1 drivers
v0x55565d1abee0_0 .net "Cin", 0 0, L_0x7f341db62378;  alias, 1 drivers
v0x55565d1a0720_0 .net "Cout", 0 0, L_0x55565d297ef0;  1 drivers
v0x55565d1ecf50_0 .net "S", 0 0, L_0x55565d297c60;  1 drivers
v0x55565d20fe50_0 .net "c1", 0 0, L_0x55565d297d70;  1 drivers
v0x55565d20f900_0 .net "c2", 0 0, L_0x55565d297e80;  1 drivers
v0x55565d20f9c0_0 .net "s1", 0 0, L_0x55565d297a10;  1 drivers
S_0x55565d22eea0 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d298140 .functor XOR 1, L_0x55565d298550, L_0x55565d298640, C4<0>, C4<0>;
L_0x55565d2981b0 .functor XOR 1, L_0x55565d298140, L_0x55565d298730, C4<0>, C4<0>;
L_0x55565d298270 .functor AND 1, L_0x55565d298550, L_0x55565d298640, C4<1>, C4<1>;
L_0x55565d298380 .functor AND 1, L_0x55565d298730, L_0x55565d298140, C4<1>, C4<1>;
L_0x55565d298440 .functor OR 1, L_0x55565d298270, L_0x55565d298380, C4<0>, C4<0>;
v0x55565d20e860_0 .net "A", 0 0, L_0x55565d298550;  1 drivers
v0x55565d20e920_0 .net "B", 0 0, L_0x55565d298640;  1 drivers
v0x55565d20e480_0 .net "Cin", 0 0, L_0x55565d298730;  1 drivers
v0x55565d20e520_0 .net "Cout", 0 0, L_0x55565d298440;  1 drivers
v0x55565d20dfa0_0 .net "S", 0 0, L_0x55565d2981b0;  1 drivers
v0x55565d20dce0_0 .net "c1", 0 0, L_0x55565d298270;  1 drivers
v0x55565d20dda0_0 .net "c2", 0 0, L_0x55565d298380;  1 drivers
v0x55565d20cf00_0 .net "s1", 0 0, L_0x55565d298140;  1 drivers
S_0x55565d216540 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2987d0 .functor XOR 1, L_0x55565d298be0, L_0x55565d298c80, C4<0>, C4<0>;
L_0x55565d298840 .functor XOR 1, L_0x55565d2987d0, L_0x55565d298d20, C4<0>, C4<0>;
L_0x55565d298900 .functor AND 1, L_0x55565d298be0, L_0x55565d298c80, C4<1>, C4<1>;
L_0x55565d298a10 .functor AND 1, L_0x55565d298d20, L_0x55565d2987d0, C4<1>, C4<1>;
L_0x55565d298ad0 .functor OR 1, L_0x55565d298900, L_0x55565d298a10, C4<0>, C4<0>;
v0x55565d20cb50_0 .net "A", 0 0, L_0x55565d298be0;  1 drivers
v0x55565d20c640_0 .net "B", 0 0, L_0x55565d298c80;  1 drivers
v0x55565d20c700_0 .net "Cin", 0 0, L_0x55565d298d20;  1 drivers
v0x55565d20c380_0 .net "Cout", 0 0, L_0x55565d298ad0;  1 drivers
v0x55565d20c440_0 .net "S", 0 0, L_0x55565d298840;  1 drivers
v0x55565d20b610_0 .net "c1", 0 0, L_0x55565d298900;  1 drivers
v0x55565d20b1c0_0 .net "c2", 0 0, L_0x55565d298a10;  1 drivers
v0x55565d20b280_0 .net "s1", 0 0, L_0x55565d2987d0;  1 drivers
S_0x55565d1cd490 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d298e60 .functor XOR 1, L_0x55565d299270, L_0x55565d2993a0, C4<0>, C4<0>;
L_0x55565d298ed0 .functor XOR 1, L_0x55565d298e60, L_0x55565d299530, C4<0>, C4<0>;
L_0x55565d298f90 .functor AND 1, L_0x55565d299270, L_0x55565d2993a0, C4<1>, C4<1>;
L_0x55565d2990a0 .functor AND 1, L_0x55565d299530, L_0x55565d298e60, C4<1>, C4<1>;
L_0x55565d299160 .functor OR 1, L_0x55565d298f90, L_0x55565d2990a0, C4<0>, C4<0>;
v0x55565d20ad90_0 .net "A", 0 0, L_0x55565d299270;  1 drivers
v0x55565d209420_0 .net "B", 0 0, L_0x55565d2993a0;  1 drivers
v0x55565d1fdec0_0 .net "Cin", 0 0, L_0x55565d299530;  1 drivers
v0x55565d207bc0_0 .net "Cout", 0 0, L_0x55565d299160;  1 drivers
v0x55565d207c80_0 .net "S", 0 0, L_0x55565d298ed0;  1 drivers
v0x55565d207900_0 .net "c1", 0 0, L_0x55565d298f90;  1 drivers
v0x55565d2079c0_0 .net "c2", 0 0, L_0x55565d2990a0;  1 drivers
v0x55565d207610_0 .net "s1", 0 0, L_0x55565d298e60;  1 drivers
S_0x55565d1d9df0 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2995d0 .functor XOR 1, L_0x55565d299920, L_0x55565d299a30, C4<0>, C4<0>;
L_0x55565d299640 .functor XOR 1, L_0x55565d2995d0, L_0x55565d299ad0, C4<0>, C4<0>;
L_0x55565d2996b0 .functor AND 1, L_0x55565d299920, L_0x55565d299a30, C4<1>, C4<1>;
L_0x55565d299720 .functor AND 1, L_0x55565d299ad0, L_0x55565d2995d0, C4<1>, C4<1>;
L_0x55565d299810 .functor OR 1, L_0x55565d2996b0, L_0x55565d299720, C4<0>, C4<0>;
v0x55565d1fd530_0 .net "A", 0 0, L_0x55565d299920;  1 drivers
v0x55565d206780_0 .net "B", 0 0, L_0x55565d299a30;  1 drivers
v0x55565d206840_0 .net "Cin", 0 0, L_0x55565d299ad0;  1 drivers
v0x55565d206490_0 .net "Cout", 0 0, L_0x55565d299810;  1 drivers
v0x55565d206550_0 .net "S", 0 0, L_0x55565d299640;  1 drivers
v0x55565d206120_0 .net "c1", 0 0, L_0x55565d2996b0;  1 drivers
v0x55565d205df0_0 .net "c2", 0 0, L_0x55565d299720;  1 drivers
v0x55565d205eb0_0 .net "s1", 0 0, L_0x55565d2995d0;  1 drivers
S_0x55565d1e5330 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2999c0 .functor XOR 1, L_0x55565d29a060, L_0x55565d29a100, C4<0>, C4<0>;
L_0x55565d299c80 .functor XOR 1, L_0x55565d2999c0, L_0x55565d29a230, C4<0>, C4<0>;
L_0x55565d299d20 .functor AND 1, L_0x55565d29a060, L_0x55565d29a100, C4<1>, C4<1>;
L_0x55565d299e60 .functor AND 1, L_0x55565d29a230, L_0x55565d2999c0, C4<1>, C4<1>;
L_0x55565d299f50 .functor OR 1, L_0x55565d299d20, L_0x55565d299e60, C4<0>, C4<0>;
v0x55565d204c30_0 .net "A", 0 0, L_0x55565d29a060;  1 drivers
v0x55565d204750_0 .net "B", 0 0, L_0x55565d29a100;  1 drivers
v0x55565d204810_0 .net "Cin", 0 0, L_0x55565d29a230;  1 drivers
v0x55565d204490_0 .net "Cout", 0 0, L_0x55565d299f50;  1 drivers
v0x55565d204550_0 .net "S", 0 0, L_0x55565d299c80;  1 drivers
v0x55565d2036b0_0 .net "c1", 0 0, L_0x55565d299d20;  1 drivers
v0x55565d203770_0 .net "c2", 0 0, L_0x55565d299e60;  1 drivers
v0x55565d2032d0_0 .net "s1", 0 0, L_0x55565d2999c0;  1 drivers
S_0x55565d1bf2e0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29a2d0 .functor XOR 1, L_0x55565d29ab30, L_0x55565d29abd0, C4<0>, C4<0>;
L_0x55565d29a340 .functor XOR 1, L_0x55565d29a2d0, L_0x55565d29aa90, C4<0>, C4<0>;
L_0x55565d29a430 .functor AND 1, L_0x55565d29ab30, L_0x55565d29abd0, C4<1>, C4<1>;
L_0x55565d29a570 .functor AND 1, L_0x55565d29aa90, L_0x55565d29a2d0, C4<1>, C4<1>;
L_0x55565d29a660 .functor OR 1, L_0x55565d29a430, L_0x55565d29a570, C4<0>, C4<0>;
v0x55565d202df0_0 .net "A", 0 0, L_0x55565d29ab30;  1 drivers
v0x55565d202b30_0 .net "B", 0 0, L_0x55565d29abd0;  1 drivers
v0x55565d202bf0_0 .net "Cin", 0 0, L_0x55565d29aa90;  1 drivers
v0x55565d201d50_0 .net "Cout", 0 0, L_0x55565d29a660;  1 drivers
v0x55565d201e10_0 .net "S", 0 0, L_0x55565d29a340;  1 drivers
v0x55565d201990_0 .net "c1", 0 0, L_0x55565d29a430;  1 drivers
v0x55565d201490_0 .net "c2", 0 0, L_0x55565d29a570;  1 drivers
v0x55565d201550_0 .net "s1", 0 0, L_0x55565d29a2d0;  1 drivers
S_0x55565d1f04c0 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d23d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29a1a0 .functor XOR 1, L_0x55565d29ac70, L_0x55565d29b540, C4<0>, C4<0>;
L_0x55565d29ad20 .functor XOR 1, L_0x55565d29a1a0, L_0x55565d29b480, C4<0>, C4<0>;
L_0x55565d29ade0 .functor AND 1, L_0x55565d29ac70, L_0x55565d29b540, C4<1>, C4<1>;
L_0x55565d29aef0 .functor AND 1, L_0x55565d29b480, L_0x55565d29a1a0, C4<1>, C4<1>;
L_0x55565d29afb0 .functor OR 1, L_0x55565d29ade0, L_0x55565d29aef0, C4<0>, C4<0>;
v0x55565d201260_0 .net "A", 0 0, L_0x55565d29ac70;  1 drivers
v0x55565d200410_0 .net "B", 0 0, L_0x55565d29b540;  1 drivers
v0x55565d200010_0 .net "Cin", 0 0, L_0x55565d29b480;  1 drivers
v0x55565d2000b0_0 .net "Cout", 0 0, L_0x55565d29afb0;  alias, 1 drivers
v0x55565d1ffb30_0 .net "S", 0 0, L_0x55565d29ad20;  1 drivers
v0x55565d1ff870_0 .net "c1", 0 0, L_0x55565d29ade0;  1 drivers
v0x55565d1ff930_0 .net "c2", 0 0, L_0x55565d29aef0;  1 drivers
v0x55565d1fea90_0 .net "s1", 0 0, L_0x55565d29a1a0;  1 drivers
S_0x55565d1fd160 .scope module, "s1" "full_adder_8bit" 5 12, 6 1 0, S_0x55565d2305d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d1e11d0_0 .net "A", 7 0, L_0x55565d29f4f0;  1 drivers
v0x55565d1e03d0_0 .net "B", 7 0, L_0x55565d29f590;  1 drivers
v0x55565d1dfff0_0 .net "Cin", 0 0, L_0x55565d29f630;  1 drivers
v0x55565d1dfb10_0 .net "Cout", 0 0, L_0x55565d29eac0;  1 drivers
v0x55565d1df850_0 .net "Sum", 7 0, L_0x55565d29ec20;  1 drivers
v0x55565d1dea70_0 .net "cout", 6 0, L_0x55565d29e280;  1 drivers
L_0x55565d29bdd0 .part L_0x55565d29f4f0, 0, 1;
L_0x55565d29be70 .part L_0x55565d29f590, 0, 1;
L_0x55565d29c320 .part L_0x55565d29f4f0, 1, 1;
L_0x55565d29c410 .part L_0x55565d29f590, 1, 1;
L_0x55565d29c500 .part L_0x55565d29e280, 0, 1;
L_0x55565d29c9b0 .part L_0x55565d29f4f0, 2, 1;
L_0x55565d29ca50 .part L_0x55565d29f590, 2, 1;
L_0x55565d29caf0 .part L_0x55565d29e280, 1, 1;
L_0x55565d29d040 .part L_0x55565d29f4f0, 3, 1;
L_0x55565d29d0e0 .part L_0x55565d29f590, 3, 1;
L_0x55565d29d180 .part L_0x55565d29e280, 2, 1;
L_0x55565d29d540 .part L_0x55565d29f4f0, 4, 1;
L_0x55565d29d650 .part L_0x55565d29f590, 4, 1;
L_0x55565d29d6f0 .part L_0x55565d29e280, 3, 1;
L_0x55565d29dba0 .part L_0x55565d29f4f0, 5, 1;
L_0x55565d29dc40 .part L_0x55565d29f590, 5, 1;
L_0x55565d29dd70 .part L_0x55565d29e280, 4, 1;
LS_0x55565d29e280_0_0 .concat8 [ 1 1 1 1], L_0x55565d29bcc0, L_0x55565d29c210, L_0x55565d29c8a0, L_0x55565d29cf30;
LS_0x55565d29e280_0_4 .concat8 [ 1 1 1 0], L_0x55565d29d430, L_0x55565d29da90, L_0x55565d29e170;
L_0x55565d29e280 .concat8 [ 4 3 0 0], LS_0x55565d29e280_0_0, LS_0x55565d29e280_0_4;
L_0x55565d29e640 .part L_0x55565d29f4f0, 6, 1;
L_0x55565d29e6e0 .part L_0x55565d29f590, 6, 1;
L_0x55565d29e5a0 .part L_0x55565d29e280, 5, 1;
LS_0x55565d29ec20_0_0 .concat8 [ 1 1 1 1], L_0x55565d29ba80, L_0x55565d29bf80, L_0x55565d29c610, L_0x55565d29cca0;
LS_0x55565d29ec20_0_4 .concat8 [ 1 1 1 1], L_0x55565d29d290, L_0x55565d29d820, L_0x55565d29de80, L_0x55565d29e830;
L_0x55565d29ec20 .concat8 [ 4 4 0 0], LS_0x55565d29ec20_0_0, LS_0x55565d29ec20_0_4;
L_0x55565d29e780 .part L_0x55565d29f4f0, 7, 1;
L_0x55565d29f160 .part L_0x55565d29f590, 7, 1;
L_0x55565d29ef90 .part L_0x55565d29e280, 6, 1;
S_0x55565d209be0 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29ba10 .functor XOR 1, L_0x55565d29bdd0, L_0x55565d29be70, C4<0>, C4<0>;
L_0x55565d29ba80 .functor XOR 1, L_0x55565d29ba10, L_0x55565d29f630, C4<0>, C4<0>;
L_0x55565d29bb40 .functor AND 1, L_0x55565d29bdd0, L_0x55565d29be70, C4<1>, C4<1>;
L_0x55565d29bc50 .functor AND 1, L_0x55565d29f630, L_0x55565d29ba10, C4<1>, C4<1>;
L_0x55565d29bcc0 .functor OR 1, L_0x55565d29bb40, L_0x55565d29bc50, C4<0>, C4<0>;
v0x55565d1fab10_0 .net "A", 0 0, L_0x55565d29bdd0;  1 drivers
v0x55565d1f08d0_0 .net "B", 0 0, L_0x55565d29be70;  1 drivers
v0x55565d1f0990_0 .net "Cin", 0 0, L_0x55565d29f630;  alias, 1 drivers
v0x55565d1f9c80_0 .net "Cout", 0 0, L_0x55565d29bcc0;  1 drivers
v0x55565d1f9d40_0 .net "S", 0 0, L_0x55565d29ba80;  1 drivers
v0x55565d1f9990_0 .net "c1", 0 0, L_0x55565d29bb40;  1 drivers
v0x55565d1f9a50_0 .net "c2", 0 0, L_0x55565d29bc50;  1 drivers
v0x55565d1f94a0_0 .net "s1", 0 0, L_0x55565d29ba10;  1 drivers
S_0x55565d1c0a10 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29bf10 .functor XOR 1, L_0x55565d29c320, L_0x55565d29c410, C4<0>, C4<0>;
L_0x55565d29bf80 .functor XOR 1, L_0x55565d29bf10, L_0x55565d29c500, C4<0>, C4<0>;
L_0x55565d29c040 .functor AND 1, L_0x55565d29c320, L_0x55565d29c410, C4<1>, C4<1>;
L_0x55565d29c150 .functor AND 1, L_0x55565d29c500, L_0x55565d29bf10, C4<1>, C4<1>;
L_0x55565d29c210 .functor OR 1, L_0x55565d29c040, L_0x55565d29c150, C4<0>, C4<0>;
v0x55565d1f9260_0 .net "A", 0 0, L_0x55565d29c320;  1 drivers
v0x55565d1f8400_0 .net "B", 0 0, L_0x55565d29c410;  1 drivers
v0x55565d1f84c0_0 .net "Cin", 0 0, L_0x55565d29c500;  1 drivers
v0x55565d1f8020_0 .net "Cout", 0 0, L_0x55565d29c210;  1 drivers
v0x55565d1f80e0_0 .net "S", 0 0, L_0x55565d29bf80;  1 drivers
v0x55565d1f7bb0_0 .net "c1", 0 0, L_0x55565d29c040;  1 drivers
v0x55565d1f7880_0 .net "c2", 0 0, L_0x55565d29c150;  1 drivers
v0x55565d1f7940_0 .net "s1", 0 0, L_0x55565d29bf10;  1 drivers
S_0x55565d1bece0 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29c5a0 .functor XOR 1, L_0x55565d29c9b0, L_0x55565d29ca50, C4<0>, C4<0>;
L_0x55565d29c610 .functor XOR 1, L_0x55565d29c5a0, L_0x55565d29caf0, C4<0>, C4<0>;
L_0x55565d29c6d0 .functor AND 1, L_0x55565d29c9b0, L_0x55565d29ca50, C4<1>, C4<1>;
L_0x55565d29c7e0 .functor AND 1, L_0x55565d29caf0, L_0x55565d29c5a0, C4<1>, C4<1>;
L_0x55565d29c8a0 .functor OR 1, L_0x55565d29c6d0, L_0x55565d29c7e0, C4<0>, C4<0>;
v0x55565d1f6740_0 .net "A", 0 0, L_0x55565d29c9b0;  1 drivers
v0x55565d1f61e0_0 .net "B", 0 0, L_0x55565d29ca50;  1 drivers
v0x55565d1f6280_0 .net "Cin", 0 0, L_0x55565d29caf0;  1 drivers
v0x55565d1f5f50_0 .net "Cout", 0 0, L_0x55565d29c8a0;  1 drivers
v0x55565d1f5140_0 .net "S", 0 0, L_0x55565d29c610;  1 drivers
v0x55565d1f4d60_0 .net "c1", 0 0, L_0x55565d29c6d0;  1 drivers
v0x55565d1f4e20_0 .net "c2", 0 0, L_0x55565d29c7e0;  1 drivers
v0x55565d1f4880_0 .net "s1", 0 0, L_0x55565d29c5a0;  1 drivers
S_0x55565d2213a0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29cc30 .functor XOR 1, L_0x55565d29d040, L_0x55565d29d0e0, C4<0>, C4<0>;
L_0x55565d29cca0 .functor XOR 1, L_0x55565d29cc30, L_0x55565d29d180, C4<0>, C4<0>;
L_0x55565d29cd60 .functor AND 1, L_0x55565d29d040, L_0x55565d29d0e0, C4<1>, C4<1>;
L_0x55565d29ce70 .functor AND 1, L_0x55565d29d180, L_0x55565d29cc30, C4<1>, C4<1>;
L_0x55565d29cf30 .functor OR 1, L_0x55565d29cd60, L_0x55565d29ce70, C4<0>, C4<0>;
v0x55565d1f4640_0 .net "A", 0 0, L_0x55565d29d040;  1 drivers
v0x55565d1f37e0_0 .net "B", 0 0, L_0x55565d29d0e0;  1 drivers
v0x55565d1f3880_0 .net "Cin", 0 0, L_0x55565d29d180;  1 drivers
v0x55565d1f3430_0 .net "Cout", 0 0, L_0x55565d29cf30;  1 drivers
v0x55565d1f2f20_0 .net "S", 0 0, L_0x55565d29cca0;  1 drivers
v0x55565d1f2c60_0 .net "c1", 0 0, L_0x55565d29cd60;  1 drivers
v0x55565d1f2d20_0 .net "c2", 0 0, L_0x55565d29ce70;  1 drivers
v0x55565d1f1e80_0 .net "s1", 0 0, L_0x55565d29cc30;  1 drivers
S_0x55565d1fb430 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29d220 .functor XOR 1, L_0x55565d29d540, L_0x55565d29d650, C4<0>, C4<0>;
L_0x55565d29d290 .functor XOR 1, L_0x55565d29d220, L_0x55565d29d6f0, C4<0>, C4<0>;
L_0x55565d29d300 .functor AND 1, L_0x55565d29d540, L_0x55565d29d650, C4<1>, C4<1>;
L_0x55565d29d370 .functor AND 1, L_0x55565d29d6f0, L_0x55565d29d220, C4<1>, C4<1>;
L_0x55565d29d430 .functor OR 1, L_0x55565d29d300, L_0x55565d29d370, C4<0>, C4<0>;
v0x55565d1f15c0_0 .net "A", 0 0, L_0x55565d29d540;  1 drivers
v0x55565d1f1680_0 .net "B", 0 0, L_0x55565d29d650;  1 drivers
v0x55565d1efc70_0 .net "Cin", 0 0, L_0x55565d29d6f0;  1 drivers
v0x55565d1bf6c0_0 .net "Cout", 0 0, L_0x55565d29d430;  1 drivers
v0x55565d1bf760_0 .net "S", 0 0, L_0x55565d29d290;  1 drivers
v0x55565d1bf530_0 .net "c1", 0 0, L_0x55565d29d300;  1 drivers
v0x55565d1bf5f0_0 .net "c2", 0 0, L_0x55565d29d370;  1 drivers
v0x55565d1e5520_0 .net "s1", 0 0, L_0x55565d29d220;  1 drivers
S_0x55565d22e8a0 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29d5e0 .functor XOR 1, L_0x55565d29dba0, L_0x55565d29dc40, C4<0>, C4<0>;
L_0x55565d29d820 .functor XOR 1, L_0x55565d29d5e0, L_0x55565d29dd70, C4<0>, C4<0>;
L_0x55565d29d890 .functor AND 1, L_0x55565d29dba0, L_0x55565d29dc40, C4<1>, C4<1>;
L_0x55565d29d9a0 .functor AND 1, L_0x55565d29dd70, L_0x55565d29d5e0, C4<1>, C4<1>;
L_0x55565d29da90 .functor OR 1, L_0x55565d29d890, L_0x55565d29d9a0, C4<0>, C4<0>;
v0x55565d1e5190_0 .net "A", 0 0, L_0x55565d29dba0;  1 drivers
v0x55565d1d89b0_0 .net "B", 0 0, L_0x55565d29dc40;  1 drivers
v0x55565d1d8a50_0 .net "Cin", 0 0, L_0x55565d29dd70;  1 drivers
v0x55565d1d85e0_0 .net "Cout", 0 0, L_0x55565d29da90;  1 drivers
v0x55565d1d8680_0 .net "S", 0 0, L_0x55565d29d820;  1 drivers
v0x55565d1cbdd0_0 .net "c1", 0 0, L_0x55565d29d890;  1 drivers
v0x55565d1cbad0_0 .net "c2", 0 0, L_0x55565d29d9a0;  1 drivers
v0x55565d1cbb90_0 .net "s1", 0 0, L_0x55565d29d5e0;  1 drivers
S_0x55565d1b3d70 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29de10 .functor XOR 1, L_0x55565d29e640, L_0x55565d29e6e0, C4<0>, C4<0>;
L_0x55565d29de80 .functor XOR 1, L_0x55565d29de10, L_0x55565d29e5a0, C4<0>, C4<0>;
L_0x55565d29df40 .functor AND 1, L_0x55565d29e640, L_0x55565d29e6e0, C4<1>, C4<1>;
L_0x55565d29e080 .functor AND 1, L_0x55565d29e5a0, L_0x55565d29de10, C4<1>, C4<1>;
L_0x55565d29e170 .functor OR 1, L_0x55565d29df40, L_0x55565d29e080, C4<0>, C4<0>;
v0x55565d1e4960_0 .net "A", 0 0, L_0x55565d29e640;  1 drivers
v0x55565d1e4620_0 .net "B", 0 0, L_0x55565d29e6e0;  1 drivers
v0x55565d1e46e0_0 .net "Cin", 0 0, L_0x55565d29e5a0;  1 drivers
v0x55565d1e4330_0 .net "Cout", 0 0, L_0x55565d29e170;  1 drivers
v0x55565d1e43f0_0 .net "S", 0 0, L_0x55565d29de80;  1 drivers
v0x55565d1da270_0 .net "c1", 0 0, L_0x55565d29df40;  1 drivers
v0x55565d1e34a0_0 .net "c2", 0 0, L_0x55565d29e080;  1 drivers
v0x55565d1e3560_0 .net "s1", 0 0, L_0x55565d29de10;  1 drivers
S_0x55565d25bd70 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d1fd160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29dce0 .functor XOR 1, L_0x55565d29e780, L_0x55565d29f160, C4<0>, C4<0>;
L_0x55565d29e830 .functor XOR 1, L_0x55565d29dce0, L_0x55565d29ef90, C4<0>, C4<0>;
L_0x55565d29e8f0 .functor AND 1, L_0x55565d29e780, L_0x55565d29f160, C4<1>, C4<1>;
L_0x55565d29ea00 .functor AND 1, L_0x55565d29ef90, L_0x55565d29dce0, C4<1>, C4<1>;
L_0x55565d29eac0 .functor OR 1, L_0x55565d29e8f0, L_0x55565d29ea00, C4<0>, C4<0>;
v0x55565d1e2dd0_0 .net "A", 0 0, L_0x55565d29e780;  1 drivers
v0x55565d1e2b10_0 .net "B", 0 0, L_0x55565d29f160;  1 drivers
v0x55565d1e2bd0_0 .net "Cin", 0 0, L_0x55565d29ef90;  1 drivers
v0x55565d1e1d30_0 .net "Cout", 0 0, L_0x55565d29eac0;  alias, 1 drivers
v0x55565d1e1df0_0 .net "S", 0 0, L_0x55565d29e830;  1 drivers
v0x55565d1e1950_0 .net "c1", 0 0, L_0x55565d29e8f0;  1 drivers
v0x55565d1e1a10_0 .net "c2", 0 0, L_0x55565d29ea00;  1 drivers
v0x55565d1e1490_0 .net "s1", 0 0, L_0x55565d29dce0;  1 drivers
S_0x55565d1af2e0 .scope module, "s2" "full_adder_8bit" 5 13, 6 1 0, S_0x55565d2305d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d1c9960_0 .net "A", 7 0, L_0x55565d2a32e0;  1 drivers
v0x55565d1c96a0_0 .net "B", 7 0, L_0x55565d2a3380;  1 drivers
v0x55565d1c88c0_0 .net "Cin", 0 0, L_0x55565d2a3470;  1 drivers
v0x55565d1c84e0_0 .net "Cout", 0 0, L_0x55565d2a27c0;  1 drivers
v0x55565d1c8000_0 .net "Sum", 7 0, L_0x55565d2a2920;  1 drivers
v0x55565d1c7d40_0 .net "cout", 6 0, L_0x55565d2a1f80;  1 drivers
L_0x55565d29fa40 .part L_0x55565d2a32e0, 0, 1;
L_0x55565d29fae0 .part L_0x55565d2a3380, 0, 1;
L_0x55565d29ff90 .part L_0x55565d2a32e0, 1, 1;
L_0x55565d2a0080 .part L_0x55565d2a3380, 1, 1;
L_0x55565d2a0170 .part L_0x55565d2a1f80, 0, 1;
L_0x55565d2a0620 .part L_0x55565d2a32e0, 2, 1;
L_0x55565d2a06c0 .part L_0x55565d2a3380, 2, 1;
L_0x55565d2a0760 .part L_0x55565d2a1f80, 1, 1;
L_0x55565d2a0cb0 .part L_0x55565d2a32e0, 3, 1;
L_0x55565d2a0d50 .part L_0x55565d2a3380, 3, 1;
L_0x55565d2a0e80 .part L_0x55565d2a1f80, 2, 1;
L_0x55565d2a1270 .part L_0x55565d2a32e0, 4, 1;
L_0x55565d2a1380 .part L_0x55565d2a3380, 4, 1;
L_0x55565d2a1420 .part L_0x55565d2a1f80, 3, 1;
L_0x55565d2a18d0 .part L_0x55565d2a32e0, 5, 1;
L_0x55565d2a1970 .part L_0x55565d2a3380, 5, 1;
L_0x55565d2a1aa0 .part L_0x55565d2a1f80, 4, 1;
LS_0x55565d2a1f80_0_0 .concat8 [ 1 1 1 1], L_0x55565d29f930, L_0x55565d29fe80, L_0x55565d2a0510, L_0x55565d2a0ba0;
LS_0x55565d2a1f80_0_4 .concat8 [ 1 1 1 0], L_0x55565d2a1160, L_0x55565d2a17c0, L_0x55565d2a1e70;
L_0x55565d2a1f80 .concat8 [ 4 3 0 0], LS_0x55565d2a1f80_0_0, LS_0x55565d2a1f80_0_4;
L_0x55565d2a2340 .part L_0x55565d2a32e0, 6, 1;
L_0x55565d2a23e0 .part L_0x55565d2a3380, 6, 1;
L_0x55565d2a22a0 .part L_0x55565d2a1f80, 5, 1;
LS_0x55565d2a2920_0_0 .concat8 [ 1 1 1 1], L_0x55565d29f740, L_0x55565d29fbf0, L_0x55565d2a0280, L_0x55565d2a0910;
LS_0x55565d2a2920_0_4 .concat8 [ 1 1 1 1], L_0x55565d2a0f90, L_0x55565d2a1550, L_0x55565d2a1bb0, L_0x55565d2a2530;
L_0x55565d2a2920 .concat8 [ 4 4 0 0], LS_0x55565d2a2920_0_0, LS_0x55565d2a2920_0_4;
L_0x55565d2a2480 .part L_0x55565d2a32e0, 7, 1;
L_0x55565d2a2e60 .part L_0x55565d2a3380, 7, 1;
L_0x55565d2a2c90 .part L_0x55565d2a1f80, 6, 1;
S_0x55565d2567c0 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29f6d0 .functor XOR 1, L_0x55565d29fa40, L_0x55565d29fae0, C4<0>, C4<0>;
L_0x55565d29f740 .functor XOR 1, L_0x55565d29f6d0, L_0x55565d2a3470, C4<0>, C4<0>;
L_0x55565d29f7b0 .functor AND 1, L_0x55565d29fa40, L_0x55565d29fae0, C4<1>, C4<1>;
L_0x55565d29f8c0 .functor AND 1, L_0x55565d2a3470, L_0x55565d29f6d0, C4<1>, C4<1>;
L_0x55565d29f930 .functor OR 1, L_0x55565d29f7b0, L_0x55565d29f8c0, C4<0>, C4<0>;
v0x55565d1de690_0 .net "A", 0 0, L_0x55565d29fa40;  1 drivers
v0x55565d1de750_0 .net "B", 0 0, L_0x55565d29fae0;  1 drivers
v0x55565d1de1d0_0 .net "Cin", 0 0, L_0x55565d2a3470;  alias, 1 drivers
v0x55565d1ddef0_0 .net "Cout", 0 0, L_0x55565d29f930;  1 drivers
v0x55565d1ddfb0_0 .net "S", 0 0, L_0x55565d29f740;  1 drivers
v0x55565d1dd110_0 .net "c1", 0 0, L_0x55565d29f7b0;  1 drivers
v0x55565d1dd1d0_0 .net "c2", 0 0, L_0x55565d29f8c0;  1 drivers
v0x55565d1dcd50_0 .net "s1", 0 0, L_0x55565d29f6d0;  1 drivers
S_0x55565d1ee2f0 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d29fb80 .functor XOR 1, L_0x55565d29ff90, L_0x55565d2a0080, C4<0>, C4<0>;
L_0x55565d29fbf0 .functor XOR 1, L_0x55565d29fb80, L_0x55565d2a0170, C4<0>, C4<0>;
L_0x55565d29fcb0 .functor AND 1, L_0x55565d29ff90, L_0x55565d2a0080, C4<1>, C4<1>;
L_0x55565d29fdc0 .functor AND 1, L_0x55565d2a0170, L_0x55565d29fb80, C4<1>, C4<1>;
L_0x55565d29fe80 .functor OR 1, L_0x55565d29fcb0, L_0x55565d29fdc0, C4<0>, C4<0>;
v0x55565d1dc590_0 .net "A", 0 0, L_0x55565d29ff90;  1 drivers
v0x55565d1dc630_0 .net "B", 0 0, L_0x55565d2a0080;  1 drivers
v0x55565d1db7b0_0 .net "Cin", 0 0, L_0x55565d2a0170;  1 drivers
v0x55565d1db3d0_0 .net "Cout", 0 0, L_0x55565d29fe80;  1 drivers
v0x55565d1db490_0 .net "S", 0 0, L_0x55565d29fbf0;  1 drivers
v0x55565d1daef0_0 .net "c1", 0 0, L_0x55565d29fcb0;  1 drivers
v0x55565d1daf90_0 .net "c2", 0 0, L_0x55565d29fdc0;  1 drivers
v0x55565d1d9640_0 .net "s1", 0 0, L_0x55565d29fb80;  1 drivers
S_0x55565d1ec090 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a0210 .functor XOR 1, L_0x55565d2a0620, L_0x55565d2a06c0, C4<0>, C4<0>;
L_0x55565d2a0280 .functor XOR 1, L_0x55565d2a0210, L_0x55565d2a0760, C4<0>, C4<0>;
L_0x55565d2a0340 .functor AND 1, L_0x55565d2a0620, L_0x55565d2a06c0, C4<1>, C4<1>;
L_0x55565d2a0450 .functor AND 1, L_0x55565d2a0760, L_0x55565d2a0210, C4<1>, C4<1>;
L_0x55565d2a0510 .functor OR 1, L_0x55565d2a0340, L_0x55565d2a0450, C4<0>, C4<0>;
v0x55565d1d7f80_0 .net "A", 0 0, L_0x55565d2a0620;  1 drivers
v0x55565d1d8040_0 .net "B", 0 0, L_0x55565d2a06c0;  1 drivers
v0x55565d1d7cc0_0 .net "Cin", 0 0, L_0x55565d2a0760;  1 drivers
v0x55565d1d79d0_0 .net "Cout", 0 0, L_0x55565d2a0510;  1 drivers
v0x55565d1d7a90_0 .net "S", 0 0, L_0x55565d2a0280;  1 drivers
v0x55565d1cd8a0_0 .net "c1", 0 0, L_0x55565d2a0340;  1 drivers
v0x55565d1cd940_0 .net "c2", 0 0, L_0x55565d2a0450;  1 drivers
v0x55565d1d6b40_0 .net "s1", 0 0, L_0x55565d2a0210;  1 drivers
S_0x55565d1eee90 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a08a0 .functor XOR 1, L_0x55565d2a0cb0, L_0x55565d2a0d50, C4<0>, C4<0>;
L_0x55565d2a0910 .functor XOR 1, L_0x55565d2a08a0, L_0x55565d2a0e80, C4<0>, C4<0>;
L_0x55565d2a09d0 .functor AND 1, L_0x55565d2a0cb0, L_0x55565d2a0d50, C4<1>, C4<1>;
L_0x55565d2a0ae0 .functor AND 1, L_0x55565d2a0e80, L_0x55565d2a08a0, C4<1>, C4<1>;
L_0x55565d2a0ba0 .functor OR 1, L_0x55565d2a09d0, L_0x55565d2a0ae0, C4<0>, C4<0>;
v0x55565d1d6470_0 .net "A", 0 0, L_0x55565d2a0cb0;  1 drivers
v0x55565d1d61b0_0 .net "B", 0 0, L_0x55565d2a0d50;  1 drivers
v0x55565d1d6270_0 .net "Cin", 0 0, L_0x55565d2a0e80;  1 drivers
v0x55565d1d53d0_0 .net "Cout", 0 0, L_0x55565d2a0ba0;  1 drivers
v0x55565d1d5490_0 .net "S", 0 0, L_0x55565d2a0910;  1 drivers
v0x55565d1d4ff0_0 .net "c1", 0 0, L_0x55565d2a09d0;  1 drivers
v0x55565d1d50b0_0 .net "c2", 0 0, L_0x55565d2a0ae0;  1 drivers
v0x55565d1d4b10_0 .net "s1", 0 0, L_0x55565d2a08a0;  1 drivers
S_0x55565d255b50 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a0f20 .functor XOR 1, L_0x55565d2a1270, L_0x55565d2a1380, C4<0>, C4<0>;
L_0x55565d2a0f90 .functor XOR 1, L_0x55565d2a0f20, L_0x55565d2a1420, C4<0>, C4<0>;
L_0x55565d2a1000 .functor AND 1, L_0x55565d2a1270, L_0x55565d2a1380, C4<1>, C4<1>;
L_0x55565d2a1070 .functor AND 1, L_0x55565d2a1420, L_0x55565d2a0f20, C4<1>, C4<1>;
L_0x55565d2a1160 .functor OR 1, L_0x55565d2a1000, L_0x55565d2a1070, C4<0>, C4<0>;
v0x55565d1d3a70_0 .net "A", 0 0, L_0x55565d2a1270;  1 drivers
v0x55565d1d3690_0 .net "B", 0 0, L_0x55565d2a1380;  1 drivers
v0x55565d1d3750_0 .net "Cin", 0 0, L_0x55565d2a1420;  1 drivers
v0x55565d1d31b0_0 .net "Cout", 0 0, L_0x55565d2a1160;  1 drivers
v0x55565d1d3270_0 .net "S", 0 0, L_0x55565d2a0f90;  1 drivers
v0x55565d1d2ef0_0 .net "c1", 0 0, L_0x55565d2a1000;  1 drivers
v0x55565d1d2fb0_0 .net "c2", 0 0, L_0x55565d2a1070;  1 drivers
v0x55565d1d2110_0 .net "s1", 0 0, L_0x55565d2a0f20;  1 drivers
S_0x55565d253320 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a1310 .functor XOR 1, L_0x55565d2a18d0, L_0x55565d2a1970, C4<0>, C4<0>;
L_0x55565d2a1550 .functor XOR 1, L_0x55565d2a1310, L_0x55565d2a1aa0, C4<0>, C4<0>;
L_0x55565d2a15c0 .functor AND 1, L_0x55565d2a18d0, L_0x55565d2a1970, C4<1>, C4<1>;
L_0x55565d2a16d0 .functor AND 1, L_0x55565d2a1aa0, L_0x55565d2a1310, C4<1>, C4<1>;
L_0x55565d2a17c0 .functor OR 1, L_0x55565d2a15c0, L_0x55565d2a16d0, C4<0>, C4<0>;
v0x55565d1d1850_0 .net "A", 0 0, L_0x55565d2a18d0;  1 drivers
v0x55565d1d1590_0 .net "B", 0 0, L_0x55565d2a1970;  1 drivers
v0x55565d1d1650_0 .net "Cin", 0 0, L_0x55565d2a1aa0;  1 drivers
v0x55565d1d07b0_0 .net "Cout", 0 0, L_0x55565d2a17c0;  1 drivers
v0x55565d1d0870_0 .net "S", 0 0, L_0x55565d2a1550;  1 drivers
v0x55565d1d03d0_0 .net "c1", 0 0, L_0x55565d2a15c0;  1 drivers
v0x55565d1d0490_0 .net "c2", 0 0, L_0x55565d2a16d0;  1 drivers
v0x55565d1cfef0_0 .net "s1", 0 0, L_0x55565d2a1310;  1 drivers
S_0x55565d251cf0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a1b40 .functor XOR 1, L_0x55565d2a2340, L_0x55565d2a23e0, C4<0>, C4<0>;
L_0x55565d2a1bb0 .functor XOR 1, L_0x55565d2a1b40, L_0x55565d2a22a0, C4<0>, C4<0>;
L_0x55565d2a1c70 .functor AND 1, L_0x55565d2a2340, L_0x55565d2a23e0, C4<1>, C4<1>;
L_0x55565d2a1d80 .functor AND 1, L_0x55565d2a22a0, L_0x55565d2a1b40, C4<1>, C4<1>;
L_0x55565d2a1e70 .functor OR 1, L_0x55565d2a1c70, L_0x55565d2a1d80, C4<0>, C4<0>;
v0x55565d1cee50_0 .net "A", 0 0, L_0x55565d2a2340;  1 drivers
v0x55565d1cea70_0 .net "B", 0 0, L_0x55565d2a23e0;  1 drivers
v0x55565d1ceb30_0 .net "Cin", 0 0, L_0x55565d2a22a0;  1 drivers
v0x55565d1ce590_0 .net "Cout", 0 0, L_0x55565d2a1e70;  1 drivers
v0x55565d1ce650_0 .net "S", 0 0, L_0x55565d2a1bb0;  1 drivers
v0x55565d1ccc90_0 .net "c1", 0 0, L_0x55565d2a1c70;  1 drivers
v0x55565d1ccd50_0 .net "c2", 0 0, L_0x55565d2a1d80;  1 drivers
v0x55565d1c1770_0 .net "s1", 0 0, L_0x55565d2a1b40;  1 drivers
S_0x55565d250390 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d1af2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a1a10 .functor XOR 1, L_0x55565d2a2480, L_0x55565d2a2e60, C4<0>, C4<0>;
L_0x55565d2a2530 .functor XOR 1, L_0x55565d2a1a10, L_0x55565d2a2c90, C4<0>, C4<0>;
L_0x55565d2a25f0 .functor AND 1, L_0x55565d2a2480, L_0x55565d2a2e60, C4<1>, C4<1>;
L_0x55565d2a2700 .functor AND 1, L_0x55565d2a2c90, L_0x55565d2a1a10, C4<1>, C4<1>;
L_0x55565d2a27c0 .functor OR 1, L_0x55565d2a25f0, L_0x55565d2a2700, C4<0>, C4<0>;
v0x55565d1cb4f0_0 .net "A", 0 0, L_0x55565d2a2480;  1 drivers
v0x55565d1cb1b0_0 .net "B", 0 0, L_0x55565d2a2e60;  1 drivers
v0x55565d1cb250_0 .net "Cin", 0 0, L_0x55565d2a2c90;  1 drivers
v0x55565d1caef0_0 .net "Cout", 0 0, L_0x55565d2a27c0;  alias, 1 drivers
v0x55565d1c0d90_0 .net "S", 0 0, L_0x55565d2a2530;  1 drivers
v0x55565d1ca030_0 .net "c1", 0 0, L_0x55565d2a25f0;  1 drivers
v0x55565d1ca0f0_0 .net "c2", 0 0, L_0x55565d2a2700;  1 drivers
v0x55565d1c9d40_0 .net "s1", 0 0, L_0x55565d2a1a10;  1 drivers
S_0x55565d24ea30 .scope module, "s3" "full_adder_8bit" 5 14, 6 1 0, S_0x55565d2305d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d207f50_0 .net "A", 7 0, L_0x55565d2a71e0;  1 drivers
v0x55565d1e4c50_0 .net "B", 7 0, L_0x55565d2a7390;  1 drivers
v0x55565d1d82f0_0 .net "Cin", 0 0, L_0x55565d2a74a0;  1 drivers
v0x55565d1cb7e0_0 .net "Cout", 0 0, L_0x55565d2a6590;  alias, 1 drivers
v0x55565d2221c0_0 .net "Sum", 7 0, L_0x55565d2a66e0;  1 drivers
v0x55565d23ee10_0 .net "cout", 6 0, L_0x55565d2a5d50;  1 drivers
L_0x55565d2a38d0 .part L_0x55565d2a71e0, 0, 1;
L_0x55565d2a3970 .part L_0x55565d2a7390, 0, 1;
L_0x55565d2a3e20 .part L_0x55565d2a71e0, 1, 1;
L_0x55565d2a3f10 .part L_0x55565d2a7390, 1, 1;
L_0x55565d2a4000 .part L_0x55565d2a5d50, 0, 1;
L_0x55565d2a44b0 .part L_0x55565d2a71e0, 2, 1;
L_0x55565d2a4550 .part L_0x55565d2a7390, 2, 1;
L_0x55565d2a45f0 .part L_0x55565d2a5d50, 1, 1;
L_0x55565d2a4b40 .part L_0x55565d2a71e0, 3, 1;
L_0x55565d2a4be0 .part L_0x55565d2a7390, 3, 1;
L_0x55565d2a4c80 .part L_0x55565d2a5d50, 2, 1;
L_0x55565d2a5040 .part L_0x55565d2a71e0, 4, 1;
L_0x55565d2a5150 .part L_0x55565d2a7390, 4, 1;
L_0x55565d2a51f0 .part L_0x55565d2a5d50, 3, 1;
L_0x55565d2a56a0 .part L_0x55565d2a71e0, 5, 1;
L_0x55565d2a5740 .part L_0x55565d2a7390, 5, 1;
L_0x55565d2a5870 .part L_0x55565d2a5d50, 4, 1;
LS_0x55565d2a5d50_0_0 .concat8 [ 1 1 1 1], L_0x55565d2a37c0, L_0x55565d2a3d10, L_0x55565d2a43a0, L_0x55565d2a4a30;
LS_0x55565d2a5d50_0_4 .concat8 [ 1 1 1 0], L_0x55565d2a4f30, L_0x55565d2a5590, L_0x55565d2a5c40;
L_0x55565d2a5d50 .concat8 [ 4 3 0 0], LS_0x55565d2a5d50_0_0, LS_0x55565d2a5d50_0_4;
L_0x55565d2a6110 .part L_0x55565d2a71e0, 6, 1;
L_0x55565d2a61b0 .part L_0x55565d2a7390, 6, 1;
L_0x55565d2a6070 .part L_0x55565d2a5d50, 5, 1;
LS_0x55565d2a66e0_0_0 .concat8 [ 1 1 1 1], L_0x55565d2a3580, L_0x55565d2a3a80, L_0x55565d2a4110, L_0x55565d2a47a0;
LS_0x55565d2a66e0_0_4 .concat8 [ 1 1 1 1], L_0x55565d2a4d90, L_0x55565d2a5320, L_0x55565d2a5980, L_0x55565d2a6300;
L_0x55565d2a66e0 .concat8 [ 4 4 0 0], LS_0x55565d2a66e0_0_0, LS_0x55565d2a66e0_0_4;
L_0x55565d2a6250 .part L_0x55565d2a71e0, 7, 1;
L_0x55565d2a6c20 .part L_0x55565d2a7390, 7, 1;
L_0x55565d2a6a50 .part L_0x55565d2a5d50, 6, 1;
S_0x55565d24d0d0 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a3510 .functor XOR 1, L_0x55565d2a38d0, L_0x55565d2a3970, C4<0>, C4<0>;
L_0x55565d2a3580 .functor XOR 1, L_0x55565d2a3510, L_0x55565d2a74a0, C4<0>, C4<0>;
L_0x55565d2a3640 .functor AND 1, L_0x55565d2a38d0, L_0x55565d2a3970, C4<1>, C4<1>;
L_0x55565d2a3750 .functor AND 1, L_0x55565d2a74a0, L_0x55565d2a3510, C4<1>, C4<1>;
L_0x55565d2a37c0 .functor OR 1, L_0x55565d2a3640, L_0x55565d2a3750, C4<0>, C4<0>;
v0x55565d1c6f60_0 .net "A", 0 0, L_0x55565d2a38d0;  1 drivers
v0x55565d1c6b80_0 .net "B", 0 0, L_0x55565d2a3970;  1 drivers
v0x55565d1c6c40_0 .net "Cin", 0 0, L_0x55565d2a74a0;  alias, 1 drivers
v0x55565d1c66a0_0 .net "Cout", 0 0, L_0x55565d2a37c0;  1 drivers
v0x55565d1c6760_0 .net "S", 0 0, L_0x55565d2a3580;  1 drivers
v0x55565d1c63e0_0 .net "c1", 0 0, L_0x55565d2a3640;  1 drivers
v0x55565d1c64a0_0 .net "c2", 0 0, L_0x55565d2a3750;  1 drivers
v0x55565d1c5600_0 .net "s1", 0 0, L_0x55565d2a3510;  1 drivers
S_0x55565d24b770 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a3a10 .functor XOR 1, L_0x55565d2a3e20, L_0x55565d2a3f10, C4<0>, C4<0>;
L_0x55565d2a3a80 .functor XOR 1, L_0x55565d2a3a10, L_0x55565d2a4000, C4<0>, C4<0>;
L_0x55565d2a3b40 .functor AND 1, L_0x55565d2a3e20, L_0x55565d2a3f10, C4<1>, C4<1>;
L_0x55565d2a3c50 .functor AND 1, L_0x55565d2a4000, L_0x55565d2a3a10, C4<1>, C4<1>;
L_0x55565d2a3d10 .functor OR 1, L_0x55565d2a3b40, L_0x55565d2a3c50, C4<0>, C4<0>;
v0x55565d1c52a0_0 .net "A", 0 0, L_0x55565d2a3e20;  1 drivers
v0x55565d1c4d40_0 .net "B", 0 0, L_0x55565d2a3f10;  1 drivers
v0x55565d1c4e00_0 .net "Cin", 0 0, L_0x55565d2a4000;  1 drivers
v0x55565d1c4a80_0 .net "Cout", 0 0, L_0x55565d2a3d10;  1 drivers
v0x55565d1c4b40_0 .net "S", 0 0, L_0x55565d2a3a80;  1 drivers
v0x55565d1c3d10_0 .net "c1", 0 0, L_0x55565d2a3b40;  1 drivers
v0x55565d1c38c0_0 .net "c2", 0 0, L_0x55565d2a3c50;  1 drivers
v0x55565d1c3980_0 .net "s1", 0 0, L_0x55565d2a3a10;  1 drivers
S_0x55565d248980 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a40a0 .functor XOR 1, L_0x55565d2a44b0, L_0x55565d2a4550, C4<0>, C4<0>;
L_0x55565d2a4110 .functor XOR 1, L_0x55565d2a40a0, L_0x55565d2a45f0, C4<0>, C4<0>;
L_0x55565d2a41d0 .functor AND 1, L_0x55565d2a44b0, L_0x55565d2a4550, C4<1>, C4<1>;
L_0x55565d2a42e0 .functor AND 1, L_0x55565d2a45f0, L_0x55565d2a40a0, C4<1>, C4<1>;
L_0x55565d2a43a0 .functor OR 1, L_0x55565d2a41d0, L_0x55565d2a42e0, C4<0>, C4<0>;
v0x55565d1c31a0_0 .net "A", 0 0, L_0x55565d2a44b0;  1 drivers
v0x55565d1c2340_0 .net "B", 0 0, L_0x55565d2a4550;  1 drivers
v0x55565d1c23e0_0 .net "Cin", 0 0, L_0x55565d2a45f0;  1 drivers
v0x55565d1c1f90_0 .net "Cout", 0 0, L_0x55565d2a43a0;  1 drivers
v0x55565d1c1a80_0 .net "S", 0 0, L_0x55565d2a4110;  1 drivers
v0x55565d1c01c0_0 .net "c1", 0 0, L_0x55565d2a41d0;  1 drivers
v0x55565d1c0280_0 .net "c2", 0 0, L_0x55565d2a42e0;  1 drivers
v0x55565d1b4b60_0 .net "s1", 0 0, L_0x55565d2a40a0;  1 drivers
S_0x55565d2469c0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a4730 .functor XOR 1, L_0x55565d2a4b40, L_0x55565d2a4be0, C4<0>, C4<0>;
L_0x55565d2a47a0 .functor XOR 1, L_0x55565d2a4730, L_0x55565d2a4c80, C4<0>, C4<0>;
L_0x55565d2a4860 .functor AND 1, L_0x55565d2a4b40, L_0x55565d2a4be0, C4<1>, C4<1>;
L_0x55565d2a4970 .functor AND 1, L_0x55565d2a4c80, L_0x55565d2a4730, C4<1>, C4<1>;
L_0x55565d2a4a30 .functor OR 1, L_0x55565d2a4860, L_0x55565d2a4970, C4<0>, C4<0>;
v0x55565d1be9f0_0 .net "A", 0 0, L_0x55565d2a4b40;  1 drivers
v0x55565d1be6b0_0 .net "B", 0 0, L_0x55565d2a4be0;  1 drivers
v0x55565d1be750_0 .net "Cin", 0 0, L_0x55565d2a4c80;  1 drivers
v0x55565d1be3f0_0 .net "Cout", 0 0, L_0x55565d2a4a30;  1 drivers
v0x55565d1b4180_0 .net "S", 0 0, L_0x55565d2a47a0;  1 drivers
v0x55565d1bd530_0 .net "c1", 0 0, L_0x55565d2a4860;  1 drivers
v0x55565d1bd5f0_0 .net "c2", 0 0, L_0x55565d2a4970;  1 drivers
v0x55565d1bd240_0 .net "s1", 0 0, L_0x55565d2a4730;  1 drivers
S_0x55565d245390 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a4d20 .functor XOR 1, L_0x55565d2a5040, L_0x55565d2a5150, C4<0>, C4<0>;
L_0x55565d2a4d90 .functor XOR 1, L_0x55565d2a4d20, L_0x55565d2a51f0, C4<0>, C4<0>;
L_0x55565d2a4e00 .functor AND 1, L_0x55565d2a5040, L_0x55565d2a5150, C4<1>, C4<1>;
L_0x55565d2a4e70 .functor AND 1, L_0x55565d2a51f0, L_0x55565d2a4d20, C4<1>, C4<1>;
L_0x55565d2a4f30 .functor OR 1, L_0x55565d2a4e00, L_0x55565d2a4e70, C4<0>, C4<0>;
v0x55565d1bca90_0 .net "A", 0 0, L_0x55565d2a5040;  1 drivers
v0x55565d1bcb50_0 .net "B", 0 0, L_0x55565d2a5150;  1 drivers
v0x55565d1bbcb0_0 .net "Cin", 0 0, L_0x55565d2a51f0;  1 drivers
v0x55565d1bb8d0_0 .net "Cout", 0 0, L_0x55565d2a4f30;  1 drivers
v0x55565d1bb970_0 .net "S", 0 0, L_0x55565d2a4d90;  1 drivers
v0x55565d1bb3f0_0 .net "c1", 0 0, L_0x55565d2a4e00;  1 drivers
v0x55565d1bb4b0_0 .net "c2", 0 0, L_0x55565d2a4e70;  1 drivers
v0x55565d1bb130_0 .net "s1", 0 0, L_0x55565d2a4d20;  1 drivers
S_0x55565d243a30 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a50e0 .functor XOR 1, L_0x55565d2a56a0, L_0x55565d2a5740, C4<0>, C4<0>;
L_0x55565d2a5320 .functor XOR 1, L_0x55565d2a50e0, L_0x55565d2a5870, C4<0>, C4<0>;
L_0x55565d2a5390 .functor AND 1, L_0x55565d2a56a0, L_0x55565d2a5740, C4<1>, C4<1>;
L_0x55565d2a54a0 .functor AND 1, L_0x55565d2a5870, L_0x55565d2a50e0, C4<1>, C4<1>;
L_0x55565d2a5590 .functor OR 1, L_0x55565d2a5390, L_0x55565d2a54a0, C4<0>, C4<0>;
v0x55565d1ba3d0_0 .net "A", 0 0, L_0x55565d2a56a0;  1 drivers
v0x55565d1b9f70_0 .net "B", 0 0, L_0x55565d2a5740;  1 drivers
v0x55565d1ba010_0 .net "Cin", 0 0, L_0x55565d2a5870;  1 drivers
v0x55565d1b9a90_0 .net "Cout", 0 0, L_0x55565d2a5590;  1 drivers
v0x55565d1b9b30_0 .net "S", 0 0, L_0x55565d2a5320;  1 drivers
v0x55565d1b9820_0 .net "c1", 0 0, L_0x55565d2a5390;  1 drivers
v0x55565d1b89f0_0 .net "c2", 0 0, L_0x55565d2a54a0;  1 drivers
v0x55565d1b8ab0_0 .net "s1", 0 0, L_0x55565d2a50e0;  1 drivers
S_0x55565d2420d0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a5910 .functor XOR 1, L_0x55565d2a6110, L_0x55565d2a61b0, C4<0>, C4<0>;
L_0x55565d2a5980 .functor XOR 1, L_0x55565d2a5910, L_0x55565d2a6070, C4<0>, C4<0>;
L_0x55565d2a5a40 .functor AND 1, L_0x55565d2a6110, L_0x55565d2a61b0, C4<1>, C4<1>;
L_0x55565d2a5b50 .functor AND 1, L_0x55565d2a6070, L_0x55565d2a5910, C4<1>, C4<1>;
L_0x55565d2a5c40 .functor OR 1, L_0x55565d2a5a40, L_0x55565d2a5b50, C4<0>, C4<0>;
v0x55565d1b81b0_0 .net "A", 0 0, L_0x55565d2a6110;  1 drivers
v0x55565d1b7e70_0 .net "B", 0 0, L_0x55565d2a61b0;  1 drivers
v0x55565d1b7f30_0 .net "Cin", 0 0, L_0x55565d2a6070;  1 drivers
v0x55565d1b7090_0 .net "Cout", 0 0, L_0x55565d2a5c40;  1 drivers
v0x55565d1b7150_0 .net "S", 0 0, L_0x55565d2a5980;  1 drivers
v0x55565d1b6d20_0 .net "c1", 0 0, L_0x55565d2a5a40;  1 drivers
v0x55565d1b67d0_0 .net "c2", 0 0, L_0x55565d2a5b50;  1 drivers
v0x55565d1b6890_0 .net "s1", 0 0, L_0x55565d2a5910;  1 drivers
S_0x55565d240770 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d24ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a57e0 .functor XOR 1, L_0x55565d2a6250, L_0x55565d2a6c20, C4<0>, C4<0>;
L_0x55565d2a6300 .functor XOR 1, L_0x55565d2a57e0, L_0x55565d2a6a50, C4<0>, C4<0>;
L_0x55565d2a63c0 .functor AND 1, L_0x55565d2a6250, L_0x55565d2a6c20, C4<1>, C4<1>;
L_0x55565d2a64d0 .functor AND 1, L_0x55565d2a6a50, L_0x55565d2a57e0, C4<1>, C4<1>;
L_0x55565d2a6590 .functor OR 1, L_0x55565d2a63c0, L_0x55565d2a64d0, C4<0>, C4<0>;
v0x55565d130a20_0 .net "A", 0 0, L_0x55565d2a6250;  1 drivers
v0x55565d254810_0 .net "B", 0 0, L_0x55565d2a6c20;  1 drivers
v0x55565d2548d0_0 .net "Cin", 0 0, L_0x55565d2a6a50;  1 drivers
v0x55565d247eb0_0 .net "Cout", 0 0, L_0x55565d2a6590;  alias, 1 drivers
v0x55565d247f70_0 .net "S", 0 0, L_0x55565d2a6300;  1 drivers
v0x55565d23b3a0_0 .net "c1", 0 0, L_0x55565d2a63c0;  1 drivers
v0x55565d23b460_0 .net "c2", 0 0, L_0x55565d2a64d0;  1 drivers
v0x55565d214a60_0 .net "s1", 0 0, L_0x55565d2a57e0;  1 drivers
S_0x55565d215510 .scope module, "Adderplus4" "full_adder_32bit" 3 88, 5 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Sum";
    .port_info 3 /OUTPUT 1 "Cout";
v0x55565d263500_0 .net "A", 31 0, v0x55565d27eec0_0;  alias, 1 drivers
L_0x7f341db62690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55565d263600_0 .net "B", 31 0, L_0x7f341db62690;  1 drivers
v0x55565d2636e0_0 .net "Cout", 0 0, L_0x55565d2b70d0;  alias, 1 drivers
v0x55565d2637d0_0 .net "Sum", 31 0, L_0x55565d2b7af0;  alias, 1 drivers
v0x55565d263890_0 .net "cout", 2 0, L_0x55565d2b3db0;  1 drivers
L_0x55565d2ac3f0 .part v0x55565d27eec0_0, 0, 8;
L_0x55565d2ac490 .part L_0x7f341db62690, 0, 8;
L_0x55565d2b0010 .part v0x55565d27eec0_0, 8, 8;
L_0x55565d2b00b0 .part L_0x7f341db62690, 8, 8;
L_0x55565d2b01a0 .part L_0x55565d2b3db0, 0, 1;
L_0x55565d2b3db0 .concat8 [ 1 1 1 0], L_0x55565d2ab9c0, L_0x55565d2af5e0, L_0x55565d2b3380;
L_0x55565d2b3ea0 .part v0x55565d27eec0_0, 16, 8;
L_0x55565d2b3f40 .part L_0x7f341db62690, 16, 8;
L_0x55565d2b4030 .part L_0x55565d2b3db0, 1, 1;
L_0x55565d2b7af0 .concat8 [ 8 8 8 8], L_0x55565d2abb20, L_0x55565d2af740, L_0x55565d2b34e0, L_0x55565d2b7220;
L_0x55565d2b7ce0 .part v0x55565d27eec0_0, 24, 8;
L_0x55565d2b7e90 .part L_0x7f341db62690, 24, 8;
L_0x55565d2b7fa0 .part L_0x55565d2b3db0, 2, 1;
S_0x55565d213550 .scope module, "s0" "full_adder_8bit" 5 11, 6 1 0, S_0x55565d215510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d1befd0_0 .net "A", 7 0, L_0x55565d2ac3f0;  1 drivers
v0x55565d1bf0d0_0 .net "B", 7 0, L_0x55565d2ac490;  1 drivers
L_0x7f341db62648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55565d254ef0_0 .net "Cin", 0 0, L_0x7f341db62648;  1 drivers
v0x55565d254fc0_0 .net "Cout", 0 0, L_0x55565d2ab9c0;  1 drivers
v0x55565d1a98d0_0 .net "Sum", 7 0, L_0x55565d2abb20;  1 drivers
v0x55565d1a99c0_0 .net "cout", 6 0, L_0x55565d2ab180;  1 drivers
L_0x55565d2a8c40 .part L_0x55565d2ac3f0, 0, 1;
L_0x55565d2a8ce0 .part L_0x55565d2ac490, 0, 1;
L_0x55565d2a9190 .part L_0x55565d2ac3f0, 1, 1;
L_0x55565d2a9280 .part L_0x55565d2ac490, 1, 1;
L_0x55565d2a9370 .part L_0x55565d2ab180, 0, 1;
L_0x55565d2a9820 .part L_0x55565d2ac3f0, 2, 1;
L_0x55565d2a98c0 .part L_0x55565d2ac490, 2, 1;
L_0x55565d2a9960 .part L_0x55565d2ab180, 1, 1;
L_0x55565d2a9eb0 .part L_0x55565d2ac3f0, 3, 1;
L_0x55565d2a9f50 .part L_0x55565d2ac490, 3, 1;
L_0x55565d2aa0e0 .part L_0x55565d2ab180, 2, 1;
L_0x55565d2aa4a0 .part L_0x55565d2ac3f0, 4, 1;
L_0x55565d2aa5b0 .part L_0x55565d2ac490, 4, 1;
L_0x55565d2aa650 .part L_0x55565d2ab180, 3, 1;
L_0x55565d2aaad0 .part L_0x55565d2ac3f0, 5, 1;
L_0x55565d2aab70 .part L_0x55565d2ac490, 5, 1;
L_0x55565d2aaca0 .part L_0x55565d2ab180, 4, 1;
LS_0x55565d2ab180_0_0 .concat8 [ 1 1 1 1], L_0x55565d2a8b30, L_0x55565d2a9080, L_0x55565d2a9710, L_0x55565d2a9da0;
LS_0x55565d2ab180_0_4 .concat8 [ 1 1 1 0], L_0x55565d2aa390, L_0x55565d2aa9c0, L_0x55565d2ab070;
L_0x55565d2ab180 .concat8 [ 4 3 0 0], LS_0x55565d2ab180_0_0, LS_0x55565d2ab180_0_4;
L_0x55565d2ab540 .part L_0x55565d2ac3f0, 6, 1;
L_0x55565d2ab5e0 .part L_0x55565d2ac490, 6, 1;
L_0x55565d2ab4a0 .part L_0x55565d2ab180, 5, 1;
LS_0x55565d2abb20_0_0 .concat8 [ 1 1 1 1], L_0x55565d2a88a0, L_0x55565d2a8df0, L_0x55565d2a9480, L_0x55565d2a9b10;
LS_0x55565d2abb20_0_4 .concat8 [ 1 1 1 1], L_0x55565d2aa1f0, L_0x55565d2aa780, L_0x55565d2aadb0, L_0x55565d2ab730;
L_0x55565d2abb20 .concat8 [ 4 4 0 0], LS_0x55565d2abb20_0_0, LS_0x55565d2abb20_0_4;
L_0x55565d2ab680 .part L_0x55565d2ac3f0, 7, 1;
L_0x55565d2ac060 .part L_0x55565d2ac490, 7, 1;
L_0x55565d2abe90 .part L_0x55565d2ab180, 6, 1;
S_0x55565d211f20 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a8830 .functor XOR 1, L_0x55565d2a8c40, L_0x55565d2a8ce0, C4<0>, C4<0>;
L_0x55565d2a88a0 .functor XOR 1, L_0x55565d2a8830, L_0x7f341db62648, C4<0>, C4<0>;
L_0x55565d2a89b0 .functor AND 1, L_0x55565d2a8c40, L_0x55565d2a8ce0, C4<1>, C4<1>;
L_0x55565d2a8ac0 .functor AND 1, L_0x7f341db62648, L_0x55565d2a8830, C4<1>, C4<1>;
L_0x55565d2a8b30 .functor OR 1, L_0x55565d2a89b0, L_0x55565d2a8ac0, C4<0>, C4<0>;
v0x55565d210640_0 .net "A", 0 0, L_0x55565d2a8c40;  1 drivers
v0x55565d20ec60_0 .net "B", 0 0, L_0x55565d2a8ce0;  1 drivers
v0x55565d20ed20_0 .net "Cin", 0 0, L_0x7f341db62648;  alias, 1 drivers
v0x55565d20d300_0 .net "Cout", 0 0, L_0x55565d2a8b30;  1 drivers
v0x55565d20d3c0_0 .net "S", 0 0, L_0x55565d2a88a0;  1 drivers
v0x55565d20ba10_0 .net "c1", 0 0, L_0x55565d2a89b0;  1 drivers
v0x55565d208a20_0 .net "c2", 0 0, L_0x55565d2a8ac0;  1 drivers
v0x55565d208ae0_0 .net "s1", 0 0, L_0x55565d2a8830;  1 drivers
S_0x55565d206a40 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a8d80 .functor XOR 1, L_0x55565d2a9190, L_0x55565d2a9280, C4<0>, C4<0>;
L_0x55565d2a8df0 .functor XOR 1, L_0x55565d2a8d80, L_0x55565d2a9370, C4<0>, C4<0>;
L_0x55565d2a8eb0 .functor AND 1, L_0x55565d2a9190, L_0x55565d2a9280, C4<1>, C4<1>;
L_0x55565d2a8fc0 .functor AND 1, L_0x55565d2a9370, L_0x55565d2a8d80, C4<1>, C4<1>;
L_0x55565d2a9080 .functor OR 1, L_0x55565d2a8eb0, L_0x55565d2a8fc0, C4<0>, C4<0>;
v0x55565d205500_0 .net "A", 0 0, L_0x55565d2a9190;  1 drivers
v0x55565d203ad0_0 .net "B", 0 0, L_0x55565d2a9280;  1 drivers
v0x55565d203b90_0 .net "Cin", 0 0, L_0x55565d2a9370;  1 drivers
v0x55565d202180_0 .net "Cout", 0 0, L_0x55565d2a9080;  1 drivers
v0x55565d202220_0 .net "S", 0 0, L_0x55565d2a8df0;  1 drivers
v0x55565d200860_0 .net "c1", 0 0, L_0x55565d2a8eb0;  1 drivers
v0x55565d1fee90_0 .net "c2", 0 0, L_0x55565d2a8fc0;  1 drivers
v0x55565d1fef50_0 .net "s1", 0 0, L_0x55565d2a8d80;  1 drivers
S_0x55565d1f9f40 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a9410 .functor XOR 1, L_0x55565d2a9820, L_0x55565d2a98c0, C4<0>, C4<0>;
L_0x55565d2a9480 .functor XOR 1, L_0x55565d2a9410, L_0x55565d2a9960, C4<0>, C4<0>;
L_0x55565d2a9540 .functor AND 1, L_0x55565d2a9820, L_0x55565d2a98c0, C4<1>, C4<1>;
L_0x55565d2a9650 .functor AND 1, L_0x55565d2a9960, L_0x55565d2a9410, C4<1>, C4<1>;
L_0x55565d2a9710 .functor OR 1, L_0x55565d2a9540, L_0x55565d2a9650, C4<0>, C4<0>;
v0x55565d1f8900_0 .net "A", 0 0, L_0x55565d2a9820;  1 drivers
v0x55565d1f6ec0_0 .net "B", 0 0, L_0x55565d2a98c0;  1 drivers
v0x55565d1f6f80_0 .net "Cin", 0 0, L_0x55565d2a9960;  1 drivers
v0x55565d1f5570_0 .net "Cout", 0 0, L_0x55565d2a9710;  1 drivers
v0x55565d1f5610_0 .net "S", 0 0, L_0x55565d2a9480;  1 drivers
v0x55565d1f3c50_0 .net "c1", 0 0, L_0x55565d2a9540;  1 drivers
v0x55565d1f2280_0 .net "c2", 0 0, L_0x55565d2a9650;  1 drivers
v0x55565d1f2340_0 .net "s1", 0 0, L_0x55565d2a9410;  1 drivers
S_0x55565d1e89e0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2a9aa0 .functor XOR 1, L_0x55565d2a9eb0, L_0x55565d2a9f50, C4<0>, C4<0>;
L_0x55565d2a9b10 .functor XOR 1, L_0x55565d2a9aa0, L_0x55565d2aa0e0, C4<0>, C4<0>;
L_0x55565d2a9bd0 .functor AND 1, L_0x55565d2a9eb0, L_0x55565d2a9f50, C4<1>, C4<1>;
L_0x55565d2a9ce0 .functor AND 1, L_0x55565d2aa0e0, L_0x55565d2a9aa0, C4<1>, C4<1>;
L_0x55565d2a9da0 .functor OR 1, L_0x55565d2a9bd0, L_0x55565d2a9ce0, C4<0>, C4<0>;
v0x55565d1e6240_0 .net "A", 0 0, L_0x55565d2a9eb0;  1 drivers
v0x55565d1b2760_0 .net "B", 0 0, L_0x55565d2a9f50;  1 drivers
v0x55565d1b2840_0 .net "Cin", 0 0, L_0x55565d2aa0e0;  1 drivers
v0x55565d1e3760_0 .net "Cout", 0 0, L_0x55565d2a9da0;  1 drivers
v0x55565d1e3820_0 .net "S", 0 0, L_0x55565d2a9b10;  1 drivers
v0x55565d1e21a0_0 .net "c1", 0 0, L_0x55565d2a9bd0;  1 drivers
v0x55565d1e07d0_0 .net "c2", 0 0, L_0x55565d2a9ce0;  1 drivers
v0x55565d1e0890_0 .net "s1", 0 0, L_0x55565d2a9aa0;  1 drivers
S_0x55565d1dee70 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2aa180 .functor XOR 1, L_0x55565d2aa4a0, L_0x55565d2aa5b0, C4<0>, C4<0>;
L_0x55565d2aa1f0 .functor XOR 1, L_0x55565d2aa180, L_0x55565d2aa650, C4<0>, C4<0>;
L_0x55565d2aa260 .functor AND 1, L_0x55565d2aa4a0, L_0x55565d2aa5b0, C4<1>, C4<1>;
L_0x55565d2aa2d0 .functor AND 1, L_0x55565d2aa650, L_0x55565d2aa180, C4<1>, C4<1>;
L_0x55565d2aa390 .functor OR 1, L_0x55565d2aa260, L_0x55565d2aa2d0, C4<0>, C4<0>;
v0x55565d1dbbb0_0 .net "A", 0 0, L_0x55565d2aa4a0;  1 drivers
v0x55565d1dbc90_0 .net "B", 0 0, L_0x55565d2aa5b0;  1 drivers
v0x55565d1d8dc0_0 .net "Cin", 0 0, L_0x55565d2aa650;  1 drivers
v0x55565d1d8e60_0 .net "Cout", 0 0, L_0x55565d2aa390;  1 drivers
v0x55565d1d6e00_0 .net "S", 0 0, L_0x55565d2aa1f0;  1 drivers
v0x55565d1d57d0_0 .net "c1", 0 0, L_0x55565d2aa260;  1 drivers
v0x55565d1d5890_0 .net "c2", 0 0, L_0x55565d2aa2d0;  1 drivers
v0x55565d1d3e70_0 .net "s1", 0 0, L_0x55565d2aa180;  1 drivers
S_0x55565d1d2510 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2aa540 .functor XOR 1, L_0x55565d2aaad0, L_0x55565d2aab70, C4<0>, C4<0>;
L_0x55565d2aa780 .functor XOR 1, L_0x55565d2aa540, L_0x55565d2aaca0, C4<0>, C4<0>;
L_0x55565d2aa7f0 .functor AND 1, L_0x55565d2aaad0, L_0x55565d2aab70, C4<1>, C4<1>;
L_0x55565d2aa900 .functor AND 1, L_0x55565d2aaca0, L_0x55565d2aa540, C4<1>, C4<1>;
L_0x55565d2aa9c0 .functor OR 1, L_0x55565d2aa7f0, L_0x55565d2aa900, C4<0>, C4<0>;
v0x55565d1d0bb0_0 .net "A", 0 0, L_0x55565d2aaad0;  1 drivers
v0x55565d1d0c90_0 .net "B", 0 0, L_0x55565d2aab70;  1 drivers
v0x55565d1cf250_0 .net "Cin", 0 0, L_0x55565d2aaca0;  1 drivers
v0x55565d1cf2f0_0 .net "Cout", 0 0, L_0x55565d2aa9c0;  1 drivers
v0x55565d1cc2d0_0 .net "S", 0 0, L_0x55565d2aa780;  1 drivers
v0x55565d1ca2f0_0 .net "c1", 0 0, L_0x55565d2aa7f0;  1 drivers
v0x55565d1ca3b0_0 .net "c2", 0 0, L_0x55565d2aa900;  1 drivers
v0x55565d1c8cc0_0 .net "s1", 0 0, L_0x55565d2aa540;  1 drivers
S_0x55565d1c7360 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2aad40 .functor XOR 1, L_0x55565d2ab540, L_0x55565d2ab5e0, C4<0>, C4<0>;
L_0x55565d2aadb0 .functor XOR 1, L_0x55565d2aad40, L_0x55565d2ab4a0, C4<0>, C4<0>;
L_0x55565d2aae70 .functor AND 1, L_0x55565d2ab540, L_0x55565d2ab5e0, C4<1>, C4<1>;
L_0x55565d2aaf80 .functor AND 1, L_0x55565d2ab4a0, L_0x55565d2aad40, C4<1>, C4<1>;
L_0x55565d2ab070 .functor OR 1, L_0x55565d2aae70, L_0x55565d2aaf80, C4<0>, C4<0>;
v0x55565d1c5a00_0 .net "A", 0 0, L_0x55565d2ab540;  1 drivers
v0x55565d1c5ae0_0 .net "B", 0 0, L_0x55565d2ab5e0;  1 drivers
v0x55565d1c40a0_0 .net "Cin", 0 0, L_0x55565d2ab4a0;  1 drivers
v0x55565d1c4170_0 .net "Cout", 0 0, L_0x55565d2ab070;  1 drivers
v0x55565d1c2740_0 .net "S", 0 0, L_0x55565d2aadb0;  1 drivers
v0x55565d1bd7f0_0 .net "c1", 0 0, L_0x55565d2aae70;  1 drivers
v0x55565d1bd8b0_0 .net "c2", 0 0, L_0x55565d2aaf80;  1 drivers
v0x55565d1bc0b0_0 .net "s1", 0 0, L_0x55565d2aad40;  1 drivers
S_0x55565d1ba750 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d213550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2aac10 .functor XOR 1, L_0x55565d2ab680, L_0x55565d2ac060, C4<0>, C4<0>;
L_0x55565d2ab730 .functor XOR 1, L_0x55565d2aac10, L_0x55565d2abe90, C4<0>, C4<0>;
L_0x55565d2ab7f0 .functor AND 1, L_0x55565d2ab680, L_0x55565d2ac060, C4<1>, C4<1>;
L_0x55565d2ab900 .functor AND 1, L_0x55565d2abe90, L_0x55565d2aac10, C4<1>, C4<1>;
L_0x55565d2ab9c0 .functor OR 1, L_0x55565d2ab7f0, L_0x55565d2ab900, C4<0>, C4<0>;
v0x55565d1b8df0_0 .net "A", 0 0, L_0x55565d2ab680;  1 drivers
v0x55565d1b8ed0_0 .net "B", 0 0, L_0x55565d2ac060;  1 drivers
v0x55565d1b7490_0 .net "Cin", 0 0, L_0x55565d2abe90;  1 drivers
v0x55565d1b7560_0 .net "Cout", 0 0, L_0x55565d2ab9c0;  alias, 1 drivers
v0x55565d22eb90_0 .net "S", 0 0, L_0x55565d2ab730;  1 drivers
v0x55565d22eca0_0 .net "c1", 0 0, L_0x55565d2ab7f0;  1 drivers
v0x55565d1fb720_0 .net "c2", 0 0, L_0x55565d2ab900;  1 drivers
v0x55565d1fb7c0_0 .net "s1", 0 0, L_0x55565d2aac10;  1 drivers
S_0x55565d1aa680 .scope module, "s1" "full_adder_8bit" 5 12, 6 1 0, S_0x55565d215510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d0d37f0_0 .net "A", 7 0, L_0x55565d2b0010;  1 drivers
v0x55565d0d38f0_0 .net "B", 7 0, L_0x55565d2b00b0;  1 drivers
v0x55565d0fe8f0_0 .net "Cin", 0 0, L_0x55565d2b01a0;  1 drivers
v0x55565d0fe990_0 .net "Cout", 0 0, L_0x55565d2af5e0;  1 drivers
v0x55565d0fea60_0 .net "Sum", 7 0, L_0x55565d2af740;  1 drivers
v0x55565d0feb50_0 .net "cout", 6 0, L_0x55565d2aeda0;  1 drivers
L_0x55565d2ac8f0 .part L_0x55565d2b0010, 0, 1;
L_0x55565d2ac990 .part L_0x55565d2b00b0, 0, 1;
L_0x55565d2ace40 .part L_0x55565d2b0010, 1, 1;
L_0x55565d2acf30 .part L_0x55565d2b00b0, 1, 1;
L_0x55565d2ad020 .part L_0x55565d2aeda0, 0, 1;
L_0x55565d2ad4d0 .part L_0x55565d2b0010, 2, 1;
L_0x55565d2ad570 .part L_0x55565d2b00b0, 2, 1;
L_0x55565d2ad610 .part L_0x55565d2aeda0, 1, 1;
L_0x55565d2adb60 .part L_0x55565d2b0010, 3, 1;
L_0x55565d2adc00 .part L_0x55565d2b00b0, 3, 1;
L_0x55565d2adca0 .part L_0x55565d2aeda0, 2, 1;
L_0x55565d2ae060 .part L_0x55565d2b0010, 4, 1;
L_0x55565d2ae170 .part L_0x55565d2b00b0, 4, 1;
L_0x55565d2ae210 .part L_0x55565d2aeda0, 3, 1;
L_0x55565d2ae6c0 .part L_0x55565d2b0010, 5, 1;
L_0x55565d2ae760 .part L_0x55565d2b00b0, 5, 1;
L_0x55565d2ae890 .part L_0x55565d2aeda0, 4, 1;
LS_0x55565d2aeda0_0_0 .concat8 [ 1 1 1 1], L_0x55565d2ac7e0, L_0x55565d2acd30, L_0x55565d2ad3c0, L_0x55565d2ada50;
LS_0x55565d2aeda0_0_4 .concat8 [ 1 1 1 0], L_0x55565d2adf50, L_0x55565d2ae5b0, L_0x55565d2aec90;
L_0x55565d2aeda0 .concat8 [ 4 3 0 0], LS_0x55565d2aeda0_0_0, LS_0x55565d2aeda0_0_4;
L_0x55565d2af160 .part L_0x55565d2b0010, 6, 1;
L_0x55565d2af200 .part L_0x55565d2b00b0, 6, 1;
L_0x55565d2af0c0 .part L_0x55565d2aeda0, 5, 1;
LS_0x55565d2af740_0_0 .concat8 [ 1 1 1 1], L_0x55565d2ac5a0, L_0x55565d2acaa0, L_0x55565d2ad130, L_0x55565d2ad7c0;
LS_0x55565d2af740_0_4 .concat8 [ 1 1 1 1], L_0x55565d2addb0, L_0x55565d2ae340, L_0x55565d2ae9a0, L_0x55565d2af350;
L_0x55565d2af740 .concat8 [ 4 4 0 0], LS_0x55565d2af740_0_0, LS_0x55565d2af740_0_4;
L_0x55565d2af2a0 .part L_0x55565d2b0010, 7, 1;
L_0x55565d2afc80 .part L_0x55565d2b00b0, 7, 1;
L_0x55565d2afab0 .part L_0x55565d2aeda0, 6, 1;
S_0x55565d1a1480 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ac530 .functor XOR 1, L_0x55565d2ac8f0, L_0x55565d2ac990, C4<0>, C4<0>;
L_0x55565d2ac5a0 .functor XOR 1, L_0x55565d2ac530, L_0x55565d2b01a0, C4<0>, C4<0>;
L_0x55565d2ac660 .functor AND 1, L_0x55565d2ac8f0, L_0x55565d2ac990, C4<1>, C4<1>;
L_0x55565d2ac770 .functor AND 1, L_0x55565d2b01a0, L_0x55565d2ac530, C4<1>, C4<1>;
L_0x55565d2ac7e0 .functor OR 1, L_0x55565d2ac660, L_0x55565d2ac770, C4<0>, C4<0>;
v0x55565d249480_0 .net "A", 0 0, L_0x55565d2ac8f0;  1 drivers
v0x55565d249560_0 .net "B", 0 0, L_0x55565d2ac990;  1 drivers
v0x55565d248790_0 .net "Cin", 0 0, L_0x55565d2b01a0;  alias, 1 drivers
v0x55565d248830_0 .net "Cout", 0 0, L_0x55565d2ac7e0;  1 drivers
v0x55565d23cad0_0 .net "S", 0 0, L_0x55565d2ac5a0;  1 drivers
v0x55565d23cbe0_0 .net "c1", 0 0, L_0x55565d2ac660;  1 drivers
v0x55565d23bb60_0 .net "c2", 0 0, L_0x55565d2ac770;  1 drivers
v0x55565d23bc20_0 .net "s1", 0 0, L_0x55565d2ac530;  1 drivers
S_0x55565d230050 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2aca30 .functor XOR 1, L_0x55565d2ace40, L_0x55565d2acf30, C4<0>, C4<0>;
L_0x55565d2acaa0 .functor XOR 1, L_0x55565d2aca30, L_0x55565d2ad020, C4<0>, C4<0>;
L_0x55565d2acb60 .functor AND 1, L_0x55565d2ace40, L_0x55565d2acf30, C4<1>, C4<1>;
L_0x55565d2acc70 .functor AND 1, L_0x55565d2ad020, L_0x55565d2aca30, C4<1>, C4<1>;
L_0x55565d2acd30 .functor OR 1, L_0x55565d2acb60, L_0x55565d2acc70, C4<0>, C4<0>;
v0x55565d223590_0 .net "A", 0 0, L_0x55565d2ace40;  1 drivers
v0x55565d223630_0 .net "B", 0 0, L_0x55565d2acf30;  1 drivers
v0x55565d216030_0 .net "Cin", 0 0, L_0x55565d2ad020;  1 drivers
v0x55565d216100_0 .net "Cout", 0 0, L_0x55565d2acd30;  1 drivers
v0x55565d215320_0 .net "S", 0 0, L_0x55565d2acaa0;  1 drivers
v0x55565d215410_0 .net "c1", 0 0, L_0x55565d2acb60;  1 drivers
v0x55565d209660_0 .net "c2", 0 0, L_0x55565d2acc70;  1 drivers
v0x55565d209700_0 .net "s1", 0 0, L_0x55565d2aca30;  1 drivers
S_0x55565d208730 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ad0c0 .functor XOR 1, L_0x55565d2ad4d0, L_0x55565d2ad570, C4<0>, C4<0>;
L_0x55565d2ad130 .functor XOR 1, L_0x55565d2ad0c0, L_0x55565d2ad610, C4<0>, C4<0>;
L_0x55565d2ad1f0 .functor AND 1, L_0x55565d2ad4d0, L_0x55565d2ad570, C4<1>, C4<1>;
L_0x55565d2ad300 .functor AND 1, L_0x55565d2ad610, L_0x55565d2ad0c0, C4<1>, C4<1>;
L_0x55565d2ad3c0 .functor OR 1, L_0x55565d2ad1f0, L_0x55565d2ad300, C4<0>, C4<0>;
v0x55565d1fcce0_0 .net "A", 0 0, L_0x55565d2ad4d0;  1 drivers
v0x55565d1eff40_0 .net "B", 0 0, L_0x55565d2ad570;  1 drivers
v0x55565d1f0000_0 .net "Cin", 0 0, L_0x55565d2ad610;  1 drivers
v0x55565d1d98c0_0 .net "Cout", 0 0, L_0x55565d2ad3c0;  1 drivers
v0x55565d1d9980_0 .net "S", 0 0, L_0x55565d2ad130;  1 drivers
v0x55565d1d8bd0_0 .net "c1", 0 0, L_0x55565d2ad1f0;  1 drivers
v0x55565d1d8c90_0 .net "c2", 0 0, L_0x55565d2ad300;  1 drivers
v0x55565d1ccf10_0 .net "s1", 0 0, L_0x55565d2ad0c0;  1 drivers
S_0x55565d1cbfa0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ad750 .functor XOR 1, L_0x55565d2adb60, L_0x55565d2adc00, C4<0>, C4<0>;
L_0x55565d2ad7c0 .functor XOR 1, L_0x55565d2ad750, L_0x55565d2adca0, C4<0>, C4<0>;
L_0x55565d2ad880 .functor AND 1, L_0x55565d2adb60, L_0x55565d2adc00, C4<1>, C4<1>;
L_0x55565d2ad990 .functor AND 1, L_0x55565d2adca0, L_0x55565d2ad750, C4<1>, C4<1>;
L_0x55565d2ada50 .functor OR 1, L_0x55565d2ad880, L_0x55565d2ad990, C4<0>, C4<0>;
v0x55565d1c0510_0 .net "A", 0 0, L_0x55565d2adb60;  1 drivers
v0x55565d22db10_0 .net "B", 0 0, L_0x55565d2adc00;  1 drivers
v0x55565d22dbd0_0 .net "Cin", 0 0, L_0x55565d2adca0;  1 drivers
v0x55565d1bdf50_0 .net "Cout", 0 0, L_0x55565d2ada50;  1 drivers
v0x55565d1be010_0 .net "S", 0 0, L_0x55565d2ad7c0;  1 drivers
v0x55565d253a80_0 .net "c1", 0 0, L_0x55565d2ad880;  1 drivers
v0x55565d253b40_0 .net "c2", 0 0, L_0x55565d2ad990;  1 drivers
v0x55565d253c00_0 .net "s1", 0 0, L_0x55565d2ad750;  1 drivers
S_0x55565d247120 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2add40 .functor XOR 1, L_0x55565d2ae060, L_0x55565d2ae170, C4<0>, C4<0>;
L_0x55565d2addb0 .functor XOR 1, L_0x55565d2add40, L_0x55565d2ae210, C4<0>, C4<0>;
L_0x55565d2ade20 .functor AND 1, L_0x55565d2ae060, L_0x55565d2ae170, C4<1>, C4<1>;
L_0x55565d2ade90 .functor AND 1, L_0x55565d2ae210, L_0x55565d2add40, C4<1>, C4<1>;
L_0x55565d2adf50 .functor OR 1, L_0x55565d2ade20, L_0x55565d2ade90, C4<0>, C4<0>;
v0x55565d23a690_0 .net "A", 0 0, L_0x55565d2ae060;  1 drivers
v0x55565d23a770_0 .net "B", 0 0, L_0x55565d2ae170;  1 drivers
v0x55565d220610_0 .net "Cin", 0 0, L_0x55565d2ae210;  1 drivers
v0x55565d2206d0_0 .net "Cout", 0 0, L_0x55565d2adf50;  1 drivers
v0x55565d220790_0 .net "S", 0 0, L_0x55565d2addb0;  1 drivers
v0x55565d213cb0_0 .net "c1", 0 0, L_0x55565d2ade20;  1 drivers
v0x55565d213d70_0 .net "c2", 0 0, L_0x55565d2ade90;  1 drivers
v0x55565d213e30_0 .net "s1", 0 0, L_0x55565d2add40;  1 drivers
S_0x55565d2071c0 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ae100 .functor XOR 1, L_0x55565d2ae6c0, L_0x55565d2ae760, C4<0>, C4<0>;
L_0x55565d2ae340 .functor XOR 1, L_0x55565d2ae100, L_0x55565d2ae890, C4<0>, C4<0>;
L_0x55565d2ae3b0 .functor AND 1, L_0x55565d2ae6c0, L_0x55565d2ae760, C4<1>, C4<1>;
L_0x55565d2ae4c0 .functor AND 1, L_0x55565d2ae890, L_0x55565d2ae100, C4<1>, C4<1>;
L_0x55565d2ae5b0 .functor OR 1, L_0x55565d2ae3b0, L_0x55565d2ae4c0, C4<0>, C4<0>;
v0x55565d1fa720_0 .net "A", 0 0, L_0x55565d2ae6c0;  1 drivers
v0x55565d1fa800_0 .net "B", 0 0, L_0x55565d2ae760;  1 drivers
v0x55565d1e3ec0_0 .net "Cin", 0 0, L_0x55565d2ae890;  1 drivers
v0x55565d1e3f80_0 .net "Cout", 0 0, L_0x55565d2ae5b0;  1 drivers
v0x55565d1e4040_0 .net "S", 0 0, L_0x55565d2ae340;  1 drivers
v0x55565d1d75d0_0 .net "c1", 0 0, L_0x55565d2ae3b0;  1 drivers
v0x55565d1d7690_0 .net "c2", 0 0, L_0x55565d2ae4c0;  1 drivers
v0x55565d1caa50_0 .net "s1", 0 0, L_0x55565d2ae100;  1 drivers
S_0x55565d10b2f0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ae930 .functor XOR 1, L_0x55565d2af160, L_0x55565d2af200, C4<0>, C4<0>;
L_0x55565d2ae9a0 .functor XOR 1, L_0x55565d2ae930, L_0x55565d2af0c0, C4<0>, C4<0>;
L_0x55565d2aea60 .functor AND 1, L_0x55565d2af160, L_0x55565d2af200, C4<1>, C4<1>;
L_0x55565d2aeba0 .functor AND 1, L_0x55565d2af0c0, L_0x55565d2ae930, C4<1>, C4<1>;
L_0x55565d2aec90 .functor OR 1, L_0x55565d2aea60, L_0x55565d2aeba0, C4<0>, C4<0>;
v0x55565d10b550_0 .net "A", 0 0, L_0x55565d2af160;  1 drivers
v0x55565d1cabb0_0 .net "B", 0 0, L_0x55565d2af200;  1 drivers
v0x55565d118070_0 .net "Cin", 0 0, L_0x55565d2af0c0;  1 drivers
v0x55565d118130_0 .net "Cout", 0 0, L_0x55565d2aec90;  1 drivers
v0x55565d1181f0_0 .net "S", 0 0, L_0x55565d2ae9a0;  1 drivers
v0x55565d118300_0 .net "c1", 0 0, L_0x55565d2aea60;  1 drivers
v0x55565d1183c0_0 .net "c2", 0 0, L_0x55565d2aeba0;  1 drivers
v0x55565d0dcc80_0 .net "s1", 0 0, L_0x55565d2ae930;  1 drivers
S_0x55565d0dcde0 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d1aa680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ae800 .functor XOR 1, L_0x55565d2af2a0, L_0x55565d2afc80, C4<0>, C4<0>;
L_0x55565d2af350 .functor XOR 1, L_0x55565d2ae800, L_0x55565d2afab0, C4<0>, C4<0>;
L_0x55565d2af410 .functor AND 1, L_0x55565d2af2a0, L_0x55565d2afc80, C4<1>, C4<1>;
L_0x55565d2af520 .functor AND 1, L_0x55565d2afab0, L_0x55565d2ae800, C4<1>, C4<1>;
L_0x55565d2af5e0 .functor OR 1, L_0x55565d2af410, L_0x55565d2af520, C4<0>, C4<0>;
v0x55565d0dd040_0 .net "A", 0 0, L_0x55565d2af2a0;  1 drivers
v0x55565d0f2900_0 .net "B", 0 0, L_0x55565d2afc80;  1 drivers
v0x55565d0f29c0_0 .net "Cin", 0 0, L_0x55565d2afab0;  1 drivers
v0x55565d0f2a60_0 .net "Cout", 0 0, L_0x55565d2af5e0;  alias, 1 drivers
v0x55565d0f2b20_0 .net "S", 0 0, L_0x55565d2af350;  1 drivers
v0x55565d0f2c30_0 .net "c1", 0 0, L_0x55565d2af410;  1 drivers
v0x55565d0d35d0_0 .net "c2", 0 0, L_0x55565d2af520;  1 drivers
v0x55565d0d3690_0 .net "s1", 0 0, L_0x55565d2ae800;  1 drivers
S_0x55565d101000 .scope module, "s2" "full_adder_8bit" 5 13, 6 1 0, S_0x55565d215510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d25da80_0 .net "A", 7 0, L_0x55565d2b3ea0;  1 drivers
v0x55565d25db80_0 .net "B", 7 0, L_0x55565d2b3f40;  1 drivers
v0x55565d25dc60_0 .net "Cin", 0 0, L_0x55565d2b4030;  1 drivers
v0x55565d25dd30_0 .net "Cout", 0 0, L_0x55565d2b3380;  1 drivers
v0x55565d25de00_0 .net "Sum", 7 0, L_0x55565d2b34e0;  1 drivers
v0x55565d25def0_0 .net "cout", 6 0, L_0x55565d2b2b40;  1 drivers
L_0x55565d2b0600 .part L_0x55565d2b3ea0, 0, 1;
L_0x55565d2b06a0 .part L_0x55565d2b3f40, 0, 1;
L_0x55565d2b0b50 .part L_0x55565d2b3ea0, 1, 1;
L_0x55565d2b0c40 .part L_0x55565d2b3f40, 1, 1;
L_0x55565d2b0d30 .part L_0x55565d2b2b40, 0, 1;
L_0x55565d2b11e0 .part L_0x55565d2b3ea0, 2, 1;
L_0x55565d2b1280 .part L_0x55565d2b3f40, 2, 1;
L_0x55565d2b1320 .part L_0x55565d2b2b40, 1, 1;
L_0x55565d2b1870 .part L_0x55565d2b3ea0, 3, 1;
L_0x55565d2b1910 .part L_0x55565d2b3f40, 3, 1;
L_0x55565d2b19b0 .part L_0x55565d2b2b40, 2, 1;
L_0x55565d2b1da0 .part L_0x55565d2b3ea0, 4, 1;
L_0x55565d2b1eb0 .part L_0x55565d2b3f40, 4, 1;
L_0x55565d2b1f50 .part L_0x55565d2b2b40, 3, 1;
L_0x55565d2b2430 .part L_0x55565d2b3ea0, 5, 1;
L_0x55565d2b24d0 .part L_0x55565d2b3f40, 5, 1;
L_0x55565d2b2600 .part L_0x55565d2b2b40, 4, 1;
LS_0x55565d2b2b40_0_0 .concat8 [ 1 1 1 1], L_0x55565d2b04f0, L_0x55565d2b0a40, L_0x55565d2b10d0, L_0x55565d2b1760;
LS_0x55565d2b2b40_0_4 .concat8 [ 1 1 1 0], L_0x55565d2b1c90, L_0x55565d2b2320, L_0x55565d2b2a30;
L_0x55565d2b2b40 .concat8 [ 4 3 0 0], LS_0x55565d2b2b40_0_0, LS_0x55565d2b2b40_0_4;
L_0x55565d2b2f00 .part L_0x55565d2b3ea0, 6, 1;
L_0x55565d2b2fa0 .part L_0x55565d2b3f40, 6, 1;
L_0x55565d2b2e60 .part L_0x55565d2b2b40, 5, 1;
LS_0x55565d2b34e0_0_0 .concat8 [ 1 1 1 1], L_0x55565d2b02b0, L_0x55565d2b07b0, L_0x55565d2b0e40, L_0x55565d2b14d0;
LS_0x55565d2b34e0_0_4 .concat8 [ 1 1 1 1], L_0x55565d2b1ac0, L_0x55565d2b2080, L_0x55565d2b2710, L_0x55565d2b30f0;
L_0x55565d2b34e0 .concat8 [ 4 4 0 0], LS_0x55565d2b34e0_0_0, LS_0x55565d2b34e0_0_4;
L_0x55565d2b3040 .part L_0x55565d2b3ea0, 7, 1;
L_0x55565d2b3a20 .part L_0x55565d2b3f40, 7, 1;
L_0x55565d2b3850 .part L_0x55565d2b2b40, 6, 1;
S_0x55565d101210 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b0240 .functor XOR 1, L_0x55565d2b0600, L_0x55565d2b06a0, C4<0>, C4<0>;
L_0x55565d2b02b0 .functor XOR 1, L_0x55565d2b0240, L_0x55565d2b4030, C4<0>, C4<0>;
L_0x55565d2b0370 .functor AND 1, L_0x55565d2b0600, L_0x55565d2b06a0, C4<1>, C4<1>;
L_0x55565d2b0480 .functor AND 1, L_0x55565d2b4030, L_0x55565d2b0240, C4<1>, C4<1>;
L_0x55565d2b04f0 .functor OR 1, L_0x55565d2b0370, L_0x55565d2b0480, C4<0>, C4<0>;
v0x55565d0fecb0_0 .net "A", 0 0, L_0x55565d2b0600;  1 drivers
v0x55565d104df0_0 .net "B", 0 0, L_0x55565d2b06a0;  1 drivers
v0x55565d104e90_0 .net "Cin", 0 0, L_0x55565d2b4030;  alias, 1 drivers
v0x55565d104f60_0 .net "Cout", 0 0, L_0x55565d2b04f0;  1 drivers
v0x55565d105020_0 .net "S", 0 0, L_0x55565d2b02b0;  1 drivers
v0x55565d105130_0 .net "c1", 0 0, L_0x55565d2b0370;  1 drivers
v0x55565d0e7070_0 .net "c2", 0 0, L_0x55565d2b0480;  1 drivers
v0x55565d0e7130_0 .net "s1", 0 0, L_0x55565d2b0240;  1 drivers
S_0x55565d0e7290 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b0740 .functor XOR 1, L_0x55565d2b0b50, L_0x55565d2b0c40, C4<0>, C4<0>;
L_0x55565d2b07b0 .functor XOR 1, L_0x55565d2b0740, L_0x55565d2b0d30, C4<0>, C4<0>;
L_0x55565d2b0870 .functor AND 1, L_0x55565d2b0b50, L_0x55565d2b0c40, C4<1>, C4<1>;
L_0x55565d2b0980 .functor AND 1, L_0x55565d2b0d30, L_0x55565d2b0740, C4<1>, C4<1>;
L_0x55565d2b0a40 .functor OR 1, L_0x55565d2b0870, L_0x55565d2b0980, C4<0>, C4<0>;
v0x55565d0db760_0 .net "A", 0 0, L_0x55565d2b0b50;  1 drivers
v0x55565d0db820_0 .net "B", 0 0, L_0x55565d2b0c40;  1 drivers
v0x55565d0db8e0_0 .net "Cin", 0 0, L_0x55565d2b0d30;  1 drivers
v0x55565d0db9b0_0 .net "Cout", 0 0, L_0x55565d2b0a40;  1 drivers
v0x55565d0dba70_0 .net "S", 0 0, L_0x55565d2b07b0;  1 drivers
v0x55565d0e94a0_0 .net "c1", 0 0, L_0x55565d2b0870;  1 drivers
v0x55565d0e9560_0 .net "c2", 0 0, L_0x55565d2b0980;  1 drivers
v0x55565d0e9620_0 .net "s1", 0 0, L_0x55565d2b0740;  1 drivers
S_0x55565d0e9780 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b0dd0 .functor XOR 1, L_0x55565d2b11e0, L_0x55565d2b1280, C4<0>, C4<0>;
L_0x55565d2b0e40 .functor XOR 1, L_0x55565d2b0dd0, L_0x55565d2b1320, C4<0>, C4<0>;
L_0x55565d2b0f00 .functor AND 1, L_0x55565d2b11e0, L_0x55565d2b1280, C4<1>, C4<1>;
L_0x55565d2b1010 .functor AND 1, L_0x55565d2b1320, L_0x55565d2b0dd0, C4<1>, C4<1>;
L_0x55565d2b10d0 .functor OR 1, L_0x55565d2b0f00, L_0x55565d2b1010, C4<0>, C4<0>;
v0x55565d0dedd0_0 .net "A", 0 0, L_0x55565d2b11e0;  1 drivers
v0x55565d0dee90_0 .net "B", 0 0, L_0x55565d2b1280;  1 drivers
v0x55565d0def50_0 .net "Cin", 0 0, L_0x55565d2b1320;  1 drivers
v0x55565d0deff0_0 .net "Cout", 0 0, L_0x55565d2b10d0;  1 drivers
v0x55565d0df0b0_0 .net "S", 0 0, L_0x55565d2b0e40;  1 drivers
v0x55565d0e0540_0 .net "c1", 0 0, L_0x55565d2b0f00;  1 drivers
v0x55565d0e0600_0 .net "c2", 0 0, L_0x55565d2b1010;  1 drivers
v0x55565d0e06c0_0 .net "s1", 0 0, L_0x55565d2b0dd0;  1 drivers
S_0x55565d0e0820 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b1460 .functor XOR 1, L_0x55565d2b1870, L_0x55565d2b1910, C4<0>, C4<0>;
L_0x55565d2b14d0 .functor XOR 1, L_0x55565d2b1460, L_0x55565d2b19b0, C4<0>, C4<0>;
L_0x55565d2b1590 .functor AND 1, L_0x55565d2b1870, L_0x55565d2b1910, C4<1>, C4<1>;
L_0x55565d2b16a0 .functor AND 1, L_0x55565d2b19b0, L_0x55565d2b1460, C4<1>, C4<1>;
L_0x55565d2b1760 .functor OR 1, L_0x55565d2b1590, L_0x55565d2b16a0, C4<0>, C4<0>;
v0x55565d0e1dc0_0 .net "A", 0 0, L_0x55565d2b1870;  1 drivers
v0x55565d0e1ea0_0 .net "B", 0 0, L_0x55565d2b1910;  1 drivers
v0x55565d0e1f60_0 .net "Cin", 0 0, L_0x55565d2b19b0;  1 drivers
v0x55565d0e2030_0 .net "Cout", 0 0, L_0x55565d2b1760;  1 drivers
v0x55565d0e20f0_0 .net "S", 0 0, L_0x55565d2b14d0;  1 drivers
v0x55565d0ed040_0 .net "c1", 0 0, L_0x55565d2b1590;  1 drivers
v0x55565d0ed100_0 .net "c2", 0 0, L_0x55565d2b16a0;  1 drivers
v0x55565d0ed1c0_0 .net "s1", 0 0, L_0x55565d2b1460;  1 drivers
S_0x55565d0ed320 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b1a50 .functor XOR 1, L_0x55565d2b1da0, L_0x55565d2b1eb0, C4<0>, C4<0>;
L_0x55565d2b1ac0 .functor XOR 1, L_0x55565d2b1a50, L_0x55565d2b1f50, C4<0>, C4<0>;
L_0x55565d2b1b30 .functor AND 1, L_0x55565d2b1da0, L_0x55565d2b1eb0, C4<1>, C4<1>;
L_0x55565d2b1ba0 .functor AND 1, L_0x55565d2b1f50, L_0x55565d2b1a50, C4<1>, C4<1>;
L_0x55565d2b1c90 .functor OR 1, L_0x55565d2b1b30, L_0x55565d2b1ba0, C4<0>, C4<0>;
v0x55565d0e3b60_0 .net "A", 0 0, L_0x55565d2b1da0;  1 drivers
v0x55565d0e3c40_0 .net "B", 0 0, L_0x55565d2b1eb0;  1 drivers
v0x55565d0e3d00_0 .net "Cin", 0 0, L_0x55565d2b1f50;  1 drivers
v0x55565d0e3da0_0 .net "Cout", 0 0, L_0x55565d2b1c90;  1 drivers
v0x55565d0e4b60_0 .net "S", 0 0, L_0x55565d2b1ac0;  1 drivers
v0x55565d0e4c70_0 .net "c1", 0 0, L_0x55565d2b1b30;  1 drivers
v0x55565d0e4d30_0 .net "c2", 0 0, L_0x55565d2b1ba0;  1 drivers
v0x55565d0e4df0_0 .net "s1", 0 0, L_0x55565d2b1a50;  1 drivers
S_0x55565d0e5cb0 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b1e40 .functor XOR 1, L_0x55565d2b2430, L_0x55565d2b24d0, C4<0>, C4<0>;
L_0x55565d2b2080 .functor XOR 1, L_0x55565d2b1e40, L_0x55565d2b2600, C4<0>, C4<0>;
L_0x55565d2b20f0 .functor AND 1, L_0x55565d2b2430, L_0x55565d2b24d0, C4<1>, C4<1>;
L_0x55565d2b2230 .functor AND 1, L_0x55565d2b2600, L_0x55565d2b1e40, C4<1>, C4<1>;
L_0x55565d2b2320 .functor OR 1, L_0x55565d2b20f0, L_0x55565d2b2230, C4<0>, C4<0>;
v0x55565d0e5f10_0 .net "A", 0 0, L_0x55565d2b2430;  1 drivers
v0x55565d0e5ff0_0 .net "B", 0 0, L_0x55565d2b24d0;  1 drivers
v0x55565d0fa0e0_0 .net "Cin", 0 0, L_0x55565d2b2600;  1 drivers
v0x55565d0fa180_0 .net "Cout", 0 0, L_0x55565d2b2320;  1 drivers
v0x55565d0fa240_0 .net "S", 0 0, L_0x55565d2b2080;  1 drivers
v0x55565d0fa350_0 .net "c1", 0 0, L_0x55565d2b20f0;  1 drivers
v0x55565d0fa410_0 .net "c2", 0 0, L_0x55565d2b2230;  1 drivers
v0x55565d25c810_0 .net "s1", 0 0, L_0x55565d2b1e40;  1 drivers
S_0x55565d25c8b0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b26a0 .functor XOR 1, L_0x55565d2b2f00, L_0x55565d2b2fa0, C4<0>, C4<0>;
L_0x55565d2b2710 .functor XOR 1, L_0x55565d2b26a0, L_0x55565d2b2e60, C4<0>, C4<0>;
L_0x55565d2b2800 .functor AND 1, L_0x55565d2b2f00, L_0x55565d2b2fa0, C4<1>, C4<1>;
L_0x55565d2b2940 .functor AND 1, L_0x55565d2b2e60, L_0x55565d2b26a0, C4<1>, C4<1>;
L_0x55565d2b2a30 .functor OR 1, L_0x55565d2b2800, L_0x55565d2b2940, C4<0>, C4<0>;
v0x55565d25ca40_0 .net "A", 0 0, L_0x55565d2b2f00;  1 drivers
v0x55565d25cae0_0 .net "B", 0 0, L_0x55565d2b2fa0;  1 drivers
v0x55565d25cb80_0 .net "Cin", 0 0, L_0x55565d2b2e60;  1 drivers
v0x55565d25cc50_0 .net "Cout", 0 0, L_0x55565d2b2a30;  1 drivers
v0x55565d25cd10_0 .net "S", 0 0, L_0x55565d2b2710;  1 drivers
v0x55565d25ce20_0 .net "c1", 0 0, L_0x55565d2b2800;  1 drivers
v0x55565d25cee0_0 .net "c2", 0 0, L_0x55565d2b2940;  1 drivers
v0x55565d25cfa0_0 .net "s1", 0 0, L_0x55565d2b26a0;  1 drivers
S_0x55565d25d100 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d101000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b2570 .functor XOR 1, L_0x55565d2b3040, L_0x55565d2b3a20, C4<0>, C4<0>;
L_0x55565d2b30f0 .functor XOR 1, L_0x55565d2b2570, L_0x55565d2b3850, C4<0>, C4<0>;
L_0x55565d2b31b0 .functor AND 1, L_0x55565d2b3040, L_0x55565d2b3a20, C4<1>, C4<1>;
L_0x55565d2b32c0 .functor AND 1, L_0x55565d2b3850, L_0x55565d2b2570, C4<1>, C4<1>;
L_0x55565d2b3380 .functor OR 1, L_0x55565d2b31b0, L_0x55565d2b32c0, C4<0>, C4<0>;
v0x55565d25d360_0 .net "A", 0 0, L_0x55565d2b3040;  1 drivers
v0x55565d25d440_0 .net "B", 0 0, L_0x55565d2b3a20;  1 drivers
v0x55565d25d500_0 .net "Cin", 0 0, L_0x55565d2b3850;  1 drivers
v0x55565d25d5d0_0 .net "Cout", 0 0, L_0x55565d2b3380;  alias, 1 drivers
v0x55565d25d690_0 .net "S", 0 0, L_0x55565d2b30f0;  1 drivers
v0x55565d25d7a0_0 .net "c1", 0 0, L_0x55565d2b31b0;  1 drivers
v0x55565d25d860_0 .net "c2", 0 0, L_0x55565d2b32c0;  1 drivers
v0x55565d25d920_0 .net "s1", 0 0, L_0x55565d2b2570;  1 drivers
S_0x55565d25e050 .scope module, "s3" "full_adder_8bit" 5 14, 6 1 0, S_0x55565d215510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d262f30_0 .net "A", 7 0, L_0x55565d2b7ce0;  1 drivers
v0x55565d263030_0 .net "B", 7 0, L_0x55565d2b7e90;  1 drivers
v0x55565d263110_0 .net "Cin", 0 0, L_0x55565d2b7fa0;  1 drivers
v0x55565d2631e0_0 .net "Cout", 0 0, L_0x55565d2b70d0;  alias, 1 drivers
v0x55565d2632b0_0 .net "Sum", 7 0, L_0x55565d2b7220;  1 drivers
v0x55565d2633a0_0 .net "cout", 6 0, L_0x55565d2b6890;  1 drivers
L_0x55565d2b4490 .part L_0x55565d2b7ce0, 0, 1;
L_0x55565d2b4530 .part L_0x55565d2b7e90, 0, 1;
L_0x55565d2b49e0 .part L_0x55565d2b7ce0, 1, 1;
L_0x55565d2b4ad0 .part L_0x55565d2b7e90, 1, 1;
L_0x55565d2b4bc0 .part L_0x55565d2b6890, 0, 1;
L_0x55565d2b5070 .part L_0x55565d2b7ce0, 2, 1;
L_0x55565d2b5110 .part L_0x55565d2b7e90, 2, 1;
L_0x55565d2b51b0 .part L_0x55565d2b6890, 1, 1;
L_0x55565d2b5700 .part L_0x55565d2b7ce0, 3, 1;
L_0x55565d2b57a0 .part L_0x55565d2b7e90, 3, 1;
L_0x55565d2b5840 .part L_0x55565d2b6890, 2, 1;
L_0x55565d2b5c30 .part L_0x55565d2b7ce0, 4, 1;
L_0x55565d2b5d40 .part L_0x55565d2b7e90, 4, 1;
L_0x55565d2b5de0 .part L_0x55565d2b6890, 3, 1;
L_0x55565d2b6210 .part L_0x55565d2b7ce0, 5, 1;
L_0x55565d2b62b0 .part L_0x55565d2b7e90, 5, 1;
L_0x55565d2b63e0 .part L_0x55565d2b6890, 4, 1;
LS_0x55565d2b6890_0_0 .concat8 [ 1 1 1 1], L_0x55565d2b4380, L_0x55565d2b48d0, L_0x55565d2b4f60, L_0x55565d2b55f0;
LS_0x55565d2b6890_0_4 .concat8 [ 1 1 1 0], L_0x55565d2b5b20, L_0x55565d2b6100, L_0x55565d2b6780;
L_0x55565d2b6890 .concat8 [ 4 3 0 0], LS_0x55565d2b6890_0_0, LS_0x55565d2b6890_0_4;
L_0x55565d2b6c50 .part L_0x55565d2b7ce0, 6, 1;
L_0x55565d2b6cf0 .part L_0x55565d2b7e90, 6, 1;
L_0x55565d2b6bb0 .part L_0x55565d2b6890, 5, 1;
LS_0x55565d2b7220_0_0 .concat8 [ 1 1 1 1], L_0x55565d2b4140, L_0x55565d2b4640, L_0x55565d2b4cd0, L_0x55565d2b5360;
LS_0x55565d2b7220_0_4 .concat8 [ 1 1 1 1], L_0x55565d2b5950, L_0x55565d2b5f10, L_0x55565d2b64f0, L_0x55565d2b6e40;
L_0x55565d2b7220 .concat8 [ 4 4 0 0], LS_0x55565d2b7220_0_0, LS_0x55565d2b7220_0_4;
L_0x55565d2b6d90 .part L_0x55565d2b7ce0, 7, 1;
L_0x55565d2b7760 .part L_0x55565d2b7e90, 7, 1;
L_0x55565d2b7590 .part L_0x55565d2b6890, 6, 1;
S_0x55565d25e2b0 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b40d0 .functor XOR 1, L_0x55565d2b4490, L_0x55565d2b4530, C4<0>, C4<0>;
L_0x55565d2b4140 .functor XOR 1, L_0x55565d2b40d0, L_0x55565d2b7fa0, C4<0>, C4<0>;
L_0x55565d2b4200 .functor AND 1, L_0x55565d2b4490, L_0x55565d2b4530, C4<1>, C4<1>;
L_0x55565d2b4310 .functor AND 1, L_0x55565d2b7fa0, L_0x55565d2b40d0, C4<1>, C4<1>;
L_0x55565d2b4380 .functor OR 1, L_0x55565d2b4200, L_0x55565d2b4310, C4<0>, C4<0>;
v0x55565d25e560_0 .net "A", 0 0, L_0x55565d2b4490;  1 drivers
v0x55565d25e640_0 .net "B", 0 0, L_0x55565d2b4530;  1 drivers
v0x55565d25e700_0 .net "Cin", 0 0, L_0x55565d2b7fa0;  alias, 1 drivers
v0x55565d25e7d0_0 .net "Cout", 0 0, L_0x55565d2b4380;  1 drivers
v0x55565d25e890_0 .net "S", 0 0, L_0x55565d2b4140;  1 drivers
v0x55565d25e9a0_0 .net "c1", 0 0, L_0x55565d2b4200;  1 drivers
v0x55565d25ea60_0 .net "c2", 0 0, L_0x55565d2b4310;  1 drivers
v0x55565d25eb20_0 .net "s1", 0 0, L_0x55565d2b40d0;  1 drivers
S_0x55565d25ec80 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b45d0 .functor XOR 1, L_0x55565d2b49e0, L_0x55565d2b4ad0, C4<0>, C4<0>;
L_0x55565d2b4640 .functor XOR 1, L_0x55565d2b45d0, L_0x55565d2b4bc0, C4<0>, C4<0>;
L_0x55565d2b4700 .functor AND 1, L_0x55565d2b49e0, L_0x55565d2b4ad0, C4<1>, C4<1>;
L_0x55565d2b4810 .functor AND 1, L_0x55565d2b4bc0, L_0x55565d2b45d0, C4<1>, C4<1>;
L_0x55565d2b48d0 .functor OR 1, L_0x55565d2b4700, L_0x55565d2b4810, C4<0>, C4<0>;
v0x55565d25ef00_0 .net "A", 0 0, L_0x55565d2b49e0;  1 drivers
v0x55565d25efc0_0 .net "B", 0 0, L_0x55565d2b4ad0;  1 drivers
v0x55565d25f080_0 .net "Cin", 0 0, L_0x55565d2b4bc0;  1 drivers
v0x55565d25f150_0 .net "Cout", 0 0, L_0x55565d2b48d0;  1 drivers
v0x55565d25f210_0 .net "S", 0 0, L_0x55565d2b4640;  1 drivers
v0x55565d25f320_0 .net "c1", 0 0, L_0x55565d2b4700;  1 drivers
v0x55565d25f3e0_0 .net "c2", 0 0, L_0x55565d2b4810;  1 drivers
v0x55565d25f4a0_0 .net "s1", 0 0, L_0x55565d2b45d0;  1 drivers
S_0x55565d25f600 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b4c60 .functor XOR 1, L_0x55565d2b5070, L_0x55565d2b5110, C4<0>, C4<0>;
L_0x55565d2b4cd0 .functor XOR 1, L_0x55565d2b4c60, L_0x55565d2b51b0, C4<0>, C4<0>;
L_0x55565d2b4d90 .functor AND 1, L_0x55565d2b5070, L_0x55565d2b5110, C4<1>, C4<1>;
L_0x55565d2b4ea0 .functor AND 1, L_0x55565d2b51b0, L_0x55565d2b4c60, C4<1>, C4<1>;
L_0x55565d2b4f60 .functor OR 1, L_0x55565d2b4d90, L_0x55565d2b4ea0, C4<0>, C4<0>;
v0x55565d25f890_0 .net "A", 0 0, L_0x55565d2b5070;  1 drivers
v0x55565d25f950_0 .net "B", 0 0, L_0x55565d2b5110;  1 drivers
v0x55565d25fa10_0 .net "Cin", 0 0, L_0x55565d2b51b0;  1 drivers
v0x55565d25fae0_0 .net "Cout", 0 0, L_0x55565d2b4f60;  1 drivers
v0x55565d25fba0_0 .net "S", 0 0, L_0x55565d2b4cd0;  1 drivers
v0x55565d25fcb0_0 .net "c1", 0 0, L_0x55565d2b4d90;  1 drivers
v0x55565d25fd70_0 .net "c2", 0 0, L_0x55565d2b4ea0;  1 drivers
v0x55565d25fe30_0 .net "s1", 0 0, L_0x55565d2b4c60;  1 drivers
S_0x55565d25ff90 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b52f0 .functor XOR 1, L_0x55565d2b5700, L_0x55565d2b57a0, C4<0>, C4<0>;
L_0x55565d2b5360 .functor XOR 1, L_0x55565d2b52f0, L_0x55565d2b5840, C4<0>, C4<0>;
L_0x55565d2b5420 .functor AND 1, L_0x55565d2b5700, L_0x55565d2b57a0, C4<1>, C4<1>;
L_0x55565d2b5530 .functor AND 1, L_0x55565d2b5840, L_0x55565d2b52f0, C4<1>, C4<1>;
L_0x55565d2b55f0 .functor OR 1, L_0x55565d2b5420, L_0x55565d2b5530, C4<0>, C4<0>;
v0x55565d2601f0_0 .net "A", 0 0, L_0x55565d2b5700;  1 drivers
v0x55565d2602d0_0 .net "B", 0 0, L_0x55565d2b57a0;  1 drivers
v0x55565d260390_0 .net "Cin", 0 0, L_0x55565d2b5840;  1 drivers
v0x55565d260460_0 .net "Cout", 0 0, L_0x55565d2b55f0;  1 drivers
v0x55565d260520_0 .net "S", 0 0, L_0x55565d2b5360;  1 drivers
v0x55565d260630_0 .net "c1", 0 0, L_0x55565d2b5420;  1 drivers
v0x55565d2606f0_0 .net "c2", 0 0, L_0x55565d2b5530;  1 drivers
v0x55565d2607b0_0 .net "s1", 0 0, L_0x55565d2b52f0;  1 drivers
S_0x55565d260910 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b58e0 .functor XOR 1, L_0x55565d2b5c30, L_0x55565d2b5d40, C4<0>, C4<0>;
L_0x55565d2b5950 .functor XOR 1, L_0x55565d2b58e0, L_0x55565d2b5de0, C4<0>, C4<0>;
L_0x55565d2b59c0 .functor AND 1, L_0x55565d2b5c30, L_0x55565d2b5d40, C4<1>, C4<1>;
L_0x55565d2b5a30 .functor AND 1, L_0x55565d2b5de0, L_0x55565d2b58e0, C4<1>, C4<1>;
L_0x55565d2b5b20 .functor OR 1, L_0x55565d2b59c0, L_0x55565d2b5a30, C4<0>, C4<0>;
v0x55565d260bc0_0 .net "A", 0 0, L_0x55565d2b5c30;  1 drivers
v0x55565d260ca0_0 .net "B", 0 0, L_0x55565d2b5d40;  1 drivers
v0x55565d260d60_0 .net "Cin", 0 0, L_0x55565d2b5de0;  1 drivers
v0x55565d260e00_0 .net "Cout", 0 0, L_0x55565d2b5b20;  1 drivers
v0x55565d260ec0_0 .net "S", 0 0, L_0x55565d2b5950;  1 drivers
v0x55565d260fd0_0 .net "c1", 0 0, L_0x55565d2b59c0;  1 drivers
v0x55565d261090_0 .net "c2", 0 0, L_0x55565d2b5a30;  1 drivers
v0x55565d261150_0 .net "s1", 0 0, L_0x55565d2b58e0;  1 drivers
S_0x55565d2612b0 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b5cd0 .functor XOR 1, L_0x55565d2b6210, L_0x55565d2b62b0, C4<0>, C4<0>;
L_0x55565d2b5f10 .functor XOR 1, L_0x55565d2b5cd0, L_0x55565d2b63e0, C4<0>, C4<0>;
L_0x55565d2b5f80 .functor AND 1, L_0x55565d2b6210, L_0x55565d2b62b0, C4<1>, C4<1>;
L_0x55565d2b6040 .functor AND 1, L_0x55565d2b63e0, L_0x55565d2b5cd0, C4<1>, C4<1>;
L_0x55565d2b6100 .functor OR 1, L_0x55565d2b5f80, L_0x55565d2b6040, C4<0>, C4<0>;
v0x55565d261510_0 .net "A", 0 0, L_0x55565d2b6210;  1 drivers
v0x55565d2615f0_0 .net "B", 0 0, L_0x55565d2b62b0;  1 drivers
v0x55565d2616b0_0 .net "Cin", 0 0, L_0x55565d2b63e0;  1 drivers
v0x55565d261780_0 .net "Cout", 0 0, L_0x55565d2b6100;  1 drivers
v0x55565d261840_0 .net "S", 0 0, L_0x55565d2b5f10;  1 drivers
v0x55565d261950_0 .net "c1", 0 0, L_0x55565d2b5f80;  1 drivers
v0x55565d261a10_0 .net "c2", 0 0, L_0x55565d2b6040;  1 drivers
v0x55565d261ad0_0 .net "s1", 0 0, L_0x55565d2b5cd0;  1 drivers
S_0x55565d261c30 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b6480 .functor XOR 1, L_0x55565d2b6c50, L_0x55565d2b6cf0, C4<0>, C4<0>;
L_0x55565d2b64f0 .functor XOR 1, L_0x55565d2b6480, L_0x55565d2b6bb0, C4<0>, C4<0>;
L_0x55565d2b65b0 .functor AND 1, L_0x55565d2b6c50, L_0x55565d2b6cf0, C4<1>, C4<1>;
L_0x55565d2b66c0 .functor AND 1, L_0x55565d2b6bb0, L_0x55565d2b6480, C4<1>, C4<1>;
L_0x55565d2b6780 .functor OR 1, L_0x55565d2b65b0, L_0x55565d2b66c0, C4<0>, C4<0>;
v0x55565d261e90_0 .net "A", 0 0, L_0x55565d2b6c50;  1 drivers
v0x55565d261f70_0 .net "B", 0 0, L_0x55565d2b6cf0;  1 drivers
v0x55565d262030_0 .net "Cin", 0 0, L_0x55565d2b6bb0;  1 drivers
v0x55565d262100_0 .net "Cout", 0 0, L_0x55565d2b6780;  1 drivers
v0x55565d2621c0_0 .net "S", 0 0, L_0x55565d2b64f0;  1 drivers
v0x55565d2622d0_0 .net "c1", 0 0, L_0x55565d2b65b0;  1 drivers
v0x55565d262390_0 .net "c2", 0 0, L_0x55565d2b66c0;  1 drivers
v0x55565d262450_0 .net "s1", 0 0, L_0x55565d2b6480;  1 drivers
S_0x55565d2625b0 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d25e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b6350 .functor XOR 1, L_0x55565d2b6d90, L_0x55565d2b7760, C4<0>, C4<0>;
L_0x55565d2b6e40 .functor XOR 1, L_0x55565d2b6350, L_0x55565d2b7590, C4<0>, C4<0>;
L_0x55565d2b6f00 .functor AND 1, L_0x55565d2b6d90, L_0x55565d2b7760, C4<1>, C4<1>;
L_0x55565d2b7010 .functor AND 1, L_0x55565d2b7590, L_0x55565d2b6350, C4<1>, C4<1>;
L_0x55565d2b70d0 .functor OR 1, L_0x55565d2b6f00, L_0x55565d2b7010, C4<0>, C4<0>;
v0x55565d262810_0 .net "A", 0 0, L_0x55565d2b6d90;  1 drivers
v0x55565d2628f0_0 .net "B", 0 0, L_0x55565d2b7760;  1 drivers
v0x55565d2629b0_0 .net "Cin", 0 0, L_0x55565d2b7590;  1 drivers
v0x55565d262a80_0 .net "Cout", 0 0, L_0x55565d2b70d0;  alias, 1 drivers
v0x55565d262b40_0 .net "S", 0 0, L_0x55565d2b6e40;  1 drivers
v0x55565d262c50_0 .net "c1", 0 0, L_0x55565d2b6f00;  1 drivers
v0x55565d262d10_0 .net "c2", 0 0, L_0x55565d2b7010;  1 drivers
v0x55565d262dd0_0 .net "s1", 0 0, L_0x55565d2b6350;  1 drivers
S_0x55565d263a40 .scope module, "AluSource" "mux_32" 3 59, 8 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
L_0x7f341db62258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55565d2973e0 .functor XNOR 1, v0x55565d27b1d0_0, L_0x7f341db62258, C4<0>, C4<0>;
v0x55565d263c20_0 .net "A", 31 0, L_0x55565d2968c0;  alias, 1 drivers
v0x55565d263d00_0 .net "B", 31 0, L_0x55565d2971c0;  alias, 1 drivers
v0x55565d263de0_0 .net/2u *"_ivl_0", 0 0, L_0x7f341db62258;  1 drivers
v0x55565d263ed0_0 .net *"_ivl_2", 0 0, L_0x55565d2973e0;  1 drivers
v0x55565d263f90_0 .net "out", 31 0, L_0x55565d297450;  alias, 1 drivers
v0x55565d2640a0_0 .net "select", 0 0, v0x55565d27b1d0_0;  alias, 1 drivers
L_0x55565d297450 .functor MUXZ 32, L_0x55565d2968c0, L_0x55565d2971c0, L_0x55565d2973e0, C4<>;
S_0x55565d2641f0 .scope module, "aluControl" "ALUControl" 3 51, 9 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "functField";
    .port_info 2 /OUTPUT 4 "Operation";
v0x55565d264480_0 .net "ALUOp", 1 0, v0x55565d27b0c0_0;  alias, 1 drivers
v0x55565d264580_0 .var "Operation", 3 0;
v0x55565d264640_0 .net "functField", 5 0, L_0x55565d296be0;  1 drivers
E_0x55565d1f6040 .event anyedge, v0x55565d264480_0, v0x55565d264640_0;
S_0x55565d264790 .scope module, "branchAdder" "full_adder_32bit" 3 95, 5 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Sum";
    .port_info 3 /OUTPUT 1 "Cout";
v0x55565d279a10_0 .net "A", 31 0, L_0x55565d2b7af0;  alias, 1 drivers
v0x55565d279af0_0 .net "B", 31 0, L_0x55565d2b80e0;  alias, 1 drivers
v0x55565d279bb0_0 .net "Cout", 0 0, L_0x55565d2c6c30;  alias, 1 drivers
v0x55565d279cd0_0 .net "Sum", 31 0, L_0x55565d2c7650;  alias, 1 drivers
v0x55565d279d90_0 .net "cout", 2 0, L_0x55565d2c37d0;  1 drivers
L_0x55565d2bbca0 .part L_0x55565d2b7af0, 0, 8;
L_0x55565d2bbd40 .part L_0x55565d2b80e0, 0, 8;
L_0x55565d2bf990 .part L_0x55565d2b7af0, 8, 8;
L_0x55565d2bfa30 .part L_0x55565d2b80e0, 8, 8;
L_0x55565d2bfad0 .part L_0x55565d2c37d0, 0, 1;
L_0x55565d2c37d0 .concat8 [ 1 1 1 0], L_0x55565d2bb270, L_0x55565d2bef60, L_0x55565d2c2da0;
L_0x55565d2c38c0 .part L_0x55565d2b7af0, 16, 8;
L_0x55565d2c3960 .part L_0x55565d2b80e0, 16, 8;
L_0x55565d2c3a50 .part L_0x55565d2c37d0, 1, 1;
L_0x55565d2c7650 .concat8 [ 8 8 8 8], L_0x55565d2bb3d0, L_0x55565d2bf0c0, L_0x55565d2c2f00, L_0x55565d2c6d80;
L_0x55565d2c7830 .part L_0x55565d2b7af0, 24, 8;
L_0x55565d2c79e0 .part L_0x55565d2b80e0, 24, 8;
L_0x55565d2c7af0 .part L_0x55565d2c37d0, 2, 1;
S_0x55565d2649c0 .scope module, "s0" "full_adder_8bit" 5 11, 6 1 0, S_0x55565d264790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d2698d0_0 .net "A", 7 0, L_0x55565d2bbca0;  1 drivers
v0x55565d2699d0_0 .net "B", 7 0, L_0x55565d2bbd40;  1 drivers
L_0x7f341db62720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55565d269ab0_0 .net "Cin", 0 0, L_0x7f341db62720;  1 drivers
v0x55565d269b80_0 .net "Cout", 0 0, L_0x55565d2bb270;  1 drivers
v0x55565d269c50_0 .net "Sum", 7 0, L_0x55565d2bb3d0;  1 drivers
v0x55565d269d40_0 .net "cout", 6 0, L_0x55565d2baa30;  1 drivers
L_0x55565d2b84f0 .part L_0x55565d2bbca0, 0, 1;
L_0x55565d2b8590 .part L_0x55565d2bbd40, 0, 1;
L_0x55565d2b8a40 .part L_0x55565d2bbca0, 1, 1;
L_0x55565d2b8b30 .part L_0x55565d2bbd40, 1, 1;
L_0x55565d2b8c20 .part L_0x55565d2baa30, 0, 1;
L_0x55565d2b90d0 .part L_0x55565d2bbca0, 2, 1;
L_0x55565d2b9170 .part L_0x55565d2bbd40, 2, 1;
L_0x55565d2b9210 .part L_0x55565d2baa30, 1, 1;
L_0x55565d2b9760 .part L_0x55565d2bbca0, 3, 1;
L_0x55565d2b9890 .part L_0x55565d2bbd40, 3, 1;
L_0x55565d2b99c0 .part L_0x55565d2baa30, 2, 1;
L_0x55565d2b9d80 .part L_0x55565d2bbca0, 4, 1;
L_0x55565d2b9e90 .part L_0x55565d2bbd40, 4, 1;
L_0x55565d2b9f30 .part L_0x55565d2baa30, 3, 1;
L_0x55565d2ba3b0 .part L_0x55565d2bbca0, 5, 1;
L_0x55565d2ba450 .part L_0x55565d2bbd40, 5, 1;
L_0x55565d2ba580 .part L_0x55565d2baa30, 4, 1;
LS_0x55565d2baa30_0_0 .concat8 [ 1 1 1 1], L_0x55565d2b83e0, L_0x55565d2b8930, L_0x55565d2b8fc0, L_0x55565d2b9650;
LS_0x55565d2baa30_0_4 .concat8 [ 1 1 1 0], L_0x55565d2b9c70, L_0x55565d2ba2a0, L_0x55565d2ba920;
L_0x55565d2baa30 .concat8 [ 4 3 0 0], LS_0x55565d2baa30_0_0, LS_0x55565d2baa30_0_4;
L_0x55565d2badf0 .part L_0x55565d2bbca0, 6, 1;
L_0x55565d2bae90 .part L_0x55565d2bbd40, 6, 1;
L_0x55565d2bad50 .part L_0x55565d2baa30, 5, 1;
LS_0x55565d2bb3d0_0_0 .concat8 [ 1 1 1 1], L_0x55565d2b81f0, L_0x55565d2b86a0, L_0x55565d2b8d30, L_0x55565d2b93c0;
LS_0x55565d2bb3d0_0_4 .concat8 [ 1 1 1 1], L_0x55565d2b9ad0, L_0x55565d2ba060, L_0x55565d2ba690, L_0x55565d2bafe0;
L_0x55565d2bb3d0 .concat8 [ 4 4 0 0], LS_0x55565d2bb3d0_0_0, LS_0x55565d2bb3d0_0_4;
L_0x55565d2baf30 .part L_0x55565d2bbca0, 7, 1;
L_0x55565d2bb910 .part L_0x55565d2bbd40, 7, 1;
L_0x55565d2bb740 .part L_0x55565d2baa30, 6, 1;
S_0x55565d264c50 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b8180 .functor XOR 1, L_0x55565d2b84f0, L_0x55565d2b8590, C4<0>, C4<0>;
L_0x55565d2b81f0 .functor XOR 1, L_0x55565d2b8180, L_0x7f341db62720, C4<0>, C4<0>;
L_0x55565d2b8260 .functor AND 1, L_0x55565d2b84f0, L_0x55565d2b8590, C4<1>, C4<1>;
L_0x55565d2b8370 .functor AND 1, L_0x7f341db62720, L_0x55565d2b8180, C4<1>, C4<1>;
L_0x55565d2b83e0 .functor OR 1, L_0x55565d2b8260, L_0x55565d2b8370, C4<0>, C4<0>;
v0x55565d264f00_0 .net "A", 0 0, L_0x55565d2b84f0;  1 drivers
v0x55565d264fe0_0 .net "B", 0 0, L_0x55565d2b8590;  1 drivers
v0x55565d2650a0_0 .net "Cin", 0 0, L_0x7f341db62720;  alias, 1 drivers
v0x55565d265170_0 .net "Cout", 0 0, L_0x55565d2b83e0;  1 drivers
v0x55565d265230_0 .net "S", 0 0, L_0x55565d2b81f0;  1 drivers
v0x55565d265340_0 .net "c1", 0 0, L_0x55565d2b8260;  1 drivers
v0x55565d265400_0 .net "c2", 0 0, L_0x55565d2b8370;  1 drivers
v0x55565d2654c0_0 .net "s1", 0 0, L_0x55565d2b8180;  1 drivers
S_0x55565d265620 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b8630 .functor XOR 1, L_0x55565d2b8a40, L_0x55565d2b8b30, C4<0>, C4<0>;
L_0x55565d2b86a0 .functor XOR 1, L_0x55565d2b8630, L_0x55565d2b8c20, C4<0>, C4<0>;
L_0x55565d2b8760 .functor AND 1, L_0x55565d2b8a40, L_0x55565d2b8b30, C4<1>, C4<1>;
L_0x55565d2b8870 .functor AND 1, L_0x55565d2b8c20, L_0x55565d2b8630, C4<1>, C4<1>;
L_0x55565d2b8930 .functor OR 1, L_0x55565d2b8760, L_0x55565d2b8870, C4<0>, C4<0>;
v0x55565d2658a0_0 .net "A", 0 0, L_0x55565d2b8a40;  1 drivers
v0x55565d265960_0 .net "B", 0 0, L_0x55565d2b8b30;  1 drivers
v0x55565d265a20_0 .net "Cin", 0 0, L_0x55565d2b8c20;  1 drivers
v0x55565d265af0_0 .net "Cout", 0 0, L_0x55565d2b8930;  1 drivers
v0x55565d265bb0_0 .net "S", 0 0, L_0x55565d2b86a0;  1 drivers
v0x55565d265cc0_0 .net "c1", 0 0, L_0x55565d2b8760;  1 drivers
v0x55565d265d80_0 .net "c2", 0 0, L_0x55565d2b8870;  1 drivers
v0x55565d265e40_0 .net "s1", 0 0, L_0x55565d2b8630;  1 drivers
S_0x55565d265fa0 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b8cc0 .functor XOR 1, L_0x55565d2b90d0, L_0x55565d2b9170, C4<0>, C4<0>;
L_0x55565d2b8d30 .functor XOR 1, L_0x55565d2b8cc0, L_0x55565d2b9210, C4<0>, C4<0>;
L_0x55565d2b8df0 .functor AND 1, L_0x55565d2b90d0, L_0x55565d2b9170, C4<1>, C4<1>;
L_0x55565d2b8f00 .functor AND 1, L_0x55565d2b9210, L_0x55565d2b8cc0, C4<1>, C4<1>;
L_0x55565d2b8fc0 .functor OR 1, L_0x55565d2b8df0, L_0x55565d2b8f00, C4<0>, C4<0>;
v0x55565d266230_0 .net "A", 0 0, L_0x55565d2b90d0;  1 drivers
v0x55565d2662f0_0 .net "B", 0 0, L_0x55565d2b9170;  1 drivers
v0x55565d2663b0_0 .net "Cin", 0 0, L_0x55565d2b9210;  1 drivers
v0x55565d266480_0 .net "Cout", 0 0, L_0x55565d2b8fc0;  1 drivers
v0x55565d266540_0 .net "S", 0 0, L_0x55565d2b8d30;  1 drivers
v0x55565d266650_0 .net "c1", 0 0, L_0x55565d2b8df0;  1 drivers
v0x55565d266710_0 .net "c2", 0 0, L_0x55565d2b8f00;  1 drivers
v0x55565d2667d0_0 .net "s1", 0 0, L_0x55565d2b8cc0;  1 drivers
S_0x55565d266930 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b9350 .functor XOR 1, L_0x55565d2b9760, L_0x55565d2b9890, C4<0>, C4<0>;
L_0x55565d2b93c0 .functor XOR 1, L_0x55565d2b9350, L_0x55565d2b99c0, C4<0>, C4<0>;
L_0x55565d2b9480 .functor AND 1, L_0x55565d2b9760, L_0x55565d2b9890, C4<1>, C4<1>;
L_0x55565d2b9590 .functor AND 1, L_0x55565d2b99c0, L_0x55565d2b9350, C4<1>, C4<1>;
L_0x55565d2b9650 .functor OR 1, L_0x55565d2b9480, L_0x55565d2b9590, C4<0>, C4<0>;
v0x55565d266b90_0 .net "A", 0 0, L_0x55565d2b9760;  1 drivers
v0x55565d266c70_0 .net "B", 0 0, L_0x55565d2b9890;  1 drivers
v0x55565d266d30_0 .net "Cin", 0 0, L_0x55565d2b99c0;  1 drivers
v0x55565d266e00_0 .net "Cout", 0 0, L_0x55565d2b9650;  1 drivers
v0x55565d266ec0_0 .net "S", 0 0, L_0x55565d2b93c0;  1 drivers
v0x55565d266fd0_0 .net "c1", 0 0, L_0x55565d2b9480;  1 drivers
v0x55565d267090_0 .net "c2", 0 0, L_0x55565d2b9590;  1 drivers
v0x55565d267150_0 .net "s1", 0 0, L_0x55565d2b9350;  1 drivers
S_0x55565d2672b0 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b9a60 .functor XOR 1, L_0x55565d2b9d80, L_0x55565d2b9e90, C4<0>, C4<0>;
L_0x55565d2b9ad0 .functor XOR 1, L_0x55565d2b9a60, L_0x55565d2b9f30, C4<0>, C4<0>;
L_0x55565d2b9b40 .functor AND 1, L_0x55565d2b9d80, L_0x55565d2b9e90, C4<1>, C4<1>;
L_0x55565d2b9bb0 .functor AND 1, L_0x55565d2b9f30, L_0x55565d2b9a60, C4<1>, C4<1>;
L_0x55565d2b9c70 .functor OR 1, L_0x55565d2b9b40, L_0x55565d2b9bb0, C4<0>, C4<0>;
v0x55565d267560_0 .net "A", 0 0, L_0x55565d2b9d80;  1 drivers
v0x55565d267640_0 .net "B", 0 0, L_0x55565d2b9e90;  1 drivers
v0x55565d267700_0 .net "Cin", 0 0, L_0x55565d2b9f30;  1 drivers
v0x55565d2677a0_0 .net "Cout", 0 0, L_0x55565d2b9c70;  1 drivers
v0x55565d267860_0 .net "S", 0 0, L_0x55565d2b9ad0;  1 drivers
v0x55565d267970_0 .net "c1", 0 0, L_0x55565d2b9b40;  1 drivers
v0x55565d267a30_0 .net "c2", 0 0, L_0x55565d2b9bb0;  1 drivers
v0x55565d267af0_0 .net "s1", 0 0, L_0x55565d2b9a60;  1 drivers
S_0x55565d267c50 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2b9e20 .functor XOR 1, L_0x55565d2ba3b0, L_0x55565d2ba450, C4<0>, C4<0>;
L_0x55565d2ba060 .functor XOR 1, L_0x55565d2b9e20, L_0x55565d2ba580, C4<0>, C4<0>;
L_0x55565d2ba0d0 .functor AND 1, L_0x55565d2ba3b0, L_0x55565d2ba450, C4<1>, C4<1>;
L_0x55565d2ba1e0 .functor AND 1, L_0x55565d2ba580, L_0x55565d2b9e20, C4<1>, C4<1>;
L_0x55565d2ba2a0 .functor OR 1, L_0x55565d2ba0d0, L_0x55565d2ba1e0, C4<0>, C4<0>;
v0x55565d267eb0_0 .net "A", 0 0, L_0x55565d2ba3b0;  1 drivers
v0x55565d267f90_0 .net "B", 0 0, L_0x55565d2ba450;  1 drivers
v0x55565d268050_0 .net "Cin", 0 0, L_0x55565d2ba580;  1 drivers
v0x55565d268120_0 .net "Cout", 0 0, L_0x55565d2ba2a0;  1 drivers
v0x55565d2681e0_0 .net "S", 0 0, L_0x55565d2ba060;  1 drivers
v0x55565d2682f0_0 .net "c1", 0 0, L_0x55565d2ba0d0;  1 drivers
v0x55565d2683b0_0 .net "c2", 0 0, L_0x55565d2ba1e0;  1 drivers
v0x55565d268470_0 .net "s1", 0 0, L_0x55565d2b9e20;  1 drivers
S_0x55565d2685d0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ba620 .functor XOR 1, L_0x55565d2badf0, L_0x55565d2bae90, C4<0>, C4<0>;
L_0x55565d2ba690 .functor XOR 1, L_0x55565d2ba620, L_0x55565d2bad50, C4<0>, C4<0>;
L_0x55565d2ba750 .functor AND 1, L_0x55565d2badf0, L_0x55565d2bae90, C4<1>, C4<1>;
L_0x55565d2ba860 .functor AND 1, L_0x55565d2bad50, L_0x55565d2ba620, C4<1>, C4<1>;
L_0x55565d2ba920 .functor OR 1, L_0x55565d2ba750, L_0x55565d2ba860, C4<0>, C4<0>;
v0x55565d268830_0 .net "A", 0 0, L_0x55565d2badf0;  1 drivers
v0x55565d268910_0 .net "B", 0 0, L_0x55565d2bae90;  1 drivers
v0x55565d2689d0_0 .net "Cin", 0 0, L_0x55565d2bad50;  1 drivers
v0x55565d268aa0_0 .net "Cout", 0 0, L_0x55565d2ba920;  1 drivers
v0x55565d268b60_0 .net "S", 0 0, L_0x55565d2ba690;  1 drivers
v0x55565d268c70_0 .net "c1", 0 0, L_0x55565d2ba750;  1 drivers
v0x55565d268d30_0 .net "c2", 0 0, L_0x55565d2ba860;  1 drivers
v0x55565d268df0_0 .net "s1", 0 0, L_0x55565d2ba620;  1 drivers
S_0x55565d268f50 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d2649c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2ba4f0 .functor XOR 1, L_0x55565d2baf30, L_0x55565d2bb910, C4<0>, C4<0>;
L_0x55565d2bafe0 .functor XOR 1, L_0x55565d2ba4f0, L_0x55565d2bb740, C4<0>, C4<0>;
L_0x55565d2bb0a0 .functor AND 1, L_0x55565d2baf30, L_0x55565d2bb910, C4<1>, C4<1>;
L_0x55565d2bb1b0 .functor AND 1, L_0x55565d2bb740, L_0x55565d2ba4f0, C4<1>, C4<1>;
L_0x55565d2bb270 .functor OR 1, L_0x55565d2bb0a0, L_0x55565d2bb1b0, C4<0>, C4<0>;
v0x55565d2691b0_0 .net "A", 0 0, L_0x55565d2baf30;  1 drivers
v0x55565d269290_0 .net "B", 0 0, L_0x55565d2bb910;  1 drivers
v0x55565d269350_0 .net "Cin", 0 0, L_0x55565d2bb740;  1 drivers
v0x55565d269420_0 .net "Cout", 0 0, L_0x55565d2bb270;  alias, 1 drivers
v0x55565d2694e0_0 .net "S", 0 0, L_0x55565d2bafe0;  1 drivers
v0x55565d2695f0_0 .net "c1", 0 0, L_0x55565d2bb0a0;  1 drivers
v0x55565d2696b0_0 .net "c2", 0 0, L_0x55565d2bb1b0;  1 drivers
v0x55565d269770_0 .net "s1", 0 0, L_0x55565d2ba4f0;  1 drivers
S_0x55565d269ea0 .scope module, "s1" "full_adder_8bit" 5 12, 6 1 0, S_0x55565d264790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d26ead0_0 .net "A", 7 0, L_0x55565d2bf990;  1 drivers
v0x55565d26ebd0_0 .net "B", 7 0, L_0x55565d2bfa30;  1 drivers
v0x55565d26ecb0_0 .net "Cin", 0 0, L_0x55565d2bfad0;  1 drivers
v0x55565d26ed80_0 .net "Cout", 0 0, L_0x55565d2bef60;  1 drivers
v0x55565d26ee50_0 .net "Sum", 7 0, L_0x55565d2bf0c0;  1 drivers
v0x55565d26ef40_0 .net "cout", 6 0, L_0x55565d2be720;  1 drivers
L_0x55565d2bc150 .part L_0x55565d2bf990, 0, 1;
L_0x55565d2bc1f0 .part L_0x55565d2bfa30, 0, 1;
L_0x55565d2bc6a0 .part L_0x55565d2bf990, 1, 1;
L_0x55565d2bc790 .part L_0x55565d2bfa30, 1, 1;
L_0x55565d2bc880 .part L_0x55565d2be720, 0, 1;
L_0x55565d2bcd30 .part L_0x55565d2bf990, 2, 1;
L_0x55565d2bcdd0 .part L_0x55565d2bfa30, 2, 1;
L_0x55565d2bce70 .part L_0x55565d2be720, 1, 1;
L_0x55565d2bd3c0 .part L_0x55565d2bf990, 3, 1;
L_0x55565d2bd460 .part L_0x55565d2bfa30, 3, 1;
L_0x55565d2bd590 .part L_0x55565d2be720, 2, 1;
L_0x55565d2bd950 .part L_0x55565d2bf990, 4, 1;
L_0x55565d2bda60 .part L_0x55565d2bfa30, 4, 1;
L_0x55565d2bdb00 .part L_0x55565d2be720, 3, 1;
L_0x55565d2bdfb0 .part L_0x55565d2bf990, 5, 1;
L_0x55565d2be050 .part L_0x55565d2bfa30, 5, 1;
L_0x55565d2be180 .part L_0x55565d2be720, 4, 1;
LS_0x55565d2be720_0_0 .concat8 [ 1 1 1 1], L_0x55565d2bc040, L_0x55565d2bc590, L_0x55565d2bcc20, L_0x55565d2bd2b0;
LS_0x55565d2be720_0_4 .concat8 [ 1 1 1 0], L_0x55565d2bd840, L_0x55565d2bdea0, L_0x55565d2be610;
L_0x55565d2be720 .concat8 [ 4 3 0 0], LS_0x55565d2be720_0_0, LS_0x55565d2be720_0_4;
L_0x55565d2beae0 .part L_0x55565d2bf990, 6, 1;
L_0x55565d2beb80 .part L_0x55565d2bfa30, 6, 1;
L_0x55565d2bea40 .part L_0x55565d2be720, 5, 1;
LS_0x55565d2bf0c0_0_0 .concat8 [ 1 1 1 1], L_0x55565d2bbe50, L_0x55565d2bc300, L_0x55565d2bc990, L_0x55565d2bd020;
LS_0x55565d2bf0c0_0_4 .concat8 [ 1 1 1 1], L_0x55565d2bd6a0, L_0x55565d2bdc30, L_0x55565d2be2f0, L_0x55565d2becd0;
L_0x55565d2bf0c0 .concat8 [ 4 4 0 0], LS_0x55565d2bf0c0_0_0, LS_0x55565d2bf0c0_0_4;
L_0x55565d2bec20 .part L_0x55565d2bf990, 7, 1;
L_0x55565d2bf600 .part L_0x55565d2bfa30, 7, 1;
L_0x55565d2bf430 .part L_0x55565d2be720, 6, 1;
S_0x55565d26a120 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bbde0 .functor XOR 1, L_0x55565d2bc150, L_0x55565d2bc1f0, C4<0>, C4<0>;
L_0x55565d2bbe50 .functor XOR 1, L_0x55565d2bbde0, L_0x55565d2bfad0, C4<0>, C4<0>;
L_0x55565d2bbec0 .functor AND 1, L_0x55565d2bc150, L_0x55565d2bc1f0, C4<1>, C4<1>;
L_0x55565d2bbfd0 .functor AND 1, L_0x55565d2bfad0, L_0x55565d2bbde0, C4<1>, C4<1>;
L_0x55565d2bc040 .functor OR 1, L_0x55565d2bbec0, L_0x55565d2bbfd0, C4<0>, C4<0>;
v0x55565d26a3b0_0 .net "A", 0 0, L_0x55565d2bc150;  1 drivers
v0x55565d26a490_0 .net "B", 0 0, L_0x55565d2bc1f0;  1 drivers
v0x55565d26a550_0 .net "Cin", 0 0, L_0x55565d2bfad0;  alias, 1 drivers
v0x55565d26a620_0 .net "Cout", 0 0, L_0x55565d2bc040;  1 drivers
v0x55565d26a6e0_0 .net "S", 0 0, L_0x55565d2bbe50;  1 drivers
v0x55565d26a7f0_0 .net "c1", 0 0, L_0x55565d2bbec0;  1 drivers
v0x55565d26a8b0_0 .net "c2", 0 0, L_0x55565d2bbfd0;  1 drivers
v0x55565d26a970_0 .net "s1", 0 0, L_0x55565d2bbde0;  1 drivers
S_0x55565d26aad0 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bc290 .functor XOR 1, L_0x55565d2bc6a0, L_0x55565d2bc790, C4<0>, C4<0>;
L_0x55565d2bc300 .functor XOR 1, L_0x55565d2bc290, L_0x55565d2bc880, C4<0>, C4<0>;
L_0x55565d2bc3c0 .functor AND 1, L_0x55565d2bc6a0, L_0x55565d2bc790, C4<1>, C4<1>;
L_0x55565d2bc4d0 .functor AND 1, L_0x55565d2bc880, L_0x55565d2bc290, C4<1>, C4<1>;
L_0x55565d2bc590 .functor OR 1, L_0x55565d2bc3c0, L_0x55565d2bc4d0, C4<0>, C4<0>;
v0x55565d26ad50_0 .net "A", 0 0, L_0x55565d2bc6a0;  1 drivers
v0x55565d26ae10_0 .net "B", 0 0, L_0x55565d2bc790;  1 drivers
v0x55565d26aed0_0 .net "Cin", 0 0, L_0x55565d2bc880;  1 drivers
v0x55565d26afa0_0 .net "Cout", 0 0, L_0x55565d2bc590;  1 drivers
v0x55565d26b060_0 .net "S", 0 0, L_0x55565d2bc300;  1 drivers
v0x55565d26b170_0 .net "c1", 0 0, L_0x55565d2bc3c0;  1 drivers
v0x55565d26b230_0 .net "c2", 0 0, L_0x55565d2bc4d0;  1 drivers
v0x55565d26b2f0_0 .net "s1", 0 0, L_0x55565d2bc290;  1 drivers
S_0x55565d26b450 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bc920 .functor XOR 1, L_0x55565d2bcd30, L_0x55565d2bcdd0, C4<0>, C4<0>;
L_0x55565d2bc990 .functor XOR 1, L_0x55565d2bc920, L_0x55565d2bce70, C4<0>, C4<0>;
L_0x55565d2bca50 .functor AND 1, L_0x55565d2bcd30, L_0x55565d2bcdd0, C4<1>, C4<1>;
L_0x55565d2bcb60 .functor AND 1, L_0x55565d2bce70, L_0x55565d2bc920, C4<1>, C4<1>;
L_0x55565d2bcc20 .functor OR 1, L_0x55565d2bca50, L_0x55565d2bcb60, C4<0>, C4<0>;
v0x55565d26b6e0_0 .net "A", 0 0, L_0x55565d2bcd30;  1 drivers
v0x55565d26b7a0_0 .net "B", 0 0, L_0x55565d2bcdd0;  1 drivers
v0x55565d26b860_0 .net "Cin", 0 0, L_0x55565d2bce70;  1 drivers
v0x55565d26b930_0 .net "Cout", 0 0, L_0x55565d2bcc20;  1 drivers
v0x55565d26b9f0_0 .net "S", 0 0, L_0x55565d2bc990;  1 drivers
v0x55565d26bb00_0 .net "c1", 0 0, L_0x55565d2bca50;  1 drivers
v0x55565d26bbc0_0 .net "c2", 0 0, L_0x55565d2bcb60;  1 drivers
v0x55565d26bc80_0 .net "s1", 0 0, L_0x55565d2bc920;  1 drivers
S_0x55565d26bde0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bcfb0 .functor XOR 1, L_0x55565d2bd3c0, L_0x55565d2bd460, C4<0>, C4<0>;
L_0x55565d2bd020 .functor XOR 1, L_0x55565d2bcfb0, L_0x55565d2bd590, C4<0>, C4<0>;
L_0x55565d2bd0e0 .functor AND 1, L_0x55565d2bd3c0, L_0x55565d2bd460, C4<1>, C4<1>;
L_0x55565d2bd1f0 .functor AND 1, L_0x55565d2bd590, L_0x55565d2bcfb0, C4<1>, C4<1>;
L_0x55565d2bd2b0 .functor OR 1, L_0x55565d2bd0e0, L_0x55565d2bd1f0, C4<0>, C4<0>;
v0x55565d26c040_0 .net "A", 0 0, L_0x55565d2bd3c0;  1 drivers
v0x55565d26c0e0_0 .net "B", 0 0, L_0x55565d2bd460;  1 drivers
v0x55565d26c180_0 .net "Cin", 0 0, L_0x55565d2bd590;  1 drivers
v0x55565d26c220_0 .net "Cout", 0 0, L_0x55565d2bd2b0;  1 drivers
v0x55565d26c2c0_0 .net "S", 0 0, L_0x55565d2bd020;  1 drivers
v0x55565d26c3b0_0 .net "c1", 0 0, L_0x55565d2bd0e0;  1 drivers
v0x55565d26c450_0 .net "c2", 0 0, L_0x55565d2bd1f0;  1 drivers
v0x55565d26c4f0_0 .net "s1", 0 0, L_0x55565d2bcfb0;  1 drivers
S_0x55565d26c590 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bd630 .functor XOR 1, L_0x55565d2bd950, L_0x55565d2bda60, C4<0>, C4<0>;
L_0x55565d2bd6a0 .functor XOR 1, L_0x55565d2bd630, L_0x55565d2bdb00, C4<0>, C4<0>;
L_0x55565d2bd710 .functor AND 1, L_0x55565d2bd950, L_0x55565d2bda60, C4<1>, C4<1>;
L_0x55565d2bd780 .functor AND 1, L_0x55565d2bdb00, L_0x55565d2bd630, C4<1>, C4<1>;
L_0x55565d2bd840 .functor OR 1, L_0x55565d2bd710, L_0x55565d2bd780, C4<0>, C4<0>;
v0x55565d26c840_0 .net "A", 0 0, L_0x55565d2bd950;  1 drivers
v0x55565d26c8e0_0 .net "B", 0 0, L_0x55565d2bda60;  1 drivers
v0x55565d26c980_0 .net "Cin", 0 0, L_0x55565d2bdb00;  1 drivers
v0x55565d26ca20_0 .net "Cout", 0 0, L_0x55565d2bd840;  1 drivers
v0x55565d26cac0_0 .net "S", 0 0, L_0x55565d2bd6a0;  1 drivers
v0x55565d26cbb0_0 .net "c1", 0 0, L_0x55565d2bd710;  1 drivers
v0x55565d26cc50_0 .net "c2", 0 0, L_0x55565d2bd780;  1 drivers
v0x55565d26ccf0_0 .net "s1", 0 0, L_0x55565d2bd630;  1 drivers
S_0x55565d26ce50 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bd9f0 .functor XOR 1, L_0x55565d2bdfb0, L_0x55565d2be050, C4<0>, C4<0>;
L_0x55565d2bdc30 .functor XOR 1, L_0x55565d2bd9f0, L_0x55565d2be180, C4<0>, C4<0>;
L_0x55565d2bdca0 .functor AND 1, L_0x55565d2bdfb0, L_0x55565d2be050, C4<1>, C4<1>;
L_0x55565d2bddb0 .functor AND 1, L_0x55565d2be180, L_0x55565d2bd9f0, C4<1>, C4<1>;
L_0x55565d2bdea0 .functor OR 1, L_0x55565d2bdca0, L_0x55565d2bddb0, C4<0>, C4<0>;
v0x55565d26d0b0_0 .net "A", 0 0, L_0x55565d2bdfb0;  1 drivers
v0x55565d26d190_0 .net "B", 0 0, L_0x55565d2be050;  1 drivers
v0x55565d26d250_0 .net "Cin", 0 0, L_0x55565d2be180;  1 drivers
v0x55565d26d320_0 .net "Cout", 0 0, L_0x55565d2bdea0;  1 drivers
v0x55565d26d3e0_0 .net "S", 0 0, L_0x55565d2bdc30;  1 drivers
v0x55565d26d4f0_0 .net "c1", 0 0, L_0x55565d2bdca0;  1 drivers
v0x55565d26d5b0_0 .net "c2", 0 0, L_0x55565d2bddb0;  1 drivers
v0x55565d26d670_0 .net "s1", 0 0, L_0x55565d2bd9f0;  1 drivers
S_0x55565d26d7d0 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2be220 .functor XOR 1, L_0x55565d2beae0, L_0x55565d2beb80, C4<0>, C4<0>;
L_0x55565d2be2f0 .functor XOR 1, L_0x55565d2be220, L_0x55565d2bea40, C4<0>, C4<0>;
L_0x55565d2be3e0 .functor AND 1, L_0x55565d2beae0, L_0x55565d2beb80, C4<1>, C4<1>;
L_0x55565d2be520 .functor AND 1, L_0x55565d2bea40, L_0x55565d2be220, C4<1>, C4<1>;
L_0x55565d2be610 .functor OR 1, L_0x55565d2be3e0, L_0x55565d2be520, C4<0>, C4<0>;
v0x55565d26da30_0 .net "A", 0 0, L_0x55565d2beae0;  1 drivers
v0x55565d26db10_0 .net "B", 0 0, L_0x55565d2beb80;  1 drivers
v0x55565d26dbd0_0 .net "Cin", 0 0, L_0x55565d2bea40;  1 drivers
v0x55565d26dca0_0 .net "Cout", 0 0, L_0x55565d2be610;  1 drivers
v0x55565d26dd60_0 .net "S", 0 0, L_0x55565d2be2f0;  1 drivers
v0x55565d26de70_0 .net "c1", 0 0, L_0x55565d2be3e0;  1 drivers
v0x55565d26df30_0 .net "c2", 0 0, L_0x55565d2be520;  1 drivers
v0x55565d26dff0_0 .net "s1", 0 0, L_0x55565d2be220;  1 drivers
S_0x55565d26e150 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d269ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2be0f0 .functor XOR 1, L_0x55565d2bec20, L_0x55565d2bf600, C4<0>, C4<0>;
L_0x55565d2becd0 .functor XOR 1, L_0x55565d2be0f0, L_0x55565d2bf430, C4<0>, C4<0>;
L_0x55565d2bed90 .functor AND 1, L_0x55565d2bec20, L_0x55565d2bf600, C4<1>, C4<1>;
L_0x55565d2beea0 .functor AND 1, L_0x55565d2bf430, L_0x55565d2be0f0, C4<1>, C4<1>;
L_0x55565d2bef60 .functor OR 1, L_0x55565d2bed90, L_0x55565d2beea0, C4<0>, C4<0>;
v0x55565d26e3b0_0 .net "A", 0 0, L_0x55565d2bec20;  1 drivers
v0x55565d26e490_0 .net "B", 0 0, L_0x55565d2bf600;  1 drivers
v0x55565d26e550_0 .net "Cin", 0 0, L_0x55565d2bf430;  1 drivers
v0x55565d26e620_0 .net "Cout", 0 0, L_0x55565d2bef60;  alias, 1 drivers
v0x55565d26e6e0_0 .net "S", 0 0, L_0x55565d2becd0;  1 drivers
v0x55565d26e7f0_0 .net "c1", 0 0, L_0x55565d2bed90;  1 drivers
v0x55565d26e8b0_0 .net "c2", 0 0, L_0x55565d2beea0;  1 drivers
v0x55565d26e970_0 .net "s1", 0 0, L_0x55565d2be0f0;  1 drivers
S_0x55565d26f0a0 .scope module, "s2" "full_adder_8bit" 5 13, 6 1 0, S_0x55565d264790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d273f90_0 .net "A", 7 0, L_0x55565d2c38c0;  1 drivers
v0x55565d274090_0 .net "B", 7 0, L_0x55565d2c3960;  1 drivers
v0x55565d274170_0 .net "Cin", 0 0, L_0x55565d2c3a50;  1 drivers
v0x55565d274240_0 .net "Cout", 0 0, L_0x55565d2c2da0;  1 drivers
v0x55565d274310_0 .net "Sum", 7 0, L_0x55565d2c2f00;  1 drivers
v0x55565d274400_0 .net "cout", 6 0, L_0x55565d2c2560;  1 drivers
L_0x55565d2bff30 .part L_0x55565d2c38c0, 0, 1;
L_0x55565d2bffd0 .part L_0x55565d2c3960, 0, 1;
L_0x55565d2c0480 .part L_0x55565d2c38c0, 1, 1;
L_0x55565d2c0570 .part L_0x55565d2c3960, 1, 1;
L_0x55565d2c0690 .part L_0x55565d2c2560, 0, 1;
L_0x55565d2c0b70 .part L_0x55565d2c38c0, 2, 1;
L_0x55565d2c0c10 .part L_0x55565d2c3960, 2, 1;
L_0x55565d2c0cb0 .part L_0x55565d2c2560, 1, 1;
L_0x55565d2c1200 .part L_0x55565d2c38c0, 3, 1;
L_0x55565d2c12a0 .part L_0x55565d2c3960, 3, 1;
L_0x55565d2c1340 .part L_0x55565d2c2560, 2, 1;
L_0x55565d2c1790 .part L_0x55565d2c38c0, 4, 1;
L_0x55565d2c18a0 .part L_0x55565d2c3960, 4, 1;
L_0x55565d2c1940 .part L_0x55565d2c2560, 3, 1;
L_0x55565d2c1e50 .part L_0x55565d2c38c0, 5, 1;
L_0x55565d2c1ef0 .part L_0x55565d2c3960, 5, 1;
L_0x55565d2c2020 .part L_0x55565d2c2560, 4, 1;
LS_0x55565d2c2560_0_0 .concat8 [ 1 1 1 1], L_0x55565d2bfe20, L_0x55565d2c0370, L_0x55565d2c0a60, L_0x55565d2c10f0;
LS_0x55565d2c2560_0_4 .concat8 [ 1 1 1 0], L_0x55565d2c1680, L_0x55565d2c1d40, L_0x55565d2c2450;
L_0x55565d2c2560 .concat8 [ 4 3 0 0], LS_0x55565d2c2560_0_0, LS_0x55565d2c2560_0_4;
L_0x55565d2c2920 .part L_0x55565d2c38c0, 6, 1;
L_0x55565d2c29c0 .part L_0x55565d2c3960, 6, 1;
L_0x55565d2c2880 .part L_0x55565d2c2560, 5, 1;
LS_0x55565d2c2f00_0_0 .concat8 [ 1 1 1 1], L_0x55565d2bfbe0, L_0x55565d2c00e0, L_0x55565d2c07a0, L_0x55565d2c0e60;
LS_0x55565d2c2f00_0_4 .concat8 [ 1 1 1 1], L_0x55565d2c1450, L_0x55565d2c1a70, L_0x55565d2c2130, L_0x55565d2c2b10;
L_0x55565d2c2f00 .concat8 [ 4 4 0 0], LS_0x55565d2c2f00_0_0, LS_0x55565d2c2f00_0_4;
L_0x55565d2c2a60 .part L_0x55565d2c38c0, 7, 1;
L_0x55565d2c3440 .part L_0x55565d2c3960, 7, 1;
L_0x55565d2c3270 .part L_0x55565d2c2560, 6, 1;
S_0x55565d26f330 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2bfb70 .functor XOR 1, L_0x55565d2bff30, L_0x55565d2bffd0, C4<0>, C4<0>;
L_0x55565d2bfbe0 .functor XOR 1, L_0x55565d2bfb70, L_0x55565d2c3a50, C4<0>, C4<0>;
L_0x55565d2bfca0 .functor AND 1, L_0x55565d2bff30, L_0x55565d2bffd0, C4<1>, C4<1>;
L_0x55565d2bfdb0 .functor AND 1, L_0x55565d2c3a50, L_0x55565d2bfb70, C4<1>, C4<1>;
L_0x55565d2bfe20 .functor OR 1, L_0x55565d2bfca0, L_0x55565d2bfdb0, C4<0>, C4<0>;
v0x55565d26f5c0_0 .net "A", 0 0, L_0x55565d2bff30;  1 drivers
v0x55565d26f6a0_0 .net "B", 0 0, L_0x55565d2bffd0;  1 drivers
v0x55565d26f760_0 .net "Cin", 0 0, L_0x55565d2c3a50;  alias, 1 drivers
v0x55565d26f830_0 .net "Cout", 0 0, L_0x55565d2bfe20;  1 drivers
v0x55565d26f8f0_0 .net "S", 0 0, L_0x55565d2bfbe0;  1 drivers
v0x55565d26fa00_0 .net "c1", 0 0, L_0x55565d2bfca0;  1 drivers
v0x55565d26fac0_0 .net "c2", 0 0, L_0x55565d2bfdb0;  1 drivers
v0x55565d26fb80_0 .net "s1", 0 0, L_0x55565d2bfb70;  1 drivers
S_0x55565d26fce0 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c0070 .functor XOR 1, L_0x55565d2c0480, L_0x55565d2c0570, C4<0>, C4<0>;
L_0x55565d2c00e0 .functor XOR 1, L_0x55565d2c0070, L_0x55565d2c0690, C4<0>, C4<0>;
L_0x55565d2c01a0 .functor AND 1, L_0x55565d2c0480, L_0x55565d2c0570, C4<1>, C4<1>;
L_0x55565d2c02b0 .functor AND 1, L_0x55565d2c0690, L_0x55565d2c0070, C4<1>, C4<1>;
L_0x55565d2c0370 .functor OR 1, L_0x55565d2c01a0, L_0x55565d2c02b0, C4<0>, C4<0>;
v0x55565d26ff60_0 .net "A", 0 0, L_0x55565d2c0480;  1 drivers
v0x55565d270020_0 .net "B", 0 0, L_0x55565d2c0570;  1 drivers
v0x55565d2700e0_0 .net "Cin", 0 0, L_0x55565d2c0690;  1 drivers
v0x55565d2701b0_0 .net "Cout", 0 0, L_0x55565d2c0370;  1 drivers
v0x55565d270270_0 .net "S", 0 0, L_0x55565d2c00e0;  1 drivers
v0x55565d270380_0 .net "c1", 0 0, L_0x55565d2c01a0;  1 drivers
v0x55565d270440_0 .net "c2", 0 0, L_0x55565d2c02b0;  1 drivers
v0x55565d270500_0 .net "s1", 0 0, L_0x55565d2c0070;  1 drivers
S_0x55565d270660 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c0730 .functor XOR 1, L_0x55565d2c0b70, L_0x55565d2c0c10, C4<0>, C4<0>;
L_0x55565d2c07a0 .functor XOR 1, L_0x55565d2c0730, L_0x55565d2c0cb0, C4<0>, C4<0>;
L_0x55565d2c0860 .functor AND 1, L_0x55565d2c0b70, L_0x55565d2c0c10, C4<1>, C4<1>;
L_0x55565d2c0970 .functor AND 1, L_0x55565d2c0cb0, L_0x55565d2c0730, C4<1>, C4<1>;
L_0x55565d2c0a60 .functor OR 1, L_0x55565d2c0860, L_0x55565d2c0970, C4<0>, C4<0>;
v0x55565d2708f0_0 .net "A", 0 0, L_0x55565d2c0b70;  1 drivers
v0x55565d2709b0_0 .net "B", 0 0, L_0x55565d2c0c10;  1 drivers
v0x55565d270a70_0 .net "Cin", 0 0, L_0x55565d2c0cb0;  1 drivers
v0x55565d270b40_0 .net "Cout", 0 0, L_0x55565d2c0a60;  1 drivers
v0x55565d270c00_0 .net "S", 0 0, L_0x55565d2c07a0;  1 drivers
v0x55565d270d10_0 .net "c1", 0 0, L_0x55565d2c0860;  1 drivers
v0x55565d270dd0_0 .net "c2", 0 0, L_0x55565d2c0970;  1 drivers
v0x55565d270e90_0 .net "s1", 0 0, L_0x55565d2c0730;  1 drivers
S_0x55565d270ff0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c0df0 .functor XOR 1, L_0x55565d2c1200, L_0x55565d2c12a0, C4<0>, C4<0>;
L_0x55565d2c0e60 .functor XOR 1, L_0x55565d2c0df0, L_0x55565d2c1340, C4<0>, C4<0>;
L_0x55565d2c0f20 .functor AND 1, L_0x55565d2c1200, L_0x55565d2c12a0, C4<1>, C4<1>;
L_0x55565d2c1030 .functor AND 1, L_0x55565d2c1340, L_0x55565d2c0df0, C4<1>, C4<1>;
L_0x55565d2c10f0 .functor OR 1, L_0x55565d2c0f20, L_0x55565d2c1030, C4<0>, C4<0>;
v0x55565d271250_0 .net "A", 0 0, L_0x55565d2c1200;  1 drivers
v0x55565d271330_0 .net "B", 0 0, L_0x55565d2c12a0;  1 drivers
v0x55565d2713f0_0 .net "Cin", 0 0, L_0x55565d2c1340;  1 drivers
v0x55565d2714c0_0 .net "Cout", 0 0, L_0x55565d2c10f0;  1 drivers
v0x55565d271580_0 .net "S", 0 0, L_0x55565d2c0e60;  1 drivers
v0x55565d271690_0 .net "c1", 0 0, L_0x55565d2c0f20;  1 drivers
v0x55565d271750_0 .net "c2", 0 0, L_0x55565d2c1030;  1 drivers
v0x55565d271810_0 .net "s1", 0 0, L_0x55565d2c0df0;  1 drivers
S_0x55565d271970 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c13e0 .functor XOR 1, L_0x55565d2c1790, L_0x55565d2c18a0, C4<0>, C4<0>;
L_0x55565d2c1450 .functor XOR 1, L_0x55565d2c13e0, L_0x55565d2c1940, C4<0>, C4<0>;
L_0x55565d2c14f0 .functor AND 1, L_0x55565d2c1790, L_0x55565d2c18a0, C4<1>, C4<1>;
L_0x55565d2c1590 .functor AND 1, L_0x55565d2c1940, L_0x55565d2c13e0, C4<1>, C4<1>;
L_0x55565d2c1680 .functor OR 1, L_0x55565d2c14f0, L_0x55565d2c1590, C4<0>, C4<0>;
v0x55565d271c20_0 .net "A", 0 0, L_0x55565d2c1790;  1 drivers
v0x55565d271d00_0 .net "B", 0 0, L_0x55565d2c18a0;  1 drivers
v0x55565d271dc0_0 .net "Cin", 0 0, L_0x55565d2c1940;  1 drivers
v0x55565d271e60_0 .net "Cout", 0 0, L_0x55565d2c1680;  1 drivers
v0x55565d271f20_0 .net "S", 0 0, L_0x55565d2c1450;  1 drivers
v0x55565d272030_0 .net "c1", 0 0, L_0x55565d2c14f0;  1 drivers
v0x55565d2720f0_0 .net "c2", 0 0, L_0x55565d2c1590;  1 drivers
v0x55565d2721b0_0 .net "s1", 0 0, L_0x55565d2c13e0;  1 drivers
S_0x55565d272310 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c1830 .functor XOR 1, L_0x55565d2c1e50, L_0x55565d2c1ef0, C4<0>, C4<0>;
L_0x55565d2c1a70 .functor XOR 1, L_0x55565d2c1830, L_0x55565d2c2020, C4<0>, C4<0>;
L_0x55565d2c1b10 .functor AND 1, L_0x55565d2c1e50, L_0x55565d2c1ef0, C4<1>, C4<1>;
L_0x55565d2c1c50 .functor AND 1, L_0x55565d2c2020, L_0x55565d2c1830, C4<1>, C4<1>;
L_0x55565d2c1d40 .functor OR 1, L_0x55565d2c1b10, L_0x55565d2c1c50, C4<0>, C4<0>;
v0x55565d272570_0 .net "A", 0 0, L_0x55565d2c1e50;  1 drivers
v0x55565d272650_0 .net "B", 0 0, L_0x55565d2c1ef0;  1 drivers
v0x55565d272710_0 .net "Cin", 0 0, L_0x55565d2c2020;  1 drivers
v0x55565d2727e0_0 .net "Cout", 0 0, L_0x55565d2c1d40;  1 drivers
v0x55565d2728a0_0 .net "S", 0 0, L_0x55565d2c1a70;  1 drivers
v0x55565d2729b0_0 .net "c1", 0 0, L_0x55565d2c1b10;  1 drivers
v0x55565d272a70_0 .net "c2", 0 0, L_0x55565d2c1c50;  1 drivers
v0x55565d272b30_0 .net "s1", 0 0, L_0x55565d2c1830;  1 drivers
S_0x55565d272c90 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c20c0 .functor XOR 1, L_0x55565d2c2920, L_0x55565d2c29c0, C4<0>, C4<0>;
L_0x55565d2c2130 .functor XOR 1, L_0x55565d2c20c0, L_0x55565d2c2880, C4<0>, C4<0>;
L_0x55565d2c2220 .functor AND 1, L_0x55565d2c2920, L_0x55565d2c29c0, C4<1>, C4<1>;
L_0x55565d2c2360 .functor AND 1, L_0x55565d2c2880, L_0x55565d2c20c0, C4<1>, C4<1>;
L_0x55565d2c2450 .functor OR 1, L_0x55565d2c2220, L_0x55565d2c2360, C4<0>, C4<0>;
v0x55565d272ef0_0 .net "A", 0 0, L_0x55565d2c2920;  1 drivers
v0x55565d272fd0_0 .net "B", 0 0, L_0x55565d2c29c0;  1 drivers
v0x55565d273090_0 .net "Cin", 0 0, L_0x55565d2c2880;  1 drivers
v0x55565d273160_0 .net "Cout", 0 0, L_0x55565d2c2450;  1 drivers
v0x55565d273220_0 .net "S", 0 0, L_0x55565d2c2130;  1 drivers
v0x55565d273330_0 .net "c1", 0 0, L_0x55565d2c2220;  1 drivers
v0x55565d2733f0_0 .net "c2", 0 0, L_0x55565d2c2360;  1 drivers
v0x55565d2734b0_0 .net "s1", 0 0, L_0x55565d2c20c0;  1 drivers
S_0x55565d273610 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d26f0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c1f90 .functor XOR 1, L_0x55565d2c2a60, L_0x55565d2c3440, C4<0>, C4<0>;
L_0x55565d2c2b10 .functor XOR 1, L_0x55565d2c1f90, L_0x55565d2c3270, C4<0>, C4<0>;
L_0x55565d2c2bd0 .functor AND 1, L_0x55565d2c2a60, L_0x55565d2c3440, C4<1>, C4<1>;
L_0x55565d2c2ce0 .functor AND 1, L_0x55565d2c3270, L_0x55565d2c1f90, C4<1>, C4<1>;
L_0x55565d2c2da0 .functor OR 1, L_0x55565d2c2bd0, L_0x55565d2c2ce0, C4<0>, C4<0>;
v0x55565d273870_0 .net "A", 0 0, L_0x55565d2c2a60;  1 drivers
v0x55565d273950_0 .net "B", 0 0, L_0x55565d2c3440;  1 drivers
v0x55565d273a10_0 .net "Cin", 0 0, L_0x55565d2c3270;  1 drivers
v0x55565d273ae0_0 .net "Cout", 0 0, L_0x55565d2c2da0;  alias, 1 drivers
v0x55565d273ba0_0 .net "S", 0 0, L_0x55565d2c2b10;  1 drivers
v0x55565d273cb0_0 .net "c1", 0 0, L_0x55565d2c2bd0;  1 drivers
v0x55565d273d70_0 .net "c2", 0 0, L_0x55565d2c2ce0;  1 drivers
v0x55565d273e30_0 .net "s1", 0 0, L_0x55565d2c1f90;  1 drivers
S_0x55565d274560 .scope module, "s3" "full_adder_8bit" 5 14, 6 1 0, S_0x55565d264790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Sum";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
v0x55565d279440_0 .net "A", 7 0, L_0x55565d2c7830;  1 drivers
v0x55565d279540_0 .net "B", 7 0, L_0x55565d2c79e0;  1 drivers
v0x55565d279620_0 .net "Cin", 0 0, L_0x55565d2c7af0;  1 drivers
v0x55565d2796f0_0 .net "Cout", 0 0, L_0x55565d2c6c30;  alias, 1 drivers
v0x55565d2797c0_0 .net "Sum", 7 0, L_0x55565d2c6d80;  1 drivers
v0x55565d2798b0_0 .net "cout", 6 0, L_0x55565d2c63f0;  1 drivers
L_0x55565d2c3eb0 .part L_0x55565d2c7830, 0, 1;
L_0x55565d2c3f50 .part L_0x55565d2c79e0, 0, 1;
L_0x55565d2c4400 .part L_0x55565d2c7830, 1, 1;
L_0x55565d2c44f0 .part L_0x55565d2c79e0, 1, 1;
L_0x55565d2c45e0 .part L_0x55565d2c63f0, 0, 1;
L_0x55565d2c4a90 .part L_0x55565d2c7830, 2, 1;
L_0x55565d2c4b30 .part L_0x55565d2c79e0, 2, 1;
L_0x55565d2c4bd0 .part L_0x55565d2c63f0, 1, 1;
L_0x55565d2c5120 .part L_0x55565d2c7830, 3, 1;
L_0x55565d2c51c0 .part L_0x55565d2c79e0, 3, 1;
L_0x55565d2c5260 .part L_0x55565d2c63f0, 2, 1;
L_0x55565d2c5650 .part L_0x55565d2c7830, 4, 1;
L_0x55565d2c5760 .part L_0x55565d2c79e0, 4, 1;
L_0x55565d2c5800 .part L_0x55565d2c63f0, 3, 1;
L_0x55565d2c5ce0 .part L_0x55565d2c7830, 5, 1;
L_0x55565d2c5d80 .part L_0x55565d2c79e0, 5, 1;
L_0x55565d2c5eb0 .part L_0x55565d2c63f0, 4, 1;
LS_0x55565d2c63f0_0_0 .concat8 [ 1 1 1 1], L_0x55565d2c3da0, L_0x55565d2c42f0, L_0x55565d2c4980, L_0x55565d2c5010;
LS_0x55565d2c63f0_0_4 .concat8 [ 1 1 1 0], L_0x55565d2c5540, L_0x55565d2c5bd0, L_0x55565d2c62e0;
L_0x55565d2c63f0 .concat8 [ 4 3 0 0], LS_0x55565d2c63f0_0_0, LS_0x55565d2c63f0_0_4;
L_0x55565d2c67b0 .part L_0x55565d2c7830, 6, 1;
L_0x55565d2c6850 .part L_0x55565d2c79e0, 6, 1;
L_0x55565d2c6710 .part L_0x55565d2c63f0, 5, 1;
LS_0x55565d2c6d80_0_0 .concat8 [ 1 1 1 1], L_0x55565d2c3b60, L_0x55565d2c4060, L_0x55565d2c46f0, L_0x55565d2c4d80;
LS_0x55565d2c6d80_0_4 .concat8 [ 1 1 1 1], L_0x55565d2c5370, L_0x55565d2c5930, L_0x55565d2c5fc0, L_0x55565d2c69a0;
L_0x55565d2c6d80 .concat8 [ 4 4 0 0], LS_0x55565d2c6d80_0_0, LS_0x55565d2c6d80_0_4;
L_0x55565d2c68f0 .part L_0x55565d2c7830, 7, 1;
L_0x55565d2c72c0 .part L_0x55565d2c79e0, 7, 1;
L_0x55565d2c70f0 .part L_0x55565d2c63f0, 6, 1;
S_0x55565d2747c0 .scope module, "s0" "full_adder_1bit" 6 12, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c3af0 .functor XOR 1, L_0x55565d2c3eb0, L_0x55565d2c3f50, C4<0>, C4<0>;
L_0x55565d2c3b60 .functor XOR 1, L_0x55565d2c3af0, L_0x55565d2c7af0, C4<0>, C4<0>;
L_0x55565d2c3c20 .functor AND 1, L_0x55565d2c3eb0, L_0x55565d2c3f50, C4<1>, C4<1>;
L_0x55565d2c3d30 .functor AND 1, L_0x55565d2c7af0, L_0x55565d2c3af0, C4<1>, C4<1>;
L_0x55565d2c3da0 .functor OR 1, L_0x55565d2c3c20, L_0x55565d2c3d30, C4<0>, C4<0>;
v0x55565d274a70_0 .net "A", 0 0, L_0x55565d2c3eb0;  1 drivers
v0x55565d274b50_0 .net "B", 0 0, L_0x55565d2c3f50;  1 drivers
v0x55565d274c10_0 .net "Cin", 0 0, L_0x55565d2c7af0;  alias, 1 drivers
v0x55565d274ce0_0 .net "Cout", 0 0, L_0x55565d2c3da0;  1 drivers
v0x55565d274da0_0 .net "S", 0 0, L_0x55565d2c3b60;  1 drivers
v0x55565d274eb0_0 .net "c1", 0 0, L_0x55565d2c3c20;  1 drivers
v0x55565d274f70_0 .net "c2", 0 0, L_0x55565d2c3d30;  1 drivers
v0x55565d275030_0 .net "s1", 0 0, L_0x55565d2c3af0;  1 drivers
S_0x55565d275190 .scope module, "s1" "full_adder_1bit" 6 13, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c3ff0 .functor XOR 1, L_0x55565d2c4400, L_0x55565d2c44f0, C4<0>, C4<0>;
L_0x55565d2c4060 .functor XOR 1, L_0x55565d2c3ff0, L_0x55565d2c45e0, C4<0>, C4<0>;
L_0x55565d2c4120 .functor AND 1, L_0x55565d2c4400, L_0x55565d2c44f0, C4<1>, C4<1>;
L_0x55565d2c4230 .functor AND 1, L_0x55565d2c45e0, L_0x55565d2c3ff0, C4<1>, C4<1>;
L_0x55565d2c42f0 .functor OR 1, L_0x55565d2c4120, L_0x55565d2c4230, C4<0>, C4<0>;
v0x55565d275410_0 .net "A", 0 0, L_0x55565d2c4400;  1 drivers
v0x55565d2754d0_0 .net "B", 0 0, L_0x55565d2c44f0;  1 drivers
v0x55565d275590_0 .net "Cin", 0 0, L_0x55565d2c45e0;  1 drivers
v0x55565d275660_0 .net "Cout", 0 0, L_0x55565d2c42f0;  1 drivers
v0x55565d275720_0 .net "S", 0 0, L_0x55565d2c4060;  1 drivers
v0x55565d275830_0 .net "c1", 0 0, L_0x55565d2c4120;  1 drivers
v0x55565d2758f0_0 .net "c2", 0 0, L_0x55565d2c4230;  1 drivers
v0x55565d2759b0_0 .net "s1", 0 0, L_0x55565d2c3ff0;  1 drivers
S_0x55565d275b10 .scope module, "s2" "full_adder_1bit" 6 14, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c4680 .functor XOR 1, L_0x55565d2c4a90, L_0x55565d2c4b30, C4<0>, C4<0>;
L_0x55565d2c46f0 .functor XOR 1, L_0x55565d2c4680, L_0x55565d2c4bd0, C4<0>, C4<0>;
L_0x55565d2c47b0 .functor AND 1, L_0x55565d2c4a90, L_0x55565d2c4b30, C4<1>, C4<1>;
L_0x55565d2c48c0 .functor AND 1, L_0x55565d2c4bd0, L_0x55565d2c4680, C4<1>, C4<1>;
L_0x55565d2c4980 .functor OR 1, L_0x55565d2c47b0, L_0x55565d2c48c0, C4<0>, C4<0>;
v0x55565d275da0_0 .net "A", 0 0, L_0x55565d2c4a90;  1 drivers
v0x55565d275e60_0 .net "B", 0 0, L_0x55565d2c4b30;  1 drivers
v0x55565d275f20_0 .net "Cin", 0 0, L_0x55565d2c4bd0;  1 drivers
v0x55565d275ff0_0 .net "Cout", 0 0, L_0x55565d2c4980;  1 drivers
v0x55565d2760b0_0 .net "S", 0 0, L_0x55565d2c46f0;  1 drivers
v0x55565d2761c0_0 .net "c1", 0 0, L_0x55565d2c47b0;  1 drivers
v0x55565d276280_0 .net "c2", 0 0, L_0x55565d2c48c0;  1 drivers
v0x55565d276340_0 .net "s1", 0 0, L_0x55565d2c4680;  1 drivers
S_0x55565d2764a0 .scope module, "s3" "full_adder_1bit" 6 15, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c4d10 .functor XOR 1, L_0x55565d2c5120, L_0x55565d2c51c0, C4<0>, C4<0>;
L_0x55565d2c4d80 .functor XOR 1, L_0x55565d2c4d10, L_0x55565d2c5260, C4<0>, C4<0>;
L_0x55565d2c4e40 .functor AND 1, L_0x55565d2c5120, L_0x55565d2c51c0, C4<1>, C4<1>;
L_0x55565d2c4f50 .functor AND 1, L_0x55565d2c5260, L_0x55565d2c4d10, C4<1>, C4<1>;
L_0x55565d2c5010 .functor OR 1, L_0x55565d2c4e40, L_0x55565d2c4f50, C4<0>, C4<0>;
v0x55565d276700_0 .net "A", 0 0, L_0x55565d2c5120;  1 drivers
v0x55565d2767e0_0 .net "B", 0 0, L_0x55565d2c51c0;  1 drivers
v0x55565d2768a0_0 .net "Cin", 0 0, L_0x55565d2c5260;  1 drivers
v0x55565d276970_0 .net "Cout", 0 0, L_0x55565d2c5010;  1 drivers
v0x55565d276a30_0 .net "S", 0 0, L_0x55565d2c4d80;  1 drivers
v0x55565d276b40_0 .net "c1", 0 0, L_0x55565d2c4e40;  1 drivers
v0x55565d276c00_0 .net "c2", 0 0, L_0x55565d2c4f50;  1 drivers
v0x55565d276cc0_0 .net "s1", 0 0, L_0x55565d2c4d10;  1 drivers
S_0x55565d276e20 .scope module, "s4" "full_adder_1bit" 6 16, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c5300 .functor XOR 1, L_0x55565d2c5650, L_0x55565d2c5760, C4<0>, C4<0>;
L_0x55565d2c5370 .functor XOR 1, L_0x55565d2c5300, L_0x55565d2c5800, C4<0>, C4<0>;
L_0x55565d2c53e0 .functor AND 1, L_0x55565d2c5650, L_0x55565d2c5760, C4<1>, C4<1>;
L_0x55565d2c5450 .functor AND 1, L_0x55565d2c5800, L_0x55565d2c5300, C4<1>, C4<1>;
L_0x55565d2c5540 .functor OR 1, L_0x55565d2c53e0, L_0x55565d2c5450, C4<0>, C4<0>;
v0x55565d2770d0_0 .net "A", 0 0, L_0x55565d2c5650;  1 drivers
v0x55565d2771b0_0 .net "B", 0 0, L_0x55565d2c5760;  1 drivers
v0x55565d277270_0 .net "Cin", 0 0, L_0x55565d2c5800;  1 drivers
v0x55565d277310_0 .net "Cout", 0 0, L_0x55565d2c5540;  1 drivers
v0x55565d2773d0_0 .net "S", 0 0, L_0x55565d2c5370;  1 drivers
v0x55565d2774e0_0 .net "c1", 0 0, L_0x55565d2c53e0;  1 drivers
v0x55565d2775a0_0 .net "c2", 0 0, L_0x55565d2c5450;  1 drivers
v0x55565d277660_0 .net "s1", 0 0, L_0x55565d2c5300;  1 drivers
S_0x55565d2777c0 .scope module, "s5" "full_adder_1bit" 6 17, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c56f0 .functor XOR 1, L_0x55565d2c5ce0, L_0x55565d2c5d80, C4<0>, C4<0>;
L_0x55565d2c5930 .functor XOR 1, L_0x55565d2c56f0, L_0x55565d2c5eb0, C4<0>, C4<0>;
L_0x55565d2c59a0 .functor AND 1, L_0x55565d2c5ce0, L_0x55565d2c5d80, C4<1>, C4<1>;
L_0x55565d2c5ae0 .functor AND 1, L_0x55565d2c5eb0, L_0x55565d2c56f0, C4<1>, C4<1>;
L_0x55565d2c5bd0 .functor OR 1, L_0x55565d2c59a0, L_0x55565d2c5ae0, C4<0>, C4<0>;
v0x55565d277a20_0 .net "A", 0 0, L_0x55565d2c5ce0;  1 drivers
v0x55565d277b00_0 .net "B", 0 0, L_0x55565d2c5d80;  1 drivers
v0x55565d277bc0_0 .net "Cin", 0 0, L_0x55565d2c5eb0;  1 drivers
v0x55565d277c90_0 .net "Cout", 0 0, L_0x55565d2c5bd0;  1 drivers
v0x55565d277d50_0 .net "S", 0 0, L_0x55565d2c5930;  1 drivers
v0x55565d277e60_0 .net "c1", 0 0, L_0x55565d2c59a0;  1 drivers
v0x55565d277f20_0 .net "c2", 0 0, L_0x55565d2c5ae0;  1 drivers
v0x55565d277fe0_0 .net "s1", 0 0, L_0x55565d2c56f0;  1 drivers
S_0x55565d278140 .scope module, "s6" "full_adder_1bit" 6 18, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c5f50 .functor XOR 1, L_0x55565d2c67b0, L_0x55565d2c6850, C4<0>, C4<0>;
L_0x55565d2c5fc0 .functor XOR 1, L_0x55565d2c5f50, L_0x55565d2c6710, C4<0>, C4<0>;
L_0x55565d2c60b0 .functor AND 1, L_0x55565d2c67b0, L_0x55565d2c6850, C4<1>, C4<1>;
L_0x55565d2c61f0 .functor AND 1, L_0x55565d2c6710, L_0x55565d2c5f50, C4<1>, C4<1>;
L_0x55565d2c62e0 .functor OR 1, L_0x55565d2c60b0, L_0x55565d2c61f0, C4<0>, C4<0>;
v0x55565d2783a0_0 .net "A", 0 0, L_0x55565d2c67b0;  1 drivers
v0x55565d278480_0 .net "B", 0 0, L_0x55565d2c6850;  1 drivers
v0x55565d278540_0 .net "Cin", 0 0, L_0x55565d2c6710;  1 drivers
v0x55565d278610_0 .net "Cout", 0 0, L_0x55565d2c62e0;  1 drivers
v0x55565d2786d0_0 .net "S", 0 0, L_0x55565d2c5fc0;  1 drivers
v0x55565d2787e0_0 .net "c1", 0 0, L_0x55565d2c60b0;  1 drivers
v0x55565d2788a0_0 .net "c2", 0 0, L_0x55565d2c61f0;  1 drivers
v0x55565d278960_0 .net "s1", 0 0, L_0x55565d2c5f50;  1 drivers
S_0x55565d278ac0 .scope module, "s7" "full_adder_1bit" 6 19, 7 1 0, S_0x55565d274560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x55565d2c5e20 .functor XOR 1, L_0x55565d2c68f0, L_0x55565d2c72c0, C4<0>, C4<0>;
L_0x55565d2c69a0 .functor XOR 1, L_0x55565d2c5e20, L_0x55565d2c70f0, C4<0>, C4<0>;
L_0x55565d2c6a60 .functor AND 1, L_0x55565d2c68f0, L_0x55565d2c72c0, C4<1>, C4<1>;
L_0x55565d2c6b70 .functor AND 1, L_0x55565d2c70f0, L_0x55565d2c5e20, C4<1>, C4<1>;
L_0x55565d2c6c30 .functor OR 1, L_0x55565d2c6a60, L_0x55565d2c6b70, C4<0>, C4<0>;
v0x55565d278d20_0 .net "A", 0 0, L_0x55565d2c68f0;  1 drivers
v0x55565d278e00_0 .net "B", 0 0, L_0x55565d2c72c0;  1 drivers
v0x55565d278ec0_0 .net "Cin", 0 0, L_0x55565d2c70f0;  1 drivers
v0x55565d278f90_0 .net "Cout", 0 0, L_0x55565d2c6c30;  alias, 1 drivers
v0x55565d279050_0 .net "S", 0 0, L_0x55565d2c69a0;  1 drivers
v0x55565d279160_0 .net "c1", 0 0, L_0x55565d2c6a60;  1 drivers
v0x55565d279220_0 .net "c2", 0 0, L_0x55565d2c6b70;  1 drivers
v0x55565d2792e0_0 .net "s1", 0 0, L_0x55565d2c5e20;  1 drivers
S_0x55565d279f40 .scope module, "branchSel" "mux_32" 3 104, 8 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
L_0x7f341db62768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55565d2c7cc0 .functor XNOR 1, L_0x55565d2c7c00, L_0x7f341db62768, C4<0>, C4<0>;
v0x55565d27a190_0 .net "A", 31 0, L_0x55565d2b7af0;  alias, 1 drivers
v0x55565d27a2c0_0 .net "B", 31 0, L_0x55565d2c7650;  alias, 1 drivers
v0x55565d27a380_0 .net/2u *"_ivl_0", 0 0, L_0x7f341db62768;  1 drivers
v0x55565d27a420_0 .net *"_ivl_2", 0 0, L_0x55565d2c7cc0;  1 drivers
v0x55565d27a4e0_0 .net "out", 31 0, L_0x55565d2c7d80;  alias, 1 drivers
v0x55565d27a610_0 .net "select", 0 0, L_0x55565d2c7c00;  alias, 1 drivers
L_0x55565d2c7d80 .functor MUXZ 32, L_0x55565d2b7af0, L_0x55565d2c7650, L_0x55565d2c7cc0, C4<>;
S_0x55565d27a750 .scope module, "branchShift" "shift_left_32bit" 3 91, 10 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x55565d27a950_0 .net *"_ivl_2", 29 0, L_0x55565d2b8040;  1 drivers
L_0x7f341db626d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d27aa50_0 .net *"_ivl_4", 1 0, L_0x7f341db626d8;  1 drivers
v0x55565d27ab30_0 .net "in", 31 0, L_0x55565d2971c0;  alias, 1 drivers
v0x55565d27ac00_0 .net "out", 31 0, L_0x55565d2b80e0;  alias, 1 drivers
L_0x55565d2b8040 .part L_0x55565d2971c0, 0, 30;
L_0x55565d2b80e0 .concat [ 2 30 0 0], L_0x7f341db626d8, L_0x55565d2b8040;
S_0x55565d27ad10 .scope module, "centralcontrol" "control" 3 25, 11 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 2 "regDst";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "memToReg";
    .port_info 8 /OUTPUT 2 "aluOp";
    .port_info 9 /OUTPUT 1 "aluSrc";
    .port_info 10 /OUTPUT 1 "regWrite";
    .port_info 11 /OUTPUT 1 "jmp";
    .port_info 12 /OUTPUT 1 "bne";
v0x55565d27b0c0_0 .var "aluOp", 1 0;
v0x55565d27b1d0_0 .var "aluSrc", 0 0;
v0x55565d27b2a0_0 .var "bne", 0 0;
v0x55565d27b370_0 .var "branch", 0 0;
v0x55565d27b410_0 .net "clk", 0 0, v0x55565d284c00_0;  alias, 1 drivers
v0x55565d27b500_0 .var "jmp", 0 0;
v0x55565d27b5c0_0 .var "memRead", 0 0;
v0x55565d27b680_0 .var "memToReg", 0 0;
v0x55565d27b740_0 .var "memWrite", 0 0;
v0x55565d27b800_0 .net "opcode", 5 0, L_0x55565d2858b0;  1 drivers
v0x55565d27b8e0_0 .var "regDst", 1 0;
v0x55565d27b9c0_0 .var "regWrite", 0 0;
v0x55565d27ba80_0 .net "rst", 0 0, v0x55565d284d60_0;  alias, 1 drivers
E_0x55565d1f6bc0 .event anyedge, v0x55565d27b800_0;
S_0x55565d27bd50 .scope module, "instrMem" "instruction_memory" 3 22, 12 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /OUTPUT 32 "instr";
L_0x55565d2856b0 .functor BUFZ 32, L_0x55565d2854b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55565d27bfb0_0 .net *"_ivl_0", 31 0, L_0x55565d2854b0;  1 drivers
v0x55565d27c0b0_0 .net *"_ivl_2", 9 0, L_0x55565d285570;  1 drivers
L_0x7f341db62018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d27c190_0 .net *"_ivl_5", 1 0, L_0x7f341db62018;  1 drivers
v0x55565d27c280_0 .net "addr", 7 0, L_0x55565d2857c0;  1 drivers
v0x55565d27c360_0 .net "clk", 0 0, v0x55565d284c00_0;  alias, 1 drivers
v0x55565d27c400_0 .net "instr", 31 0, L_0x55565d2856b0;  alias, 1 drivers
v0x55565d27c4c0 .array "instructions", 0 255, 31 0;
v0x55565d27c580_0 .net "rst", 0 0, v0x55565d284d60_0;  alias, 1 drivers
E_0x55565d1f9300 .event posedge, v0x55565d27ba80_0;
L_0x55565d2854b0 .array/port v0x55565d27c4c0, L_0x55565d285570;
L_0x55565d285570 .concat [ 8 2 0 0], L_0x55565d2857c0, L_0x7f341db62018;
S_0x55565d27c6e0 .scope module, "jumpBranchSel" "mux_32" 3 84, 8 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
L_0x7f341db62600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55565d2a86d0 .functor XNOR 1, v0x55565d27b500_0, L_0x7f341db62600, C4<0>, C4<0>;
v0x55565d27c930_0 .net "A", 31 0, L_0x55565d2c7d80;  alias, 1 drivers
v0x55565d27ca40_0 .net "B", 31 0, L_0x55565d2c81e0;  alias, 1 drivers
v0x55565d27cb00_0 .net/2u *"_ivl_0", 0 0, L_0x7f341db62600;  1 drivers
v0x55565d27cbf0_0 .net *"_ivl_2", 0 0, L_0x55565d2a86d0;  1 drivers
v0x55565d27ccb0_0 .net "out", 31 0, L_0x55565d2a8740;  alias, 1 drivers
v0x55565d27cde0_0 .net "select", 0 0, v0x55565d27b500_0;  alias, 1 drivers
L_0x55565d2a8740 .functor MUXZ 32, L_0x55565d2c7d80, L_0x55565d2c81e0, L_0x55565d2a86d0, C4<>;
S_0x55565d27cf10 .scope module, "jump_solver" "jump_solver" 3 109, 13 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "instr";
    .port_info 1 /INPUT 4 "pc4";
    .port_info 2 /OUTPUT 32 "out";
v0x55565d27d160_0 .net "instr", 27 0, L_0x55565d2c7fb0;  alias, 1 drivers
v0x55565d27d260_0 .net "out", 31 0, L_0x55565d2c81e0;  alias, 1 drivers
v0x55565d27d320_0 .net "pc4", 3 0, L_0x55565d2c83a0;  1 drivers
L_0x55565d2c81e0 .concat [ 28 4 0 0], L_0x55565d2c7fb0, L_0x55565d2c83a0;
S_0x55565d27d470 .scope module, "mem" "memory" 3 73, 14 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /OUTPUT 32 "readData";
v0x55565d27d670_0 .net *"_ivl_0", 31 0, L_0x55565d2a8060;  1 drivers
v0x55565d27d770_0 .net *"_ivl_3", 7 0, L_0x55565d2a8100;  1 drivers
v0x55565d27d850_0 .net *"_ivl_4", 9 0, L_0x55565d2a81a0;  1 drivers
L_0x7f341db62528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d27d940_0 .net *"_ivl_7", 1 0, L_0x7f341db62528;  1 drivers
L_0x7f341db62570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55565d27da20_0 .net/2u *"_ivl_8", 31 0, L_0x7f341db62570;  1 drivers
v0x55565d27db50_0 .net "addr", 15 0, L_0x55565d2a8470;  1 drivers
v0x55565d27dc30_0 .net "clock", 0 0, v0x55565d284c00_0;  alias, 1 drivers
v0x55565d27dd20 .array "mem", 0 255, 31 0;
v0x55565d27dde0_0 .net "memRead", 0 0, v0x55565d27b5c0_0;  alias, 1 drivers
v0x55565d27df10_0 .net "memWrite", 0 0, v0x55565d27b740_0;  alias, 1 drivers
v0x55565d27dfb0_0 .net "readData", 31 0, L_0x55565d2a8330;  alias, 1 drivers
v0x55565d27e050_0 .net "rst", 0 0, v0x55565d284d60_0;  alias, 1 drivers
v0x55565d27e0f0_0 .net "writeData", 31 0, L_0x55565d2968c0;  alias, 1 drivers
E_0x55565d0fb220 .event posedge, v0x55565d27b410_0;
L_0x55565d2a8060 .array/port v0x55565d27dd20, L_0x55565d2a81a0;
L_0x55565d2a8100 .part L_0x55565d2a8470, 2, 8;
L_0x55565d2a81a0 .concat [ 8 2 0 0], L_0x55565d2a8100, L_0x7f341db62528;
L_0x55565d2a8330 .functor MUXZ 32, L_0x7f341db62570, L_0x55565d2a8060, v0x55565d27b5c0_0, C4<>;
S_0x55565d27e270 .scope module, "memAlu" "mux_32" 3 76, 8 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
L_0x7f341db625b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55565d2a85c0 .functor XNOR 1, v0x55565d27b680_0, L_0x7f341db625b8, C4<0>, C4<0>;
v0x55565d27e4f0_0 .net "A", 31 0, v0x55565d21b680_0;  alias, 1 drivers
v0x55565d27e600_0 .net "B", 31 0, L_0x55565d2a8330;  alias, 1 drivers
v0x55565d27e6d0_0 .net/2u *"_ivl_0", 0 0, L_0x7f341db625b8;  1 drivers
v0x55565d27e7a0_0 .net *"_ivl_2", 0 0, L_0x55565d2a85c0;  1 drivers
v0x55565d27e860_0 .net "out", 31 0, L_0x55565d2a8630;  alias, 1 drivers
v0x55565d27e990_0 .net "select", 0 0, v0x55565d27b680_0;  alias, 1 drivers
L_0x55565d2a8630 .functor MUXZ 32, v0x55565d21b680_0, L_0x55565d2a8330, L_0x55565d2a85c0, C4<>;
S_0x55565d27eac0 .scope module, "progCounter" "PC" 3 15, 15 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next";
    .port_info 3 /OUTPUT 32 "value";
v0x55565d27ed10_0 .net "clk", 0 0, v0x55565d284c00_0;  alias, 1 drivers
v0x55565d27edd0_0 .net "next", 31 0, L_0x55565d2a8740;  alias, 1 drivers
v0x55565d27eec0_0 .var "pc_reg", 31 0;
v0x55565d27ef90_0 .net "rst", 0 0, v0x55565d284d60_0;  alias, 1 drivers
v0x55565d27f030_0 .net "value", 31 0, v0x55565d27eec0_0;  alias, 1 drivers
S_0x55565d27f1d0 .scope module, "regDestSelect" "mux_5_x3" 3 40, 16 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "out";
v0x55565d27f420_0 .net "A", 4 0, L_0x55565d2961e0;  1 drivers
v0x55565d27f520_0 .net "B", 4 0, L_0x55565d296360;  1 drivers
L_0x7f341db62060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55565d27f600_0 .net/2u *"_ivl_0", 1 0, L_0x7f341db62060;  1 drivers
v0x55565d27f6f0_0 .net *"_ivl_10", 0 0, L_0x55565d295af0;  1 drivers
L_0x7f341db62138 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55565d27f7b0_0 .net/2u *"_ivl_12", 31 0, L_0x7f341db62138;  1 drivers
v0x55565d27f8e0_0 .net *"_ivl_14", 31 0, L_0x55565d295c70;  1 drivers
L_0x7f341db62180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55565d27f9c0_0 .net *"_ivl_17", 26 0, L_0x7f341db62180;  1 drivers
v0x55565d27faa0_0 .net *"_ivl_18", 31 0, L_0x55565d295d90;  1 drivers
v0x55565d27fb80_0 .net *"_ivl_2", 0 0, L_0x55565d285950;  1 drivers
v0x55565d27fcd0_0 .net *"_ivl_20", 31 0, L_0x55565d295f20;  1 drivers
v0x55565d27fdb0_0 .net *"_ivl_4", 31 0, L_0x55565d2859f0;  1 drivers
L_0x7f341db620a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55565d27fe90_0 .net *"_ivl_7", 26 0, L_0x7f341db620a8;  1 drivers
L_0x7f341db620f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55565d27ff70_0 .net/2u *"_ivl_8", 1 0, L_0x7f341db620f0;  1 drivers
v0x55565d280050_0 .net "out", 4 0, L_0x55565d2960f0;  alias, 1 drivers
v0x55565d280130_0 .net "select", 1 0, v0x55565d27b8e0_0;  alias, 1 drivers
L_0x55565d285950 .cmp/eq 2, v0x55565d27b8e0_0, L_0x7f341db62060;
L_0x55565d2859f0 .concat [ 5 27 0 0], L_0x55565d296360, L_0x7f341db620a8;
L_0x55565d295af0 .cmp/eq 2, v0x55565d27b8e0_0, L_0x7f341db620f0;
L_0x55565d295c70 .concat [ 5 27 0 0], L_0x55565d2961e0, L_0x7f341db62180;
L_0x55565d295d90 .functor MUXZ 32, L_0x55565d295c70, L_0x7f341db62138, L_0x55565d295af0, C4<>;
L_0x55565d295f20 .functor MUXZ 32, L_0x55565d295d90, L_0x55565d2859f0, L_0x55565d285950, C4<>;
L_0x55565d2960f0 .part L_0x55565d295f20, 0, 5;
S_0x55565d280280 .scope module, "registerBank" "registers" 3 44, 17 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addrSource";
    .port_info 3 /INPUT 5 "addrTarget";
    .port_info 4 /INPUT 5 "addrDestination";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "regSource";
    .port_info 8 /OUTPUT 32 "regTarget";
    .port_info 9 /OUTPUT 32 "registerv0";
    .port_info 10 /OUTPUT 32 "registera0";
L_0x55565d2965e0 .functor BUFZ 32, L_0x55565d296400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55565d2968c0 .functor BUFZ 32, L_0x55565d2966e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55565d280410_0 .net *"_ivl_0", 31 0, L_0x55565d296400;  1 drivers
v0x55565d280510_0 .net *"_ivl_10", 6 0, L_0x55565d296780;  1 drivers
L_0x7f341db62210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d2805f0_0 .net *"_ivl_13", 1 0, L_0x7f341db62210;  1 drivers
v0x55565d2806b0_0 .net *"_ivl_2", 6 0, L_0x55565d2964a0;  1 drivers
L_0x7f341db621c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d280790_0 .net *"_ivl_5", 1 0, L_0x7f341db621c8;  1 drivers
v0x55565d2808c0_0 .net *"_ivl_8", 31 0, L_0x55565d2966e0;  1 drivers
v0x55565d2809a0_0 .net "addrDestination", 4 0, L_0x55565d2960f0;  alias, 1 drivers
v0x55565d280a60_0 .net "addrSource", 4 0, L_0x55565d2969c0;  1 drivers
v0x55565d280b20_0 .net "addrTarget", 4 0, L_0x55565d296ab0;  1 drivers
v0x55565d280c90_0 .net "clk", 0 0, v0x55565d284c00_0;  alias, 1 drivers
v0x55565d280dc0_0 .var/i "i", 31 0;
v0x55565d280ea0_0 .net "regSource", 31 0, L_0x55565d2965e0;  alias, 1 drivers
v0x55565d280f60_0 .net "regTarget", 31 0, L_0x55565d2968c0;  alias, 1 drivers
v0x55565d281020_0 .net "regWrite", 0 0, v0x55565d27b9c0_0;  alias, 1 drivers
v0x55565d2810c0_0 .var "registera0", 31 0;
v0x55565d281180_0 .var "registerv0", 31 0;
v0x55565d281260 .array "regs", 0 31, 31 0;
v0x55565d281430_0 .net "rst", 0 0, v0x55565d284d60_0;  alias, 1 drivers
v0x55565d2814d0_0 .net "writeData", 31 0, L_0x55565d2a8630;  alias, 1 drivers
L_0x55565d296400 .array/port v0x55565d281260, L_0x55565d2964a0;
L_0x55565d2964a0 .concat [ 5 2 0 0], L_0x55565d2969c0, L_0x7f341db621c8;
L_0x55565d2966e0 .array/port v0x55565d281260, L_0x55565d296780;
L_0x55565d296780 .concat [ 5 2 0 0], L_0x55565d296ab0, L_0x7f341db62210;
S_0x55565d2816d0 .scope module, "shftlftjmp" "shift_left_26bit" 3 107, 18 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "out";
v0x55565d281990_0 .net *"_ivl_0", 27 0, L_0x55565d2c7e20;  1 drivers
L_0x7f341db627b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d281a90_0 .net *"_ivl_3", 1 0, L_0x7f341db627b0;  1 drivers
v0x55565d281b70_0 .net *"_ivl_6", 25 0, L_0x55565d2c7ec0;  1 drivers
L_0x7f341db627f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55565d281c60_0 .net *"_ivl_8", 1 0, L_0x7f341db627f8;  1 drivers
v0x55565d281d40_0 .net "in", 25 0, L_0x55565d2c80f0;  1 drivers
v0x55565d281e70_0 .net "out", 27 0, L_0x55565d2c7fb0;  alias, 1 drivers
L_0x55565d2c7e20 .concat [ 26 2 0 0], L_0x55565d2c80f0, L_0x7f341db627b0;
L_0x55565d2c7ec0 .part L_0x55565d2c7e20, 0, 26;
L_0x55565d2c7fb0 .concat [ 2 26 0 0], L_0x7f341db627f8, L_0x55565d2c7ec0;
S_0x55565d281f70 .scope module, "signal_extender" "signal_extender" 3 55, 19 1 0, S_0x55565d1fba30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x55565d282150_0 .net *"_ivl_1", 0 0, L_0x55565d296c80;  1 drivers
v0x55565d282250_0 .net *"_ivl_2", 15 0, L_0x55565d296d20;  1 drivers
v0x55565d282330_0 .net "in", 15 0, L_0x55565d297260;  1 drivers
v0x55565d282420_0 .net "out", 31 0, L_0x55565d2971c0;  alias, 1 drivers
L_0x55565d296c80 .part L_0x55565d297260, 15, 1;
LS_0x55565d296d20_0_0 .concat [ 1 1 1 1], L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80;
LS_0x55565d296d20_0_4 .concat [ 1 1 1 1], L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80;
LS_0x55565d296d20_0_8 .concat [ 1 1 1 1], L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80;
LS_0x55565d296d20_0_12 .concat [ 1 1 1 1], L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80, L_0x55565d296c80;
L_0x55565d296d20 .concat [ 4 4 4 4], LS_0x55565d296d20_0_0, LS_0x55565d296d20_0_4, LS_0x55565d296d20_0_8, LS_0x55565d296d20_0_12;
L_0x55565d2971c0 .concat [ 16 16 0 0], L_0x55565d297260, L_0x55565d296d20;
S_0x55565d221a80 .scope module, "mux_5" "mux_5" 20 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 5 "out";
o0x7f341dbbd798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f341db62840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55565d2c84b0 .functor XNOR 1, o0x7f341dbbd798, L_0x7f341db62840, C4<0>, C4<0>;
o0x7f341dbbd6a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55565d284e50_0 .net "A", 4 0, o0x7f341dbbd6a8;  0 drivers
o0x7f341dbbd6d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x55565d284f50_0 .net "B", 4 0, o0x7f341dbbd6d8;  0 drivers
v0x55565d285030_0 .net/2u *"_ivl_0", 0 0, L_0x7f341db62840;  1 drivers
v0x55565d2850f0_0 .net *"_ivl_2", 0 0, L_0x55565d2c84b0;  1 drivers
v0x55565d2851b0_0 .net "out", 4 0, L_0x55565d2c8520;  1 drivers
v0x55565d2852e0_0 .net "select", 0 0, o0x7f341dbbd798;  0 drivers
L_0x55565d2c8520 .functor MUXZ 5, o0x7f341dbbd6a8, o0x7f341dbbd6d8, L_0x55565d2c84b0, C4<>;
    .scope S_0x55565d27eac0;
T_0 ;
    %wait E_0x55565d0fb220;
    %load/vec4 v0x55565d27ef90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x55565d27edd0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x55565d27eec0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55565d27bd50;
T_1 ;
    %wait E_0x55565d1f9300;
    %vpi_call 12 16 "$readmemh", "./programa/instrmem.mem", v0x55565d27c4c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x55565d27ad10;
T_2 ;
    %wait E_0x55565d1f6bc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55565d27b8e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55565d27b0c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b2a0_0, 0, 1;
    %load/vec4 v0x55565d27b800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55565d27b8e0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55565d27b0c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b9c0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b9c0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b1d0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55565d27b0c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b9c0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55565d27b0c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d27b9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b2a0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55565d27b0c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b500_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d27b9c0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55565d280280;
T_3 ;
    %wait E_0x55565d1f9300;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55565d280dc0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55565d280dc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55565d280dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55565d281260, 0, 4;
    %load/vec4 v0x55565d280dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55565d280dc0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55565d280280;
T_4 ;
    %wait E_0x55565d0fb220;
    %load/vec4 v0x55565d281020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x55565d2809a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55565d2814d0_0;
    %load/vec4 v0x55565d2809a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55565d281260, 0, 4;
T_4.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55565d281260, 4;
    %store/vec4 v0x55565d281180_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55565d281260, 4;
    %store/vec4 v0x55565d2810c0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55565d2641f0;
T_5 ;
    %wait E_0x55565d1f6040;
    %load/vec4 v0x55565d264480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x55565d264640_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x55565d264640_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55565d264580_0, 0, 4;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55565d223a40;
T_6 ;
    %wait E_0x55565d0fb1e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d21cf20_0, 0, 1;
    %load/vec4 v0x55565d21ff50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x55565d21feb0_0;
    %load/vec4 v0x55565d21e880_0;
    %and;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x55565d21feb0_0;
    %load/vec4 v0x55565d21e880_0;
    %or;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x55565d219c60_0;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %load/vec4 v0x55565d21cfc0_0;
    %store/vec4 v0x55565d21cf20_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x55565d219c60_0;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %load/vec4 v0x55565d21cfc0_0;
    %inv;
    %store/vec4 v0x55565d21cf20_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55565d219c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55565d21b5c0_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x55565d21e880_0;
    %ix/getv 4, v0x55565d219d50_0;
    %shiftl 4;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x55565d21e880_0;
    %ix/getv 4, v0x55565d219d50_0;
    %shiftr 4;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x55565d21feb0_0;
    %load/vec4 v0x55565d21e880_0;
    %xor;
    %inv;
    %store/vec4 v0x55565d21b680_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55565d27d470;
T_7 ;
    %wait E_0x55565d1f9300;
    %vpi_call 14 23 "$readmemh", "./programa/datamem.mem", v0x55565d27dd20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x55565d27d470;
T_8 ;
    %wait E_0x55565d0fb220;
    %load/vec4 v0x55565d27df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55565d27e0f0_0;
    %load/vec4 v0x55565d27db50_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55565d27dd20, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55565d1a0140;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x55565d284c00_0;
    %inv;
    %store/vec4 v0x55565d284c00_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55565d1a0140;
T_10 ;
    %vpi_call 2 18 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55565d1a0140 {0 0 0};
    %vpi_call 2 21 "$monitor", "Valor em V0: %d", v0x55565d284af0_0 {0 0 0};
    %vpi_call 2 22 "$monitor", "Valor em A0: %d", v0x55565d2849c0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55565d284ca0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55565d284ca0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55565d27dd20, v0x55565d284ca0_0 > {0 0 0};
    %load/vec4 v0x55565d284ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55565d284ca0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55565d284ca0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x55565d284ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55565d281260, v0x55565d284ca0_0 > {0 0 0};
    %load/vec4 v0x55565d284ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55565d284ca0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d284c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55565d284d60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55565d284d60_0, 0, 1;
    %delay 5, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55565d27c4c0, 4;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 42 "$display", "Memoria de instrucoes nao inicializada!" {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
T_10.4 ;
    %delay 2000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55565d1a0140;
T_11 ;
    %wait E_0x55565d0fb220;
    %load/vec4 v0x55565d284af0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 53 "$display", "valor final em A0 (posi\303\247\303\243o no Array): %d", v0x55565d2849c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "MIPS.v";
    "./ULA/alu_32.v";
    "./ULA/full_adder_32bit.v";
    "./ULA/full_adder_8bit.v";
    "./ULA/full_adder_1bit.v";
    "./MuxesEtc/mux_32.v";
    "./ULA/ALUControl.v";
    "./MuxesEtc/shift_left_32bit.v";
    "./ControleEFluxo/control.v";
    "./Memoria/instruction_memory.v";
    "./ControleEFluxo/jump_solver.v";
    "./Memoria/memory.v";
    "./ControleEFluxo/PC.v";
    "./MuxesEtc/mux_5_x3.v";
    "./Memoria/registers.v";
    "./MuxesEtc/shift_left_26bit.v";
    "./MuxesEtc/signal_extender.v";
    "./MuxesEtc/mux_5.v";
