Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Fri Apr 11 09:02:49 2014
| Host         : XDAT20 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 28 register/latch pins with no clock driven by: Buffer_apb_map/apbo_reg[prdata][28]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_map/apbo_reg[prdata][2]_i_2/O and possible clock pin by: apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[0][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[100][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[101][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[102][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[103][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[104][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[105][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[106][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[107][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[108][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[109][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[10][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[110][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[111][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[112][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[113][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[114][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[115][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[116][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[117][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[118][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[119][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[11][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[120][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[121][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[122][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[123][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[124][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[125][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[126][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[127][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[12][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[13][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[14][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[15][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[16][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[17][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[18][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[19][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[1][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[20][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[21][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[22][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[23][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[24][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[25][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[26][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[27][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[28][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[29][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[2][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[30][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[31][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[32][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[33][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[34][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[35][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[36][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[37][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[38][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[39][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[3][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[40][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[41][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[42][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[43][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[44][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[45][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[46][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[47][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[48][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[49][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[4][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[50][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[51][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[52][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[53][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[54][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[55][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[56][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[57][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[58][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[59][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[5][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[60][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[61][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[62][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[63][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[64][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[65][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[66][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[67][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[68][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[69][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[6][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[70][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[71][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[72][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[73][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[74][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[75][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[76][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[77][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[78][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[79][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[7][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[80][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[81][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[82][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[83][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[84][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[85][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[86][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[87][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[88][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[89][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[8][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[90][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[91][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[92][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[93][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[94][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[95][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[96][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[97][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[98][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[99][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/circ_buffer_reg[9][13]_i_1__0/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q XADC_component/XADC_component/U0/DRDY 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_map/circular_buffer_comp/empty_reg_i_2__0/O and possible clock pin by: Buffer_apb_map/process_signals_reg[output_select]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/output_sample_reg[28]_i_2/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/empty_reg/Q Buffer_apb_map/circular_buffer_comp/full_reg/Q Buffer_apb_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_map/circular_buffer_comp/head_reg[7]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[0]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[1]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[2]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[3]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[4]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[5]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[6]/Q Buffer_apb_map/circular_buffer_comp/tail_reg[7]/Q Buffer_apb_map/process_signals_reg[output_select]/Q XADC_component/XADC_component/U0/DRDY 
 There are 8 register/latch pins with no clock driven by: Buffer_apb_map/circular_buffer_comp/tail_reg[7]_i_2/O and possible clock pin by: Buffer_apb_map/circular_buffer_comp/full_reg/Q Buffer_apb_map/process_signals_reg[output_select]/Q XADC_component/XADC_component/U0/DRDY 
 There are 15 register/latch pins with no clock driven by: Buffer_apb_map/process_signals_reg[output_select]/Q and possible clock pin by: Buffer_apb_map/process_signals_reg[output_select]/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[0]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[9]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[1]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[10]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[2]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[11]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[3]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[12]/Q rst0/async.rstoutl_reg/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/PWM_sample_reg[4]_LDC_i_1/O and possible clock pin by: Buffer_apb_out_map/sample_pwm_reg[13]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[0][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[108][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[10][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[114][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[11][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[12][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[13][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[1][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[2][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[3][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[4][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[5][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[6][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[7][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[8][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/circ_buffer_reg[9][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q 
 There is 1 register/latch pin with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/empty_reg_i_2/O and possible clock pin by: Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q Buffer_apb_out_map/process_signals_reg[output_select]/Q 
 There are 7 register/latch pins with no clock driven by: Buffer_apb_out_map/circular_buffer_comp/tail_reg[6]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/empty_reg/Q Buffer_apb_out_map/process_signals_reg[output_select]/Q 
 There are 5 register/latch pins with no clock driven by: Buffer_apb_out_map/process_signals_reg[output_select]/Q and possible clock pin by: Buffer_apb_out_map/process_signals_reg[output_select]/Q 
 There are 10 register/latch pins with no clock driven by: XADC_component/XADC_component/U0/DRDY and possible clock pin by: XADC_component/XADC_component/U0/DRDY 
 There are 117 register/latch pins with no clock driven by: ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/buf2.buf/O and possible clock pin by: ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK 
 There is 1 register/latch pin with no clock driven by: apb0/apb_signals_reg[input_irq]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 11 register/latch pins with no clock driven by: apb0/apb_signals_reg[input_sample][28]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 8 register/latch pins with no clock driven by: apb0/apb_signals_reg[output_select]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There is 1 register/latch pin with no clock driven by: circ_buffer_reg[0][13]_i_3/O and possible clock pin by: rst0/async.rstoutl_reg/Q 
 There are 8 register/latch pins with no clock driven by: full_reg_i_2__0/O and possible clock pin by: Buffer_apb_out_map/process_signals_reg[input_irq]/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[100][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[101][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[102][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[103][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[104][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[105][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[106][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[107][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[109][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[110][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[111][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[112][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[113][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[115][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[116][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[117][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[118][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[119][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[120][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[121][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[122][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[123][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[124][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[125][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[126][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[127][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[14][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[15][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[16][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[17][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[18][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[19][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[20][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[21][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[22][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[23][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[24][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[25][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[26][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[27][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[28][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[29][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[30][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[31][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[32][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[33][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[34][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[35][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[36][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[37][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[38][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[39][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[40][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[41][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[42][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[43][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[44][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[45][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[46][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[47][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[48][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[49][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[50][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[51][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[52][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[53][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[54][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[55][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[56][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[57][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[58][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[59][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[60][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[61][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[62][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[63][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[64][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[65][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[66][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[67][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[68][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[69][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[70][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[71][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[72][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[73][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[74][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[75][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[76][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[77][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[78][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[79][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[80][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[81][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[82][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[83][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[84][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[85][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[86][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[87][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[88][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[89][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[90][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[91][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[92][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[93][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[94][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[95][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[96][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[97][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[98][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 5 register/latch pins with no clock driven by: rst0/circ_buffer_reg[99][13]_i_2/O and possible clock pin by: Buffer_apb_out_map/circular_buffer_comp/head_reg[0]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[1]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[2]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[3]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[4]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[5]/Q Buffer_apb_out_map/circular_buffer_comp/head_reg[6]/Q Buffer_apb_out_map/process_signals_reg[input_irq]/Q Buffer_apb_out_map/process_signals_reg[input_sample][0]/Q rst0/async.rstoutl_reg/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 2752 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 36 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 66 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 32 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0                 9816        0.091        0.000                      0                 9816        3.000        0.000                       0                  4700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.958        0.000                      0                   53        0.174        0.000                      0                   53        3.000        0.000                       0                    46  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      18.408        0.000                       0                     2  
  CLKOUT0_1         7.694        0.000                      0                 8894        0.091        0.000                      0                 8894        8.870        0.000                       0                  4308  
  CLKOUT1          12.824        0.000                      0                  697        0.121        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     sys_clk_pin         4.643        0.000                      0                   10        1.175        0.000                      0                   10  
sys_clk_pin   CLKOUT0_1           4.780        0.000                      0                    2        0.779        0.000                      0                    2  
CLKOUT1       CLKOUT0_1           7.148        0.000                      0                  191        4.056        0.000                      0                  191  
CLKOUT0_1     CLKOUT1             0.200        0.000                      0                  103       14.503        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1               15.257        0.000                      0                   27        1.757        0.000                      0                   27  
**async_default**  CLKOUT0_1          CLKOUT1                  1.412        0.000                      0                    6       15.217        0.000                      0                    6  
**async_default**  CLKOUT0_1          sys_clk_pin              1.712        0.000                      0                   35        1.449        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 PWM_module/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_module/PWM_sample_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.976ns (32.432%)  route 2.033ns (67.568%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.364     4.360    PWM_module/clk_BUFG
    SLICE_X28Y112                                                     r  PWM_module/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.348     4.708 r  PWM_module/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.725     5.433    PWM_module/PWM_counter[1]
    SLICE_X29Y112        LUT2 (Prop_lut2_I1_O)        0.256     5.689 r  PWM_module/PWM_counter[6]_i_2/O
                         net (fo=2, routed)           0.361     6.050    PWM_module/n_0_PWM_counter[6]_i_2
    SLICE_X29Y112        LUT6 (Prop_lut6_I3_O)        0.267     6.317 r  PWM_module/PWM_sample[4]_P_i_1/O
                         net (fo=10, routed)          0.947     7.264    PWM_module/n_0_PWM_sample[4]_P_i_1
    SLICE_X29Y115        LUT3 (Prop_lut3_I1_O)        0.105     7.369 r  PWM_module/PWM_sample[3]_C_i_1/O
                         net (fo=1, routed)           0.000     7.369    PWM_module/n_0_PWM_sample[3]_C_i_1
    SLICE_X29Y115        FDCE                                         r  PWM_module/PWM_sample_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.251    14.095    PWM_module/clk_BUFG
    SLICE_X29Y115                                                     r  PWM_module/PWM_sample_reg[3]_C/C
                         clock pessimism              0.235    14.330    
                         clock uncertainty           -0.035    14.295    
    SLICE_X29Y115        FDCE (Setup_fdce_C_D)        0.033    14.328    PWM_module/PWM_sample_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  6.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PWM_module/PWM_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_module/PWM_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.616%)  route 0.093ns (33.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.563     1.396    PWM_module/clk_BUFG
    SLICE_X28Y112                                                     r  PWM_module/PWM_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.141     1.537 r  PWM_module/PWM_counter_reg[3]/Q
                         net (fo=7, routed)           0.093     1.631    PWM_module/PWM_counter[3]
    SLICE_X29Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.676 r  PWM_module/PWM_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.676    PWM_module/n_0_PWM_counter[5]_i_1
    SLICE_X29Y112        FDCE                                         r  PWM_module/PWM_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.901    PWM_module/clk_BUFG
    SLICE_X29Y112                                                     r  PWM_module/PWM_counter_reg[5]/C
                         clock pessimism             -0.491     1.409    
    SLICE_X29Y112        FDCE (Hold_fdce_C_D)         0.092     1.501    PWM_module/PWM_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     10.000  6.000   XADC_X0Y0       XADC_component/XADC_component/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][result][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 1.662ns (14.288%)  route 9.970ns (85.712%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 27.431 - 20.000 ) 
    Source Clock Delay      (SCD):    7.885ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.449     7.885    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X76Y97                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][result][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.433     8.318 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][result][1]/Q
                         net (fo=8, routed)           1.904    10.222    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r_reg[x][result][1]
    SLICE_X55Y99         LUT6 (Prop_lut6_I0_O)        0.105    10.327 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][1]_i_2/O
                         net (fo=1, routed)           0.434    10.762    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[tt][1]_i_2
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.105    10.867 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][1]_i_1/O
                         net (fo=8, routed)           0.724    11.590    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[tt][1]_i_1
    SLICE_X53Y102        LUT6 (Prop_lut6_I2_O)        0.105    11.695 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[err]_i_5/O
                         net (fo=2, routed)           0.121    11.817    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[err]_i_5
    SLICE_X53Y102        LUT5 (Prop_lut5_I4_O)        0.105    11.922 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][11]_i_23/O
                         net (fo=1, routed)           0.490    12.411    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][11]_i_23
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.105    12.516 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][11]_i_14/O
                         net (fo=1, routed)           1.229    13.746    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][11]_i_14
    SLICE_X66Y92         LUT6 (Prop_lut6_I5_O)        0.105    13.851 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][11]_i_4/O
                         net (fo=26, routed)          1.546    15.397    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][11]_i_4
    SLICE_X60Y103        LUT6 (Prop_lut6_I2_O)        0.105    15.502 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][7]_i_1/O
                         net (fo=2, routed)           0.783    16.285    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[f][pc][7]_i_1
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.125    16.410 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a9.x[0].r_i_49/O
                         net (fo=1, routed)           0.378    16.788    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/ici[rpc][5]
    SLICE_X55Y107        LUT6 (Prop_lut6_I3_O)        0.264    17.052 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_40/O
                         net (fo=1, routed)           0.352    17.404    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/taddr[7]
    SLICE_X56Y107        LUT5 (Prop_lut5_I3_O)        0.105    17.509 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_30/O
                         net (fo=10, routed)          2.008    19.517    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/ADDR[5]
    RAMB18_X2Y49         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.347    27.431    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/I1
    RAMB18_X2Y49                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r/CLKARDCLK
                         clock pessimism              0.352    27.783    
                         clock uncertainty           -0.082    27.701    
    RAMB18_X2Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    27.211    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
  -------------------------------------------------------------------
                         required time                         27.211    
                         arrival time                         -19.517    
  -------------------------------------------------------------------
                         slack                                  7.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.491%)  route 0.293ns (67.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.561     2.762    eth0.e1/m100.u0/ethc0/I2
    SLICE_X44Y112                                                     r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141     2.903 r  eth0.e1/m100.u0/ethc0/r_reg[rfwpnt][1]/Q
                         net (fo=49, routed)          0.293     3.196    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/ADDRD1
    SLICE_X46Y112        RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.828     3.599    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/WCLK
    SLICE_X46Y112                                                     r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.802     2.796    
    SLICE_X46Y112        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.105    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -3.105    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     20.000  17.830   RAMB36_X0Y24    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130     10.000  8.870    SLICE_X46Y110   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     10.000  8.870    SLICE_X46Y113   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       12.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/S
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        6.518ns  (logic 0.484ns (7.426%)  route 6.034ns (92.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.920ns = ( 31.920 - 25.000 ) 
    Source Clock Delay      (SCD):    7.401ns = ( 12.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  IBUF/O
                         net (fo=1, routed)           1.502     7.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.427     9.422    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.382    12.401    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/CLK
    SLICE_X28Y89                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.379    12.780 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/rstout_reg/Q
                         net (fo=25, routed)          1.780    14.560    eth0.e1/m100.u0/tx_rmii1.tx0/rstout
    SLICE_X7Y84          LUT1 (Prop_lut1_I0_O)        0.105    14.665 r  eth0.e1/m100.u0/FSM_onehot_r[def_state][5]_i_1/O
                         net (fo=95, routed)          4.254    18.919    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I1[0]
    SLICE_X58Y128        FDSE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    26.347 r  IBUF/O
                         net (fo=1, routed)           1.420    27.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.321    29.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    30.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.685 r  bufgclk45/O
                         net (fo=343, routed)         1.235    31.920    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X58Y128                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
                         clock pessimism              0.334    32.254    
                         clock uncertainty           -0.089    32.165    
    SLICE_X58Y128        FDSE (Setup_fdse_C_S)       -0.423    31.742    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]
  -------------------------------------------------------------------
                         required time                         31.742    
                         arrival time                         -18.919    
  -------------------------------------------------------------------
                         slack                                 12.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][31]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.519ns  (logic 0.290ns (55.846%)  route 0.229ns (44.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 8.355 - 5.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 7.529 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=1, routed)           0.558     5.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.563     6.396    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.547     7.529    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X52Y125                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.128     7.657 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][31]/Q
                         net (fo=3, routed)           0.229     7.886    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/d[31]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     8.048 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][15]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.048    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/plusOp[15]
    SLICE_X50Y126        FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.816     8.355    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X50Y126                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][15]/C
                         clock pessimism             -0.562     7.793    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.134     7.927    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[lentype][15]
  -------------------------------------------------------------------
                         required time                         -7.927    
                         arrival time                           8.048    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y3   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X55Y128   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[byte_count][10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X2Y117    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[cnt][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 Buffer_apb_out_map/sample_pwm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_sample_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.538ns (32.433%)  route 1.121ns (67.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    7.797ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.360     7.797    Buffer_apb_out_map/I138
    SLICE_X12Y121                                                     r  Buffer_apb_out_map/sample_pwm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.433     8.230 r  Buffer_apb_out_map/sample_pwm_reg[9]/Q
                         net (fo=4, routed)           1.121     9.350    PWM_module/Q[0]
    SLICE_X32Y112        LUT3 (Prop_lut3_I0_O)        0.105     9.455 r  PWM_module/PWM_sample[0]_C_i_1/O
                         net (fo=1, routed)           0.000     9.455    PWM_module/n_0_PWM_sample[0]_C_i_1
    SLICE_X32Y112        FDCE                                         r  PWM_module/PWM_sample_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.253    14.097    PWM_module/clk_BUFG
    SLICE_X32Y112                                                     r  PWM_module/PWM_sample_reg[0]_C/C
                         clock pessimism              0.152    14.249    
                         clock uncertainty           -0.180    14.068    
    SLICE_X32Y112        FDCE (Setup_fdce_C_D)        0.030    14.098    PWM_module/PWM_sample_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  4.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 Buffer_apb_out_map/sample_pwm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_sample_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.385%)  route 0.184ns (56.615%))
  Logic Levels:           0  
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.563     2.764    Buffer_apb_out_map/I138
    SLICE_X31Y114                                                     r  Buffer_apb_out_map/sample_pwm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141     2.905 r  Buffer_apb_out_map/sample_pwm_reg[13]/Q
                         net (fo=4, routed)           0.184     3.089    PWM_module/Q[4]
    SLICE_X31Y113        FDPE                                         r  PWM_module/PWM_sample_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.900    PWM_module/clk_BUFG
    SLICE_X31Y113                                                     r  PWM_module/PWM_sample_reg[4]_P/C
                         clock pessimism             -0.235     1.664    
                         clock uncertainty            0.180     1.844    
    SLICE_X31Y113        FDPE (Hold_fdpe_C_D)         0.070     1.914    PWM_module/PWM_sample_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  1.175    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 XADC_component/XADC_component/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buffer_apb_map/apb_signals_reg[output_ready]__0/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.215ns  (logic 2.068ns (25.174%)  route 6.147ns (74.826%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        3.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.338ns = ( 27.338 - 20.000 ) 
    Source Clock Delay      (SCD):    4.345ns = ( 14.345 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413    11.413 r  IBUF/O
                         net (fo=1, routed)           1.502    12.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    12.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.349    14.345    XADC_component/XADC_component/dclk_in
    XADC_X0Y0                                                         r  XADC_component/XADC_component/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.852    15.197 r  XADC_component/XADC_component/U0/DRDY
                         net (fo=185, routed)         2.837    18.034    Buffer_apb_map/circular_buffer_comp/drdy
    SLICE_X26Y165        LUT6 (Prop_lut6_I4_O)        0.105    18.139 r  Buffer_apb_map/circular_buffer_comp/output_sample_reg[14]_i_7/O
                         net (fo=29, routed)          1.446    19.585    Buffer_apb_map/circular_buffer_comp/n_0_output_sample_reg[14]_i_7
    SLICE_X29Y163        LUT6 (Prop_lut6_I3_O)        0.105    19.690 r  Buffer_apb_map/circular_buffer_comp/empty_reg_i_17/O
                         net (fo=1, routed)           0.000    19.690    Buffer_apb_map/circular_buffer_comp/n_0_empty_reg_i_17
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.147 r  Buffer_apb_map/circular_buffer_comp/empty_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.147    Buffer_apb_map/circular_buffer_comp/n_0_empty_reg_i_11
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.245 r  Buffer_apb_map/circular_buffer_comp/empty_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.245    Buffer_apb_map/circular_buffer_comp/n_0_empty_reg_i_8
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    20.435 f  Buffer_apb_map/circular_buffer_comp/empty_reg_i_5/CO[2]
                         net (fo=33, routed)          1.864    22.299    Buffer_apb_map/circular_buffer_comp/empty2__0
    SLICE_X39Y140        LUT4 (Prop_lut4_I1_O)        0.261    22.560 r  Buffer_apb_map/circular_buffer_comp/apb_signals[output_ready]_i_1/O
                         net (fo=1, routed)           0.000    22.560    Buffer_apb_map/output_ready
    SLICE_X39Y140        FDRE                                         r  Buffer_apb_map/apb_signals_reg[output_ready]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.254    27.338    Buffer_apb_map/I2
    SLICE_X39Y140                                                     r  Buffer_apb_map/apb_signals_reg[output_ready]__0/C
                         clock pessimism              0.152    27.490    
                         clock uncertainty           -0.180    27.310    
    SLICE_X39Y140        FDRE (Setup_fdre_C_D)        0.030    27.340    Buffer_apb_map/apb_signals_reg[output_ready]__0
  -------------------------------------------------------------------
                         required time                         27.340    
                         arrival time                         -22.560    
  -------------------------------------------------------------------
                         slack                                  4.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 XADC_component/XADC_component/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Buffer_apb_out_map/process_signals_reg[output_select]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.256ns (8.517%)  route 2.750ns (91.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.386    XADC_component/XADC_component/dclk_in
    XADC_X0Y0                                                         r  XADC_component/XADC_component/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.642 r  XADC_component/XADC_component/U0/DRDY
                         net (fo=185, routed)         2.750     4.392    Buffer_apb_out_map/drdy
    SLICE_X15Y127        FDCE                                         r  Buffer_apb_out_map/process_signals_reg[output_select]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.828     3.599    Buffer_apb_out_map/I138
    SLICE_X15Y127                                                     r  Buffer_apb_out_map/process_signals_reg[output_select]/C
                         clock pessimism             -0.235     3.363    
                         clock uncertainty            0.180     3.543    
    SLICE_X15Y127        FDCE (Hold_fdce_C_D)         0.070     3.613    Buffer_apb_out_map/process_signals_reg[output_select]
  -------------------------------------------------------------------
                         required time                         -3.613    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  0.779    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.068ns  (logic 1.764ns (24.959%)  route 5.304ns (75.041%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 27.379 - 20.000 ) 
    Source Clock Delay      (SCD):    7.364ns = ( 12.364 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  IBUF/O
                         net (fo=1, routed)           1.502     7.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.427     9.422    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.345    12.364    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X51Y121                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.379    12.743 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/Q
                         net (fo=14, routed)          2.694    15.437    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[20]
    SLICE_X13Y119        LUT6 (Prop_lut6_I1_O)        0.105    15.542 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    15.542    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[nak]_i_10
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    15.982 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.982    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[nak]_i_5
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.198 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=39, routed)          0.403    16.601    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O3[0]
    SLICE_X12Y119        LUT6 (Prop_lut6_I0_O)        0.309    16.910 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_98__0/O
                         net (fo=4, routed)           0.695    17.606    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_98__0
    SLICE_X28Y119        LUT5 (Prop_lut5_I2_O)        0.105    17.711 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_73/O
                         net (fo=1, routed)           0.523    18.233    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_73
    SLICE_X28Y119        LUT5 (Prop_lut5_I1_O)        0.105    18.338 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_37__0/O
                         net (fo=1, routed)           0.233    18.571    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_37__0
    SLICE_X28Y118        LUT6 (Prop_lut6_I5_O)        0.105    18.676 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_9__3/O
                         net (fo=1, routed)           0.756    19.432    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/O95[8]
    RAMB36_X0Y23         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.295    27.379    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/I2
    RAMB36_X0Y23                                                      r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.152    27.531    
                         clock uncertainty           -0.310    27.221    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.641    26.580    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         26.580    
                         arrival time                         -19.432    
  -------------------------------------------------------------------
                         slack                                  7.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.536ns = ( 7.536 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=1, routed)           0.558     5.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.563     6.396    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.554     7.536    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CLK
    SLICE_X49Y119                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     7.677 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[sync_start]/Q
                         net (fo=2, routed)           0.092     7.769    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rxo[start]
    SLICE_X48Y119        LUT3 (Prop_lut3_I0_O)        0.045     7.814 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxstart][0]_i_1/O
                         net (fo=1, routed)           0.000     7.814    eth0.e1/m100.u0/ethc0/rin[rxstart][0]
    SLICE_X48Y119        FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.822     3.593    eth0.e1/m100.u0/ethc0/I2
    SLICE_X48Y119                                                     r  eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]/C
                         clock pessimism             -0.235     3.357    
                         clock uncertainty            0.310     3.667    
    SLICE_X48Y119        FDRE (Hold_fdre_C_D)         0.091     3.758    eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           7.814    
  -------------------------------------------------------------------
                         slack                                  4.056    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.511ns (42.272%)  route 2.064ns (57.729%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.960ns = ( 11.960 - 5.000 ) 
    Source Clock Delay      (SCD):    7.891ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.455     7.891    eth0.e1/m100.u0/ethc0/I2
    SLICE_X7Y94                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.379     8.270 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/Q
                         net (fo=10, routed)          0.309     8.579    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I7[4]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.105     8.684 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_13/O
                         net (fo=1, routed)           0.464     9.148    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][8]_i_13
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.105     9.253 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     9.253    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][8]_i_7
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.710 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_4/CO[3]
                         net (fo=7, routed)           0.360    10.070    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][8]_i_4
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.360    10.430 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_13/O
                         net (fo=4, routed)           0.494    10.923    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_13
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.105    11.028 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1/O
                         net (fo=32, routed)          0.437    11.466    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1
    SLICE_X8Y87          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  IBUF/O
                         net (fo=1, routed)           1.420     7.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.321     9.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.275    11.960    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X8Y87                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/C
                         clock pessimism              0.152    12.112    
                         clock uncertainty           -0.310    11.802    
    SLICE_X8Y87          FDRE (Setup_fdre_C_CE)      -0.136    11.666    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]
  -------------------------------------------------------------------
                         required time                         11.666    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.503ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][16]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][16]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 8.378 - 5.000 ) 
    Source Clock Delay      (SCD):    2.770ns = ( 22.770 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=1, routed)           0.558    20.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.629    21.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.569    22.770    eth0.e1/m100.u0/ethc0/I2
    SLICE_X9Y85                                                       r  eth0.e1/m100.u0/ethc0/r_reg[txdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141    22.911 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][16]/Q
                         net (fo=1, routed)           0.110    23.022    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[16]
    SLICE_X9Y86          FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.839     8.378    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/CLK
    SLICE_X9Y86                                                       r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][16]/C
                         clock pessimism             -0.235     8.143    
                         clock uncertainty            0.310     8.452    
    SLICE_X9Y86          FDRE (Hold_fdre_C_D)         0.066     8.518    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][16]
  -------------------------------------------------------------------
                         required time                         -8.518    
                         arrival time                          23.022    
  -------------------------------------------------------------------
                         slack                                 14.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.257ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Buffer_apb_map/process_signals_reg[chunk][5]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.565ns (13.204%)  route 3.714ns (86.796%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.486ns = ( 27.486 - 20.000 ) 
    Source Clock Delay      (SCD):    7.890ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.454     7.890    rst0/I1
    SLICE_X0Y88                                                       r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.379     8.269 r  rst0/async.rstoutl_reg/Q
                         net (fo=454, routed)         1.578     9.847    rst0/O1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.952 f  rst0/circ_buffer_reg[0][13]_i_8/O
                         net (fo=1, routed)           0.467    10.419    n_142_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    10.500 f  circ_buffer_reg[0][13]_i_3/O
                         net (fo=990, routed)         1.669    12.169    Buffer_apb_map/AR[0]
    SLICE_X36Y179        FDCE                                         f  Buffer_apb_map/process_signals_reg[chunk][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.402    27.486    Buffer_apb_map/I2
    SLICE_X36Y179                                                     r  Buffer_apb_map/process_signals_reg[chunk][5]/C
                         clock pessimism              0.352    27.838    
                         clock uncertainty           -0.082    27.757    
    SLICE_X36Y179        FDCE (Recov_fdce_C_CLR)     -0.331    27.426    Buffer_apb_map/process_signals_reg[chunk][5]
  -------------------------------------------------------------------
                         required time                         27.426    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 15.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Buffer_apb_map/process_signals_reg[chunk][2]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.212ns (10.589%)  route 1.790ns (89.411%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.600     2.801    rst0/I1
    SLICE_X0Y88                                                       r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     2.942 r  rst0/async.rstoutl_reg/Q
                         net (fo=454, routed)         0.886     3.828    rst0/O1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     3.873 f  rst0/circ_buffer_reg[0][13]_i_8/O
                         net (fo=1, routed)           0.205     4.078    n_142_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.104 f  circ_buffer_reg[0][13]_i_3/O
                         net (fo=990, routed)         0.699     4.803    Buffer_apb_map/AR[0]
    SLICE_X46Y183        FDCE                                         f  Buffer_apb_map/process_signals_reg[chunk][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.912     3.682    Buffer_apb_map/I2
    SLICE_X46Y183                                                     r  Buffer_apb_map/process_signals_reg[chunk][2]/C
                         clock pessimism             -0.568     3.114    
    SLICE_X46Y183        FDCE (Remov_fdce_C_CLR)     -0.067     3.047    Buffer_apb_map/process_signals_reg[chunk][2]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           4.803    
  -------------------------------------------------------------------
                         slack                                  1.757    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.484ns (22.354%)  route 1.681ns (77.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.956ns = ( 11.956 - 5.000 ) 
    Source Clock Delay      (SCD):    7.890ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.454     7.890    rst0/I1
    SLICE_X0Y88                                                       r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.379     8.269 r  rst0/async.rstoutl_reg/Q
                         net (fo=454, routed)         1.147     9.416    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I77
    SLICE_X28Y93         LUT2 (Prop_lut2_I1_O)        0.105     9.521 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.534    10.055    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]
    SLICE_X28Y89         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  IBUF/O
                         net (fo=1, routed)           1.420     7.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.321     9.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.271    11.956    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/CLK
    SLICE_X28Y89                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.152    12.108    
                         clock uncertainty           -0.310    11.798    
    SLICE_X28Y89         FDCE (Recov_fdce_C_CLR)     -0.331    11.467    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.217ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.769%)  route 0.602ns (74.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 8.378 - 5.000 ) 
    Source Clock Delay      (SCD):    2.766ns = ( 22.766 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=1, routed)           0.558    20.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.629    21.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.565    22.766    eth0.e1/m100.u0/ethc0/I2
    SLICE_X38Y100                                                     r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164    22.930 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=59, routed)          0.355    23.285    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I27
    SLICE_X28Y93         LUT2 (Prop_lut2_I0_O)        0.045    23.330 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.247    23.577    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X28Y90         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.839     8.378    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/CLK
    SLICE_X28Y90                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.143    
                         clock uncertainty            0.310     8.452    
    SLICE_X28Y90         FDCE (Remov_fdce_C_CLR)     -0.092     8.360    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.360    
                         arrival time                          23.577    
  -------------------------------------------------------------------
                         slack                                 15.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.565ns (13.660%)  route 3.571ns (86.340%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    7.890ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        1.454     7.890    rst0/I1
    SLICE_X0Y88                                                       r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.379     8.269 r  rst0/async.rstoutl_reg/Q
                         net (fo=454, routed)         1.578     9.847    rst0/O1
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     9.952 f  rst0/circ_buffer_reg[0][13]_i_8/O
                         net (fo=1, routed)           0.467    10.419    n_142_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    10.500 f  circ_buffer_reg[0][13]_i_3/O
                         net (fo=990, routed)         1.526    12.026    PWM_module/AR[0]
    SLICE_X28Y112        FDCE                                         f  PWM_module/PWM_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=38, routed)          1.254    14.098    PWM_module/clk_BUFG
    SLICE_X28Y112                                                     r  PWM_module/PWM_counter_reg[0]/C
                         clock pessimism              0.152    14.250    
                         clock uncertainty           -0.180    14.069    
    SLICE_X28Y112        FDCE (Recov_fdce_C_CLR)     -0.331    13.738    PWM_module/PWM_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  1.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 Buffer_apb_out_map/sample_pwm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_module/PWM_sample_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.899%)  route 0.248ns (57.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4306, routed)        0.563     2.764    Buffer_apb_out_map/I138
    SLICE_X31Y114                                                     r  Buffer_apb_out_map/sample_pwm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141     2.905 f  Buffer_apb_out_map/sample_pwm_reg[13]/Q
                         net (fo=4, routed)           0.121     3.027    Buffer_apb_out_map/sample_pwm[4]
    SLICE_X31Y113        LUT2 (Prop_lut2_I0_O)        0.045     3.072 f  Buffer_apb_out_map/PWM_sample_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.126     3.198    PWM_module/I1
    SLICE_X31Y113        FDPE                                         f  PWM_module/PWM_sample_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.900    PWM_module/clk_BUFG
    SLICE_X31Y113                                                     r  PWM_module/PWM_sample_reg[4]_P/C
                         clock pessimism             -0.235     1.664    
                         clock uncertainty            0.180     1.844    
    SLICE_X31Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.749    PWM_module/PWM_sample_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  1.449    





