---
layout: default
title: SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨ï¼ˆéƒ¨é–€åˆ¥è©³ç´°ç‰ˆï¼‰
---

---

# ğŸ—“ï¸ SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨ï¼ˆéƒ¨é–€åˆ¥è©³ç´°ç‰ˆï¼‰  
**SystemDK Development Schedule by Division**

---

## ğŸ“… éƒ¨é–€åˆ¥ãƒ»é€±å˜ä½ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«è¡¨  
*Weekly Schedule by Division*

| é€± / Week | è¨­è¨ˆéƒ¨ / *Design*        | åˆ¶å¾¡éƒ¨ / *Control*          | CADéƒ¨ / *CAD & Layout*    | FABéƒ¨ / *Fabrication*     | è©•ä¾¡éƒ¨ / *Evaluation*        |
|-----------|--------------------------|-----------------------------|---------------------------|---------------------------|-------------------------------|
| 1â€“2       | ä»•æ§˜ç­–å®šãƒ»å…¨ä½“ãƒ–ãƒ­ãƒƒã‚¯å›³ <br>*Specification & Block Diagram* | FSMä»•æ§˜æ•´ç† <br>*FSM Specification* | EDAãƒ•ãƒ­ãƒ¼æº–å‚™ <br>*EDA Flow Setup* |                           | è©•ä¾¡è¦æ±‚å®šç¾© <br>*Evaluation Requirements* |
| 3â€“4       | ã‚¢ãƒ¼ã‚­å®šç¾©ãƒ»I/Fè¨­è¨ˆ <br>*Architecture & I/F Design* | PIDãƒ¢ãƒ‡ãƒ«è¨­è¨ˆ <br>*PID Model Design* | Floorplanæ¤œè¨ <br>*Floorplan Study* |                           | åˆæœŸè©•ä¾¡è¨ˆç”» <br>*Initial Evaluation Plan* |
| 5â€“6       | ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šï¼ˆIPå€™è£œï¼‰ <br>*Module/IP Candidate Selection* | LLM I/Oä»•æ§˜åŒ– <br>*LLM I/O Definition* | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãƒ«ãƒ¼ãƒ«æº–å‚™ <br>*Layout Rule Prep* |                           | FPGAæ¤œè¨¼è¨ˆç”» <br>*FPGA Validation Plan* |
| 7â€“8       | RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³ä½œæˆ <br>*RTL Skeleton* | FSM+PIDçµ±åˆè¨­è¨ˆ <br>*FSM+PID Integration* | é…ç½®é…ç·šãƒ«ãƒ¼ãƒ«ä½œæˆ <br>*P&R Rule Setup* |                           | FPGAç’°å¢ƒã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ— <br>*FPGA Environment Setup* |
| 9â€“10      | RTLè©³ç´°åŒ– <br>*RTL Detailing* | FPGAãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒæ§‹ç¯‰ <br>*FPGA Testbench* | P&Rãƒ„ãƒ¼ãƒ«ãƒ•ãƒ­ãƒ¼ç¢ºèª <br>*P&R Flow Check* |                           | FPGAåˆæœŸæ¤œè¨¼ <br>*Initial FPGA Validation* |
| 11â€“12     | RTLãƒ¬ãƒ“ãƒ¥ãƒ¼ãƒ»ä¿®æ­£ <br>*RTL Review & Fix* | LLMçµ±åˆã‚·ãƒŠãƒªã‚ª <br>*LLM Integration Scenario* | Floorplanå›ºå®š <br>*Floorplan Freeze* |                           | RTLæ¤œè¨¼ <br>*RTL Verification* |
| 13â€“14     | RTLå®Œæˆç‰ˆ <br>*RTL Final Version* | åˆ¶å¾¡çµ±åˆãƒ‡ãƒãƒƒã‚° <br>*Control Integration Debug* | Placement/Routeå®Ÿæ–½ <br>*Placement & Routing* |                           | ç‰©ç†è¨­è¨ˆæ¤œè¨¼ï¼ˆDRC/LVSæ”¯æ´ï¼‰ <br>*Physical Design Check (DRC/LVS)* |
| 15â€“16     |                          |                             | GDSå‡ºåŠ› <br>*GDS Output*  | ãƒã‚¹ã‚¯å·¥ç¨‹æº–å‚™ <br>*Mask Process Prep* | Tape-outå‰ãƒ¬ãƒ“ãƒ¥ãƒ¼ <br>*Pre-Tapeout Review* |
| 17â€“18     |                          |                             |                           | ãƒã‚¹ã‚¯ä½œæˆ <br>*Mask Fabrication* |                           |
| 19â€“20     |                          |                             |                           | ICè©¦ä½œï¼ˆ1st Siliconï¼‰ <br>*First Silicon Prototype* | ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã€åˆæœŸè©•ä¾¡ <br>*Wafer Test & Initial Eval* |
| 21â€“22     | IPå†è¨­è¨ˆã€æ”¹å–„ <br>*IP Redesign & Improvement* | åˆ¶å¾¡ç³»ä¿®æ­£ <br>*Control Fixes* | ECOãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¿®æ­£ <br>*ECO Layout Update* | IC 2ndè©¦ä½œæº–å‚™ <br>*Second Silicon Prep* | å†è©•ä¾¡ <br>*Re-Evaluation* |
| 23â€“24     | BR/IP/PKG DKåŒ– <br>*BR/IP/PKG DKization* |                             |                           | IC 2ndè©¦ä½œ <br>*Second Silicon* | å†ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆ <br>*Second Wafer Test* |
| 25â€“26     | IP/BR/PKG çµ±åˆ <br>*IP/BR/PKG Integration* |                             |                           |                           | è©•ä¾¡ãƒ»ã‚·ã‚¹ãƒ†ãƒ çµ±åˆæ”¯æ´ <br>*Evaluation & System Integration* |
| 27â€“28     | SystemDKæœ€çµ‚çµ±åˆ <br>*SystemDK Final Integration* |                             |                           |                           | æœ€çµ‚è©•ä¾¡ãƒ»å ±å‘Š <br>*Final Evaluation & Report* |

---

## ğŸ–¼ï¸ Mermaid ã‚¬ãƒ³ãƒˆãƒãƒ£ãƒ¼ãƒˆ  
*Mermaid Gantt Chart*

```mermaid
gantt
    title éƒ¨é–€åˆ¥ SystemDK é–‹ç™ºã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ« / *SystemDK Dev. Schedule by Division*
    dateFormat  YYYY-MM-DD
    axisFormat  %m/%d
    todayMarker stroke-width:2px,stroke:red,opacity:0.5

    section è¨­è¨ˆéƒ¨ / *Design*
    ä»•æ§˜ç­–å®šãƒ»ãƒ–ãƒ­ãƒƒã‚¯å›³ / *Specification & Block Diagram* :a1, 2025-09-01, 14d
    ã‚¢ãƒ¼ã‚­å®šç¾©ãƒ»I/Fè¨­è¨ˆ / *Architecture & I/F Design*      :a2, 2025-09-15, 14d
    ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š / *Module Selection*                   :a3, 2025-09-29, 14d
    RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³ / *RTL Skeleton*                        :a4, 2025-10-13, 14d
    RTLè©³ç´°åŒ– / *RTL Detailing*                           :a5, 2025-10-27, 14d
    RTLå®Œæˆãƒ»ãƒ¬ãƒ“ãƒ¥ãƒ¼ / *RTL Final & Review*              :a6, 2025-11-10, 28d
    BR/IP/PKG DKåŒ– / *BR/IP/PKG DKization*                :a7, 2026-02-02, 21d
    SystemDKæœ€çµ‚çµ±åˆ / *SystemDK Final Integration*       :a8, 2026-03-23, 14d

    section åˆ¶å¾¡éƒ¨ / *Control*
    FSMä»•æ§˜ãƒ»PIDè¨­è¨ˆ / *FSM & PID Design*                 :b1, 2025-09-15, 14d
    LLM I/Oä»•æ§˜ / *LLM I/O Definition*                    :b2, 2025-09-29, 14d
    FSM+PIDçµ±åˆ / *FSM+PID Integration*                   :b3, 2025-10-13, 14d
    FPGAãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / *FPGA Testbench*                   :b4, 2025-10-27, 14d
    LLMçµ±åˆãƒ»ãƒ‡ãƒãƒƒã‚° / *LLM Integration & Debug*         :b5, 2025-11-10, 14d

    section CADéƒ¨ / *CAD & Layout*
    EDAãƒ•ãƒ­ãƒ¼æº–å‚™ / *EDA Flow Setup*                      :c1, 2025-09-01, 14d
    Floorplanæ¤œè¨ / *Floorplan Study*                     :c2, 2025-09-15, 14d
    é…ç½®é…ç·šãƒ«ãƒ¼ãƒ«æº–å‚™ / *P&R Rule Prep*                  :c3, 2025-09-29, 14d
    Floorplanå›ºå®š / *Floorplan Freeze*                    :c4, 2025-11-10, 14d
    Placement & Route                                     :c5, 2025-11-24, 21d
    GDSå‡ºåŠ› / *GDS Output*                                :c6, 2025-12-15, 14d

    section FABéƒ¨ / *Fabrication*
    ãƒã‚¹ã‚¯å·¥ç¨‹æº–å‚™ / *Mask Process Prep*                  :d1, 2025-12-15, 14d
    ãƒã‚¹ã‚¯ä½œæˆ / *Mask Fabrication*                       :d2, 2026-01-05, 14d
    1st Siliconè©¦ä½œ / *First Silicon*                     :d3, 2026-01-19, 14d
    2nd Siliconè©¦ä½œ / *Second Silicon*                    :d4, 2026-02-16, 14d

    section è©•ä¾¡éƒ¨ / *Evaluation*
    è©•ä¾¡è¦æ±‚å®šç¾© / *Evaluation Requirements*              :e1, 2025-09-01, 14d
    åˆæœŸè©•ä¾¡è¨ˆç”» / *Initial Evaluation Plan*              :e2, 2025-09-15, 14d
    FPGAç’°å¢ƒæ§‹ç¯‰ãƒ»æ¤œè¨¼ / *FPGA Setup & Validation*        :e3, 2025-10-13, 28d
    RTL/ç‰©ç†è¨­è¨ˆæ¤œè¨¼ / *RTL/Physical Verification*        :e4, 2025-11-10, 28d
    1st Siliconè©•ä¾¡ / *First Silicon Eval*                :e5, 2026-01-19, 21d
    2nd Siliconè©•ä¾¡ / *Second Silicon Eval*               :e6, 2026-02-16, 21d
    æœ€çµ‚è©•ä¾¡ãƒ»å ±å‘Š / *Final Eval & Report*                :e7, 2026-03-23, 14d
```
