Warning (10268): Verilog HDL information at hit_unit.sv(104): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_unit.sv Line: 104
Warning (10268): Verilog HDL information at holes_hitUnitedBitMap.sv(47): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_hitUnitedBitMap.sv Line: 47
Warning (10268): Verilog HDL information at holes_graphicUnitedBitMap.sv(100): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_graphicUnitedBitMap.sv Line: 100
Warning (10268): Verilog HDL information at holes_mux.sv(48): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_mux.sv Line: 48
Warning (10268): Verilog HDL information at hit_ballBitMap.sv(88): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ballBitMap.sv Line: 88
Warning (10268): Verilog HDL information at game_controller.sv(94): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller.sv Line: 94
Warning (10268): Verilog HDL information at back_ground_drawSquare.sv(50): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_drawSquare.sv Line: 50
Warning (10268): Verilog HDL information at back_ground_draw.sv(38): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv Line: 38
Warning (10268): Verilog HDL information at up_counter.sv(22): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/up_counter.sv Line: 22
Warning (10268): Verilog HDL information at down_counter.sv(22): always construct contains both blocking and non-blocking assignments File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/down_counter.sv Line: 22
