//! **************************************************************************
// Written by: Map P.20131013 on Tue Mar 19 07:15:00 2024
//! **************************************************************************

SCHEMATIC START;
COMP "sdram_cs_n" LOCATE = SITE "P132" LEVEL 1;
COMP "sdram_we_n" LOCATE = SITE "P123" LEVEL 1;
COMP "clk_50m" LOCATE = SITE "P22" LEVEL 1;
COMP "sdram_ba<0>" LOCATE = SITE "P131" LEVEL 1;
COMP "sdram_ba<1>" LOCATE = SITE "P134" LEVEL 1;
COMP "sdram_dq<0>" LOCATE = SITE "P114" LEVEL 1;
COMP "sdram_dq<1>" LOCATE = SITE "P115" LEVEL 1;
COMP "sdram_dq<2>" LOCATE = SITE "P117" LEVEL 1;
COMP "sdram_dq<3>" LOCATE = SITE "P116" LEVEL 1;
COMP "sdram_dq<4>" LOCATE = SITE "P119" LEVEL 1;
COMP "sdram_dq<5>" LOCATE = SITE "P118" LEVEL 1;
COMP "sdram_dq<6>" LOCATE = SITE "P121" LEVEL 1;
COMP "sdram_dq<7>" LOCATE = SITE "P120" LEVEL 1;
COMP "sdram_dq<8>" LOCATE = SITE "P56" LEVEL 1;
COMP "sdram_dq<9>" LOCATE = SITE "P57" LEVEL 1;
COMP "rst_n" LOCATE = SITE "P27" LEVEL 1;
COMP "sdram_cas_n" LOCATE = SITE "P127" LEVEL 1;
COMP "sdram_ras_n" LOCATE = SITE "P126" LEVEL 1;
COMP "sdram_addr<0>" LOCATE = SITE "P138" LEVEL 1;
COMP "sdram_addr<1>" LOCATE = SITE "P137" LEVEL 1;
COMP "sdram_addr<2>" LOCATE = SITE "P140" LEVEL 1;
COMP "sdram_addr<3>" LOCATE = SITE "P139" LEVEL 1;
COMP "sdram_addr<4>" LOCATE = SITE "P40" LEVEL 1;
COMP "sdram_addr<5>" LOCATE = SITE "P41" LEVEL 1;
COMP "sdram_addr<6>" LOCATE = SITE "P43" LEVEL 1;
COMP "sdram_addr<7>" LOCATE = SITE "P44" LEVEL 1;
COMP "sdram_addr<8>" LOCATE = SITE "P45" LEVEL 1;
COMP "sdram_addr<9>" LOCATE = SITE "P46" LEVEL 1;
COMP "sdram_cke" LOCATE = SITE "P50" LEVEL 1;
COMP "sdram_clk" LOCATE = SITE "P51" LEVEL 1;
COMP "key1_n" LOCATE = SITE "P21" LEVEL 1;
COMP "sdram_dq<10>" LOCATE = SITE "P58" LEVEL 1;
COMP "sdram_dq<11>" LOCATE = SITE "P59" LEVEL 1;
COMP "sdram_dq<12>" LOCATE = SITE "P61" LEVEL 1;
COMP "sdram_dq<13>" LOCATE = SITE "P62" LEVEL 1;
COMP "sdram_dq<14>" LOCATE = SITE "P66" LEVEL 1;
COMP "sdram_dq<15>" LOCATE = SITE "P67" LEVEL 1;
COMP "sdram_dqm<0>" LOCATE = SITE "P124" LEVEL 1;
COMP "sdram_dqm<1>" LOCATE = SITE "P55" LEVEL 1;
COMP "sdram_addr<10>" LOCATE = SITE "P133" LEVEL 1;
COMP "sdram_addr<11>" LOCATE = SITE "P47" LEVEL 1;
COMP "sdram_addr<12>" LOCATE = SITE "P48" LEVEL 1;
PIN pll_0/clkout1_buf_pin<1> = BEL "pll_0/clkout1_buf" PINNAME O;
PIN "pll_0/clkout1_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN
        fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
TIMEGRP pll_0_clkout1 = BEL "commit" BEL "pll_0/clkout2_buf" BEL
        "sdram_core_0/cnt_200us_14" BEL "sdram_core_0/cnt_200us_13" BEL
        "sdram_core_0/cnt_200us_12" BEL "sdram_core_0/cnt_200us_11" BEL
        "sdram_core_0/cnt_200us_10" BEL "sdram_core_0/cnt_200us_9" BEL
        "sdram_core_0/cnt_200us_8" BEL "sdram_core_0/cnt_200us_7" BEL
        "sdram_core_0/cnt_200us_6" BEL "sdram_core_0/cnt_200us_5" BEL
        "sdram_core_0/cnt_200us_4" BEL "sdram_core_0/cnt_200us_3" BEL
        "sdram_core_0/cnt_200us_2" BEL "sdram_core_0/cnt_200us_1" BEL
        "sdram_core_0/cnt_200us_0" BEL "sdram_core_0/state_FSM_FFd2" BEL
        "sdram_core_0/state_FSM_FFd3" BEL "sdram_core_0/state_FSM_FFd1" BEL
        "sdram_core_0/state_FSM_FFd4" BEL "sdram_core_0/state_FSM_FFd5" BEL
        "sdram_core_0/cnt_clk_r_9" BEL "sdram_core_0/cnt_clk_r_8" BEL
        "sdram_core_0/cnt_clk_r_7" BEL "sdram_core_0/cnt_clk_r_6" BEL
        "sdram_core_0/cnt_clk_r_5" BEL "sdram_core_0/cnt_clk_r_4" BEL
        "sdram_core_0/cnt_clk_r_3" BEL "sdram_core_0/cnt_clk_r_2" BEL
        "sdram_core_0/cnt_clk_r_1" BEL "sdram_core_0/cnt_clk_r_0" BEL
        "sdram_core_0/cnt_7p5us_10" BEL "sdram_core_0/cnt_7p5us_9" BEL
        "sdram_core_0/cnt_7p5us_8" BEL "sdram_core_0/cnt_7p5us_7" BEL
        "sdram_core_0/cnt_7p5us_6" BEL "sdram_core_0/cnt_7p5us_5" BEL
        "sdram_core_0/cnt_7p5us_4" BEL "sdram_core_0/cnt_7p5us_3" BEL
        "sdram_core_0/cnt_7p5us_2" BEL "sdram_core_0/cnt_7p5us_1" BEL
        "sdram_core_0/cnt_7p5us_0" BEL "sdram_core_0/sdram_addr_r_12" BEL
        "sdram_core_0/sdram_addr_r_11" BEL "sdram_core_0/sdram_addr_r_10" BEL
        "sdram_core_0/sdram_addr_r_9" BEL "sdram_core_0/sdram_addr_r_8" BEL
        "sdram_core_0/sdram_addr_r_7" BEL "sdram_core_0/sdram_addr_r_6" BEL
        "sdram_core_0/sdram_addr_r_5" BEL "sdram_core_0/sdram_addr_r_4" BEL
        "sdram_core_0/sdram_addr_r_3" BEL "sdram_core_0/sdram_addr_r_2" BEL
        "sdram_core_0/sdram_addr_r_1" BEL "sdram_core_0/sdram_addr_r_0" BEL
        "sdram_core_0/sdram_ba_r_1" BEL "sdram_core_0/sdram_ba_r_0" BEL
        "sdram_core_0/sdr_dq_in_15" BEL "sdram_core_0/sdr_dq_in_14" BEL
        "sdram_core_0/sdr_dq_in_13" BEL "sdram_core_0/sdr_dq_in_12" BEL
        "sdram_core_0/sdr_dq_in_9" BEL "sdram_core_0/sdr_dq_in_8" BEL
        "sdram_core_0/sdr_dq_in_7" BEL "sdram_core_0/sdr_dq_in_6" BEL
        "sdram_core_0/sdr_dq_in_5" BEL "sdram_core_0/sdr_dq_in_4" BEL
        "sdram_core_0/sdr_dq_in_3" BEL "sdram_core_0/sdr_dq_in_2" BEL
        "sdram_core_0/sdr_dq_in_1" BEL "sdram_core_0/sdr_dq_in_0" BEL
        "sdram_core_0/we_n_r" BEL "sdram_core_0/ras_n_r" BEL
        "sdram_core_0/cas_n_r" BEL "sdram_core_0/rd_burst_data_valid_d1" BEL
        "sdram_core_0/wr_burst_data_req_d1" BEL "sdram_core_0/read_flag" BEL
        "sdram_core_0/wr_burst_data_req_d0" BEL
        "sdram_core_0/rd_burst_data_valid_d0" BEL "sdram_core_0/sdr_dq_oe" BEL
        "du_0/state_FSM_FFd1" BEL "du_0/dr_0/state_FSM_FFd1" BEL
        "du_0/dr_0/done_r" BEL "du_0/dr_0/delta_y_6" BEL "du_0/dr_0/delta_y_5"
        BEL "du_0/dr_0/delta_y_4" BEL "du_0/dr_0/delta_y_3" BEL
        "du_0/dr_0/delta_y_2" BEL "du_0/dr_0/delta_y_1" BEL
        "du_0/dr_0/delta_y_0" BEL "du_0/dr_0/delta_x_6" BEL
        "du_0/dr_0/delta_x_5" BEL "du_0/dr_0/delta_x_4" BEL
        "du_0/dr_0/delta_x_3" BEL "du_0/dr_0/delta_x_2" BEL
        "du_0/dr_0/delta_x_1" BEL "du_0/dr_0/delta_x_0" BEL
        "frame_fifo_read_m0/state_FSM_FFd2" BEL
        "frame_fifo_read_m0/state_FSM_FFd3" BEL
        "frame_fifo_read_m0/state_FSM_FFd1" BEL
        "frame_fifo_read_m0/rd_burst_addr_23" BEL
        "frame_fifo_read_m0/rd_burst_addr_22" BEL
        "frame_fifo_read_m0/rd_burst_addr_21" BEL
        "frame_fifo_read_m0/rd_burst_addr_20" BEL
        "frame_fifo_read_m0/rd_burst_addr_19" BEL
        "frame_fifo_read_m0/rd_burst_addr_18" BEL
        "frame_fifo_read_m0/rd_burst_addr_17" BEL
        "frame_fifo_read_m0/rd_burst_addr_16" BEL
        "frame_fifo_read_m0/rd_burst_addr_15" BEL
        "frame_fifo_read_m0/rd_burst_addr_14" BEL
        "frame_fifo_read_m0/rd_burst_addr_13" BEL
        "frame_fifo_read_m0/rd_burst_addr_12" BEL
        "frame_fifo_read_m0/rd_burst_addr_11" BEL
        "frame_fifo_read_m0/rd_burst_addr_10" BEL
        "frame_fifo_read_m0/rd_burst_addr_9" BEL
        "frame_fifo_read_m0/rd_burst_addr_8" BEL
        "frame_fifo_read_m0/rd_burst_addr_7" BEL
        "frame_fifo_read_m0/read_cnt_23" BEL "frame_fifo_read_m0/read_cnt_22"
        BEL "frame_fifo_read_m0/read_cnt_21" BEL
        "frame_fifo_read_m0/read_cnt_20" BEL "frame_fifo_read_m0/read_cnt_19"
        BEL "frame_fifo_read_m0/read_cnt_18" BEL
        "frame_fifo_read_m0/read_cnt_17" BEL "frame_fifo_read_m0/read_cnt_16"
        BEL "frame_fifo_read_m0/read_cnt_15" BEL
        "frame_fifo_read_m0/read_cnt_14" BEL "frame_fifo_read_m0/read_cnt_13"
        BEL "frame_fifo_read_m0/read_cnt_12" BEL
        "frame_fifo_read_m0/read_cnt_11" BEL "frame_fifo_read_m0/read_cnt_10"
        BEL "frame_fifo_read_m0/read_cnt_9" BEL
        "frame_fifo_read_m0/read_cnt_8" BEL "frame_fifo_read_m0/read_cnt_7"
        BEL "frame_fifo_read_m0/read_req_d2" BEL
        "frame_fifo_read_m0/read_len_d1_12" BEL
        "frame_fifo_read_m0/read_req_d1" BEL "frame_fifo_read_m0/read_len_d0"
        BEL "frame_fifo_read_m0/read_req_d0" BEL
        "frame_fifo_read_m0/rd_burst_req" BEL "sdram_core_0/sdram_ref_req" BEL
        "du_0/command_r" BEL "frame_fifo_read_m0/fifo_aclr" BEL
        "frame_fifo_read_m0/read_len_latch_12" BEL
        "frame_fifo_read_m0/rd_burst_len_7" BEL "du_0/command_r_1" BEL
        "sdram_core_0/sdr_dq_in_11" BEL "sdram_core_0/sdr_dq_in_10" BEL
        "sdram_core_0/sdr_dq_out_11" BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0";
PIN
        fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
TIMEGRP pll_0_clkout2 = BEL "pll_0/clkout3_buf" BEL "vtd_0/vout_data_r_15" BEL
        "vtd_0/vout_data_r_14" BEL "vtd_0/vout_data_r_13" BEL
        "vtd_0/vout_data_r_12" BEL "vtd_0/vout_data_r_11" BEL
        "vtd_0/vout_data_r_10" BEL "vtd_0/vout_data_r_9" BEL
        "vtd_0/vout_data_r_8" BEL "vtd_0/vout_data_r_7" BEL
        "vtd_0/vout_data_r_6" BEL "vtd_0/vout_data_r_5" BEL
        "vtd_0/vout_data_r_4" BEL "vtd_0/vout_data_r_3" BEL
        "vtd_0/vout_data_r_2" BEL "vtd_0/vout_data_r_1" BEL
        "vtd_0/vout_data_r_0" BEL "vtd_0/video_vs_d1" BEL "vtd_0/video_hs_d1"
        BEL "vtd_0/video_hs_d0" BEL "vtd_0/video_de_d0" BEL
        "vtd_0/video_vs_d0" BEL "vtd_0/color_bar_m0/h_cnt_11" BEL
        "vtd_0/color_bar_m0/h_cnt_10" BEL "vtd_0/color_bar_m0/h_cnt_9" BEL
        "vtd_0/color_bar_m0/h_cnt_8" BEL "vtd_0/color_bar_m0/h_cnt_7" BEL
        "vtd_0/color_bar_m0/h_cnt_6" BEL "vtd_0/color_bar_m0/h_cnt_5" BEL
        "vtd_0/color_bar_m0/h_cnt_4" BEL "vtd_0/color_bar_m0/h_cnt_3" BEL
        "vtd_0/color_bar_m0/h_cnt_2" BEL "vtd_0/color_bar_m0/h_cnt_1" BEL
        "vtd_0/color_bar_m0/h_cnt_0" BEL "vtd_0/color_bar_m0/v_cnt_11" BEL
        "vtd_0/color_bar_m0/v_cnt_10" BEL "vtd_0/color_bar_m0/v_cnt_9" BEL
        "vtd_0/color_bar_m0/v_cnt_8" BEL "vtd_0/color_bar_m0/v_cnt_7" BEL
        "vtd_0/color_bar_m0/v_cnt_6" BEL "vtd_0/color_bar_m0/v_cnt_5" BEL
        "vtd_0/color_bar_m0/v_cnt_4" BEL "vtd_0/color_bar_m0/v_cnt_3" BEL
        "vtd_0/color_bar_m0/v_cnt_2" BEL "vtd_0/color_bar_m0/v_cnt_1" BEL
        "vtd_0/color_bar_m0/v_cnt_0" BEL "vtd_0/color_bar_m0/hs_reg_d0" BEL
        "vtd_0/color_bar_m0/vs_reg_d0" BEL
        "vtd_0/color_bar_m0/video_active_d0" BEL "vtd_0/read_req" BEL
        "vtd_0/color_bar_m0/vs_reg" BEL "vtd_0/color_bar_m0/hs_reg" BEL
        "vtd_0/color_bar_m0/v_active" BEL "vtd_0/color_bar_m0/h_active" BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "fifo_i0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN pll_0/pll_base_inst/PLL_ADV_pins<2> = BEL "pll_0/pll_base_inst/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP sys_clk_pin = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "pll_0/pll_base_inst/PLL_ADV_pins<2>";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
TS_pll_0_clkout1 = PERIOD TIMEGRP "pll_0_clkout1" TS_sys_clk_pin * 2 PHASE 2.5
        ns HIGH 50%;
TS_pll_0_clkout2 = PERIOD TIMEGRP "pll_0_clkout2" TS_sys_clk_pin * 0.5 PHASE
        10 ns HIGH 50%;
SCHEMATIC END;

