{
  "design": {
    "design_info": {
      "boundary_crc": "0x1CD2FDCAEF0FD39",
      "device": "xc7z010clg400-1",
      "name": "zynq_fpga_dac_top_design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "fpga_dac_top_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pl_key_i_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "pl_led_o_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "pl_clk_50m_i_0": {
        "direction": "I"
      },
      "i2s_in_bck_i_0": {
        "direction": "I"
      },
      "dsm_out_o_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "i2s_in_sdata_i_0": {
        "direction": "I"
      },
      "dsd_oe_i_0": {
        "direction": "I"
      },
      "i2s_in_sck_nc_i_0": {
        "direction": "I"
      },
      "ext_key_i_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "i2s_in_sck_i_0": {
        "direction": "I"
      },
      "i2s_in_lrck_i_0": {
        "direction": "I"
      },
      "dsm_clk_o_0": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "zynq_fpga_dac_top_design_processing_system7_0_0",
        "parameters": {
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "zynq_fpga_dac_top_design_proc_sys_reset_0_0"
      },
      "fpga_dac_top_0": {
        "vlnv": "xilinx.com:module_ref:fpga_dac_top:1.0",
        "xci_name": "zynq_fpga_dac_top_design_fpga_dac_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fpga_dac_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pl_clk_50m_i": {
            "direction": "I"
          },
          "pl_key_i": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "i2s_in_sck_i": {
            "direction": "I"
          },
          "i2s_in_sck_nc_i": {
            "direction": "I"
          },
          "i2s_in_bck_i": {
            "direction": "I"
          },
          "i2s_in_lrck_i": {
            "direction": "I"
          },
          "i2s_in_sdata_i": {
            "direction": "I"
          },
          "ext_key_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "dsd_oe_i": {
            "direction": "I"
          },
          "pl_led_o": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "dsm_clk_o": {
            "direction": "O"
          },
          "dsm_out_o": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "pl_key_i_0_1": {
        "ports": [
          "pl_key_i_0",
          "fpga_dac_top_0/pl_key_i"
        ]
      },
      "fpga_dac_top_0_pl_led_o": {
        "ports": [
          "fpga_dac_top_0/pl_led_o",
          "pl_led_o_0"
        ]
      },
      "pl_clk_50m_i_0_1": {
        "ports": [
          "pl_clk_50m_i_0",
          "fpga_dac_top_0/pl_clk_50m_i"
        ]
      },
      "i2s_in_bck_i_0_1": {
        "ports": [
          "i2s_in_bck_i_0",
          "fpga_dac_top_0/i2s_in_bck_i"
        ]
      },
      "fpga_dac_top_0_dsm_out_o": {
        "ports": [
          "fpga_dac_top_0/dsm_out_o",
          "dsm_out_o_0"
        ]
      },
      "i2s_in_sdata_i_0_1": {
        "ports": [
          "i2s_in_sdata_i_0",
          "fpga_dac_top_0/i2s_in_sdata_i"
        ]
      },
      "dsd_oe_i_0_1": {
        "ports": [
          "dsd_oe_i_0",
          "fpga_dac_top_0/dsd_oe_i"
        ]
      },
      "i2s_in_sck_nc_i_0_1": {
        "ports": [
          "i2s_in_sck_nc_i_0",
          "fpga_dac_top_0/i2s_in_sck_nc_i"
        ]
      },
      "ext_key_i_0_1": {
        "ports": [
          "ext_key_i_0",
          "fpga_dac_top_0/ext_key_i"
        ]
      },
      "i2s_in_sck_i_0_1": {
        "ports": [
          "i2s_in_sck_i_0",
          "fpga_dac_top_0/i2s_in_sck_i"
        ]
      },
      "i2s_in_lrck_i_0_1": {
        "ports": [
          "i2s_in_lrck_i_0",
          "fpga_dac_top_0/i2s_in_lrck_i"
        ]
      },
      "fpga_dac_top_0_dsm_clk_o": {
        "ports": [
          "fpga_dac_top_0/dsm_clk_o",
          "dsm_clk_o_0"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}