
---------- Begin Simulation Statistics ----------
final_tick                                65183395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683932                       # Number of bytes of host memory used
host_op_rate                                   153056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   714.98                       # Real time elapsed on the host
host_tick_rate                               91168416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065183                       # Number of seconds simulated
sim_ticks                                 65183395000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.970718                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735318                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10043976                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16614718                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310110                       # Number of indirect misses.
system.cpu.branchPred.lookups                20722124                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050649                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1113                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.303668                       # CPI: cycles per instruction
system.cpu.discardedOps                        706633                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49898733                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17238019                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10039528                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15284435                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.767067                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        130366790                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       115082355                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        89862                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       907217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           95                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1814672                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             95                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1707                       # Transaction distribution
system.membus.trans_dist::CleanEvict              123                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9713                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3026944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3026944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10117                       # Request fanout histogram
system.membus.respLayer1.occupancy          176627750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            41936500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            891636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       847178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15825                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15825                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        847300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2541778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       180355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2722133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    433786368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     26669824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              460456192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1925                       # Total snoops (count)
system.tol2bus.snoopTraffic                    436992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           909386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.098927                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.298564                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 819423     90.11%     90.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89963      9.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             909386                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4472120000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         270727993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3812850000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               847070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50269                       # number of demand (read+write) hits
system.l2.demand_hits::total                   897339                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              847070                       # number of overall hits
system.l2.overall_hits::.cpu.data               50269                       # number of overall hits
system.l2.overall_hits::total                  897339                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9892                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10122                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data              9892                       # number of overall misses
system.l2.overall_misses::total                 10122                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    999968000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1021758000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21790000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    999968000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1021758000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           847300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               907461                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          847300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              907461                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011154                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011154                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 94739.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101088.556409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100944.279787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 94739.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101088.556409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100944.279787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1707                       # number of writebacks
system.l2.writebacks::total                      1707                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10117                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    900671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    920161000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    900671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    920161000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.164342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011149                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.164342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011149                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84739.130435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91096.490341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90951.962044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84739.130435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91096.490341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90951.962044                       # average overall mshr miss latency
system.l2.replacements                           1925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        44018                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44018                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        44018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44018                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       760025                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           760025                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       760025                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       760025                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              6112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6112                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9713                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    981254500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     981254500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.613776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101024.863585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101024.863585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    884124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    884124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.613776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.613776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91024.863585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91024.863585                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         847070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             847070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       847300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         847300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 94739.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94739.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19490000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19490000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84739.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84739.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         44157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             44157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.004037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104544.692737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104544.692737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16546500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16546500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95094.827586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95094.827586                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6625.738968                       # Cycle average of tags in use
system.l2.tags.total_refs                     1724805                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    170.485816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       151.390742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6474.348227                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.790326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.808806                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7275                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13808597                       # Number of tag accesses
system.l2.tags.data_accesses                 13808597                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2531072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2589952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       436992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          436992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1707                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1707                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            903298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38830012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39733309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       903298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           903298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6704039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6704039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6704039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           903298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38830012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46437348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019990756750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1707                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              444                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    949794250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  202340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1708569250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23470.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42220.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6004                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.813117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.886987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.791448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           44      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32      0.35%      0.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7128     78.18%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      0.21%     79.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1352     14.83%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.23%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      2.58%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      0.32%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          258      2.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.034306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1542.854234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          337     99.12%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.59%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.014706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.013599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.223452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              338     99.41%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.29%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2589952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  435520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2589952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               436992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65173086000                       # Total gap between requests
system.mem_ctrls.avgGap                    5511932.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2531072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       435520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 903297.534594508237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38830011.845808275044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6681456.220560465939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6828                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32921250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1675648000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 882856901500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35783.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42369.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 129299487.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             32544120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             17297610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           145113360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17518320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5145151440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7838864580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18429274560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31625763990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.181295                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47823324000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2176460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15183611000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32558400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17305200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143828160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18003780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5145151440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7708709070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18538879200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31604435250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        484.854084                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48110615000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2176460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14896320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25158076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25158076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25158076                       # number of overall hits
system.cpu.icache.overall_hits::total        25158076                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       847300                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         847300                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       847300                       # number of overall misses
system.cpu.icache.overall_misses::total        847300                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11947116500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11947116500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11947116500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11947116500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26005376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26005376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26005376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26005376                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032582                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032582                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14100.220111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14100.220111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14100.220111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14100.220111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       847178                       # number of writebacks
system.cpu.icache.writebacks::total            847178                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       847300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       847300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       847300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       847300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11099816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11099816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11099816500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11099816500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032582                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032582                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032582                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032582                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13100.220111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13100.220111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13100.220111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13100.220111                       # average overall mshr miss latency
system.cpu.icache.replacements                 847178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25158076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25158076                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       847300                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        847300                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11947116500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11947116500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26005376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26005376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14100.220111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14100.220111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       847300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       847300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11099816500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11099816500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032582                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032582                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13100.220111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13100.220111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           121.975786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26005376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            847300                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.692052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   121.975786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52858052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52858052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34631801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34631801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34634749                       # number of overall hits
system.cpu.dcache.overall_hits::total        34634749                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        72127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72540                       # number of overall misses
system.cpu.dcache.overall_misses::total         72540                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2152706500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2152706500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2152706500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2152706500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34703928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34703928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34707289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34707289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002090                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002090                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29846.056262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29846.056262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29676.130411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29676.130411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        44018                       # number of writebacks
system.cpu.dcache.writebacks::total             44018                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1620761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1620761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1623657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1623657000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001733                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001733                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27033.417287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27033.417287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26988.530776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26988.530776                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20447604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20447604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    632284500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    632284500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20493755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20493755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13700.342354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13700.342354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2022                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2022                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    550716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    550716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002153                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12479.695892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12479.695892                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14184197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14184197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1520422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1520422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58531.798583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58531.798583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10151                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1070045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1070045000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67617.377567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67617.377567                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2948                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2948                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          413                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          413                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.122880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.122880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          207                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          207                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2895500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2895500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061589                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061589                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13987.922705                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13987.922705                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.913194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34873074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            579.662472                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.913194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69831067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69831067                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65183395000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
