TRACE::2025-05-06.01:06:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:44::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-06.01:06:48::SCWPlatform::Opened new HwDB with name system_top_0
TRACE::2025-05-06.01:06:48::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-05-06.01:06:48::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform"
		}]
}
TRACE::2025-05-06.01:06:48::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-05-06.01:06:48::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-06.01:06:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-06.01:06:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-06.01:06:48::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:48::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:48::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:48::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:48::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2025-05-06.01:06:48::SCWPlatform::Generating the sources  .
TRACE::2025-05-06.01:06:48::SCWBDomain::Generating boot domain sources.
TRACE::2025-05-06.01:06:48::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:48::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:48::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:48::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:48::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-06.01:06:48::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::mss does not exists at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::Creating sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::Adding the swdes entry, created swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::updating the scw layer changes to swdes at   C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::Writing mss at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:48::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-05-06.01:06:48::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-06.01:06:48::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-06.01:06:48::SCWBDomain::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-05-06.01:06:51::SCWPlatform::Generating sources Done.
TRACE::2025-05-06.01:06:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-06.01:06:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-06.01:06:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-06.01:06:51::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-06.01:06:51::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:51::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:51::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:51::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:51::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2025-05-06.01:06:51::SCWPlatform::Generating the sources  .
TRACE::2025-05-06.01:06:51::SCWBDomain::Generating boot domain sources.
TRACE::2025-05-06.01:06:51::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2025-05-06.01:06:51::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:51::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:51::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:51::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:51::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:51::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-06.01:06:51::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::mss does not exists at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::Creating sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::Adding the swdes entry, created swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::updating the scw layer changes to swdes at   C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::Writing mss at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:51::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-05-06.01:06:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-06.01:06:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-06.01:06:51::SCWBDomain::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-05-06.01:06:53::SCWPlatform::Generating sources Done.
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-06.01:06:53::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-06.01:06:53::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:06:53::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:06:53::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-06.01:06:53::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:06:53::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:53::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:53::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:53::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-06.01:06:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-06.01:06:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-06.01:06:53::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:53::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:53::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:53::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:53::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:53::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::mss does not exists at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Creating sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Adding the swdes entry, created swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::updating the scw layer changes to swdes at   C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Writing mss at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:53::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-06.01:06:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-06.01:06:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-06.01:06:53::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-06.01:06:53::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:06:55::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-06.01:06:55::SCWPlatform::Started generating the artifacts platform QC_platform
TRACE::2025-05-06.01:06:55::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-06.01:06:55::SCWPlatform::Started generating the artifacts for system configuration QC_platform
LOG::2025-05-06.01:06:55::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-05-06.01:06:55::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-05-06.01:06:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:06:55::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-05-06.01:06:55::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-05-06.01:06:55::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-05-06.01:06:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:06:55::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-05-06.01:06:55::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-06.01:06:55::SCWSystem::Not a boot domain 
LOG::2025-05-06.01:06:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-06.01:06:55::SCWDomain::Generating domain artifcats
TRACE::2025-05-06.01:06:55::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-06.01:06:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-06.01:06:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-06.01:06:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-06.01:06:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-06.01:06:55::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-06.01:06:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-06.01:06:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-06.01:06:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-05-06.01:06:55::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-06.01:06:55::SCWMssOS::Copying to export directory.
TRACE::2025-05-06.01:06:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-06.01:06:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-05-06.01:06:55::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-05-06.01:06:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-06.01:06:55::SCWSystem::Completed Processing the sysconfig QC_platform
LOG::2025-05-06.01:06:55::SCWPlatform::Completed generating the artifacts for system configuration QC_platform
TRACE::2025-05-06.01:06:55::SCWPlatform::Started preparing the platform 
TRACE::2025-05-06.01:06:55::SCWSystem::Writing the bif file for system config QC_platform
TRACE::2025-05-06.01:06:55::SCWSystem::dir created 
TRACE::2025-05-06.01:06:55::SCWSystem::Writing the bif 
TRACE::2025-05-06.01:06:55::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-06.01:06:55::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-06.01:06:55::SCWPlatform::Completed generating the platform
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-06.01:06:55::SCWPlatform::updated the xpfm file.
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:06:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:06:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:55::SCWPlatform::Trying to set the existing hwdb with name system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Opened existing hwdb system_top_0
TRACE::2025-05-06.01:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:06:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:06:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:55::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-06.01:06:56::SCWPlatform::Clearing the existing platform
TRACE::2025-05-06.01:06:56::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-06.01:06:56::SCWBDomain::clearing the fsbl build
TRACE::2025-05-06.01:06:56::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:06:56::SCWBDomain::clearing the pmufw build
TRACE::2025-05-06.01:06:56::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:06:56::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:06:56::SCWSystem::Clearing the domains completed.
TRACE::2025-05-06.01:06:56::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-06.01:06:56::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform:: Platform location is C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:56::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:56::SCWPlatform::Removing the HwDB with name C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:06:56::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:06:56::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:06:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened new HwDB with name system_top_1
TRACE::2025-05-06.01:07:01::SCWReader::Active system found as  QC_platform
TRACE::2025-05-06.01:07:01::SCWReader::Handling sysconfig QC_platform
TRACE::2025-05-06.01:07:01::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-06.01:07:01::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-06.01:07:01::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:07:01::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:07:01::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:07:01::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:07:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-06.01:07:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWReader::No isolation master present  
TRACE::2025-05-06.01:07:01::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-06.01:07:01::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-06.01:07:01::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:07:01::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:07:01::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:07:01::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:07:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-06.01:07:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWReader::No isolation master present  
TRACE::2025-05-06.01:07:01::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-06.01:07:01::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:07:01::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:07:01::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:07:01::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:07:01::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:07:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-06.01:07:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:01::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:01::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:01::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:01::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:01::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:07:01::SCWReader::No isolation master present  
LOG::2025-05-06.01:07:05::SCWPlatform::Started generating the artifacts platform QC_platform
TRACE::2025-05-06.01:07:05::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-06.01:07:05::SCWPlatform::Started generating the artifacts for system configuration QC_platform
LOG::2025-05-06.01:07:05::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-05-06.01:07:05::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-05-06.01:07:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:07:05::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2025-05-06.01:07:05::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:05::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:05::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:05::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:05::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:05::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:05::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:05::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:05::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:05::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:05::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:07:05::SCWBDomain::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2025-05-06.01:07:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-06.01:07:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:07:05::SCWBDomain::System Command Ran  C:&  cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2025-05-06.01:07:05::SCWBDomain::make: Entering directory 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2025-05-06.01:07:05::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-05-06.01:07:05::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:07:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:06::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:06::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:06::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:07:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:06::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:06::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:06::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:07:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-06.01:07:06::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2025-05-06.01:07:06::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:06::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:07:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-06.01:07:06::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-06.01:07:06::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:07:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:07::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:07:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:07::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:07::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:07:07::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:07::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:07::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:07:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:08::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:08::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:07:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:08::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:08::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:08::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:07:08::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:08::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:08::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:07:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:07:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:09::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:07:09::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:09::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:09::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:07:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:10::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:10::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:07:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:10::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:10::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:10::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:07:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:10::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:10::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:11::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:07:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:07:11::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:07:11::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:07:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-06.01:07:14::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:07:14::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:07:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:15::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:15::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:07:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:15::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:07:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:15::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:15::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-05-06.01:07:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:15::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:15::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-05-06.01:07:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:15::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:15::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:15::SCWBDomain::"Include files for this library have already been copied."

TRACE::2025-05-06.01:07:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-05-06.01:07:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-06.01:07:16::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:07:16::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:07:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:16::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:16::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-05-06.01:07:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:07:17::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-05-06.01:07:17::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:17::SCWBDomain::"Compiling xilpm library"

TRACE::2025-05-06.01:07:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-05-06.01:07:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:19::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:19::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:19::SCWBDomain::"Compiling XilSecure Library"

TRACE::2025-05-06.01:07:24::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-05-06.01:07:24::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2025-05-06.01:07:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:07:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:24::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:07:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:24::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:07:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-06.01:07:24::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2025-05-06.01:07:24::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:07:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-06.01:07:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-06.01:07:24::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:07:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:24::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:24::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:25::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:25::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:25::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:25::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:25::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:25::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:25::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:07:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:25::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:25::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:07:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:07:26::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-06.01:07:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:07:26::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:26::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:26::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:26::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:26::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:26::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:26::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:26::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Include files for this library have already been copied."

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-06.01:07:26::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:07:26::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:07:26::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:07:26::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:26::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:26::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:26::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:26::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:07:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-05-06.01:07:26::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2025-05-06.01:07:26::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:07:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:07:27::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:07:27::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:07:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:27::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:27::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:07:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:27::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:27::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:07:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:27::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:27::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:07:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:27::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:27::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:07:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-06.01:07:27::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2025-05-06.01:07:27::SCWBDomain::ns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:07:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:07:28::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-05-06.01:07:28::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:07:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:28::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:07:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:28::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:07:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:28::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:07:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:07:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-05-06.01:07:29::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:07:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-06.01:07:29::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2025-05-06.01:07:29::SCWBDomain::ns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:07:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:07:29::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-05-06.01:07:29::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:07:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:07:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:07:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:07:30::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:07:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:07:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:07:30::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:07:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-05-06.01:07:30::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:07:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:07:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2025-05-06.01:07:30::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:07:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:07:31::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-05-06.01:07:31::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2025-05-06.01:07:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:07:31::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2025-05-06.01:07:31::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:07:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:07:31::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2025-05-06.01:07:31::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:07:36::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-05-06.01:07:36::SCWBDomain::make --no-print-directory archive

TRACE::2025-05-06.01:07:36::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-05-06.01:07:36::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-05-06.01:07:36::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-05-06.01:07:36::SCWBDomain::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-05-06.01:07:36::SCWBDomain::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-05-06.01:07:36::SCWBDomain::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-05-06.01:07:36::SCWBDomain::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-05-06.01:07:36::SCWBDomain:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-05-06.01:07:36::SCWBDomain::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-05-06.01:07:36::SCWBDomain::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-05-06.01:07:36::SCWBDomain:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-05-06.01:07:36::SCWBDomain::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-05-06.01:07:36::SCWBDomain::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_bdrin
TRACE::2025-05-06.01:07:36::SCWBDomain::g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/
TRACE::2025-05-06.01:07:36::SCWBDomain::xemacps_intr.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_
TRACE::2025-05-06.01:07:36::SCWBDomain::0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xgpio_sinit.o psu_cor
TRACE::2025-05-06.01:07:36::SCWBDomain::texa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_
TRACE::2025-05-06.01:07:36::SCWBDomain::cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_
TRACE::2025-05-06.01:07:36::SCWBDomain::g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/x
TRACE::2025-05-06.01:07:36::SCWBDomain::iicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu
TRACE::2025-05-06.01:07:36::SCWBDomain::_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o 
TRACE::2025-05-06.01:07:36::SCWBDomain::psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mm
TRACE::2025-05-06.01:07:36::SCWBDomain::u.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0
TRACE::2025-05-06.01:07:36::SCWBDomain::/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cort
TRACE::2025-05-06.01:07:36::SCWBDomain::exa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o ps
TRACE::2025-05-06.01:07:36::SCWBDomain::u_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatfo
TRACE::2025-05-06.01:07:36::SCWBDomain::rm_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib
TRACE::2025-05-06.01:07:36::SCWBDomain::/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa5
TRACE::2025-05-06.01:07:36::SCWBDomain::3_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o ps
TRACE::2025-05-06.01:07:36::SCWBDomain::u_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xs
TRACE::2025-05-06.01:07:36::SCWBDomain::cugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xs
TRACE::2025-05-06.01:07:36::SCWBDomain::dps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/l
TRACE::2025-05-06.01:07:36::SCWBDomain::ib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_co
TRACE::2025-05-06.01:07:36::SCWBDomain::rtexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu
TRACE::2025-05-06.01:07:36::SCWBDomain::_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cort
TRACE::2025-05-06.01:07:36::SCWBDomain::exa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o 
TRACE::2025-05-06.01:07:36::SCWBDomain::psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw
TRACE::2025-05-06.01:07:36::SCWBDomain::.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa5
TRACE::2025-05-06.01:07:36::SCWBDomain::3_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_c
TRACE::2025-05-06.01:07:36::SCWBDomain::ortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_co
TRACE::2025-05-06.01:07:36::SCWBDomain::rtexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-05-06.01:07:36::SCWBDomain::'Finished building libraries'

TRACE::2025-05-06.01:07:36::SCWBDomain::make: Leaving directory 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2025-05-06.01:07:36::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2025-05-06.01:07:36::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:36::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2025-05-06.01:07:36::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:37::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2025-05-06.01:07:37::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:37::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2025-05-06.01:07:37::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:38::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2025-05-06.01:07:38::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:38::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2025-05-06.01:07:38::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:39::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2025-05-06.01:07:39::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:40::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2025-05-06.01:07:40::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:40::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2025-05-06.01:07:40::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:41::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2025-05-06.01:07:41::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:42::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2025-05-06.01:07:42::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:42::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2025-05-06.01:07:42::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:43::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2025-05-06.01:07:43::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:44::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2025-05-06.01:07:44::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:45::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2025-05-06.01:07:45::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:45::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2025-05-06.01:07:45::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:46::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2025-05-06.01:07:46::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:47::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2025-05-06.01:07:47::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:47::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2025-05-06.01:07:47::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:48::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2025-05-06.01:07:48::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:49::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2025-05-06.01:07:49::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:49::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2025-05-06.01:07:49::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:50::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2025-05-06.01:07:50::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:51::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2025-05-06.01:07:51::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:51::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2025-05-06.01:07:51::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2025-05-06.01:07:52::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2025-05-06.01:07:52::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2025-05-06.01:07:52::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2025-05-06.01:07:52::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2025-05-06.01:07:52::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2025-05-06.01:07:52::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2025-05-06.01:07:52::SCWBDomain::                                                                                        -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp
TRACE::2025-05-06.01:07:52::SCWBDomain::/psu_cortexa53_0/lib -Tlscript.ld

LOG::2025-05-06.01:07:55::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-05-06.01:07:55::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-05-06.01:07:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:07:55::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2025-05-06.01:07:55::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:55::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:55::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:55::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:07:55::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:07:55::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:07:55::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:07:55::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:07:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:07:55::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:55::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:07:55::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:07:55::SCWBDomain::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2025-05-06.01:07:55::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-06.01:07:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:07:55::SCWBDomain::System Command Ran  C:&  cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2025-05-06.01:08:05::SCWBDomain::make: Entering directory 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2025-05-06.01:08:05::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-05-06.01:08:15::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:08:15::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:08:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:08:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:08:25::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:08:25::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:08:25::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:08:25::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:08:36::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-05-06.01:08:36::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:08:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:08:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:08:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:08:46::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:08:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:08:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:08:57::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:08:57::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:08:57::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:08:57::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:09:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:09:08::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:09:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:09:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:09:18::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:09:18::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:09:18::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:09:18::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:09:29::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:09:29::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:09:29::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:09:29::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:09:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:09:39::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-05-06.01:09:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-05-06.01:09:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:09:50::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:09:50::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:09:50::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:09:50::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:10:00::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:10:00::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:10:00::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:10:00::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:10:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:10:11::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:10:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:10:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:10:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:10:21::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:10:21::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:10:21::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:10:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:10:32::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-05-06.01:10:32::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-05-06.01:10:32::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:10:42::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:10:43::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-06.01:10:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2025-05-06.01:10:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:09::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:11:09::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-05-06.01:11:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-05-06.01:11:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:11:19::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-05-06.01:11:19::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-05-06.01:11:19::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:19::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:11:19::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:19::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:19::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:11:20::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-05-06.01:11:20::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-05-06.01:11:20::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:20::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-05-06.01:11:20::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:20::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:20::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:21::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-05-06.01:11:21::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-05-06.01:11:21::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-05-06.01:11:21::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-05-06.01:11:22::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:22::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:22::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:22::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:11:22::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-05-06.01:11:22::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-05-06.01:11:22::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:23::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-05-06.01:11:23::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-05-06.01:11:23::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-05-06.01:11:23::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:23::SCWBDomain::"Compiling XilSecure Library"

TRACE::2025-05-06.01:11:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-05-06.01:11:29::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:29::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:29::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:29::SCWBDomain::"Compiling Xilskey Library"

TRACE::2025-05-06.01:11:31::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-05-06.01:11:31::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2025-05-06.01:11:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:11:31::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:11:31::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-05-06.01:11:31::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:31::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:31::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:11:31::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:31::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:31::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:31::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:32::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:32::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-05-06.01:11:32::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-05-06.01:11:32::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:32::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:32::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:32::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:11:32::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-05-06.01:11:32::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-05-06.01:11:32::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-06.01:11:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2025-05-06.01:11:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-05-06.01:11:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-05-06.01:11:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-05-06.01:11:33::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-05-06.01:11:33::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-05-06.01:11:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-05-06.01:11:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-05-06.01:11:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2025-05-06.01:11:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2025-05-06.01:11:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:33::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:11:34::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-05-06.01:11:34::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2025-05-06.01:11:34::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:11:34::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:11:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:34::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:34::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2025-05-06.01:11:34::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2025-05-06.01:11:34::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2025-05-06.01:11:34::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:34::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:11:35::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:11:35::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:11:35::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:35::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:35::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:35::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:11:36::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:11:36::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2025-05-06.01:11:36::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2025-05-06.01:11:36::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:11:36::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-05-06.01:11:36::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2025-05-06.01:11:36::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:11:36::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:36::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:36::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:37::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:37::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:11:37::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2025-05-06.01:11:37::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2025-05-06.01:11:37::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:37::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-05-06.01:11:38::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-05-06.01:11:38::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-06.01:11:38::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2025-05-06.01:11:38::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:11:38::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-05-06.01:11:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2025-05-06.01:11:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2025-05-06.01:11:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2025-05-06.01:11:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-05-06.01:11:39::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-05-06.01:11:39::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2025-05-06.01:11:39::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-06.01:11:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2025-05-06.01:11:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:11:40::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2025-05-06.01:11:40::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2025-05-06.01:11:40::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2025-05-06.01:11:43::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-06.01:11:44::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-05-06.01:11:44::SCWBDomain::make --no-print-directory archive

TRACE::2025-05-06.01:11:44::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2025-05-06.01:11:44::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2025-05-06.01:11:44::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2025-05-06.01:11:44::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2025-05-06.01:11:44::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2025-05-06.01:11:44::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2025-05-06.01:11:44::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2025-05-06.01:11:44::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2025-05-06.01:11:44::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2025-05-06.01:11:44::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2025-05-06.01:11:44::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2025-05-06.01:11:44::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2025-05-06.01:11:44::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps_fixe
TRACE::2025-05-06.01:11:44::SCWBDomain::dfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll.o ps
TRACE::2025-05-06.01:11:44::SCWBDomain::u_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xcsud
TRACE::2025-05-06.01:11:44::SCWBDomain::ma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xemacps_contro
TRACE::2025-05-06.01:11:44::SCWBDomain::l.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xemacps_hw.o psu_pmu_0/lib/xemacps_intr.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/l
TRACE::2025-05-06.01:11:44::SCWBDomain::ib/xgpio.o psu_pmu_0/lib/xgpio_extra.o psu_pmu_0/lib/xgpio_g.o psu_pmu_0/lib/xgpio_intr.o psu_pmu_0/lib/xgpio_selftest.o psu_pm
TRACE::2025-05-06.01:11:44::SCWBDomain::u_0/lib/xgpio_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o
TRACE::2025-05-06.01:11:44::SCWBDomain:: psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/x
TRACE::2025-05-06.01:11:44::SCWBDomain::iicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xiicps_selfte
TRACE::2025-05-06.01:11:44::SCWBDomain::st.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xil_assert.o psu_pmu_0
TRACE::2025-05-06.01:11:44::SCWBDomain::/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_psre
TRACE::2025-05-06.01:11:44::SCWBDomain::set_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.o p
TRACE::2025-05-06.01:11:44::SCWBDomain::su_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o
TRACE::2025-05-06.01:11:44::SCWBDomain:: psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/l
TRACE::2025-05-06.01:11:44::SCWBDomain::ib/xresetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_p
TRACE::2025-05-06.01:11:44::SCWBDomain::mu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdp
TRACE::2025-05-06.01:11:44::SCWBDomain::s_card.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0
TRACE::2025-05-06.01:11:44::SCWBDomain::/lib/xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o
TRACE::2025-05-06.01:11:44::SCWBDomain:: psu_pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0
TRACE::2025-05-06.01:11:44::SCWBDomain::/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcp
TRACE::2025-05-06.01:11:44::SCWBDomain::s_options.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_
TRACE::2025-05-06.01:11:44::SCWBDomain::pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/
TRACE::2025-05-06.01:11:44::SCWBDomain::lib/xuartps_sinit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.
TRACE::2025-05-06.01:11:44::SCWBDomain::o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_s
TRACE::2025-05-06.01:11:44::SCWBDomain::init.o

TRACE::2025-05-06.01:11:44::SCWBDomain::'Finished building libraries'

TRACE::2025-05-06.01:11:44::SCWBDomain::make: Leaving directory 'C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2025-05-06.01:11:44::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:44::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:44::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2025-05-06.01:11:45::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2025-05-06.01:11:45::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:45::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:45::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:45::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:46::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:46::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:46::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:46::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2025-05-06.01:11:46::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2025-05-06.01:11:47::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:47::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:47::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:47::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2025-05-06.01:11:48::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2025-05-06.01:11:48::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:48::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:48::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:48::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2025-05-06.01:11:48::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2025-05-06.01:11:49::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:49::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2025-05-06.01:11:49::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:49::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2025-05-06.01:11:49::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2025-05-06.01:11:49::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:49::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:49::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2025-05-06.01:11:49::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2025-05-06.01:11:50::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2025-05-06.01:11:50::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2025-05-06.01:11:50::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2025-05-06.01:11:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2025-05-06.01:11:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:50::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:50::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2025-05-06.01:11:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2025-05-06.01:11:51::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2025-05-06.01:11:51::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2025-05-06.01:11:51::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2025-05-06.01:11:51::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2025-05-06.01:11:51::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:51::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:51::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2025-05-06.01:11:51::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2025-05-06.01:11:52::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2025-05-06.01:11:52::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2025-05-06.01:11:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2025-05-06.01:11:52::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:52::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:52::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:52::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2025-05-06.01:11:52::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2025-05-06.01:11:53::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2025-05-06.01:11:53::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2025-05-06.01:11:53::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2025-05-06.01:11:53::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:53::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:53::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2025-05-06.01:11:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2025-05-06.01:11:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2025-05-06.01:11:54::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:54::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:54::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2025-05-06.01:11:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2025-05-06.01:11:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2025-05-06.01:11:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2025-05-06.01:11:55::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2025-05-06.01:11:55::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:55::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:55::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2025-05-06.01:11:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2025-05-06.01:11:56::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2025-05-06.01:11:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:56::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2025-05-06.01:11:56::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2025-05-06.01:11:56::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2025-05-06.01:11:56::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2025-05-06.01:11:56::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2025-05-06.01:11:56::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2025-05-06.01:11:56::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2025-05-06.01:11:56::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2025-05-06.01:11:56::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2025-05-06.01:11:56::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2025-05-06.01:11:56::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2025-05-06.01:11:56::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2025-05-06.01:11:56::SCWBDomain::                             -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2025-05-06.01:12:00::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-06.01:12:00::SCWSystem::Not a boot domain 
LOG::2025-05-06.01:12:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-06.01:12:00::SCWDomain::Generating domain artifcats
TRACE::2025-05-06.01:12:00::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-06.01:12:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-06.01:12:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-06.01:12:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-06.01:12:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-06.01:12:00::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-06.01:12:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:00::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-06.01:12:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-06.01:12:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-06.01:12:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-05-06.01:12:00::SCWMssOS::doing bsp build ... 
TRACE::2025-05-06.01:12:00::SCWMssOS::System Command Ran  C: & cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-05-06.01:12:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-06.01:12:00::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-06.01:12:00::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2025-05-06.01:12:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:12:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:00::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:12:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:00::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:12:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-06.01:12:00::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-05-06.01:12:00::SCWMssOS::-distribute-patterns"

TRACE::2025-05-06.01:12:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:12:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-06.01:12:00::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-05-06.01:12:00::SCWMssOS::istribute-patterns"

TRACE::2025-05-06.01:12:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:12:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:00::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:12:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:00::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:01::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:01::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:01::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:01::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:12:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:12:01::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:01::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:01::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:01::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:12:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:12:01::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:01::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:01::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:12:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:12:01::SCWMssOS::e-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:12:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:12:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-06.01:12:01::SCWMssOS::ribute-patterns"

TRACE::2025-05-06.01:12:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-06.01:12:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-06.01:12:02::SCWMssOS::ibute-patterns"

TRACE::2025-05-06.01:12:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:12:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:12:02::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:12:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:02::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:02::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:12:02::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:12:02::SCWMssOS::e-patterns"

TRACE::2025-05-06.01:12:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:12:02::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:12:02::SCWMssOS::e-patterns"

TRACE::2025-05-06.01:12:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:02::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:02::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:12:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:02::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:02::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-05-06.01:12:03::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-05-06.01:12:03::SCWMssOS::stribute-patterns"

TRACE::2025-05-06.01:12:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:12:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-06.01:12:03::SCWMssOS::ribute-patterns"

TRACE::2025-05-06.01:12:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:03::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:03::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:03::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:12:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:03::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-06.01:12:04::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:12:04::SCWMssOS::tterns"

TRACE::2025-05-06.01:12:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:12:04::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:12:04::SCWMssOS::patterns"

TRACE::2025-05-06.01:12:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:04::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:12:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:04::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:05::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:12:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:12:05::SCWMssOS::patterns"

TRACE::2025-05-06.01:12:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-06.01:12:05::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:12:05::SCWMssOS::tterns"

TRACE::2025-05-06.01:12:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:12:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:12:05::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:12:05::SCWMssOS::atterns"

TRACE::2025-05-06.01:12:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:12:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:12:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:12:06::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:12:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:12:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:12:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:12:06::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:12:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:12:07::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:12:07::SCWMssOS::patterns"

TRACE::2025-05-06.01:12:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:12:07::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:12:07::SCWMssOS::-patterns"

TRACE::2025-05-06.01:12:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:12:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:12:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:12:07::SCWMssOS::atterns"

TRACE::2025-05-06.01:12:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:12:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:12:08::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:12:08::SCWMssOS::atterns"

TRACE::2025-05-06.01:12:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-06.01:12:13::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-06.01:12:13::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-05-06.01:12:13::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-05-06.01:12:13::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-05-06.01:12:13::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-05-06.01:12:13::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-05-06.01:12:13::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-05-06.01:12:13::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-05-06.01:12:13::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-05-06.01:12:13::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-05-06.01:12:13::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-05-06.01:12:13::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-05-06.01:12:13::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-05-06.01:12:13::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_bdrin
TRACE::2025-05-06.01:12:13::SCWMssOS::g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/
TRACE::2025-05-06.01:12:13::SCWMssOS::xemacps_intr.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_
TRACE::2025-05-06.01:12:13::SCWMssOS::0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xgpio_sinit.o psu_cor
TRACE::2025-05-06.01:12:13::SCWMssOS::texa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_
TRACE::2025-05-06.01:12:13::SCWMssOS::cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_
TRACE::2025-05-06.01:12:13::SCWMssOS::g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/x
TRACE::2025-05-06.01:12:13::SCWMssOS::iicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu
TRACE::2025-05-06.01:12:13::SCWMssOS::_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o 
TRACE::2025-05-06.01:12:13::SCWMssOS::psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mm
TRACE::2025-05-06.01:12:13::SCWMssOS::u.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0
TRACE::2025-05-06.01:12:13::SCWMssOS::/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cort
TRACE::2025-05-06.01:12:13::SCWMssOS::exa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o ps
TRACE::2025-05-06.01:12:13::SCWMssOS::u_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatfo
TRACE::2025-05-06.01:12:13::SCWMssOS::rm_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib
TRACE::2025-05-06.01:12:13::SCWMssOS::/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa5
TRACE::2025-05-06.01:12:13::SCWMssOS::3_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o ps
TRACE::2025-05-06.01:12:13::SCWMssOS::u_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xs
TRACE::2025-05-06.01:12:13::SCWMssOS::cugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xs
TRACE::2025-05-06.01:12:13::SCWMssOS::dps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/l
TRACE::2025-05-06.01:12:13::SCWMssOS::ib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_co
TRACE::2025-05-06.01:12:13::SCWMssOS::rtexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu
TRACE::2025-05-06.01:12:13::SCWMssOS::_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cort
TRACE::2025-05-06.01:12:13::SCWMssOS::exa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o 
TRACE::2025-05-06.01:12:13::SCWMssOS::psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw
TRACE::2025-05-06.01:12:13::SCWMssOS::.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa5
TRACE::2025-05-06.01:12:13::SCWMssOS::3_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_c
TRACE::2025-05-06.01:12:13::SCWMssOS::ortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_co
TRACE::2025-05-06.01:12:13::SCWMssOS::rtexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-05-06.01:12:13::SCWMssOS::'Finished building libraries'

TRACE::2025-05-06.01:12:13::SCWMssOS::Copying to export directory.
TRACE::2025-05-06.01:12:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-06.01:12:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-06.01:12:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-06.01:12:13::SCWSystem::Completed Processing the sysconfig QC_platform
LOG::2025-05-06.01:12:13::SCWPlatform::Completed generating the artifacts for system configuration QC_platform
TRACE::2025-05-06.01:12:13::SCWPlatform::Started preparing the platform 
TRACE::2025-05-06.01:12:13::SCWSystem::Writing the bif file for system config QC_platform
TRACE::2025-05-06.01:12:13::SCWSystem::dir created 
TRACE::2025-05-06.01:12:13::SCWSystem::Writing the bif 
TRACE::2025-05-06.01:12:13::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-06.01:12:13::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-06.01:12:13::SCWPlatform::Completed generating the platform
TRACE::2025-05-06.01:12:13::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:12:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:12:13::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:12:13::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:12:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:12:13::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:12:13::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:12:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:12:13::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-06.01:12:13::SCWPlatform::updated the xpfm file.
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:13::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:13::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::In reload Mss file.
TRACE::2025-05-06.01:12:14::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:14::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:14::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:14::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:14::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:14::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:12:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:12:14::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:12:14::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:12:14::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:12:14::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:14::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:14::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:14::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:14::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:14::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:12:14::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:12:14::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:12:14::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:12:14::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:12:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:12:14::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:12:14::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:12:14::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:12:14::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:12:14::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:13:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:13:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:13:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:13:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:13:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:13:44::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:13:44::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:13:44::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:13:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:13:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:13:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:13:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:00::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:00::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:00::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:00::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:00::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:06::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:06::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:06::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:06::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:06::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"9351c613871d3d7bff765aace2dab082",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"ttc_select_cntr":	"2",
							"libOptionNames":	["stdin", "stdout", "ttc_select_cntr"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-06.01:14:06::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:06::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::In reload Mss file.
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:14:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:14:06::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:06::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:06::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:06::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:06::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:06::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:06::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:06::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:14:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:14:07::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:07::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-06.01:14:07::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2025-05-06.01:14:08::SCWMssOS::Removing file C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2025-05-06.01:14:24::SCWPlatform::Started generating the artifacts platform QC_platform
TRACE::2025-05-06.01:14:24::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-06.01:14:24::SCWPlatform::Started generating the artifacts for system configuration QC_platform
LOG::2025-05-06.01:14:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-05-06.01:14:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-05-06.01:14:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:14:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-05-06.01:14:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-05-06.01:14:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-05-06.01:14:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-06.01:14:24::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-05-06.01:14:24::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-06.01:14:24::SCWSystem::Not a boot domain 
LOG::2025-05-06.01:14:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-06.01:14:24::SCWDomain::Generating domain artifcats
TRACE::2025-05-06.01:14:24::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-06.01:14:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-06.01:14:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-06.01:14:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-06.01:14:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-06.01:14:24::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-06.01:14:24::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:24::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:24::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:24::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:24::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:24::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:24::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:24::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:24::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:24::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:24::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:24::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:24::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:24::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-06.01:14:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-06.01:14:24::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:24::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-06.01:14:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-06.01:14:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-06.01:14:24::SCWDomain::Building the domain :  standalone_domain
TRACE::2025-05-06.01:14:24::SCWMssOS::doing bsp build ... 
TRACE::2025-05-06.01:14:24::SCWMssOS::System Command Ran  C: & cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-05-06.01:14:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-06.01:14:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-06.01:14:25::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2025-05-06.01:14:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:14:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:25::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:14:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:25::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:14:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-06.01:14:25::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-05-06.01:14:25::SCWMssOS::-distribute-patterns"

TRACE::2025-05-06.01:14:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:14:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-06.01:14:25::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-05-06.01:14:25::SCWMssOS::istribute-patterns"

TRACE::2025-05-06.01:14:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:14:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:25::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:14:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:25::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:26::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:26::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:26::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:26::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:14:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:14:26::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:26::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:26::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:26::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:26::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:14:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:14:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:14:26::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:27::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:27::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:14:27::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:14:27::SCWMssOS::e-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:14:27::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-06.01:14:27::SCWMssOS::ribute-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-06.01:14:27::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-06.01:14:27::SCWMssOS::ibute-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:14:27::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:14:27::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:27::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:14:27::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:14:27::SCWMssOS::e-patterns"

TRACE::2025-05-06.01:14:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:14:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-06.01:14:27::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-06.01:14:27::SCWMssOS::e-patterns"

TRACE::2025-05-06.01:14:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-06.01:14:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:29::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-06.01:14:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:29::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-06.01:14:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-05-06.01:14:30::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-05-06.01:14:30::SCWMssOS::stribute-patterns"

TRACE::2025-05-06.01:14:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-06.01:14:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-06.01:14:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-06.01:14:30::SCWMssOS::ribute-patterns"

TRACE::2025-05-06.01:14:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-06.01:14:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:30::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-06.01:14:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:30::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2025-05-06.01:14:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:30::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-06.01:14:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:30::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-06.01:14:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-06.01:14:31::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:14:31::SCWMssOS::tterns"

TRACE::2025-05-06.01:14:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_17/src"

TRACE::2025-05-06.01:14:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:14:31::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:14:31::SCWMssOS::patterns"

TRACE::2025-05-06.01:14:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-06.01:14:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:31::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-06.01:14:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:31::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-06.01:14:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:32::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:32::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-06.01:14:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:14:32::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:14:32::SCWMssOS::patterns"

TRACE::2025-05-06.01:14:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v4_1/src"

TRACE::2025-05-06.01:14:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v4_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-06.01:14:32::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-06.01:14:32::SCWMssOS::tterns"

TRACE::2025-05-06.01:14:32::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spips_v3_8/src"

TRACE::2025-05-06.01:14:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:14:32::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:14:32::SCWMssOS::atterns"

TRACE::2025-05-06.01:14:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-06.01:14:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-06.01:14:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-06.01:14:33::SCWMssOS::ute-patterns"

TRACE::2025-05-06.01:14:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-06.01:14:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-06.01:14:33::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-06.01:14:33::SCWMssOS::te-patterns"

TRACE::2025-05-06.01:14:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2025-05-06.01:14:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-06.01:14:33::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-06.01:14:33::SCWMssOS::patterns"

TRACE::2025-05-06.01:14:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-06.01:14:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-06.01:14:34::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-06.01:14:34::SCWMssOS::-patterns"

TRACE::2025-05-06.01:14:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2025-05-06.01:14:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:14:34::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:14:34::SCWMssOS::atterns"

TRACE::2025-05-06.01:14:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-06.01:14:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-06.01:14:34::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-06.01:14:34::SCWMssOS::atterns"

TRACE::2025-05-06.01:14:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-06.01:14:39::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-06.01:14:40::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-05-06.01:14:40::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-05-06.01:14:40::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-05-06.01:14:40::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-05-06.01:14:40::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-05-06.01:14:40::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-05-06.01:14:40::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-05-06.01:14:40::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-05-06.01:14:40::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-05-06.01:14:40::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-05-06.01:14:40::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-05-06.01:14:40::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-05-06.01:14:40::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_bdrin
TRACE::2025-05-06.01:14:40::SCWMssOS::g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib/
TRACE::2025-05-06.01:14:40::SCWMssOS::xemacps_intr.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xgpio_extra.o psu_cortexa53_
TRACE::2025-05-06.01:14:40::SCWMssOS::0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xgpio_sinit.o psu_cor
TRACE::2025-05-06.01:14:40::SCWMssOS::texa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_
TRACE::2025-05-06.01:14:40::SCWMssOS::cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_
TRACE::2025-05-06.01:14:40::SCWMssOS::g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/x
TRACE::2025-05-06.01:14:40::SCWMssOS::iicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu
TRACE::2025-05-06.01:14:40::SCWMssOS::_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o 
TRACE::2025-05-06.01:14:40::SCWMssOS::psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mm
TRACE::2025-05-06.01:14:40::SCWMssOS::u.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0
TRACE::2025-05-06.01:14:40::SCWMssOS::/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cort
TRACE::2025-05-06.01:14:40::SCWMssOS::exa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o ps
TRACE::2025-05-06.01:14:40::SCWMssOS::u_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatfo
TRACE::2025-05-06.01:14:40::SCWMssOS::rm_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib
TRACE::2025-05-06.01:14:40::SCWMssOS::/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa5
TRACE::2025-05-06.01:14:40::SCWMssOS::3_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o ps
TRACE::2025-05-06.01:14:40::SCWMssOS::u_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xs
TRACE::2025-05-06.01:14:40::SCWMssOS::cugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xs
TRACE::2025-05-06.01:14:40::SCWMssOS::dps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/l
TRACE::2025-05-06.01:14:40::SCWMssOS::ib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_co
TRACE::2025-05-06.01:14:40::SCWMssOS::rtexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu
TRACE::2025-05-06.01:14:40::SCWMssOS::_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cort
TRACE::2025-05-06.01:14:40::SCWMssOS::exa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o 
TRACE::2025-05-06.01:14:40::SCWMssOS::psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw
TRACE::2025-05-06.01:14:40::SCWMssOS::.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa5
TRACE::2025-05-06.01:14:40::SCWMssOS::3_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_c
TRACE::2025-05-06.01:14:40::SCWMssOS::ortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_co
TRACE::2025-05-06.01:14:40::SCWMssOS::rtexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-05-06.01:14:40::SCWMssOS::'Finished building libraries'

TRACE::2025-05-06.01:14:40::SCWMssOS::Copying to export directory.
TRACE::2025-05-06.01:14:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-06.01:14:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-06.01:14:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-06.01:14:40::SCWSystem::Completed Processing the sysconfig QC_platform
LOG::2025-05-06.01:14:40::SCWPlatform::Completed generating the artifacts for system configuration QC_platform
TRACE::2025-05-06.01:14:40::SCWPlatform::Started preparing the platform 
TRACE::2025-05-06.01:14:40::SCWSystem::Writing the bif file for system config QC_platform
TRACE::2025-05-06.01:14:40::SCWSystem::dir created 
TRACE::2025-05-06.01:14:40::SCWSystem::Writing the bif 
TRACE::2025-05-06.01:14:40::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-06.01:14:40::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-06.01:14:40::SCWPlatform::Completed generating the platform
TRACE::2025-05-06.01:14:40::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:40::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:40::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:40::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:40::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-06.01:14:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-06.01:14:40::SCWMssOS::Commit changes completed.
TRACE::2025-05-06.01:14:40::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:40::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:40::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:40::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:40::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:40::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:40::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:40::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:40::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:40::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:40::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:40::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:40::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:40::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:40::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:40::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:40::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:40::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"0486eee2d4095b768da428e7ffc0b241",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"a5121018b23ad124a93753a366e1d30b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"034b832f9e692383481e1b20015d3bfd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-06.01:14:40::SCWPlatform::updated the xpfm file.
TRACE::2025-05-06.01:14:41::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:41::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:41::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:41::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-06.01:14:41::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-06.01:14:41::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-06.01:14:41::SCWPlatform::Trying to set the existing hwdb with name system_top_1
TRACE::2025-05-06.01:14:41::SCWPlatform::Opened existing hwdb system_top_1
TRACE::2025-05-06.01:14:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-06.01:14:41::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-06.01:14:41::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-06.01:14:41::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:28::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:28::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:28::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:28::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:28::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:28::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened new HwDB with name system_top
TRACE::2025-05-18.22:39:33::SCWReader::Active system found as  QC_platform
TRACE::2025-05-18.22:39:33::SCWReader::Handling sysconfig QC_platform
TRACE::2025-05-18.22:39:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-18.22:39:33::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-18.22:39:33::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-18.22:39:33::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:39:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:39:33::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:39:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-18.22:39:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWReader::No isolation master present  
TRACE::2025-05-18.22:39:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:39:33::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-18.22:39:33::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-18.22:39:33::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:39:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:39:33::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:39:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-18.22:39:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWReader::No isolation master present  
TRACE::2025-05-18.22:39:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-18.22:39:33::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-18.22:39:33::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-18.22:39:33::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:39:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:39:33::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:39:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-18.22:39:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:39:33::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:39:33::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:39:33::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:39:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:39:33::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:39:33::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:39:33::SCWReader::No isolation master present  
TRACE::2025-05-18.22:40:12::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:12::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:12::SCWPlatform:: Platform location is C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:40:12::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:17::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:17::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/system_top_zu19_gty_new_interposer_uart_switched.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:iw-g35m-19eg-4e004g-e008g-lie::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to set the existing hwdb with name system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Opened existing hwdb system_top
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:17::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper
TRACE::2025-05-18.22:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:17::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:40:17::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:40:17::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:17::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2025-05-18.22:40:17::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:40:17::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:40:17::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:17::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2025-05-18.22:40:17::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:40:17::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:40:17::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-05-18.22:40:17::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:17::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:17::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-18.22:40:21::SCWPlatform::Opened new HwDB with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-18.22:40:21::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:21::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-18.22:40:21::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:21::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-18.22:40:21::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:21::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:21::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:21::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:21::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:21::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:21::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:21::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:21::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:21::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:21::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:21::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:21::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:21::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:21::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Users/youse/Downloads/VivadoTests/UARTECHO/QC_IntegrationTest_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/QC_IntegrationTest_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"01c44a43a8d5245393aa4cd2c1e295471",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"4f25c83d2b3511eeb61c8385eb95f36a1",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"dcb72993f3f415d253e9077decc56d2e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-18.22:40:26::SCWPlatform::Started generating the artifacts platform QC_platform
TRACE::2025-05-18.22:40:26::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-18.22:40:26::SCWPlatform::Started generating the artifacts for system configuration QC_platform
LOG::2025-05-18.22:40:26::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-05-18.22:40:26::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-05-18.22:40:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-18.22:40:26::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-05-18.22:40:26::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-05-18.22:40:26::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-05-18.22:40:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-18.22:40:26::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-05-18.22:40:26::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-18.22:40:26::SCWSystem::Not a boot domain 
LOG::2025-05-18.22:40:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-18.22:40:26::SCWDomain::Generating domain artifcats
TRACE::2025-05-18.22:40:26::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-18.22:40:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-18.22:40:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-18.22:40:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-18.22:40:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-18.22:40:26::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-18.22:40:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:26::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:26::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:26::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:26::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-18.22:40:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:26::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-05-18.22:40:27::SCWMssOS::doing bsp build ... 
TRACE::2025-05-18.22:40:27::SCWMssOS::System Command Ran  C: & cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-05-18.22:40:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-18.22:40:27::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-18.22:40:27::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-18.22:40:28::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-05-18.22:40:28::SCWMssOS::-distribute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-18.22:40:28::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-05-18.22:40:28::SCWMssOS::istribute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:28::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:28::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:28::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:28::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-18.22:40:28::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-18.22:40:28::SCWMssOS::te-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spi_v4_10/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:28::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:28::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:28::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-18.22:40:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-18.22:40:28::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-18.22:40:28::SCWMssOS::ribute-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-18.22:40:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-18.22:40:29::SCWMssOS::ibute-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:29::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-18.22:40:29::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-18.22:40:29::SCWMssOS::e-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:29::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:29::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-05-18.22:40:29::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-05-18.22:40:29::SCWMssOS::stribute-patterns"

TRACE::2025-05-18.22:40:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-18.22:40:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-18.22:40:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-18.22:40:29::SCWMssOS::ribute-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:30::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:30::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:30::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-18.22:40:30::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-18.22:40:30::SCWMssOS::tterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:30::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:30::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-18.22:40:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:30::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:30::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-18.22:40:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-18.22:40:31::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-18.22:40:31::SCWMssOS::patterns"

TRACE::2025-05-18.22:40:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spi_v4_10/src"

TRACE::2025-05-18.22:40:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-18.22:40:31::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-18.22:40:31::SCWMssOS::tterns"

TRACE::2025-05-18.22:40:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-18.22:40:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:40:31::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:40:31::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:40:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-18.22:40:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-18.22:40:31::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-18.22:40:31::SCWMssOS::te-patterns"

TRACE::2025-05-18.22:40:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-18.22:40:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:40:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:40:31::SCWMssOS::-patterns"

TRACE::2025-05-18.22:40:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-18.22:40:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-18.22:40:31::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-18.22:40:31::SCWMssOS::atterns"

TRACE::2025-05-18.22:40:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-18.22:40:35::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-18.22:40:35::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-05-18.22:40:35::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-05-18.22:40:35::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-05-18.22:40:35::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-05-18.22:40:35::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-05-18.22:40:35::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-05-18.22:40:35::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-05-18.22:40:35::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-05-18.22:40:35::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-05-18.22:40:35::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-05-18.22:40:35::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-05-18.22:40:35::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-05-18.22:40:35::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xgpio_extra.o p
TRACE::2025-05-18.22:40:35::SCWMssOS::su_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xgpio_si
TRACE::2025-05-18.22:40:35::SCWMssOS::nit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiop
TRACE::2025-05-18.22:40:35::SCWMssOS::s_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa5
TRACE::2025-05-18.22:40:35::SCWMssOS::3_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu
TRACE::2025-05-18.22:40:35::SCWMssOS::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o
TRACE::2025-05-18.22:40:35::SCWMssOS:: psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_
TRACE::2025-05-18.22:40:35::SCWMssOS::testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/l
TRACE::2025-05-18.22:40:35::SCWMssOS::ib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortex
TRACE::2025-05-18.22:40:35::SCWMssOS::a53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o
TRACE::2025-05-18.22:40:35::SCWMssOS:: psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcps
TRACE::2025-05-18.22:40:35::SCWMssOS::u_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2025-05-18.22:40:35::SCWMssOS::53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cort
TRACE::2025-05-18.22:40:35::SCWMssOS::exa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspi.o psu_cortexa53_0/lib/xspi_g.o psu_
TRACE::2025-05-18.22:40:35::SCWMssOS::cortexa53_0/lib/xspi_options.o psu_cortexa53_0/lib/xspi_selftest.o psu_cortexa53_0/lib/xspi_sinit.o psu_cortexa53_0/lib/xspi_st
TRACE::2025-05-18.22:40:35::SCWMssOS::ats.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0
TRACE::2025-05-18.22:40:35::SCWMssOS::/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xuartps.o p
TRACE::2025-05-18.22:40:35::SCWMssOS::su_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_
TRACE::2025-05-18.22:40:35::SCWMssOS::options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_
TRACE::2025-05-18.22:40:35::SCWMssOS::0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-05-18.22:40:35::SCWMssOS::'Finished building libraries'

TRACE::2025-05-18.22:40:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-18.22:40:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-18.22:40:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-18.22:40:35::SCWSystem::Completed Processing the sysconfig QC_platform
LOG::2025-05-18.22:40:35::SCWPlatform::Completed generating the artifacts for system configuration QC_platform
TRACE::2025-05-18.22:40:35::SCWPlatform::Started preparing the platform 
TRACE::2025-05-18.22:40:35::SCWSystem::Writing the bif file for system config QC_platform
TRACE::2025-05-18.22:40:35::SCWSystem::dir created 
TRACE::2025-05-18.22:40:35::SCWSystem::Writing the bif 
TRACE::2025-05-18.22:40:35::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-18.22:40:35::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-18.22:40:35::SCWPlatform::Completed generating the platform
TRACE::2025-05-18.22:40:35::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:40:35::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:40:35::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:35::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:40:35::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:40:35::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:35::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-18.22:40:35::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:40:35::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:35::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:35::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:35::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:35::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:35::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:35::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:35::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:35::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:35::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:35::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:35::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:35::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:35::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:35::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:35::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:35::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Users/youse/Downloads/VivadoTests/UARTECHO/QC_IntegrationTest_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/QC_IntegrationTest_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"01c44a43a8d5245393aa4cd2c1e295471",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"4f25c83d2b3511eeb61c8385eb95f36a1",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"dcb72993f3f415d253e9077decc56d2e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-18.22:40:35::SCWPlatform::updated the xpfm file.
TRACE::2025-05-18.22:40:36::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:36::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:36::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:36::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:40:36::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:40:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:40:36::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:36::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_0
TRACE::2025-05-18.22:40:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:40:36::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:40:36::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:40:36::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:04::SCWPlatform::Clearing the existing platform
TRACE::2025-05-18.22:56:04::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-18.22:56:04::SCWBDomain::clearing the fsbl build
TRACE::2025-05-18.22:56:04::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:04::SCWBDomain::clearing the pmufw build
TRACE::2025-05-18.22:56:04::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:04::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:04::SCWSystem::Clearing the domains completed.
TRACE::2025-05-18.22:56:04::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-18.22:56:04::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:04::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:04::SCWPlatform:: Platform location is C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:04::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:04::SCWPlatform::Removing the HwDB with name C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:05::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:05::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:05::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:05::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:05::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened new HwDB with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWReader::Active system found as  QC_platform
TRACE::2025-05-18.22:56:11::SCWReader::Handling sysconfig QC_platform
TRACE::2025-05-18.22:56:11::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-18.22:56:11::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-18.22:56:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-18.22:56:11::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:11::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-18.22:56:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWReader::No isolation master present  
TRACE::2025-05-18.22:56:11::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-18.22:56:11::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-18.22:56:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-18.22:56:11::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:11::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-18.22:56:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWReader::No isolation master present  
TRACE::2025-05-18.22:56:11::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-18.22:56:11::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-18.22:56:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-18.22:56:11::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:11::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:11::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-18.22:56:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:11::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:11::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:11::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:11::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:11::SCWReader::No isolation master present  
TRACE::2025-05-18.22:56:19::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:19::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:19::SCWPlatform:: Platform location is C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:56:19::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:26::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper_3
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:26::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper_3
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_2
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:26::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper_3
TRACE::2025-05-18.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:26::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:26::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2025-05-18.22:56:26::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:26::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2025-05-18.22:56:26::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-05-18.22:56:26::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:26::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:26::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-18.22:56:32::SCWPlatform::Opened new HwDB with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-18.22:56:32::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:32::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-18.22:56:32::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:32::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-18.22:56:32::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:32::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:32::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:32::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:32::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:32::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:32::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:32::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:32::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:32::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:32::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:32::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:32::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:32::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:32::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Users/youse/Downloads/VivadoTests/UARTECHO/QC_IntegrationTest_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/QC_IntegrationTest_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"01c44a43a8d5245393aa4cd2c1e295471",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"4f25c83d2b3511eeb61c8385eb95f36a1",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"dcb72993f3f415d253e9077decc56d2e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-18.22:56:40::SCWPlatform::Started generating the artifacts platform QC_platform
TRACE::2025-05-18.22:56:40::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-18.22:56:40::SCWPlatform::Started generating the artifacts for system configuration QC_platform
LOG::2025-05-18.22:56:40::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-05-18.22:56:40::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-05-18.22:56:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-18.22:56:40::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-05-18.22:56:40::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-05-18.22:56:40::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-05-18.22:56:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-18.22:56:40::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-05-18.22:56:40::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-18.22:56:40::SCWSystem::Not a boot domain 
LOG::2025-05-18.22:56:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-18.22:56:40::SCWDomain::Generating domain artifcats
TRACE::2025-05-18.22:56:40::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-18.22:56:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-18.22:56:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-18.22:56:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-18.22:56:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-18.22:56:40::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-18.22:56:40::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:40::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:40::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:40::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:40::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:40::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:40::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:40::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:40::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:40::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:40::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-18.22:56:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-05-18.22:56:42::SCWMssOS::doing bsp build ... 
TRACE::2025-05-18.22:56:42::SCWMssOS::System Command Ran  C: & cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-05-18.22:56:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-18.22:56:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-18.22:56:42::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2025-05-18.22:56:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-18.22:56:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:42::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-18.22:56:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:42::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:42::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-18.22:56:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-18.22:56:42::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-05-18.22:56:42::SCWMssOS::-distribute-patterns"

TRACE::2025-05-18.22:56:42::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-18.22:56:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-18.22:56:42::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-05-18.22:56:42::SCWMssOS::istribute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:43::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:43::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:43::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:43::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:43::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:43::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:43::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:43::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:43::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-18.22:56:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-18.22:56:43::SCWMssOS::te-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spi_v4_10/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:43::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:43::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:43::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-18.22:56:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-18.22:56:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-18.22:56:43::SCWMssOS::ribute-patterns"

TRACE::2025-05-18.22:56:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-18.22:56:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-18.22:56:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-18.22:56:44::SCWMssOS::ibute-patterns"

TRACE::2025-05-18.22:56:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-18.22:56:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:44::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:44::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-18.22:56:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-18.22:56:44::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-18.22:56:44::SCWMssOS::e-patterns"

TRACE::2025-05-18.22:56:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-18.22:56:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:44::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-18.22:56:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:44::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:44::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-05-18.22:56:45::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-05-18.22:56:45::SCWMssOS::stribute-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-18.22:56:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-18.22:56:45::SCWMssOS::ribute-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:45::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:45::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:45::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-18.22:56:45::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-18.22:56:45::SCWMssOS::tterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-18.22:56:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:45::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-18.22:56:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:46::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-18.22:56:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:46::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-18.22:56:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-18.22:56:46::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-18.22:56:46::SCWMssOS::patterns"

TRACE::2025-05-18.22:56:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spi_v4_10/src"

TRACE::2025-05-18.22:56:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-18.22:56:46::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-18.22:56:46::SCWMssOS::tterns"

TRACE::2025-05-18.22:56:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-18.22:56:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-18.22:56:46::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-18.22:56:46::SCWMssOS::ute-patterns"

TRACE::2025-05-18.22:56:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-18.22:56:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-18.22:56:47::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-18.22:56:47::SCWMssOS::te-patterns"

TRACE::2025-05-18.22:56:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-18.22:56:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-18.22:56:47::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-18.22:56:47::SCWMssOS::-patterns"

TRACE::2025-05-18.22:56:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-18.22:56:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-18.22:56:47::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-18.22:56:47::SCWMssOS::atterns"

TRACE::2025-05-18.22:56:51::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-18.22:56:51::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-18.22:56:51::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-05-18.22:56:51::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-05-18.22:56:51::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-05-18.22:56:51::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-05-18.22:56:51::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-05-18.22:56:51::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-05-18.22:56:51::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-05-18.22:56:51::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-05-18.22:56:51::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-05-18.22:56:51::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-05-18.22:56:51::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-05-18.22:56:51::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-05-18.22:56:51::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xgpio_extra.o p
TRACE::2025-05-18.22:56:51::SCWMssOS::su_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xgpio_si
TRACE::2025-05-18.22:56:51::SCWMssOS::nit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiop
TRACE::2025-05-18.22:56:51::SCWMssOS::s_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa5
TRACE::2025-05-18.22:56:51::SCWMssOS::3_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu
TRACE::2025-05-18.22:56:51::SCWMssOS::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o
TRACE::2025-05-18.22:56:51::SCWMssOS:: psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_
TRACE::2025-05-18.22:56:51::SCWMssOS::testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/l
TRACE::2025-05-18.22:56:51::SCWMssOS::ib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortex
TRACE::2025-05-18.22:56:51::SCWMssOS::a53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o
TRACE::2025-05-18.22:56:51::SCWMssOS:: psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcps
TRACE::2025-05-18.22:56:51::SCWMssOS::u_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2025-05-18.22:56:51::SCWMssOS::53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cort
TRACE::2025-05-18.22:56:51::SCWMssOS::exa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspi.o psu_cortexa53_0/lib/xspi_g.o psu_
TRACE::2025-05-18.22:56:51::SCWMssOS::cortexa53_0/lib/xspi_options.o psu_cortexa53_0/lib/xspi_selftest.o psu_cortexa53_0/lib/xspi_sinit.o psu_cortexa53_0/lib/xspi_st
TRACE::2025-05-18.22:56:51::SCWMssOS::ats.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0
TRACE::2025-05-18.22:56:51::SCWMssOS::/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xuartps.o p
TRACE::2025-05-18.22:56:51::SCWMssOS::su_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_
TRACE::2025-05-18.22:56:51::SCWMssOS::options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_
TRACE::2025-05-18.22:56:51::SCWMssOS::0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-05-18.22:56:51::SCWMssOS::'Finished building libraries'

TRACE::2025-05-18.22:56:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-18.22:56:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-18.22:56:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-18.22:56:51::SCWSystem::Completed Processing the sysconfig QC_platform
LOG::2025-05-18.22:56:51::SCWPlatform::Completed generating the artifacts for system configuration QC_platform
TRACE::2025-05-18.22:56:51::SCWPlatform::Started preparing the platform 
TRACE::2025-05-18.22:56:51::SCWSystem::Writing the bif file for system config QC_platform
TRACE::2025-05-18.22:56:51::SCWSystem::dir created 
TRACE::2025-05-18.22:56:51::SCWSystem::Writing the bif 
TRACE::2025-05-18.22:56:51::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-18.22:56:51::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-18.22:56:51::SCWPlatform::Completed generating the platform
TRACE::2025-05-18.22:56:51::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:51::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:51::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-18.22:56:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-18.22:56:51::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:51::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-18.22:56:51::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::Commit changes completed.
TRACE::2025-05-18.22:56:51::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:51::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:51::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:51::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:51::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:51::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:51::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:51::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:51::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:51::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:51::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:51::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:51::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:51::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:51::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:51::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:51::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Users/youse/Downloads/VivadoTests/UARTECHO/QC_IntegrationTest_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/QC_IntegrationTest_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"01c44a43a8d5245393aa4cd2c1e295471",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"4f25c83d2b3511eeb61c8385eb95f36a1",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"dcb72993f3f415d253e9077decc56d2e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-18.22:56:51::SCWPlatform::updated the xpfm file.
TRACE::2025-05-18.22:56:52::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:52::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:52::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:52::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-18.22:56:52::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-18.22:56:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-18.22:56:52::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:52::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_4
TRACE::2025-05-18.22:56:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-18.22:56:52::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-18.22:56:52::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-18.22:56:52::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:39::SCWPlatform::Clearing the existing platform
TRACE::2025-05-19.00:16:39::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-19.00:16:39::SCWBDomain::clearing the fsbl build
TRACE::2025-05-19.00:16:39::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:39::SCWBDomain::clearing the pmufw build
TRACE::2025-05-19.00:16:39::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:39::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:39::SCWSystem::Clearing the domains completed.
TRACE::2025-05-19.00:16:39::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-19.00:16:39::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform:: Platform location is C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:39::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:39::SCWPlatform::Removing the HwDB with name C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:39::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened new HwDB with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWReader::Active system found as  QC_platform
TRACE::2025-05-19.00:16:43::SCWReader::Handling sysconfig QC_platform
TRACE::2025-05-19.00:16:43::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-19.00:16:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-19.00:16:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-19.00:16:43::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-19.00:16:43::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-19.00:16:43::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-19.00:16:43::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:43::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:43::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:43::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:43::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:43::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:43::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:43::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:43::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:43::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:16:44::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-19.00:16:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWReader::No isolation master present  
TRACE::2025-05-19.00:16:44::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-19.00:16:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-19.00:16:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-19.00:16:44::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2025-05-19.00:16:44::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-19.00:16:44::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-19.00:16:44::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:16:44::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-19.00:16:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWReader::No isolation master present  
TRACE::2025-05-19.00:16:44::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-19.00:16:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2025-05-19.00:16:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2025-05-19.00:16:44::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::No sw design opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::mss exists loading the mss file  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Opened the sw design from mss  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Adding the swdes entry C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-19.00:16:44::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-19.00:16:44::SCWMssOS::Opened the sw design.  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:16:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:16:44::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-19.00:16:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:44::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:44::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:44::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:44::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:44::SCWReader::No isolation master present  
TRACE::2025-05-19.00:16:50::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:50::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:50::SCWPlatform:: Platform location is C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-19.00:16:50::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:54::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper_6
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:54::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper_6
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_5
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:54::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/tempdsa/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::update - Opened existing hwdb QC_IntegrationTest_wrapper_6
TRACE::2025-05-19.00:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:54::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:16:54::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:54::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2025-05-19.00:16:54::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:16:54::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:54::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2025-05-19.00:16:54::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:16:54::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-05-19.00:16:54::SCWMssOS::Removing the swdes entry for  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:54::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:54::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-19.00:16:58::SCWPlatform::Opened new HwDB with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2025-05-19.00:16:58::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:58::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2025-05-19.00:16:58::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:58::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-19.00:16:58::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:16:58::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:58::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:58::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:58::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:58::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:58::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:58::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:58::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:58::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:16:58::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:16:58::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:16:58::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:16:58::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:16:58::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Users/youse/Downloads/VivadoTests/UARTECHO/QC_IntegrationTest_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/QC_IntegrationTest_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"01c44a43a8d5245393aa4cd2c1e295471",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"4f25c83d2b3511eeb61c8385eb95f36a1",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"dcb72993f3f415d253e9077decc56d2e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-19.00:17:04::SCWPlatform::Started generating the artifacts platform QC_platform
TRACE::2025-05-19.00:17:04::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-19.00:17:04::SCWPlatform::Started generating the artifacts for system configuration QC_platform
LOG::2025-05-19.00:17:04::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2025-05-19.00:17:04::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2025-05-19.00:17:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-19.00:17:04::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2025-05-19.00:17:04::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2025-05-19.00:17:04::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2025-05-19.00:17:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-05-19.00:17:04::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2025-05-19.00:17:04::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-19.00:17:04::SCWSystem::Not a boot domain 
LOG::2025-05-19.00:17:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-19.00:17:04::SCWDomain::Generating domain artifcats
TRACE::2025-05-19.00:17:04::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-19.00:17:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-19.00:17:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/qemu/
TRACE::2025-05-19.00:17:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-19.00:17:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/resources/QC_platform/standalone_domain/qemu_args.txt To C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/export/QC_platform/sw/QC_platform/standalone_domain/qemu/
TRACE::2025-05-19.00:17:04::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-19.00:17:04::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:04::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:04::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:04::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:17:04::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:17:04::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:04::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:17:04::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:04::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:17:04::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:04::SCWMssOS::Completed writing the mss file at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp
TRACE::2025-05-19.00:17:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-05-19.00:17:05::SCWMssOS::doing bsp build ... 
TRACE::2025-05-19.00:17:05::SCWMssOS::System Command Ran  C: & cd  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2025-05-19.00:17:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-19.00:17:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-19.00:17:05::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2025-05-19.00:17:06::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2025-05-19.00:17:06::SCWMssOS::-distribute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2025-05-19.00:17:06::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2025-05-19.00:17:06::SCWMssOS::istribute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:06::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:06::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-19.00:17:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-19.00:17:06::SCWMssOS::te-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/spi_v4_10/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:06::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:06::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-19.00:17:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-19.00:17:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-19.00:17:06::SCWMssOS::ribute-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2025-05-19.00:17:07::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2025-05-19.00:17:07::SCWMssOS::ibute-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:07::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2025-05-19.00:17:07::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2025-05-19.00:17:07::SCWMssOS::e-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:07::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:07::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:07::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:07::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2025-05-19.00:17:07::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2025-05-19.00:17:07::SCWMssOS::stribute-patterns"

TRACE::2025-05-19.00:17:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2025-05-19.00:17:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2025-05-19.00:17:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2025-05-19.00:17:07::SCWMssOS::ribute-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:08::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:08::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:08::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_9/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-19.00:17:08::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-19.00:17:08::SCWMssOS::tterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:08::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:08::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2025-05-19.00:17:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:08::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2025-05-19.00:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2025-05-19.00:17:09::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2025-05-19.00:17:09::SCWMssOS::patterns"

TRACE::2025-05-19.00:17:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/spi_v4_10/src"

TRACE::2025-05-19.00:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/spi_v4_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2025-05-19.00:17:09::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2025-05-19.00:17:09::SCWMssOS::tterns"

TRACE::2025-05-19.00:17:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2025-05-19.00:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2025-05-19.00:17:09::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2025-05-19.00:17:09::SCWMssOS::ute-patterns"

TRACE::2025-05-19.00:17:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2025-05-19.00:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2025-05-19.00:17:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2025-05-19.00:17:09::SCWMssOS::te-patterns"

TRACE::2025-05-19.00:17:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2025-05-19.00:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2025-05-19.00:17:09::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2025-05-19.00:17:09::SCWMssOS::-patterns"

TRACE::2025-05-19.00:17:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2025-05-19.00:17:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2025-05-19.00:17:09::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2025-05-19.00:17:09::SCWMssOS::atterns"

TRACE::2025-05-19.00:17:12::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-19.00:17:12::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-19.00:17:12::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2025-05-19.00:17:12::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2025-05-19.00:17:12::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2025-05-19.00:17:12::SCWMssOS::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2025-05-19.00:17:12::SCWMssOS::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2025-05-19.00:17:12::SCWMssOS::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2025-05-19.00:17:12::SCWMssOS::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2025-05-19.00:17:12::SCWMssOS:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2025-05-19.00:17:12::SCWMssOS::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcl
TRACE::2025-05-19.00:17:12::SCWMssOS::ockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o
TRACE::2025-05-19.00:17:12::SCWMssOS:: psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib
TRACE::2025-05-19.00:17:12::SCWMssOS::/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa
TRACE::2025-05-19.00:17:12::SCWMssOS::53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpio.o psu_cortexa53_0/lib/xgpio_extra.o p
TRACE::2025-05-19.00:17:12::SCWMssOS::su_cortexa53_0/lib/xgpio_g.o psu_cortexa53_0/lib/xgpio_intr.o psu_cortexa53_0/lib/xgpio_selftest.o psu_cortexa53_0/lib/xgpio_si
TRACE::2025-05-19.00:17:12::SCWMssOS::nit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiop
TRACE::2025-05-19.00:17:12::SCWMssOS::s_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa5
TRACE::2025-05-19.00:17:12::SCWMssOS::3_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu
TRACE::2025-05-19.00:17:12::SCWMssOS::_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o
TRACE::2025-05-19.00:17:12::SCWMssOS:: psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_
TRACE::2025-05-19.00:17:12::SCWMssOS::testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/l
TRACE::2025-05-19.00:17:12::SCWMssOS::ib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortex
TRACE::2025-05-19.00:17:12::SCWMssOS::a53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xresetps.o
TRACE::2025-05-19.00:17:12::SCWMssOS:: psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcps
TRACE::2025-05-19.00:17:12::SCWMssOS::u_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa
TRACE::2025-05-19.00:17:12::SCWMssOS::53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cort
TRACE::2025-05-19.00:17:12::SCWMssOS::exa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xspi.o psu_cortexa53_0/lib/xspi_g.o psu_
TRACE::2025-05-19.00:17:12::SCWMssOS::cortexa53_0/lib/xspi_options.o psu_cortexa53_0/lib/xspi_selftest.o psu_cortexa53_0/lib/xspi_sinit.o psu_cortexa53_0/lib/xspi_st
TRACE::2025-05-19.00:17:12::SCWMssOS::ats.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0
TRACE::2025-05-19.00:17:12::SCWMssOS::/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xuartps.o p
TRACE::2025-05-19.00:17:12::SCWMssOS::su_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_
TRACE::2025-05-19.00:17:12::SCWMssOS::options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_
TRACE::2025-05-19.00:17:12::SCWMssOS::0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2025-05-19.00:17:13::SCWMssOS::'Finished building libraries'

TRACE::2025-05-19.00:17:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-19.00:17:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-19.00:17:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-19.00:17:13::SCWSystem::Completed Processing the sysconfig QC_platform
LOG::2025-05-19.00:17:13::SCWPlatform::Completed generating the artifacts for system configuration QC_platform
TRACE::2025-05-19.00:17:13::SCWPlatform::Started preparing the platform 
TRACE::2025-05-19.00:17:13::SCWSystem::Writing the bif file for system config QC_platform
TRACE::2025-05-19.00:17:13::SCWSystem::dir created 
TRACE::2025-05-19.00:17:13::SCWSystem::Writing the bif 
TRACE::2025-05-19.00:17:13::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-19.00:17:13::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-19.00:17:13::SCWPlatform::Completed generating the platform
TRACE::2025-05-19.00:17:13::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:17:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:17:13::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:17:13::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-19.00:17:13::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-19.00:17:13::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:17:13::SCWMssOS::Saving the mss changes C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2025-05-19.00:17:13::SCWMssOS::Writing the mss file completed C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::Commit changes completed.
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:17:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:17:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:17:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:17:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:17:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:17:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:17:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:17:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:17:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWWriter::formatted JSON is {
	"platformName":	"QC_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"QC_platform",
	"platHandOff":	"C:/Users/youse/Downloads/VivadoTests/UARTECHO/QC_IntegrationTest_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/QC_IntegrationTest_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"QC_platform",
	"systems":	[{
			"systemName":	"QC_platform",
			"systemDesc":	"QC_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"QC_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"01c44a43a8d5245393aa4cd2c1e295471",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"4f25c83d2b3511eeb61c8385eb95f36a1",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/QC_platform/standalone_domain/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/QC_platform/standalone_domain/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"dcb72993f3f415d253e9077decc56d2e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-19.00:17:13::SCWPlatform::updated the xpfm file.
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to open the hw design at C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA given C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA absoulate path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform::DSA directory C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw
TRACE::2025-05-19.00:17:13::SCWPlatform:: Platform Path C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/hw/QC_IntegrationTest_wrapper.xsa
TRACE::2025-05-19.00:17:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-19.00:17:13::SCWPlatform::Trying to set the existing hwdb with name QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Opened existing hwdb QC_IntegrationTest_wrapper_7
TRACE::2025-05-19.00:17:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-19.00:17:13::SCWMssOS::Checking the sw design at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2025-05-19.00:17:13::SCWMssOS::DEBUG:  swdes dump  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2025-05-19.00:17:13::SCWMssOS::Sw design exists and opened at  C:/Xilinx/Projects/QC_UART_TEST/Vitis2023.1/QC_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss
