
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/ip_repo_digi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.cache/ip 
Command: link_design -top system_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_DigiLED_0_0/system_DigiLED_0_0.dcp' for cell 'system_i/DigiLED_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/constrs_1/new/project.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.srcs/constrs_1/new/project.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 681.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 681.613 ; gain = 387.406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 703.719 ; gain = 22.105

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9dcdd26f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1191.070 ; gain = 487.352

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d6cec61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1333.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 141e4eebb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1333.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fe14783c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1333.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 200 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fe14783c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1333.730 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fe14783c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fe14783c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             200  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1333.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14febea67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.766 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 14febea67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1469.855 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14febea67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.855 ; gain = 136.125

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14febea67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.855 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.855 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14febea67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1469.855 ; gain = 788.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.681 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[10] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[5]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[5] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[0]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[6] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[1]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[7] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[2]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[8] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[3]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[9] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[4]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13956111a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1469.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a954c35e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 129229f89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 129229f89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 129229f89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: aba9942f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.855 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 94a2f370

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1251fac7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1251fac7f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c6e811c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c7c0bf38

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 189283433

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e9355808

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 112f09aa3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16d02611f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18d1544f4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18d1544f4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24dd5ac79

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24dd5ac79

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.772. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 211e299c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 211e299c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211e299c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 211e299c6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1cd8029ed

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cd8029ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.855 ; gain = 0.000
Ending Placer Task | Checksum: 14329d81e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1469.855 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb984393 ConstDB: 0 ShapeSum: 7791948b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 72725ca9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1469.855 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4d69f2f5 NumContArr: 250869b4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 72725ca9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 72725ca9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 72725ca9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1469.855 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157bbfbda

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.878  | TNS=0.000  | WHS=-0.188 | THS=-15.998|

Phase 2 Router Initialization | Checksum: 165ab2c6f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1469.855 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1591
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1591
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1595f2110

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.335  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 278540175

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 278540175

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b84b7320

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.450  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b84b7320

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b84b7320

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b84b7320

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ab6c866e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.450  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191001c0b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1469.855 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 191001c0b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.622607 %
  Global Horizontal Routing Utilization  = 0.773208 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1af0ad5dc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af0ad5dc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f62966fb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1469.855 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.450  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f62966fb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 1469.855 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:57 . Memory (MB): peak = 1469.855 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1469.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4 input system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2 output system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0 output system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1 output system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2 output system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3 output system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4 output system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2 multiplier stage system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0 multiplier stage system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1 multiplier stage system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2 multiplier stage system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3 multiplier stage system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4 multiplier stage system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[10] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[5]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[5] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[0]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[6] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[1]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[7] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[2]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[8] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[3]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg has an input control pin system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[9] (net: system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[4]) which is driven by a register (system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 30 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/digi_Neopixel/digi_Neopixel.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan  3 14:58:14 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1885.156 ; gain = 404.746
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 14:58:15 2020...
