<stg><name>normalizeHisto1</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="13">
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="11" to="12">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="12" to="2">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([72 x i10]* %normalized_V, [1 x i8]* @p_str, [12 x i8]* @p_str16, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %21 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %blkIdx = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %21 ]

]]></Node>
<StgValue><ssdm name="blkIdx"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %i = phi i6 [ 0, %0 ], [ %i_1, %21 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -56

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %22, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_2 = icmp eq i6 %i, -28

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:2  %i_mid2 = select i1 %tmp_2, i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:3  %blkIdx_s = add i2 1, %blkIdx

]]></Node>
<StgValue><ssdm name="blkIdx_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:4  %tmp_mid2_v = select i1 %tmp_2, i2 %blkIdx_s, i2 %blkIdx

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader:6  %tmp = trunc i2 %tmp_mid2_v to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %i_1 = add i6 %i_mid2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %tmp_mid2 = zext i2 %tmp_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %sum_addr = getelementptr [2 x i32]* %sum, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="sum_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader:14  %sum_load = load i32* %sum_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1">
<![CDATA[
.preheader.preheader:14  %sum_load = load i32* %sum_addr, align 4

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="65" op_0_bw="32">
<![CDATA[
.preheader.preheader:15  %zext_cast = zext i32 %sum_load to i65

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.preheader.preheader:9  %p_shl1_cast_mid2_v = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid2_v"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:10  %p_shl1_cast_mid2 = zext i3 %p_shl1_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid2"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:21  %tmp1 = add i6 %i_mid2, %p_shl1_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader.preheader:7  %p_shl_cast_mid2_v = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid2_v"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %p_shl_cast_mid2 = zext i6 %p_shl_cast_mid2_v to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid2"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader:16  %mul = mul i65 7635497416, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="27" op_0_bw="27" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %tmp_5 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %mul, i32 38, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:22  %tmp1_cast = zext i6 %tmp1 to i7

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:23  %tmp_3 = add i7 %p_shl_cast_mid2, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:24  %tmp_4 = zext i7 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %descriptor_V_addr = getelementptr [72 x i15]* %descriptor_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="descriptor_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="7">
<![CDATA[
.preheader.preheader:29  %descriptor_V_load = load i15* %descriptor_V_addr, align 2

]]></Node>
<StgValue><ssdm name="descriptor_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="27">
<![CDATA[
.preheader.preheader:18  %average_cast8 = zext i27 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="average_cast8"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="27">
<![CDATA[
.preheader.preheader:19  %average_cast7 = zext i27 %tmp_5 to i30

]]></Node>
<StgValue><ssdm name="average_cast7"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="27">
<![CDATA[
.preheader.preheader:20  %average_cast = zext i27 %tmp_5 to i28

]]></Node>
<StgValue><ssdm name="average_cast"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28" op_1_bw="27" op_2_bw="1">
<![CDATA[
.preheader.preheader:25  %op2_assign = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="28">
<![CDATA[
.preheader.preheader:26  %op2_assign_cast6 = zext i28 %op2_assign to i31

]]></Node>
<StgValue><ssdm name="op2_assign_cast6"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="29" op_0_bw="28">
<![CDATA[
.preheader.preheader:27  %op2_assign_cast = zext i28 %op2_assign to i29

]]></Node>
<StgValue><ssdm name="op2_assign_cast"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="7">
<![CDATA[
.preheader.preheader:29  %descriptor_V_load = load i15* %descriptor_V_addr, align 2

]]></Node>
<StgValue><ssdm name="descriptor_V_load"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="15">
<![CDATA[
.preheader.preheader:30  %tmp_5_cast5 = sext i15 %descriptor_V_load to i26

]]></Node>
<StgValue><ssdm name="tmp_5_cast5"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="27" op_0_bw="15">
<![CDATA[
.preheader.preheader:31  %tmp_5_cast4 = sext i15 %descriptor_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_5_cast4"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="15">
<![CDATA[
.preheader.preheader:32  %tmp_5_cast3 = sext i15 %descriptor_V_load to i28

]]></Node>
<StgValue><ssdm name="tmp_5_cast3"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="15">
<![CDATA[
.preheader.preheader:33  %tmp_5_cast2 = sext i15 %descriptor_V_load to i31

]]></Node>
<StgValue><ssdm name="tmp_5_cast2"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="29" op_0_bw="15">
<![CDATA[
.preheader.preheader:34  %tmp_5_cast = sext i15 %descriptor_V_load to i29

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:35  %tmp_6 = icmp sgt i29 %tmp_5_cast, %op2_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:36  br i1 %tmp_6, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="27" op_2_bw="3">
<![CDATA[
:0  %p_shl2 = call i30 @_ssdm_op_BitConcatenate.i30.i27.i3(i27 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="30">
<![CDATA[
:1  %p_shl2_cast = zext i30 %p_shl2 to i31

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2  %tmp_7 = sub i31 %p_shl2_cast, %average_cast8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_s = call i29 @_ssdm_op_PartSelect.i29.i31.i32.i32(i31 %tmp_7, i32 2, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="29">
<![CDATA[
:4  %tmp_18 = sext i29 %tmp_s to i30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="30">
<![CDATA[
:5  %op2_assign_1_cast = zext i30 %tmp_18 to i31

]]></Node>
<StgValue><ssdm name="op2_assign_1_cast"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %tmp_8 = icmp sgt i31 %tmp_5_cast2, %op2_assign_1_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_8, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %tmp_9 = sub i31 %p_shl2_cast, %op2_assign_cast6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="29" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_19 = call i29 @_ssdm_op_PartSelect.i29.i31.i32.i32(i31 %tmp_9, i32 2, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="29">
<![CDATA[
:2  %tmp_20 = sext i29 %tmp_19 to i30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="30">
<![CDATA[
:3  %op2_assign_2_cast = zext i30 %tmp_20 to i31

]]></Node>
<StgValue><ssdm name="op2_assign_2_cast"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %tmp_10 = icmp sgt i31 %tmp_5_cast2, %op2_assign_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_10, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="29" op_0_bw="29" op_1_bw="27" op_2_bw="2">
<![CDATA[
:0  %p_shl3 = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="29">
<![CDATA[
:1  %p_shl3_cast = zext i29 %p_shl3 to i30

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2  %tmp_11 = add i30 %p_shl3_cast, %average_cast7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="28" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_21 = call i28 @_ssdm_op_PartSelect.i28.i30.i32.i32(i30 %tmp_11, i32 2, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="28">
<![CDATA[
:4  %op2_assign_3_cast = zext i28 %tmp_21 to i29

]]></Node>
<StgValue><ssdm name="op2_assign_3_cast"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
:5  %tmp_12 = icmp sgt i29 %tmp_5_cast, %op2_assign_3_cast

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_12, label %7, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:0  %tmp_13 = icmp sgt i28 %tmp_5_cast3, %average_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_13, label %9, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_14 = sub i30 %p_shl3_cast, %average_cast7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="28" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_22 = call i28 @_ssdm_op_PartSelect.i28.i30.i32.i32(i30 %tmp_14, i32 2, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="28">
<![CDATA[
:2  %tmp_23 = sext i28 %tmp_22 to i30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="30">
<![CDATA[
:3  %op2_assign_4_cast = zext i30 %tmp_23 to i31

]]></Node>
<StgValue><ssdm name="op2_assign_4_cast"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %tmp_15 = icmp sgt i31 %tmp_5_cast2, %op2_assign_4_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_15, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_24 = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %mul, i32 39, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="26">
<![CDATA[
:1  %op2_assign_5_cast = zext i26 %tmp_24 to i27

]]></Node>
<StgValue><ssdm name="op2_assign_5_cast"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  %tmp_16 = icmp sgt i27 %tmp_5_cast4, %op2_assign_5_cast

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_16, label %13, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="25" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_25 = call i25 @_ssdm_op_PartSelect.i25.i65.i32.i32(i65 %mul, i32 40, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="25">
<![CDATA[
:1  %op2_assign_6_cast = zext i25 %tmp_25 to i26

]]></Node>
<StgValue><ssdm name="op2_assign_6_cast"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %tmp_17 = icmp sgt i26 %tmp_5_cast5, %op2_assign_6_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 72, i64 72, i64 72)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %normalized_V_addr_7 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_7"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:4  %storemerge_cast_cast = select i1 %tmp_17, i10 51, i10 0

]]></Node>
<StgValue><ssdm name="storemerge_cast_cast"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:5  store i10 %storemerge_cast_cast, i10* %normalized_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr_6 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_6"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 102, i10* %normalized_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr_5 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_5"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 153, i10* %normalized_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr_4 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 204, i10* %normalized_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr_3 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 256, i10* %normalized_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr_2 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 307, i10* %normalized_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr_1 = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 358, i10* %normalized_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %normalized_V_addr = getelementptr [72 x i10]* %normalized_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="normalized_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="10" op_1_bw="7">
<![CDATA[
:1  store i10 409, i10* %normalized_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
