------------------------------------------------------------------------------------
| Report  : timing 
| Design  : multi_channel_processor
| Part    : Device=7v1500t  Package=flg1761  Speed=-2  (PREVIEW 1.04a 2012-03-27)  
| Version : Vivado v2012.1 (64-bit)  Build 175421 by xbuild on Mon Apr  2 18:37:20 MDT 2012
| Date    : Tue Apr  3 00:17:26 2012
| Command : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -nets -file postroute_timing_max.rpt
------------------------------------------------------------------------------------

CRITICAL WARNING: [Timing-130] UCF constraint support in Vivado will be deprecated in the upcoming 2012.2 public access release and will no longer be available for signoff timing analysis and physical constraints. Please migrate your UCF constraints to XDC-based constraints. Refer to the Vivado Getting Started Guide for more information on migrating UCF constraints.

Slack (VIOLATED) :      -10.404ns
  Source:               multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_0/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[36]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.598ns  (logic 2.851ns (33.157%)  route 5.747ns (66.843%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.481ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.649     4.481    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X329Y372                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y372       FDCE (Prop_fdce_C_Q)         0.240     4.721 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_0/Q
                         net (fo=125)                 0.966     5.687    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/ADDRA0
    SLICE_X332Y373                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMA/RADR0
    SLICE_X332Y373       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.049     5.736 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMA/O
                         net (fo=1)                   0.991     6.727    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/N152
    SLICE_X365Y376                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3611/I3
    SLICE_X365Y376       LUT5 (Prop_lut5_I3_O)        0.049     6.776 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3611/O
                         net (fo=1)                   0.978     7.754    multi_channel_top/data_out3[36]
    SLICE_X395Y378                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_2/I0
    SLICE_X395Y378       LUT6 (Prop_lut6_I0_O)        0.049     7.803 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_2/O
                         net (fo=1)                   0.729     8.533    multi_channel_top/xlnx_opt_data_out[36]_4
    SLICE_X394Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_7/I1
    SLICE_X394Y386       LUT6 (Prop_lut6_I1_O)        0.049     8.582 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_7/O
                         net (fo=1)                   2.083    10.664    data_out_o_36_OBUF
    B14                                                               r  data_out_o_36_OBUF/I
    B14                  OBUF (Prop_obuf_I_O)         2.415    13.079 r  data_out_o_36_OBUF/O
                         net (fo=0)                   0.000    13.079    data_out_o[36]
    B14                                                               r  data_out_o[36]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                -10.404    

Slack (VIOLATED) :      -10.396ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_stb_o/D
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      17.038ns  (logic 1.738ns (10.201%)  route 15.300ns (89.799%))
  Logic Levels:         16  (CARRY4=3 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:      3.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.842ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  0.348     6.087    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X299Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o151/I2
    SLICE_X299Y197       LUT3 (Prop_lut3_I2_O)        0.049     6.136 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o151/O
                         net (fo=5)                   0.971     7.107    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_adr_o[22]
    SLICE_X274Y193                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>1/I2
    SLICE_X274Y193       LUT6 (Prop_lut6_I2_O)        0.049     7.156 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>1/O
                         net (fo=8)                   0.502     7.658    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit[31]
    SLICE_X273Y193                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>3/I5
    SLICE_X273Y193       LUT6 (Prop_lut6_I5_O)        0.049     7.707 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>3/O
                         net (fo=19)                  1.674     9.381    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit
    SLICE_X187Y186                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_adr_o291/I1
    SLICE_X187Y186       LUT2 (Prop_lut2_I1_O)        0.049     9.430 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_adr_o291/O
                         net (fo=2)                   1.382    10.812    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_adr_i[6]
    SLICE_X111Y174                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_ic_addr291/I2
    SLICE_X111Y174       LUT3 (Prop_lut3_I2_O)        0.049    10.861 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_ic_addr291/O
                         net (fo=2)                   2.023    12.884    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_adr_i[6]
    SLICE_X221Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut<2>/I5
    SLICE_X221Y199       LUT6 (Prop_lut6_I5_O)        0.049    12.933 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut<2>/O
                         net (fo=1)                   0.000    12.933    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut[2]
    SLICE_X221Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<0>_CARRY4/S[2]
    SLICE_X221Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.210    13.143 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.001    13.144    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy[3]
    SLICE_X221Y200                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<4>_CARRY4/CI
    SLICE_X221Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.197 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<4>_CARRY4/CO[3]
                         net (fo=1)                   0.000    13.197    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy[7]
    SLICE_X221Y201                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<8>_CARRY4/CI
    SLICE_X221Y201       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.119    13.316 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<8>_CARRY4/CO[2]
                         net (fo=2)                   3.614    16.930    or1200_top_fuji/or1200_top_inst/iwb_biu/same_addr
    SLICE_X401Y291                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_aborted_OR_41_o1/I4
    SLICE_X401Y291       LUT5 (Prop_lut5_I4_O)        0.142    17.072 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_aborted_OR_41_o1/O
                         net (fo=1)                   0.000    17.072    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_aborted_OR_41_o
    SLICE_X401Y291                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_stb_o/D
    SLICE_X401Y291       FDCE (Setup_fdce_C_D)       -0.034    17.038    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_stb_o
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.297     6.667    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X401Y291                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_stb_o/C
                         clock pessimism              0.000     6.667    
                         clock uncertainty           -0.025     6.642    
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                -10.396    

Slack (VIOLATED) :      -10.381ns
  Source:               multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[39]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.559ns  (logic 2.851ns (33.311%)  route 5.708ns (66.689%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.497ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.665     4.497    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X351Y383                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/read_ptr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y383       FDCE (Prop_fdce_C_Q)         0.240     4.737 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                         net (fo=127)                 1.250     5.987    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem28/DPRA2
    SLICE_X352Y396                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem28/DP/RADR2
    SLICE_X352Y396       RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.049     6.036 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem28/DP/O
                         net (fo=1)                   0.945     6.981    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/N164
    SLICE_X369Y383                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3911/I1
    SLICE_X369Y383       LUT5 (Prop_lut5_I1_O)        0.049     7.030 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3911/O
                         net (fo=1)                   0.467     7.498    multi_channel_top/data_out13[39]
    SLICE_X375Y381                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_5/I4
    SLICE_X375Y381       LUT6 (Prop_lut6_I4_O)        0.049     7.547 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_5/O
                         net (fo=1)                   1.038     8.584    multi_channel_top/xlnx_opt_data_out[39]_1
    SLICE_X401Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_7/I4
    SLICE_X401Y386       LUT6 (Prop_lut6_I4_O)        0.049     8.633 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_7/O
                         net (fo=1)                   2.007    10.641    data_out_o_39_OBUF
    J16                                                               r  data_out_o_39_OBUF/I
    J16                  OBUF (Prop_obuf_I_O)         2.415    13.056 r  data_out_o_39_OBUF/O
                         net (fo=0)                   0.000    13.056    data_out_o[39]
    J16                                                               r  data_out_o[39]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                -10.381    

Slack (VIOLATED) :      -10.320ns
  Source:               multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[23]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.340ns  (logic 2.851ns (34.185%)  route 5.489ns (65.815%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.655ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.823     4.655    multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X417Y370                                                    r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/read_ptr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y370       FDCE (Prop_fdce_C_Q)         0.240     4.895 r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                         net (fo=127)                 1.004     5.899    multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/ADDRC2
    SLICE_X412Y363                                                    r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/RAMC/RADR2
    SLICE_X412Y363       RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.049     5.948 r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/RAMC/O
                         net (fo=1)                   0.748     6.696    multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/N94
    SLICE_X407Y374                                                    r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2311/I3
    SLICE_X407Y374       LUT5 (Prop_lut5_I3_O)        0.049     6.745 r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2311/O
                         net (fo=1)                   1.116     7.861    multi_channel_top/data_out4[23]
    SLICE_X393Y379                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_2/I2
    SLICE_X393Y379       LUT6 (Prop_lut6_I2_O)        0.049     7.910 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_2/O
                         net (fo=1)                   0.795     8.705    multi_channel_top/xlnx_opt_data_out[23]_4
    SLICE_X401Y387                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_7/I1
    SLICE_X401Y387       LUT6 (Prop_lut6_I1_O)        0.049     8.754 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_7/O
                         net (fo=1)                   1.826    10.580    data_out_o_23_OBUF
    E13                                                               r  data_out_o_23_OBUF/I
    E13                  OBUF (Prop_obuf_I_O)         2.415    12.995 r  data_out_o_23_OBUF/O
                         net (fo=0)                   0.000    12.995    data_out_o[23]
    E13                                                               r  data_out_o[23]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                -10.320    

Slack (VIOLATED) :      -10.300ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_cyc_o/D
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      16.943ns  (logic 1.738ns (10.258%)  route 15.205ns (89.742%))
  Logic Levels:         16  (CARRY4=3 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:      3.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.843ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  0.348     6.087    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X299Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o151/I2
    SLICE_X299Y197       LUT3 (Prop_lut3_I2_O)        0.049     6.136 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o151/O
                         net (fo=5)                   0.971     7.107    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_adr_o[22]
    SLICE_X274Y193                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>1/I2
    SLICE_X274Y193       LUT6 (Prop_lut6_I2_O)        0.049     7.156 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>1/O
                         net (fo=8)                   0.502     7.658    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit[31]
    SLICE_X273Y193                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>3/I5
    SLICE_X273Y193       LUT6 (Prop_lut6_I5_O)        0.049     7.707 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>3/O
                         net (fo=19)                  1.674     9.381    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit
    SLICE_X187Y186                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_adr_o291/I1
    SLICE_X187Y186       LUT2 (Prop_lut2_I1_O)        0.049     9.430 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_adr_o291/O
                         net (fo=2)                   1.382    10.812    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_adr_i[6]
    SLICE_X111Y174                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_ic_addr291/I2
    SLICE_X111Y174       LUT3 (Prop_lut3_I2_O)        0.049    10.861 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_ic_addr291/O
                         net (fo=2)                   2.023    12.884    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_adr_i[6]
    SLICE_X221Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut<2>/I5
    SLICE_X221Y199       LUT6 (Prop_lut6_I5_O)        0.049    12.933 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut<2>/O
                         net (fo=1)                   0.000    12.933    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut[2]
    SLICE_X221Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<0>_CARRY4/S[2]
    SLICE_X221Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.210    13.143 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.001    13.144    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy[3]
    SLICE_X221Y200                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<4>_CARRY4/CI
    SLICE_X221Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.197 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<4>_CARRY4/CO[3]
                         net (fo=1)                   0.000    13.197    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy[7]
    SLICE_X221Y201                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<8>_CARRY4/CI
    SLICE_X221Y201       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.119    13.316 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<8>_CARRY4/CO[2]
                         net (fo=2)                   3.519    16.835    or1200_top_fuji/or1200_top_inst/iwb_biu/same_addr
    SLICE_X401Y292                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_aborted_OR_40_o1/I5
    SLICE_X401Y292       LUT6 (Prop_lut6_I5_O)        0.142    16.977 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_aborted_OR_40_o1/O
                         net (fo=1)                   0.000    16.977    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_aborted_OR_40_o
    SLICE_X401Y292                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_cyc_o/D
    SLICE_X401Y292       FDCE (Setup_fdce_C_D)       -0.034    16.943    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_cyc_o
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.298     6.668    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X401Y292                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_cyc_o/C
                         clock pessimism              0.000     6.668    
                         clock uncertainty           -0.025     6.643    
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                -10.300    

Slack (VIOLATED) :      -10.291ns
  Source:               multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[34]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.485ns  (logic 2.851ns (33.602%)  route 5.634ns (66.398%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.481ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.649     4.481    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X329Y372                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y372       FDCE (Prop_fdce_C_Q)         0.240     4.721 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                         net (fo=127)                 1.005     5.726    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/ADDRB2
    SLICE_X328Y365                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/RAMB/RADR2
    SLICE_X328Y365       RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.049     5.775 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/RAMB/O
                         net (fo=1)                   0.653     6.428    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/N141
    SLICE_X330Y379                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3411/I3
    SLICE_X330Y379       LUT5 (Prop_lut5_I3_O)        0.049     6.477 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3411/O
                         net (fo=1)                   1.384     7.860    multi_channel_top/data_out3[34]
    SLICE_X398Y383                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_2/I0
    SLICE_X398Y383       LUT6 (Prop_lut6_I0_O)        0.049     7.909 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_2/O
                         net (fo=1)                   0.578     8.487    multi_channel_top/xlnx_opt_data_out[34]_4
    SLICE_X399Y384                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_7/I1
    SLICE_X399Y384       LUT6 (Prop_lut6_I1_O)        0.049     8.536 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_7/O
                         net (fo=1)                   2.014    10.551    data_out_o_34_OBUF
    C15                                                               r  data_out_o_34_OBUF/I
    C15                  OBUF (Prop_obuf_I_O)         2.415    12.966 r  data_out_o_34_OBUF/O
                         net (fo=0)                   0.000    12.966    data_out_o[34]
    C15                                                               r  data_out_o[34]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                -10.291    

Slack (VIOLATED) :      -10.237ns
  Source:               multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[27]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.423ns  (logic 2.851ns (33.849%)  route 5.572ns (66.151%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.489ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.657     4.489    multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X335Y381                                                    r  multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/read_ptr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X335Y381       FDCE (Prop_fdce_C_Q)         0.240     4.729 r  multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                         net (fo=125)                 1.119     5.848    multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/Mram_fifo_mem381/DPRA1
    SLICE_X336Y370                                                    r  multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/Mram_fifo_mem381/DP/RADR1
    SLICE_X336Y370       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.049     5.897 r  multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/Mram_fifo_mem381/DP/O
                         net (fo=1)                   0.655     6.552    multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/N222
    SLICE_X349Y381                                                    r  multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2711/I4
    SLICE_X349Y381       LUT5 (Prop_lut5_I4_O)        0.049     6.601 r  multi_channel_top/channel14/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2711/O
                         net (fo=1)                   0.734     7.335    multi_channel_top/data_out14[27]
    SLICE_X368Y381                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<27>7_5/I0
    SLICE_X368Y381       LUT6 (Prop_lut6_I0_O)        0.049     7.384 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<27>7_5/O
                         net (fo=1)                   1.132     8.516    multi_channel_top/xlnx_opt_data_out[27]_1
    SLICE_X403Y384                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<27>7_7/I4
    SLICE_X403Y384       LUT6 (Prop_lut6_I4_O)        0.049     8.565 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<27>7_7/O
                         net (fo=1)                   1.932    10.497    data_out_o_27_OBUF
    D12                                                               r  data_out_o_27_OBUF/I
    D12                  OBUF (Prop_obuf_I_O)         2.415    12.912 r  data_out_o_27_OBUF/O
                         net (fo=0)                   0.000    12.912    data_out_o[27]
    D12                                                               r  data_out_o[27]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                -10.237    

Slack (VIOLATED) :      -10.213ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[35]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.386ns  (logic 2.851ns (33.996%)  route 5.535ns (66.004%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.502ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.670     4.502    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X351Y362                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/read_ptr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y362       FDCE (Prop_fdce_C_Q)         0.240     4.742 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/read_ptr_2/Q
                         net (fo=127)                 0.842     5.584    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/ADDRC2
    SLICE_X348Y363                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/RAMC/RADR2
    SLICE_X348Y363       RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.049     5.633 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/RAMC/O
                         net (fo=1)                   0.900     6.533    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N148
    SLICE_X377Y371                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3511/I1
    SLICE_X377Y371       LUT5 (Prop_lut5_I1_O)        0.049     6.582 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3511/O
                         net (fo=1)                   1.058     7.640    multi_channel_top/data_out6[35]
    SLICE_X397Y376                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_1/I0
    SLICE_X397Y376       LUT6 (Prop_lut6_I0_O)        0.049     7.689 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_1/O
                         net (fo=1)                   0.787     8.476    multi_channel_top/xlnx_opt_data_out[35]_5
    SLICE_X400Y387                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_7/I0
    SLICE_X400Y387       LUT6 (Prop_lut6_I0_O)        0.049     8.525 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_7/O
                         net (fo=1)                   1.948    10.473    data_out_o_35_OBUF
    A14                                                               r  data_out_o_35_OBUF/I
    A14                  OBUF (Prop_obuf_I_O)         2.415    12.888 r  data_out_o_35_OBUF/O
                         net (fo=0)                   0.000    12.888    data_out_o[35]
    A14                                                               r  data_out_o[35]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                -10.213    

Slack (VIOLATED) :      -10.208ns
  Source:               multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[17]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.402ns  (logic 2.851ns (33.933%)  route 5.551ns (66.067%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD32=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.481ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.649     4.481    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X329Y372                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X329Y372       FDCE (Prop_fdce_C_Q)         0.240     4.721 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                         net (fo=125)                 1.010     5.731    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem343/DPRA1
    SLICE_X332Y364                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem343/DP/RADR1
    SLICE_X332Y364       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.049     5.780 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem343/DP/O
                         net (fo=1)                   0.948     6.727    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/N200
    SLICE_X359Y375                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX1711/I4
    SLICE_X359Y375       LUT5 (Prop_lut5_I4_O)        0.049     6.776 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX1711/O
                         net (fo=1)                   1.253     8.030    multi_channel_top/data_out3[17]
    SLICE_X399Y379                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<17>7_2/I0
    SLICE_X399Y379       LUT6 (Prop_lut6_I0_O)        0.049     8.079 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<17>7_2/O
                         net (fo=1)                   0.632     8.711    multi_channel_top/xlnx_opt_data_out[17]_4
    SLICE_X400Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<17>7_7/I1
    SLICE_X400Y386       LUT6 (Prop_lut6_I1_O)        0.049     8.760 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<17>7_7/O
                         net (fo=1)                   1.708    10.468    data_out_o_17_OBUF
    F14                                                               r  data_out_o_17_OBUF/I
    F14                  OBUF (Prop_obuf_I_O)         2.415    12.883 r  data_out_o_17_OBUF/O
                         net (fo=0)                   0.000    12.883    data_out_o[17]
    F14                                                               r  data_out_o[17]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                -10.208    

Slack (VIOLATED) :      -10.142ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[37]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.315ns  (logic 2.851ns (34.289%)  route 5.464ns (65.711%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.502ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.670     4.502    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X351Y362                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/read_ptr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y362       FDCE (Prop_fdce_C_Q)         0.240     4.742 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                         net (fo=125)                 0.841     5.583    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/ADDRB1
    SLICE_X348Y359                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/RAMB/RADR1
    SLICE_X348Y359       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.049     5.632 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/RAMB/O
                         net (fo=1)                   0.827     6.459    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N159
    SLICE_X367Y367                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3711/I1
    SLICE_X367Y367       LUT5 (Prop_lut5_I1_O)        0.049     6.508 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3711/O
                         net (fo=1)                   1.093     7.601    multi_channel_top/data_out6[37]
    SLICE_X399Y377                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_1/I0
    SLICE_X399Y377       LUT6 (Prop_lut6_I0_O)        0.049     7.650 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_1/O
                         net (fo=1)                   0.639     8.290    multi_channel_top/xlnx_opt_data_out[37]_5
    SLICE_X403Y383                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_7/I0
    SLICE_X403Y383       LUT6 (Prop_lut6_I0_O)        0.049     8.339 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_7/O
                         net (fo=1)                   2.063    10.402    data_out_o_37_OBUF
    B16                                                               r  data_out_o_37_OBUF/I
    B16                  OBUF (Prop_obuf_I_O)         2.415    12.817 r  data_out_o_37_OBUF/O
                         net (fo=0)                   0.000    12.817    data_out_o[37]
    B16                                                               r  data_out_o[37]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                -10.142    

Slack (VIOLATED) :      -10.138ns
  Source:               multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[29]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.316ns  (logic 2.851ns (34.285%)  route 5.465ns (65.715%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.497ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.665     4.497    multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X342Y385                                                    r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/read_ptr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X342Y385       FDCE (Prop_fdce_C_Q)         0.240     4.737 r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                         net (fo=125)                 0.935     5.672    multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem19/ADDRC1
    SLICE_X340Y379                                                    r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem19/RAMC/RADR1
    SLICE_X340Y379       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.049     5.721 r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem19/RAMC/O
                         net (fo=1)                   0.802     6.522    multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/N118
    SLICE_X354Y385                                                    r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2911/I3
    SLICE_X354Y385       LUT5 (Prop_lut5_I3_O)        0.049     6.571 r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2911/O
                         net (fo=1)                   1.052     7.623    multi_channel_top/data_out11[29]
    SLICE_X383Y385                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_3/I2
    SLICE_X383Y385       LUT6 (Prop_lut6_I2_O)        0.049     7.672 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_3/O
                         net (fo=1)                   0.867     8.539    multi_channel_top/xlnx_opt_data_out[29]_3
    SLICE_X400Y391                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_7/I2
    SLICE_X400Y391       LUT6 (Prop_lut6_I2_O)        0.049     8.588 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_7/O
                         net (fo=1)                   1.810    10.398    data_out_o_29_OBUF
    D15                                                               r  data_out_o_29_OBUF/I
    D15                  OBUF (Prop_obuf_I_O)         2.415    12.813 r  data_out_o_29_OBUF/O
                         net (fo=0)                   0.000    12.813    data_out_o[29]
    D15                                                               r  data_out_o[29]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                -10.138    

Slack (VIOLATED) :      -10.137ns
  Source:               multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                            (rising edge-triggered cell FDCE clocked by TS_tx_clk_pin  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:          data_out_o[38]
  Path Group:           TS_tx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.700ns
  Data Path Delay:      8.315ns  (logic 2.851ns (34.286%)  route 5.464ns (65.714%))
  Logic Levels:         5  (LUT5=1 LUT6=2 OBUF=1 RAMD64E=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.497ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_tx_clk_pin rise edge)
                                                      0.000     0.000 r  
    E34                                               0.000     0.000 r  tx_clk
                         net (fo=0)                   0.000     0.000    tx_clk_BUFGP/I
    E34                                                               r  tx_clk_BUFGP/IBUFG/I
    E34                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  tx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   2.030     2.739    tx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y36                                                    r  tx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y36       BUFG (Prop_bufg_I_O)         0.093     2.832 r  tx_clk_BUFGP/BUFG/O
                         net (fo=160)                 1.665     4.497    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/clk_rd
    SLR Crossing[1->2]
    SLICE_X351Y383                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/read_ptr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y383       FDCE (Prop_fdce_C_Q)         0.240     4.737 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/read_ptr_1/Q
                         net (fo=125)                 0.974     5.711    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/ADDRC1
    SLICE_X352Y391                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMC/RADR1
    SLICE_X352Y391       RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.049     5.760 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMC/O
                         net (fo=1)                   0.809     6.569    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/N154
    SLICE_X358Y383                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3811/I3
    SLICE_X358Y383       LUT5 (Prop_lut5_I3_O)        0.049     6.618 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3811/O
                         net (fo=1)                   0.395     7.013    multi_channel_top/data_out13[38]
    SLICE_X362Y383                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<38>7_5/I4
    SLICE_X362Y383       LUT6 (Prop_lut6_I4_O)        0.049     7.062 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<38>7_5/O
                         net (fo=1)                   1.264     8.326    multi_channel_top/xlnx_opt_data_out[38]_1
    SLICE_X402Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<38>7_7/I4
    SLICE_X402Y386       LUT6 (Prop_lut6_I4_O)        0.049     8.375 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<38>7_7/O
                         net (fo=1)                   2.022    10.397    data_out_o_38_OBUF
    C16                                                               r  data_out_o_38_OBUF/I
    C16                  OBUF (Prop_obuf_I_O)         2.415    12.812 r  data_out_o_38_OBUF/O
                         net (fo=0)                   0.000    12.812    data_out_o[38]
    C16                                                               r  data_out_o[38]
  -------------------------------------------------------------------    -------------------

                         max delay                    2.700     2.700    
                         clock pessimism              0.000     2.700    
                         clock uncertainty           -0.025     2.675    
                         output delay                -0.000     2.675    
  -------------------------------------------------------------------
                         required time                          2.675    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                -10.137    

Slack (VIOLATED) :      -6.147ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_0/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.916ns  (logic 1.894ns (14.664%)  route 11.022ns (85.336%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.969ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.771    12.700    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X109Y173                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_0/CE
    SLICE_X109Y173       FDCE (Setup_fdce_C_CE)       0.216    12.916    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_0
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.424     6.794    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X109Y173                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_0/C
                         clock pessimism              0.000     6.794    
                         clock uncertainty           -0.025     6.769    
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 -6.147    

Slack (VIOLATED) :      -6.109ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_2/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.812ns  (logic 1.869ns (14.588%)  route 10.943ns (85.412%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.903ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.692    12.621    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X112Y172                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_2/CE
    SLICE_X112Y172       FDCE (Setup_fdce_C_CE)       0.191    12.812    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_2
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.358     6.728    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X112Y172                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_2/C
                         clock pessimism              0.000     6.728    
                         clock uncertainty           -0.025     6.703    
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                 -6.109    

Slack (VIOLATED) :      -6.055ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_6/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.823ns  (logic 1.894ns (14.771%)  route 10.929ns (85.229%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.968ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.678    12.607    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X111Y174                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_6/CE
    SLICE_X111Y174       FDCE (Setup_fdce_C_CE)       0.216    12.823    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_6
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.423     6.793    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X111Y174                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_6/C
                         clock pessimism              0.000     6.793    
                         clock uncertainty           -0.025     6.768    
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                 -6.055    

Slack (VIOLATED) :      -6.053ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_1/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.753ns  (logic 1.869ns (14.656%)  route 10.884ns (85.344%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.900ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.633    12.562    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X112Y174                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_1/CE
    SLICE_X112Y174       FDCE (Setup_fdce_C_CE)       0.191    12.753    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_1
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.355     6.725    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X112Y174                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_1/C
                         clock pessimism              0.000     6.725    
                         clock uncertainty           -0.025     6.700    
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 -6.053    

Slack (VIOLATED) :      -6.016ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_20/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.833ns  (logic 1.894ns (14.759%)  route 10.939ns (85.241%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.017ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.688    12.617    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X103Y188                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_20/CE
    SLICE_X103Y188       FDCE (Setup_fdce_C_CE)       0.216    12.833    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_20
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.472     6.842    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X103Y188                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_20/C
                         clock pessimism              0.000     6.842    
                         clock uncertainty           -0.025     6.817    
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                 -6.016    

Slack (VIOLATED) :      -6.007ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_3/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.714ns  (logic 1.894ns (14.897%)  route 10.820ns (85.103%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.907ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.569    12.498    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X113Y181                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_3/CE
    SLICE_X113Y181       FDCE (Setup_fdce_C_CE)       0.216    12.714    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_3
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.362     6.732    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X113Y181                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_3/C
                         clock pessimism              0.000     6.732    
                         clock uncertainty           -0.025     6.707    
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 -6.007    

Slack (VIOLATED) :      -6.007ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_4/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.714ns  (logic 1.894ns (14.897%)  route 10.820ns (85.103%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.907ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.569    12.498    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X113Y181                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_4/CE
    SLICE_X113Y181       FDCE (Setup_fdce_C_CE)       0.216    12.714    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_4
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.362     6.732    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X113Y181                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_4/C
                         clock pessimism              0.000     6.732    
                         clock uncertainty           -0.025     6.707    
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                 -6.007    

Slack (VIOLATED) :      -5.976ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_7/CE
                            (rising edge-triggered cell FDCE clocked by TS_iwb_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:           TS_iwb_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.800ns
  Data Path Delay:      12.753ns  (logic 1.894ns (14.851%)  route 10.859ns (85.149%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:      3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.977ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 2.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.304     8.708    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X292Y200                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/I0
    SLICE_X292Y200       LUT2 (Prop_lut2_I0_O)        0.197     8.905 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_cycstb_o11/O
                         net (fo=11)                  0.437     9.342    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_cycstb_i
    SLICE_X295Y204                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/I2
    SLICE_X295Y204       LUT3 (Prop_lut3_I2_O)        0.049     9.391 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_icbiu_cyc_o11/O
                         net (fo=8)                   0.489     9.880    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i
    SLICE_X280Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/I5
    SLICE_X280Y199       LUT6 (Prop_lut6_I5_O)        0.049     9.929 r  or1200_top_fuji/or1200_top_inst/iwb_biu/xlnx_opt_LUT_biu_cyc_i_biu_cab_i_OR_2_o_1/O
                         net (fo=32)                  2.608    12.537    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_cyc_i_biu_cab_i_OR_2_o
    SLICE_X109Y184                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_7/CE
    SLICE_X109Y184       FDCE (Setup_fdce_C_CE)       0.216    12.753    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_7
  -------------------------------------------------------------------    -------------------

                         (clock TS_iwb_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    2.800     2.800    
    D37                                               0.000     2.800 r  iwb_clk_i
                         net (fo=0)                   0.000     2.800    iwb_clk_i_BUFGP/I
    D37                                                               r  iwb_clk_i_BUFGP/IBUFG/I
    D37                  IBUFG (Prop_ibufg_I_O)       0.627     3.427 r  iwb_clk_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     5.287    iwb_clk_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y34                                                    r  iwb_clk_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y34       BUFG (Prop_bufg_I_O)         0.083     5.370 r  iwb_clk_i_BUFGP/BUFG/O
                         net (fo=144)                 1.432     6.802    or1200_top_fuji/or1200_top_inst/iwb_biu/wb_clk_i
    SLICE_X109Y184                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/wb_adr_o_7/C
                         clock pessimism              0.000     6.802    
                         clock uncertainty           -0.025     6.777    
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                         -12.753    
  -------------------------------------------------------------------
                         slack                                 -5.976    

Slack (VIOLATED) :      -5.725ns
  Source:               multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMA/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[36]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      8.088ns  (logic 3.307ns (40.886%)  route 4.781ns (59.114%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.812ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.648     4.812    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/WCLK
    SLR Crossing[1->2]
    SLICE_X332Y373                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X332Y373       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.745     5.557 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem25/RAMA/O
                         net (fo=1)                   0.991     6.548    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/N152
    SLICE_X365Y376                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3611/I3
    SLICE_X365Y376       LUT5 (Prop_lut5_I3_O)        0.049     6.597 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3611/O
                         net (fo=1)                   0.978     7.575    multi_channel_top/data_out3[36]
    SLICE_X395Y378                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_2/I0
    SLICE_X395Y378       LUT6 (Prop_lut6_I0_O)        0.049     7.624 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_2/O
                         net (fo=1)                   0.729     8.354    multi_channel_top/xlnx_opt_data_out[36]_4
    SLICE_X394Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_7/I1
    SLICE_X394Y386       LUT6 (Prop_lut6_I1_O)        0.049     8.403 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<36>7_7/O
                         net (fo=1)                   2.083    10.485    data_out_o_36_OBUF
    B14                                                               r  data_out_o_36_OBUF/I
    B14                  OBUF (Prop_obuf_I_O)         2.415    12.900 r  data_out_o_36_OBUF/O
                         net (fo=0)                   0.000    12.900    data_out_o[36]
    B14                                                               r  data_out_o[36]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :      -5.661ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/RAMC/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[35]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      8.004ns  (logic 3.311ns (41.367%)  route 4.693ns (58.633%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.832ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.668     4.832    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/WCLK
    SLR Crossing[1->2]
    SLICE_X348Y363                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y363       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.749     5.581 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem24/RAMC/O
                         net (fo=1)                   0.900     6.481    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N148
    SLICE_X377Y371                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3511/I1
    SLICE_X377Y371       LUT5 (Prop_lut5_I1_O)        0.049     6.530 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3511/O
                         net (fo=1)                   1.058     7.588    multi_channel_top/data_out6[35]
    SLICE_X397Y376                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_1/I0
    SLICE_X397Y376       LUT6 (Prop_lut6_I0_O)        0.049     7.637 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_1/O
                         net (fo=1)                   0.787     8.424    multi_channel_top/xlnx_opt_data_out[35]_5
    SLICE_X400Y387                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_7/I0
    SLICE_X400Y387       LUT6 (Prop_lut6_I0_O)        0.049     8.473 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<35>7_7/O
                         net (fo=1)                   1.948    10.421    data_out_o_35_OBUF
    A14                                                               r  data_out_o_35_OBUF/I
    A14                  OBUF (Prop_obuf_I_O)         2.415    12.836 r  data_out_o_35_OBUF/O
                         net (fo=0)                   0.000    12.836    data_out_o[35]
    A14                                                               r  data_out_o[35]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                 -5.661    

Slack (VIOLATED) :      -5.614ns
  Source:               multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/RAMC/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[23]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.796ns  (logic 3.311ns (42.471%)  route 4.485ns (57.529%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.993ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.829     4.993    multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/WCLK
    SLR Crossing[1->2]
    SLICE_X412Y363                                                    r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X412Y363       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.749     5.742 r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/Mram_fifo_mem15/RAMC/O
                         net (fo=1)                   0.748     6.490    multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/N94
    SLICE_X407Y374                                                    r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2311/I3
    SLICE_X407Y374       LUT5 (Prop_lut5_I3_O)        0.049     6.539 r  multi_channel_top/channel4/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2311/O
                         net (fo=1)                   1.116     7.655    multi_channel_top/data_out4[23]
    SLICE_X393Y379                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_2/I2
    SLICE_X393Y379       LUT6 (Prop_lut6_I2_O)        0.049     7.704 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_2/O
                         net (fo=1)                   0.795     8.499    multi_channel_top/xlnx_opt_data_out[23]_4
    SLICE_X401Y387                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_7/I1
    SLICE_X401Y387       LUT6 (Prop_lut6_I1_O)        0.049     8.548 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<23>7_7/O
                         net (fo=1)                   1.826    10.374    data_out_o_23_OBUF
    E13                                                               r  data_out_o_23_OBUF/I
    E13                  OBUF (Prop_obuf_I_O)         2.415    12.789 r  data_out_o_23_OBUF/O
                         net (fo=0)                   0.000    12.789    data_out_o[23]
    E13                                                               r  data_out_o[23]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :      -5.600ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/RAMB/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[37]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.940ns  (logic 3.318ns (41.787%)  route 4.622ns (58.213%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.835ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.671     4.835    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/WCLK
    SLR Crossing[1->2]
    SLICE_X348Y359                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y359       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.756     5.591 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem26/RAMB/O
                         net (fo=1)                   0.827     6.418    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N159
    SLICE_X367Y367                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3711/I1
    SLICE_X367Y367       LUT5 (Prop_lut5_I1_O)        0.049     6.467 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3711/O
                         net (fo=1)                   1.093     7.560    multi_channel_top/data_out6[37]
    SLICE_X399Y377                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_1/I0
    SLICE_X399Y377       LUT6 (Prop_lut6_I0_O)        0.049     7.609 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_1/O
                         net (fo=1)                   0.639     8.248    multi_channel_top/xlnx_opt_data_out[37]_5
    SLICE_X403Y383                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_7/I0
    SLICE_X403Y383       LUT6 (Prop_lut6_I0_O)        0.049     8.297 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<37>7_7/O
                         net (fo=1)                   2.063    10.360    data_out_o_37_OBUF
    B16                                                               r  data_out_o_37_OBUF/I
    B16                  OBUF (Prop_obuf_I_O)         2.415    12.775 r  data_out_o_37_OBUF/O
                         net (fo=0)                   0.000    12.775    data_out_o[37]
    B16                                                               r  data_out_o[37]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                 -5.600    

Slack (VIOLATED) :      -5.593ns
  Source:               multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/RAMB/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[34]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.947ns  (logic 3.318ns (41.751%)  route 4.629ns (58.249%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.821ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.657     4.821    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/WCLK
    SLR Crossing[1->2]
    SLICE_X328Y365                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y365       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.756     5.577 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/Mram_fifo_mem23/RAMB/O
                         net (fo=1)                   0.653     6.230    multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/N141
    SLICE_X330Y379                                                    r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3411/I3
    SLICE_X330Y379       LUT5 (Prop_lut5_I3_O)        0.049     6.279 r  multi_channel_top/channel3/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3411/O
                         net (fo=1)                   1.384     7.663    multi_channel_top/data_out3[34]
    SLICE_X398Y383                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_2/I0
    SLICE_X398Y383       LUT6 (Prop_lut6_I0_O)        0.049     7.712 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_2/O
                         net (fo=1)                   0.578     8.290    multi_channel_top/xlnx_opt_data_out[34]_4
    SLICE_X399Y384                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_7/I1
    SLICE_X399Y384       LUT6 (Prop_lut6_I1_O)        0.049     8.339 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<34>7_7/O
                         net (fo=1)                   2.014    10.353    data_out_o_34_OBUF
    C15                                                               r  data_out_o_34_OBUF/I
    C15                  OBUF (Prop_obuf_I_O)         2.415    12.768 r  data_out_o_34_OBUF/O
                         net (fo=0)                   0.000    12.768    data_out_o[34]
    C15                                                               r  data_out_o[34]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                 -5.593    

Slack (VIOLATED) :      -5.573ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem373/DP/O
                            (rising edge-triggered cell RAMD32 clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[26]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.914ns  (logic 3.423ns (43.251%)  route 4.491ns (56.749%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.834ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.670     4.834    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem373/WCLK
    SLR Crossing[1->2]
    SLICE_X348Y360                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem373/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y360       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.764     5.598 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem373/DP/O
                         net (fo=1)                   0.751     6.349    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N218
    SLICE_X364Y368                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2611/I4
    SLICE_X364Y368       LUT5 (Prop_lut5_I4_O)        0.146     6.495 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2611/O
                         net (fo=1)                   0.973     7.467    multi_channel_top/data_out6[26]
    SLICE_X398Y370                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<26>7_1/I0
    SLICE_X398Y370       LUT6 (Prop_lut6_I0_O)        0.049     7.516 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<26>7_1/O
                         net (fo=1)                   0.879     8.395    multi_channel_top/xlnx_opt_data_out[26]_5
    SLICE_X400Y383                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<26>7_7/I0
    SLICE_X400Y383       LUT6 (Prop_lut6_I0_O)        0.049     8.444 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<26>7_7/O
                         net (fo=1)                   1.889    10.333    data_out_o_26_OBUF
    F16                                                               r  data_out_o_26_OBUF/I
    F16                  OBUF (Prop_obuf_I_O)         2.415    12.748 r  data_out_o_26_OBUF/O
                         net (fo=0)                   0.000    12.748    data_out_o[26]
    F16                                                               r  data_out_o[26]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                 -5.573    

Slack (VIOLATED) :      -5.559ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem27/DP/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[39]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.900ns  (logic 3.311ns (41.911%)  route 4.589ns (58.089%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.834ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.670     4.834    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem27/WCLK
    SLR Crossing[1->2]
    SLICE_X352Y361                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem27/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y361       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.749     5.583 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem27/DP/O
                         net (fo=1)                   1.158     6.741    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N162
    SLICE_X379Y370                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3911/I3
    SLICE_X379Y370       LUT5 (Prop_lut5_I3_O)        0.049     6.790 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX3911/O
                         net (fo=1)                   0.786     7.576    multi_channel_top/data_out6[39]
    SLICE_X395Y377                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_1/I0
    SLICE_X395Y377       LUT6 (Prop_lut6_I0_O)        0.049     7.625 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_1/O
                         net (fo=1)                   0.638     8.263    multi_channel_top/xlnx_opt_data_out[39]_5
    SLICE_X401Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_7/I0
    SLICE_X401Y386       LUT6 (Prop_lut6_I0_O)        0.049     8.312 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<39>7_7/O
                         net (fo=1)                   2.007    10.319    data_out_o_39_OBUF
    J16                                                               r  data_out_o_39_OBUF/I
    J16                  OBUF (Prop_obuf_I_O)         2.415    12.734 r  data_out_o_39_OBUF/O
                         net (fo=0)                   0.000    12.734    data_out_o[39]
    J16                                                               r  data_out_o[39]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.734    
  -------------------------------------------------------------------
                         slack                                 -5.559    

Slack (VIOLATED) :      -5.534ns
  Source:               multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem392/DP/O
                            (rising edge-triggered cell RAMD32 clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[31]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.880ns  (logic 3.307ns (41.969%)  route 4.573ns (58.031%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.829ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.665     4.829    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem392/WCLK
    SLR Crossing[1->2]
    SLICE_X348Y365                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem392/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y365       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.745     5.574 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/Mram_fifo_mem392/DP/O
                         net (fo=1)                   1.502     7.076    multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/N229
    SLICE_X393Y377                                                    r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX31111/I4
    SLICE_X393Y377       LUT5 (Prop_lut5_I4_O)        0.049     7.125 r  multi_channel_top/channel6/channel_inst/async_fifo_inst_tx/inst_LPM_MUX31111/O
                         net (fo=1)                   0.454     7.580    multi_channel_top/data_out6[31]
    SLICE_X397Y379                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<31>7_1/I0
    SLICE_X397Y379       LUT6 (Prop_lut6_I0_O)        0.049     7.629 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<31>7_1/O
                         net (fo=1)                   0.873     8.502    multi_channel_top/xlnx_opt_data_out[31]_5
    SLICE_X404Y386                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<31>7_7/I0
    SLICE_X404Y386       LUT6 (Prop_lut6_I0_O)        0.049     8.551 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<31>7_7/O
                         net (fo=1)                   1.743    10.294    data_out_o_31_OBUF
    C13                                                               r  data_out_o_31_OBUF/I
    C13                  OBUF (Prop_obuf_I_O)         2.415    12.709 r  data_out_o_31_OBUF/O
                         net (fo=0)                   0.000    12.709    data_out_o[31]
    C13                                                               r  data_out_o[31]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                 -5.534    

Slack (VIOLATED) :      -5.511ns
  Source:               multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem20/RAMC/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[29]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.852ns  (logic 3.311ns (42.167%)  route 4.541ns (57.833%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.834ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.670     4.834    multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem20/WCLK
    SLR Crossing[1->2]
    SLICE_X344Y391                                                    r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem20/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X344Y391       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.749     5.583 r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/Mram_fifo_mem20/RAMC/O
                         net (fo=1)                   0.813     6.396    multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/N124
    SLICE_X354Y385                                                    r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2911/I1
    SLICE_X354Y385       LUT5 (Prop_lut5_I1_O)        0.049     6.445 r  multi_channel_top/channel11/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2911/O
                         net (fo=1)                   1.052     7.497    multi_channel_top/data_out11[29]
    SLICE_X383Y385                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_3/I2
    SLICE_X383Y385       LUT6 (Prop_lut6_I2_O)        0.049     7.546 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_3/O
                         net (fo=1)                   0.867     8.412    multi_channel_top/xlnx_opt_data_out[29]_3
    SLICE_X400Y391                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_7/I2
    SLICE_X400Y391       LUT6 (Prop_lut6_I2_O)        0.049     8.461 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<29>7_7/O
                         net (fo=1)                   1.810    10.271    data_out_o_29_OBUF
    D15                                                               r  data_out_o_29_OBUF/I
    D15                  OBUF (Prop_obuf_I_O)         2.415    12.686 r  data_out_o_29_OBUF/O
                         net (fo=0)                   0.000    12.686    data_out_o[29]
    D15                                                               r  data_out_o[29]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                 -5.511    

Slack (VIOLATED) :      -5.502ns
  Source:               multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem18/RAMB/O
                            (rising edge-triggered cell RAMD64E clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          data_out_o[25]
  Path Group:           TS_sys_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          7.200ns
  Data Path Delay:      7.850ns  (logic 3.318ns (42.267%)  route 4.532ns (57.733%))
  Logic Levels:         4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:         0.000ns
  Clock Path Skew:      -4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  0.000ns
    Source Clock Delay      (SCD):  4.827ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 7.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.663     4.827    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem18/WCLK
    SLR Crossing[1->2]
    SLICE_X348Y382                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem18/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y382       RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.756     5.583 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/Mram_fifo_mem18/RAMB/O
                         net (fo=1)                   0.739     6.322    multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/N111
    SLICE_X355Y383                                                    r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2511/I1
    SLICE_X355Y383       LUT5 (Prop_lut5_I1_O)        0.049     6.371 r  multi_channel_top/channel13/channel_inst/async_fifo_inst_tx/inst_LPM_MUX2511/O
                         net (fo=1)                   0.813     7.184    multi_channel_top/data_out13[25]
    SLICE_X368Y381                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<25>7_5/I4
    SLICE_X368Y381       LUT6 (Prop_lut6_I4_O)        0.049     7.233 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<25>7_5/O
                         net (fo=1)                   1.187     8.420    multi_channel_top/xlnx_opt_data_out[25]_1
    SLICE_X400Y382                                                    r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<25>7_7/I4
    SLICE_X400Y382       LUT6 (Prop_lut6_I4_O)        0.049     8.469 r  multi_channel_top/xlnx_opt_LUT_data_out_tmp_0<25>7_7/O
                         net (fo=1)                   1.793    10.262    data_out_o_25_OBUF
    E15                                                               r  data_out_o_25_OBUF/I
    E15                  OBUF (Prop_obuf_I_O)         2.415    12.677 r  data_out_o_25_OBUF/O
                         net (fo=0)                   0.000    12.677    data_out_o[25]
    E15                                                               r  data_out_o[25]
  -------------------------------------------------------------------    -------------------

                         max delay                    7.200     7.200    
                         clock pessimism              0.000     7.200    
                         clock uncertainty           -0.025     7.175    
                         output delay                -0.000     7.175    
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :      -4.088ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/iwb_biu/repeated_access_ack/D
                            (rising edge-triggered cell FDCE clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      13.324ns  (logic 1.638ns (12.294%)  route 11.686ns (87.706%))
  Logic Levels:         15  (CARRY4=3 IBUF=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:      3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.636ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  0.348     6.087    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X299Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o151/I2
    SLICE_X299Y197       LUT3 (Prop_lut3_I2_O)        0.049     6.136 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o151/O
                         net (fo=5)                   0.971     7.107    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_adr_o[22]
    SLICE_X274Y193                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>1/I2
    SLICE_X274Y193       LUT6 (Prop_lut6_I2_O)        0.049     7.156 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>1/O
                         net (fo=8)                   0.502     7.658    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit[31]
    SLICE_X273Y193                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>3/I5
    SLICE_X273Y193       LUT6 (Prop_lut6_I5_O)        0.049     7.707 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit<31>3/O
                         net (fo=19)                  1.674     9.381    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/iaddr_qmem_hit
    SLICE_X187Y186                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_adr_o291/I1
    SLICE_X187Y186       LUT2 (Prop_lut2_I1_O)        0.049     9.430 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_icqmem_adr_o291/O
                         net (fo=2)                   1.382    10.812    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_adr_i[6]
    SLICE_X111Y174                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_ic_addr291/I2
    SLICE_X111Y174       LUT3 (Prop_lut3_I2_O)        0.049    10.861 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/Mmux_ic_addr291/O
                         net (fo=2)                   2.023    12.884    or1200_top_fuji/or1200_top_inst/iwb_biu/biu_adr_i[6]
    SLICE_X221Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut<2>/I5
    SLICE_X221Y199       LUT6 (Prop_lut6_I5_O)        0.049    12.933 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut<2>/O
                         net (fo=1)                   0.000    12.933    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_lut[2]
    SLICE_X221Y199                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<0>_CARRY4/S[2]
    SLICE_X221Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.210    13.143 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.001    13.144    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy[3]
    SLICE_X221Y200                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<4>_CARRY4/CI
    SLICE_X221Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.197 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<4>_CARRY4/CO[3]
                         net (fo=1)                   0.000    13.197    or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy[7]
    SLICE_X221Y201                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<8>_CARRY4/CI
    SLICE_X221Y201       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.250 r  or1200_top_fuji/or1200_top_inst/iwb_biu/Mcompar_same_addr_cy<8>_CARRY4/CO[3]
                         net (fo=1)                   0.000    13.250    or1200_top_fuji/or1200_top_inst/iwb_biu/repeated_access_biu_stb_i_AND_9_o
    SLICE_X221Y201                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/repeated_access_ack/D
    SLICE_X221Y201       FDCE (Setup_fdce_C_D)        0.074    13.324    or1200_top_fuji/or1200_top_inst/iwb_biu/repeated_access_ack
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.091     9.261    or1200_top_fuji/or1200_top_inst/iwb_biu/clk
    SLICE_X221Y201                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/repeated_access_ack/C
                         clock pessimism              0.000     9.261    
                         clock uncertainty           -0.025     9.236    
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                 -4.088    

Slack (VIOLATED) :      -3.455ns
  Source:               data_in_i[28]
                            (input port)
  Destination:          multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          3.600ns
  Data Path Delay:      11.063ns  (logic 1.252ns (11.317%)  route 9.811ns (88.683%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.009ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG36                                              0.000     0.000 r  data_in_i[28]
                         net (fo=0)                   0.000     0.000    data_in_i[28]
    AG36                                                              r  data_in_i_28_IBUF/I
    AG36                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_28_IBUF/O
                         net (fo=256)                 9.811    10.520    multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/dina[28]
    RAMB36_X0Y57                                                      r  multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1/DIADI[28]
    RAMB36_X0Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.543    11.063    multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.464     7.634    multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/clka
    RAMB36_X0Y57                                                      r  multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     7.634    
                         clock uncertainty           -0.025     7.609    
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                 -3.455    

Slack (VIOLATED) :      -3.341ns
  Source:               data_in_i[21]
                            (input port)
  Destination:          multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          3.600ns
  Data Path Delay:      10.950ns  (logic 1.252ns (11.434%)  route 9.698ns (88.566%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.009ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB37                                              0.000     0.000 r  data_in_i[21]
                         net (fo=0)                   0.000     0.000    data_in_i[21]
    AB37                                                              r  data_in_i_21_IBUF/I
    AB37                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_21_IBUF/O
                         net (fo=256)                 9.698    10.407    multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/dina[21]
    RAMB36_X0Y57                                                      r  multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1/DIADI[21]
    RAMB36_X0Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.543    10.950    multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.464     7.634    multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/clka
    RAMB36_X0Y57                                                      r  multi_channel_top/channel5/channel_inst/diff_width_fifo_inst/dp_ram8/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     7.634    
                         clock uncertainty           -0.025     7.609    
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                 -3.341    

Slack (VIOLATED) :      -3.210ns
  Source:               data_in_i[21]
                            (input port)
  Destination:          multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          3.600ns
  Data Path Delay:      10.816ns  (logic 1.252ns (11.576%)  route 9.564ns (88.424%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.006ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB37                                              0.000     0.000 r  data_in_i[21]
                         net (fo=0)                   0.000     0.000    data_in_i[21]
    AB37                                                              r  data_in_i_21_IBUF/I
    AB37                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_21_IBUF/O
                         net (fo=256)                 9.564    10.273    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/dina[21]
    RAMB36_X0Y56                                                      r  multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1/DIADI[21]
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.543    10.816    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.461     7.631    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/clka
    RAMB36_X0Y56                                                      r  multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     7.631    
                         clock uncertainty           -0.025     7.606    
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :      -3.119ns
  Source:               data_in_i[29]
                            (input port)
  Destination:          multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram13/Mram_mem_data1/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.948ns  (includes -0.652ns inter-SLR penalty)
  Data Path Delay:      10.386ns  (logic 1.252ns (12.054%)  route 9.134ns (87.946%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.319ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC36                                              0.000     0.000 r  data_in_i[29]
                         net (fo=0)                   0.000     0.000    data_in_i[29]
    AC36                                                              r  data_in_i_29_IBUF/I
    AC36                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_29_IBUF/O
                         net (fo=256)                 9.134     9.843    multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram13/dina[29]
    SLR Crossing[1->2]
    RAMB36_X0Y70                                                      r  multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram13/Mram_mem_data1/DIADI[29]
    RAMB36_X0Y70         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.543    10.386    multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram13/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.774     7.944    multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram13/clka
    SLR Crossing[1->2]
    RAMB36_X0Y70                                                      r  multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram13/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     7.944    
                         inter-SLR penalty           -0.652     7.292    
                         clock uncertainty           -0.025     7.267    
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :      -3.016ns
  Source:               data_in_i[28]
                            (input port)
  Destination:          multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          3.600ns
  Data Path Delay:      10.621ns  (logic 1.252ns (11.788%)  route 9.369ns (88.212%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.006ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG36                                              0.000     0.000 r  data_in_i[28]
                         net (fo=0)                   0.000     0.000    data_in_i[28]
    AG36                                                              r  data_in_i_28_IBUF/I
    AG36                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_28_IBUF/O
                         net (fo=256)                 9.369    10.078    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/dina[28]
    RAMB36_X0Y56                                                      r  multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1/DIADI[28]
    RAMB36_X0Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.543    10.621    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.461     7.631    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/clka
    RAMB36_X0Y56                                                      r  multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram9/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     7.631    
                         clock uncertainty           -0.025     7.606    
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                 -3.016    

Slack (VIOLATED) :      -2.938ns
  Source:               data_in_i[31]
                            (input port)
  Destination:          multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.935ns  (includes -0.665ns inter-SLR penalty)
  Data Path Delay:      10.284ns  (logic 1.252ns (12.174%)  route 9.032ns (87.826%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.412ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD37                                              0.000     0.000 r  data_in_i[31]
                         net (fo=0)                   0.000     0.000    data_in_i[31]
    AD37                                                              r  data_in_i_31_IBUF/I
    AD37                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_31_IBUF/O
                         net (fo=256)                 9.032     9.741    multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/dina[31]
    SLR Crossing[1->0]
    RAMB36_X8Y13                                                      r  multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/DIADI[31]
    RAMB36_X8Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.543    10.284    multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.867     8.037    multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/clka
    SLR Crossing[1->0]
    RAMB36_X8Y13                                                      r  multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     8.037    
                         inter-SLR penalty           -0.665     7.371    
                         clock uncertainty           -0.025     7.346    
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                 -2.938    

Slack (VIOLATED) :      -2.937ns
  Source:               data_in_i[33]
                            (input port)
  Destination:          multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.935ns  (includes -0.665ns inter-SLR penalty)
  Data Path Delay:      10.283ns  (logic 1.252ns (12.175%)  route 9.031ns (87.825%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.412ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG34                                              0.000     0.000 r  data_in_i[33]
                         net (fo=0)                   0.000     0.000    data_in_i[33]
    AG34                                                              r  data_in_i_33_IBUF/I
    AG34                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_33_IBUF/O
                         net (fo=256)                 9.031     9.740    multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/dina[33]
    SLR Crossing[1->0]
    RAMB36_X8Y13                                                      r  multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/DIPADIP[1]
    RAMB36_X8Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.543    10.283    multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.867     8.037    multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/clka
    SLR Crossing[1->0]
    RAMB36_X8Y13                                                      r  multi_channel_top/channel9/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     8.037    
                         inter-SLR penalty           -0.665     7.371    
                         clock uncertainty           -0.025     7.346    
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                 -2.937    

Slack (VIOLATED) :      -2.902ns
  Source:               data_in_i[22]
                            (input port)
  Destination:          multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram1/Mram_mem_data1/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.930ns  (includes -0.670ns inter-SLR penalty)
  Data Path Delay:      10.271ns  (logic 1.252ns (12.189%)  route 9.019ns (87.811%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.440ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB36                                              0.000     0.000 r  data_in_i[22]
                         net (fo=0)                   0.000     0.000    data_in_i[22]
    AB36                                                              r  data_in_i_22_IBUF/I
    AB36                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_22_IBUF/O
                         net (fo=256)                 9.019     9.728    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram1/dina[22]
    SLR Crossing[1->0]
    RAMB36_X0Y14                                                      r  multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram1/Mram_mem_data1/DIADI[22]
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.543    10.271    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram1/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.895     8.065    multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram1/clka
    SLR Crossing[1->0]
    RAMB36_X0Y14                                                      r  multi_channel_top/channel13/channel_inst/diff_width_fifo_inst/dp_ram1/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     8.065    
                         inter-SLR penalty           -0.670     7.395    
                         clock uncertainty           -0.025     7.370    
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :      -2.856ns
  Source:               data_in_i[31]
                            (input port)
  Destination:          multi_channel_top/channel3/channel_inst/diff_width_fifo_inst/dp_ram5/Mram_mem_data1/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.935ns  (includes -0.665ns inter-SLR penalty)
  Data Path Delay:      10.197ns  (logic 1.252ns (12.278%)  route 8.945ns (87.722%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.406ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD37                                              0.000     0.000 r  data_in_i[31]
                         net (fo=0)                   0.000     0.000    data_in_i[31]
    AD37                                                              r  data_in_i_31_IBUF/I
    AD37                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_31_IBUF/O
                         net (fo=256)                 8.945     9.654    multi_channel_top/channel3/channel_inst/diff_width_fifo_inst/dp_ram5/dina[31]
    SLR Crossing[1->0]
    RAMB36_X8Y14                                                      r  multi_channel_top/channel3/channel_inst/diff_width_fifo_inst/dp_ram5/Mram_mem_data1/DIADI[31]
    RAMB36_X8Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.543    10.197    multi_channel_top/channel3/channel_inst/diff_width_fifo_inst/dp_ram5/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.861     8.031    multi_channel_top/channel3/channel_inst/diff_width_fifo_inst/dp_ram5/clka
    SLR Crossing[1->0]
    RAMB36_X8Y14                                                      r  multi_channel_top/channel3/channel_inst/diff_width_fifo_inst/dp_ram5/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     8.031    
                         inter-SLR penalty           -0.665     7.366    
                         clock uncertainty           -0.025     7.341    
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 -2.856    

Slack (VIOLATED) :      -2.855ns
  Source:               data_in_i[31]
                            (input port)
  Destination:          multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by TS_rx_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:           TS_rx_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          2.947ns  (includes -0.653ns inter-SLR penalty)
  Data Path Delay:      10.132ns  (logic 1.252ns (12.357%)  route 8.880ns (87.643%))
  Logic Levels:         1  (IBUF=1)
  Clock Path Skew:      4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.331ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 3.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD37                                              0.000     0.000 r  data_in_i[31]
                         net (fo=0)                   0.000     0.000    data_in_i[31]
    AD37                                                              r  data_in_i_31_IBUF/I
    AD37                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  data_in_i_31_IBUF/O
                         net (fo=256)                 8.880     9.589    multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram3/dina[31]
    SLR Crossing[1->0]
    RAMB36_X9Y23                                                      r  multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/DIADI[31]
    RAMB36_X9Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.543    10.132    multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1
  -------------------------------------------------------------------    -------------------

                         (clock TS_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    3.600     3.600    
    C35                                               0.000     3.600 r  rx_clk
                         net (fo=0)                   0.000     3.600    rx_clk_BUFGP/I
    C35                                                               r  rx_clk_BUFGP/IBUFG/I
    C35                  IBUFG (Prop_ibufg_I_O)       0.627     4.227 r  rx_clk_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     6.087    rx_clk_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y35                                                    r  rx_clk_BUFGP/BUFG/I
    BUFGCTRL_X0Y35       BUFG (Prop_bufg_I_O)         0.083     6.170 r  rx_clk_BUFGP/BUFG/O
                         net (fo=1248)                1.786     7.956    multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram3/clka
    SLR Crossing[1->0]
    RAMB36_X9Y23                                                      r  multi_channel_top/channel4/channel_inst/diff_width_fifo_inst/dp_ram3/Mram_mem_data1/CLKARDCLK
                         clock pessimism              0.000     7.956    
                         inter-SLR penalty           -0.653     7.302    
                         clock uncertainty           -0.025     7.277    
  -------------------------------------------------------------------
                         required time                          7.277    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 -2.855    

Slack (VIOLATED) :      -2.277ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.503ns  (logic 2.003ns (17.412%)  route 9.500ns (82.588%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.626ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.657    10.128    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X288Y196                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/I5
    SLICE_X288Y196       LUT6 (Prop_lut6_I5_O)        0.049    10.177 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/O
                         net (fo=44)                  1.001    11.178    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WE
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMA/WE
    SLICE_X286Y223       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.503    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.081     9.251    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WCLK
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMA/CLK
                         clock pessimism              0.000     9.251    
                         clock uncertainty           -0.025     9.226    
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :      -2.277ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.503ns  (logic 2.003ns (17.412%)  route 9.500ns (82.588%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.626ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.657    10.128    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X288Y196                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/I5
    SLICE_X288Y196       LUT6 (Prop_lut6_I5_O)        0.049    10.177 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/O
                         net (fo=44)                  1.001    11.178    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WE
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMB/WE
    SLICE_X286Y223       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.503    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMB
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.081     9.251    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WCLK
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMB/CLK
                         clock pessimism              0.000     9.251    
                         clock uncertainty           -0.025     9.226    
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :      -2.277ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.503ns  (logic 2.003ns (17.412%)  route 9.500ns (82.588%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.626ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.657    10.128    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X288Y196                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/I5
    SLICE_X288Y196       LUT6 (Prop_lut6_I5_O)        0.049    10.177 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/O
                         net (fo=44)                  1.001    11.178    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WE
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMC/WE
    SLICE_X286Y223       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.503    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMC
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.081     9.251    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WCLK
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMC/CLK
                         clock pessimism              0.000     9.251    
                         clock uncertainty           -0.025     9.226    
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :      -2.277ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.503ns  (logic 2.003ns (17.412%)  route 9.500ns (82.588%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.626ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.657    10.128    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X288Y196                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/I5
    SLICE_X288Y196       LUT6 (Prop_lut6_I5_O)        0.049    10.177 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl14/O
                         net (fo=44)                  1.001    11.178    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WE
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMD/WE
    SLICE_X286Y223       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.503    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMD
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.081     9.251    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/WCLK
    SLICE_X286Y223                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem47/RAMD/CLK
                         clock pessimism              0.000     9.251    
                         clock uncertainty           -0.025     9.226    
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :      -2.255ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.621ns  (logic 2.003ns (17.236%)  route 9.618ns (82.764%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.766ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.764    10.235    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X291Y195                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/I5
    SLICE_X291Y195       LUT6 (Prop_lut6_I5_O)        0.049    10.284 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/O
                         net (fo=44)                  1.012    11.296    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WE
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMA/WE
    SLICE_X294Y172       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.621    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.221     9.391    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WCLK
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMA/CLK
                         clock pessimism              0.000     9.391    
                         clock uncertainty           -0.025     9.366    
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :      -2.255ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.621ns  (logic 2.003ns (17.236%)  route 9.618ns (82.764%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.766ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.764    10.235    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X291Y195                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/I5
    SLICE_X291Y195       LUT6 (Prop_lut6_I5_O)        0.049    10.284 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/O
                         net (fo=44)                  1.012    11.296    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WE
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMB/WE
    SLICE_X294Y172       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.621    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMB
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.221     9.391    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WCLK
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMB/CLK
                         clock pessimism              0.000     9.391    
                         clock uncertainty           -0.025     9.366    
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :      -2.255ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.621ns  (logic 2.003ns (17.236%)  route 9.618ns (82.764%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.766ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.764    10.235    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X291Y195                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/I5
    SLICE_X291Y195       LUT6 (Prop_lut6_I5_O)        0.049    10.284 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/O
                         net (fo=44)                  1.012    11.296    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WE
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMC/WE
    SLICE_X294Y172       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.621    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMC
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.221     9.391    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WCLK
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMC/CLK
                         clock pessimism              0.000     9.391    
                         clock uncertainty           -0.025     9.366    
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :      -2.255ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.621ns  (logic 2.003ns (17.236%)  route 9.618ns (82.764%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.766ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.764    10.235    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X291Y195                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/I5
    SLICE_X291Y195       LUT6 (Prop_lut6_I5_O)        0.049    10.284 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/O
                         net (fo=44)                  1.012    11.296    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WE
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMD/WE
    SLICE_X294Y172       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.621    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMD
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.221     9.391    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/WCLK
    SLICE_X294Y172                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem153/RAMD/CLK
                         clock pessimism              0.000     9.391    
                         clock uncertainty           -0.025     9.366    
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 -2.255    

Slack (VIOLATED) :      -2.218ns
  Source:               clmode_i[0]
                            (input port)
  Destination:          or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem121/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by TS_proc_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:           TS_proc_clk_pin
  Path Type:            Max at Slow Process Corner
  Requirement:          5.600ns
  Data Path Delay:      11.580ns  (logic 2.003ns (17.296%)  route 9.577ns (82.704%))
  Logic Levels:         13  (CARRY4=2 IBUF=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:      3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  3.762ns
    Source Clock Delay      (SCD):  0.000ns
    Clock Pessimism Removal (CPR):  0.000ns
  Clock Uncertainty:    0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.050ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns
  Timing Exception:     MaxDelay Path 5.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J28                                               0.000     0.000 r  clmode_i[0]
                         net (fo=0)                   0.000     0.000    clmode_i[0]
    J28                                                               r  clmode_i_0_IBUF/I
    J28                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  clmode_i_0_IBUF/O
                         net (fo=4)                   2.590     3.299    or1200_top_fuji/or1200_top_inst/iwb_biu/clmode[0]
    SLICE_X344Y212                                                    r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/I2
    SLICE_X344Y212       LUT4 (Prop_lut4_I2_O)        0.049     3.348 r  or1200_top_fuji/or1200_top_inst/iwb_biu/biu_err_o1/O
                         net (fo=8)                   0.821     4.169    or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/biudata_error
    SLICE_X320Y203                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/I1
    SLICE_X320Y203       LUT2 (Prop_lut2_I1_O)        0.049     4.218 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/or1200_ic_fsm/state_first_miss_err1/O
                         net (fo=3)                   0.493     4.711    or1200_top_fuji/or1200_top_inst/or1200_ic_top/icfsm_first_miss_err
    SLICE_X319Y202                                                    r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/I0
    SLICE_X319Y202       LUT5 (Prop_lut5_I0_O)        0.049     4.760 r  or1200_top_fuji/or1200_top_inst/or1200_ic_top/icqmem_rty_o1/O
                         net (fo=1)                   0.311     5.070    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/icqmem_rty_i
    SLICE_X311Y201                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/I1
    SLICE_X311Y201       LUT2 (Prop_lut2_I1_O)        0.049     5.119 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/Mmux_qmemimmu_rty_o11/O
                         net (fo=2)                   0.570     5.690    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/icpu_rty_i
    SLICE_X304Y197                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/I1
    SLICE_X304Y197       LUT5 (Prop_lut5_I1_O)        0.049     5.739 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o1/O
                         net (fo=32)                  1.018     6.756    or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/no_more_dslot_icpu_rty_i_AND_91_o
    SLICE_X248Y192                                                    r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/I2
    SLICE_X248Y192       LUT3 (Prop_lut3_I2_O)        0.049     6.805 r  or1200_top_fuji/or1200_top_inst/or1200_cpu/or1200_genpc/Mmux_icpu_adr_o61/O
                         net (fo=3)                   1.218     8.024    or1200_top_fuji/or1200_top_inst/or1200_immu_top/qmemimmu_adr_o[14]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/I4
    SLICE_X296Y198       LUT6 (Prop_lut6_I4_O)        0.049     8.073 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut<0>/O
                         net (fo=1)                   0.000     8.073    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_lut[0]
    SLICE_X296Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/S[0]
    SLICE_X296Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.278     8.351 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<0>_CARRY4/CO[3]
                         net (fo=1)                   0.000     8.351    or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy[3]
    SLICE_X296Y199                                                    r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CI
    SLICE_X296Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.404 r  or1200_top_fuji/or1200_top_inst/or1200_immu_top/Mcompar_page_cross_INV_47_o_cy<4>_CARRY4/CO[3]
                         net (fo=4)                   0.504     8.908    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmemimmu_cycstb_i
    SLICE_X289Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/I2
    SLICE_X289Y198       LUT4 (Prop_lut4_I2_O)        0.197     9.105 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/qmem_en1/O
                         net (fo=12)                  0.317     9.422    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce
    SLICE_X291Y198                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/I1
    SLICE_X291Y198       LUT2 (Prop_lut2_I1_O)        0.049     9.471 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o1/O
                         net (fo=32)                  0.764    10.235    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/ce_we_AND_1512_o
    SLICE_X291Y195                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/I5
    SLICE_X291Y195       LUT6 (Prop_lut6_I5_O)        0.049    10.284 r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/write_ctrl24/O
                         net (fo=44)                  0.971    11.255    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem121/WE
    SLICE_X290Y174                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem121/RAMA/WE
    SLICE_X290Y174       RAMD64E (Setup_ramd64e_CLK_WE)
                                                      0.325    11.580    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem121/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock TS_proc_clk_pin rise edge)
                                                      0.000     0.000 r  
                         max delay                    5.600     5.600    
    D35                                               0.000     5.600 r  clk_proc_i
                         net (fo=0)                   0.000     5.600    clk_proc_i_BUFGP/I
    D35                                                               r  clk_proc_i_BUFGP/IBUFG/I
    D35                  IBUFG (Prop_ibufg_I_O)       0.627     6.227 r  clk_proc_i_BUFGP/IBUFG/O
                         net (fo=1)                   1.860     8.087    clk_proc_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y32                                                    r  clk_proc_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y32       BUFG (Prop_bufg_I_O)         0.083     8.170 r  clk_proc_i_BUFGP/BUFG/O
                         net (fo=3529)                1.217     9.387    or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem121/WCLK
    SLICE_X290Y174                                                    r  or1200_top_fuji/or1200_top_inst/or1200_qmem_top/or1200_qmem_ram/Mram_mem121/RAMA/CLK
                         clock pessimism              0.000     9.387    
                         clock uncertainty           -0.025     9.362    
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (VIOLATED) :      -2.161ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel12/channel_inst/data_deccu_inst/data_reg_396/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.791ns  (includes -0.209ns inter-SLR penalty)
  Data Path Delay:      14.083ns  (logic 0.682ns (4.843%)  route 13.401ns (95.157%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.263ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.296ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.230     5.369    multi_channel_top/reset_n_tmp01
    SLICE_X308Y217                                                    r  multi_channel_top/reset_n_tmp121/I4
    SLICE_X308Y217       LUT5 (Prop_lut5_I4_O)        0.049     5.418 r  multi_channel_top/reset_n_tmp121/O
                         net (fo=92)                  1.964     7.382    multi_channel_top/channel12/channel_inst/data_deccu_inst/reset_n
    SLICE_X310Y159                                                    r  multi_channel_top/channel12/channel_inst/data_deccu_inst/reset_n_inv1_INV_0/I0
    SLICE_X310Y159       LUT1 (Prop_lut1_I0_O)        0.049     7.431 f  multi_channel_top/channel12/channel_inst/data_deccu_inst/reset_n_inv1_INV_0/O
                         net (fo=517)                10.816    18.247    multi_channel_top/channel12/channel_inst/data_deccu_inst/reset_n_inv
    SLR Crossing[1->2]
    SLICE_X232Y387                                                    f  multi_channel_top/channel12/channel_inst/data_deccu_inst/data_reg_396/CLR
    SLICE_X232Y387       FDCE (Recov_fdce_C_CLR)      0.228    18.475    multi_channel_top/channel12/channel_inst/data_deccu_inst/data_reg_396
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.395    16.263    multi_channel_top/channel12/channel_inst/data_deccu_inst/clock
    SLR Crossing[1->2]
    SLICE_X232Y387                                                    r  multi_channel_top/channel12/channel_inst/data_deccu_inst/data_reg_396/C
                         clock pessimism              0.296    16.559    
                         inter-SLR penalty           -0.209    16.350    
                         clock uncertainty           -0.035    16.314    
  -------------------------------------------------------------------
                         required time                         16.314    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :      -2.041ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_130/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.758ns  (includes -0.242ns inter-SLR penalty)
  Data Path Delay:      14.269ns  (logic 0.682ns (4.780%)  route 13.587ns (95.220%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.589ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.918    18.433    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X493Y108                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_130/CLR
    SLICE_X493Y108       FDCE (Recov_fdce_C_CLR)      0.228    18.661    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_130
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.721    16.589    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X493Y108                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_130/C
                         clock pessimism              0.309    16.898    
                         inter-SLR penalty           -0.242    16.656    
                         clock uncertainty           -0.035    16.620    
  -------------------------------------------------------------------
                         required time                         16.620    
                         arrival time                         -18.661    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :      -1.988ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_143/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.760ns  (includes -0.240ns inter-SLR penalty)
  Data Path Delay:      14.205ns  (logic 0.682ns (4.801%)  route 13.523ns (95.199%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.576ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.854    18.369    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X495Y123                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_143/CLR
    SLICE_X495Y123       FDCE (Recov_fdce_C_CLR)      0.228    18.597    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_143
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.708    16.576    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X495Y123                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_143/C
                         clock pessimism              0.309    16.885    
                         inter-SLR penalty           -0.240    16.645    
                         clock uncertainty           -0.035    16.609    
  -------------------------------------------------------------------
                         required time                         16.609    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                 -1.988    

Slack (VIOLATED) :      -1.988ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_156/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.760ns  (includes -0.240ns inter-SLR penalty)
  Data Path Delay:      14.205ns  (logic 0.682ns (4.801%)  route 13.523ns (95.199%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.576ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.854    18.369    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X495Y123                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_156/CLR
    SLICE_X495Y123       FDCE (Recov_fdce_C_CLR)      0.228    18.597    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_156
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.708    16.576    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X495Y123                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_156/C
                         clock pessimism              0.309    16.885    
                         inter-SLR penalty           -0.240    16.645    
                         clock uncertainty           -0.035    16.609    
  -------------------------------------------------------------------
                         required time                         16.609    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                 -1.988    

Slack (VIOLATED) :      -1.978ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_380/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.781ns  (includes -0.219ns inter-SLR penalty)
  Data Path Delay:      13.956ns  (logic 0.619ns (4.435%)  route 13.337ns (95.565%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.328ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.296ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.528     5.667    multi_channel_top/reset_n_tmp01
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp61/I4
    SLICE_X309Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.716 r  multi_channel_top/reset_n_tmp61/O
                         net (fo=92)                  1.962     7.678    multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n
    SLICE_X300Y157                                                    r  multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n_inv1_INV_0/I0
    SLICE_X300Y157       LUT1 (Prop_lut1_I0_O)        0.049     7.727 f  multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n_inv1_INV_0/O
                         net (fo=517)                10.456    18.183    multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n_inv
    SLR Crossing[1->2]
    SLICE_X186Y375                                                    f  multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_380/CLR
    SLICE_X186Y375       FDCE (Recov_fdce_C_CLR)      0.165    18.348    multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_380
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.460    16.328    multi_channel_top/channel6/channel_inst/data_deccu_inst/clock
    SLR Crossing[1->2]
    SLICE_X186Y375                                                    r  multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_380/C
                         clock pessimism              0.296    16.624    
                         inter-SLR penalty           -0.219    16.405    
                         clock uncertainty           -0.035    16.370    
  -------------------------------------------------------------------
                         required time                         16.370    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :      -1.978ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_412/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.781ns  (includes -0.219ns inter-SLR penalty)
  Data Path Delay:      13.956ns  (logic 0.619ns (4.435%)  route 13.337ns (95.565%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.328ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.296ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.528     5.667    multi_channel_top/reset_n_tmp01
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp61/I4
    SLICE_X309Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.716 r  multi_channel_top/reset_n_tmp61/O
                         net (fo=92)                  1.962     7.678    multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n
    SLICE_X300Y157                                                    r  multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n_inv1_INV_0/I0
    SLICE_X300Y157       LUT1 (Prop_lut1_I0_O)        0.049     7.727 f  multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n_inv1_INV_0/O
                         net (fo=517)                10.456    18.183    multi_channel_top/channel6/channel_inst/data_deccu_inst/reset_n_inv
    SLR Crossing[1->2]
    SLICE_X186Y375                                                    f  multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_412/CLR
    SLICE_X186Y375       FDCE (Recov_fdce_C_CLR)      0.165    18.348    multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_412
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.460    16.328    multi_channel_top/channel6/channel_inst/data_deccu_inst/clock
    SLR Crossing[1->2]
    SLICE_X186Y375                                                    r  multi_channel_top/channel6/channel_inst/data_deccu_inst/data_reg_412/C
                         clock pessimism              0.296    16.624    
                         inter-SLR penalty           -0.219    16.405    
                         clock uncertainty           -0.035    16.370    
  -------------------------------------------------------------------
                         required time                         16.370    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                 -1.978    

Slack (VIOLATED) :      -1.970ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_151/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.759ns  (includes -0.241ns inter-SLR penalty)
  Data Path Delay:      14.189ns  (logic 0.619ns (4.363%)  route 13.570ns (95.637%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.578ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.901    18.416    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X494Y121                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_151/CLR
    SLICE_X494Y121       FDCE (Recov_fdce_C_CLR)      0.165    18.581    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_151
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.710    16.578    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X494Y121                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_151/C
                         clock pessimism              0.309    16.887    
                         inter-SLR penalty           -0.241    16.646    
                         clock uncertainty           -0.035    16.611    
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -18.581    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :      -1.970ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_154/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.759ns  (includes -0.241ns inter-SLR penalty)
  Data Path Delay:      14.189ns  (logic 0.619ns (4.363%)  route 13.570ns (95.637%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.578ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.901    18.416    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X494Y121                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_154/CLR
    SLICE_X494Y121       FDCE (Recov_fdce_C_CLR)      0.165    18.581    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_154
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.710    16.578    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X494Y121                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_154/C
                         clock pessimism              0.309    16.887    
                         inter-SLR penalty           -0.241    16.646    
                         clock uncertainty           -0.035    16.611    
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -18.581    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :      -1.970ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_158/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.759ns  (includes -0.241ns inter-SLR penalty)
  Data Path Delay:      14.189ns  (logic 0.619ns (4.363%)  route 13.570ns (95.637%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.578ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.901    18.416    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X494Y121                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_158/CLR
    SLICE_X494Y121       FDCE (Recov_fdce_C_CLR)      0.165    18.581    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_158
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.710    16.578    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X494Y121                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_158/C
                         clock pessimism              0.309    16.887    
                         inter-SLR penalty           -0.241    16.646    
                         clock uncertainty           -0.035    16.611    
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -18.581    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :      -1.924ns
  Source:               multi_channel_top/reg_controller/reg_reset_o_7/Q
                            (rising edge-triggered cell FDCE clocked by TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:          multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_131/CLR
                            (recovery check against rising-edge clock TS_sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:           **async_default**
  Path Type:            Max at Slow Process Corner
  Requirement:          11.758ns  (includes -0.242ns inter-SLR penalty)
  Data Path Delay:      14.148ns  (logic 0.682ns (4.821%)  route 13.466ns (95.179%))
  Logic Levels:         3  (LUT1=1 LUT5=2)
  Clock Path Skew:      0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  4.584ns
    Source Clock Delay      (SCD):  4.392ns
    Clock Pessimism Removal (CPR):  0.309ns
  Clock Uncertainty:    0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):  0.071ns
    Total Input Jitter      (TIJ):  0.000ns
    Discrete Jitter          (DJ):  0.000ns
    Phase Error              (PE):  0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M32                                               0.000     0.000 r  clk_channel_i
                         net (fo=0)                   0.000     0.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.709     0.709 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.362     3.071    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.093     3.164 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.228     4.392    multi_channel_top/reg_controller/clk
    SLICE_X308Y218                                                    r  multi_channel_top/reg_controller/reg_reset_o_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X308Y218       FDCE (Prop_fdce_C_Q)         0.219     4.611 r  multi_channel_top/reg_controller/reg_reset_o_7/Q
                         net (fo=1)                   0.391     5.002    multi_channel_top/reg_reset[7]
    SLICE_X309Y218                                                    r  multi_channel_top/reset_n_tmp011/I1
    SLICE_X309Y218       LUT5 (Prop_lut5_I1_O)        0.137     5.139 r  multi_channel_top/reset_n_tmp011/O
                         net (fo=16)                  0.319     5.458    multi_channel_top/reset_n_tmp01
    SLICE_X306Y218                                                    r  multi_channel_top/reset_n_tmp41/I4
    SLICE_X306Y218       LUT5 (Prop_lut5_I4_O)        0.049     5.507 r  multi_channel_top/reset_n_tmp41/O
                         net (fo=92)                  2.959     8.466    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n
    SLICE_X334Y296                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/I0
    SLICE_X334Y296       LUT1 (Prop_lut1_I0_O)        0.049     8.515 f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv1_INV_0/O
                         net (fo=532)                 9.797    18.312    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/reset_n_inv
    SLR Crossing[1->0]
    SLICE_X493Y116                                                    f  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_131/CLR
    SLICE_X493Y116       FDCE (Recov_fdce_C_CLR)      0.228    18.540    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_131
  -------------------------------------------------------------------    -------------------

                         (clock TS_sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    M32                                               0.000    12.000 r  clk_channel_i
                         net (fo=0)                   0.000    12.000    clk_channel_i_BUFGP/I
    M32                                                               r  clk_channel_i_BUFGP/IBUFG/I
    M32                  IBUFG (Prop_ibufg_I_O)       0.627    12.627 r  clk_channel_i_BUFGP/IBUFG/O
                         net (fo=1)                   2.158    14.785    clk_channel_i_BUFGP/IBUFG_2_BUFG
    BUFGCTRL_X0Y33                                                    r  clk_channel_i_BUFGP/BUFG/I
    BUFGCTRL_X0Y33       BUFG (Prop_bufg_I_O)         0.083    14.868 r  clk_channel_i_BUFGP/BUFG/O
                         net (fo=127701)              1.716    16.584    multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/clk
    SLR Crossing[1->0]
    SLICE_X493Y116                                                    r  multi_channel_top/channel4/channel_inst/mem_intf_inst_rx/data_to_mem_131/C
                         clock pessimism              0.309    16.893    
                         inter-SLR penalty           -0.242    16.651    
                         clock uncertainty           -0.035    16.616    
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                 -1.924    




