<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl')">ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.68</td>
<td class="s8 cl rt"><a href="mod2457.html#Line" > 84.85</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2457.html#Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2457.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_181837"  onclick="showContent('inst_tag_181837')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</a></td>
<td class="s5 cl rt"> 53.68</td>
<td class="s8 cl rt"><a href="mod2457.html#Line" > 84.85</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2457.html#Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2457.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl'>
<hr>
<a name="inst_tag_181837"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_181837" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.68</td>
<td class="s8 cl rt"><a href="mod2457.html#Line" > 84.85</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2457.html#Toggle" >  9.52</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2457.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.06</td>
<td class="s8 cl rt"> 84.85</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.65</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  4.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod5.html#inst_tag_17" >vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_1_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod767_2.html#inst_tag_33481" id="tag_urg_inst_33481">U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_2.html#inst_tag_33479" id="tag_urg_inst_33479">U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_2.html#inst_tag_33480" id="tag_urg_inst_33480">U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2457.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>33</td><td>28</td><td>84.85</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>970</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>981</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>989</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1002</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1024</td><td>7</td><td>7</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
969                       begin
970        1/1              if (clr_mem_err_mask_reg)
971        <font color = "red">0/1     ==>        mem_err_mask_nxt = {2'b00}; </font>
972        1/1              else if (se_mem_err_mask_reg)
973        <font color = "red">0/1     ==>        mem_err_mask_nxt = {mem_err_mask_buf_r[0], int_wr_si};</font>
974                         else
975        1/1                mem_err_mask_nxt = mem_err_mask_buf_r;
976                       end
977                     
978                     
979                     always_comb
980                       begin
981        1/1              if (clr_err_reg | bira_mode_r | !biste_pip_buf_r)
982        1/1                sticky_nxt = 1'b0;
983                         else
984        1/1                sticky_nxt = 1'b1;
985                       end
986                     
987                     always_comb
988                       begin
989        1/1              if (sel_chain_r == WR_ID_SEL)
990                           begin
991        <font color = "red">0/1     ==>          if (int_wr_se)</font>
992        <font color = "red">0/1     ==>            wr_id_nxt = {wr_id_buf_r[6:0], int_wr_si};</font>
993                             else
994        <font color = "red">0/1     ==>            wr_id_nxt = wr_id_buf_r;</font>
995                           end
996                         else
997        1/1                wr_id_nxt = 8'd205;
998                       end
999                     
1000                    always_ff @(posedge tclk_sms or negedge rst_sms)
1001                      begin
1002       1/1              if (!rst_sms)
1003                          begin
1004       1/1                  sticky_r          &lt;=  1'b0;
1005       1/1                  sticky_p0_r    &lt;=  1'b0;
1006       1/1                  sticky_p1_r    &lt;=  1'b0;
1007       1/1                  clr_err_reg_p0_r  &lt;=  1'b0;
1008       1/1                  clr_err_reg_p1_r  &lt;=  1'b0;
1009       1/1                  bira_mode_r       &lt;=  1'b0;
1010                          end
1011                        else
1012                          begin
1013       1/1                  sticky_r        &lt;=  sticky_nxt;
1014       1/1                  sticky_p0_r     &lt;=  sticky_r;
1015       1/1                  sticky_p1_r  &lt;=  sticky_p0_r;
1016       1/1                  clr_err_reg_p0_r    &lt;=  clr_err_reg;
1017       1/1                  clr_err_reg_p1_r &lt;=  clr_err_reg_p0_r;
1018       1/1                  bira_mode_r     &lt;=  bira_mode_nxt;
1019                          end
1020                      end
1021                    
1022                    always_ff @(posedge tclk_sms or negedge rst_sms)
1023                      begin
1024       1/1              if (!rst_sms)
1025                          begin
1026       1/1                  mem_err_mask_r  &lt;=  {2'b00}; 
1027       1/1                  wr_id_r         &lt;=  8'd205;
1028       1/1                  biste_pip_r     &lt;=  1'b0;
1029                          end
1030                        else
1031                          begin
1032       1/1                  mem_err_mask_r  &lt;=  mem_err_mask_nxt;
1033       1/1                  wr_id_r         &lt;=  wr_id_nxt;
1034       1/1                  biste_pip_r     &lt;=  biste_r;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2457.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">4</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">4</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sel_chain_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clr_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>byp_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wm_se_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bist_err_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full_diag_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>diag_bypass_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sticky</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_clr_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>so_id_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2457.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">970</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">981</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">989</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1002</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1024</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
970            if (clr_mem_err_mask_reg)
               <font color = "red">-1-</font>  
971              mem_err_mask_nxt = {2'b00}; 
           <font color = "red">      ==></font>
972            else if (se_mem_err_mask_reg)
                    <font color = "red">-2-</font>  
973              mem_err_mask_nxt = {mem_err_mask_buf_r[0], int_wr_si};
           <font color = "red">      ==></font>
974            else
975              mem_err_mask_nxt = mem_err_mask_buf_r;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
981            if (clr_err_reg | bira_mode_r | !biste_pip_buf_r)
               <font color = "green">-1-</font>  
982              sticky_nxt = 1'b0;
           <font color = "green">      ==></font>
983            else
984              sticky_nxt = 1'b1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
989            if (sel_chain_r == WR_ID_SEL)
               <font color = "red">-1-</font>  
990              begin
991                if (int_wr_se)
                   <font color = "red">-2-</font>  
992                  wr_id_nxt = {wr_id_buf_r[6:0], int_wr_si};
           <font color = "red">          ==></font>
993                else
994                  wr_id_nxt = wr_id_buf_r;
           <font color = "red">          ==></font>
995              end
996            else
997              wr_id_nxt = 8'd205;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1002           if (!rst_sms)
               <font color = "green">-1-</font>  
1003             begin
1004               sticky_r          <=  1'b0;
           <font color = "green">        ==></font>
1005               sticky_p0_r    <=  1'b0;
1006               sticky_p1_r    <=  1'b0;
1007               clr_err_reg_p0_r  <=  1'b0;
1008               clr_err_reg_p1_r  <=  1'b0;
1009               bira_mode_r       <=  1'b0;
1010             end
1011           else
1012             begin
1013               sticky_r        <=  sticky_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1024           if (!rst_sms)
               <font color = "green">-1-</font>  
1025             begin
1026               mem_err_mask_r  <=  {2'b00}; 
           <font color = "green">        ==></font>
1027               wr_id_r         <=  8'd205;
1028               biste_pip_r     <=  1'b0;
1029             end
1030           else
1031             begin
1032               mem_err_mask_r  <=  mem_err_mask_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_181837">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x23_4ww2x_m_shc_1_fctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
