# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ..
# ../src/inc
# extbinary_tb
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:30:42 on Dec 18,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv 
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19):     function new(input bit [3:0] val1=4'h15, val2=4'h8);
# 
# ** Warning: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module extbinary_tb
# -- Skipping package extbinary_tb_sv_unit
# 
# Top level modules:
# 	extbinary_tb
# End time: 13:30:42 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf wlf/vsim.wlf -wlfopt -wlfslim 10000 -wlftlim 500 ms -voptargs="+acc" -debugDB extbinary_tb 
# Start time: 13:30:42 on Dec 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): class Exercise3 extends Binary;
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Number of actuals and formals does not match in task call.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 52
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ** Error: 捁散獳椠⁳敤楮摥മ
# 敤畢䃰础ጊ耀牣灹楴湯䃱硁െ耀敶据祲瑰䃲硆ᐠ踀潭敤獬浩椮楮江捯k
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# ..
# ../src/inc
# extbinary_tb
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:32:52 on Dec 18,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv 
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19):     function new(input bit [3:0] val1=4'h15, val2=4'h8);
# 
# ** Warning: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module extbinary_tb
# -- Skipping package extbinary_tb_sv_unit
# 
# Top level modules:
# 	extbinary_tb
# End time: 13:32:52 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf wlf/vsim.wlf -wlfopt -wlfslim 10000 -wlftlim 500 ms -voptargs="+acc" -debugDB extbinary_tb 
# Start time: 13:30:42 on Dec 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): class Exercise3 extends Binary;
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Number of actuals and formals does not match in task call.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 52
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ** Error: 捁散獳椠⁳敤楮摥മ
# 
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# ..
# ../src/inc
# extbinary_tb
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:35:38 on Dec 18,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv 
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19):     function new(input bit [3:0] val1=4'h15, val2=4'h8);
# 
# ** Warning: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module extbinary_tb
# -- Skipping package extbinary_tb_sv_unit
# 
# Top level modules:
# 	extbinary_tb
# End time: 13:35:38 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf wlf/vsim.wlf -wlfopt -wlfslim 10000 -wlftlim 500 ms -voptargs="+acc" -debugDB extbinary_tb 
# Start time: 13:30:42 on Dec 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): class Exercise3 extends Binary;
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Number of actuals and formals does not match in task call.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 52
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ** Error: 捁散獳椠⁳敤楮摥മ
# 
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# ..
# ../src/inc
# extbinary_tb
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:36:56 on Dec 18,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv 
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19):     function new(input bit [3:0] val1=4'h15, val2=4'h8);
# 
# ** Warning: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module extbinary_tb
# -- Skipping package extbinary_tb_sv_unit
# 
# Top level modules:
# 	extbinary_tb
# End time: 13:36:56 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf wlf/vsim.wlf -wlfopt -wlfslim 10000 -wlftlim 500 ms -voptargs="+acc" -debugDB extbinary_tb 
# Start time: 13:30:42 on Dec 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): class Exercise3 extends Binary;
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Number of actuals and formals does not match in task call.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=12, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 52
do sim.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# ** Error: 捁散獳椠⁳敤楮摥മ
# 
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# ..
# ../src/inc
# extbinary_tb
# wlf/vsim.wlf
# ref_sim
# 5 ms
# uut
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 13:44:18 on Dec 18,2024
# vlog -reportprogress 300 -vopt -sv "+acc" -incr -source "+define+SIM" "+incdir+../src/inc" C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv 
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19):     function new(input bit [3:0] val1=4'h15, val2=4'h8);
# 
# ** Warning: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module extbinary_tb
# -- Skipping package extbinary_tb_sv_unit
# 
# Top level modules:
# 	extbinary_tb
# End time: 13:44:18 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf wlf/vsim.wlf -wlfopt -wlfslim 10000 -wlftlim 500 ms -voptargs="+acc" -debugDB extbinary_tb 
# Start time: 13:30:42 on Dec 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
###### C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): class Exercise3 extends Binary;
# 
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Super class constructor has non-default arguments.  Arguments can be specified in the "extends" clause or by calling super.new() explicitly.
# ** Error: C:/Users/Nazanin/Documents/systemverilog_for_verification/Excercise/advanced_oop/extbinary/extbinary_tb.sv(28): Number of actuals and formals does not match in task call.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=15, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.tcl PAUSED at line 52
# End time: 16:09:12 on Dec 18,2024, Elapsed time: 2:38:30
# Errors: 15, Warnings: 0
