
---------- Begin Simulation Statistics ----------
final_tick                                   30390000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 592435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 444752                       # Number of bytes of host memory used
host_op_rate                                   578377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               46255157                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                         524                       # Total active cycles for level _0
ramulator.active_cycles_0_0                       524                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0                     524                       # Total active cycles for level _0_0_0
ramulator.average_serving_requests_0         0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.busy_cycles_0                             0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                           0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                         0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.dram_capacity                             0                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                             789                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.000000                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum               444                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.000000                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum                    444                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.000000                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum                0                       # Sum of write queue length
ramulator.incoming_read_reqs_per_channel            5                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                         5                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel             5                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth                         0                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.ramulator_active_cycles                 517                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0                 0.000000                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                      530                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.000000                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0             444                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests                             5                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core            1                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core              4                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core            0                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0                160                       # The total byte of read transaction per channel
ramulator.req_queue_length_avg_0             0.000000                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0                  444                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core              1                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core                   4                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core                 0                       # Number of row misses per channel per core
ramulator.serving_requests_0                      524                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0                    524                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0                  524                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.000000                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0              0                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests                            0                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core             0                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core            0                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0                 0                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        4608                       # Number of instructions simulated
sim_ops                                          4608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      370000                       # Number of ticks simulated
system.cpu.committedInsts                          26                       # Number of instructions committed
system.cpu.committedOps                            26                       # Number of ops (including micro ops) committed
system.cpu.cpi                              11.384615                       # CPI: cycles per instruction
system.cpu.discardedOps                            21                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                             206                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.087838                       # IPC: instructions per cycle
system.cpu.numCycles                              296                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                      14     53.85%     53.85% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                      6     23.08%     76.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     6     23.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                       26                       # Class of committed instruction
system.cpu.tickCycles                              90                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             5                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                      22                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   10                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       1                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             10.000000                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              12                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               12                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data           13                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total               13                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           13                       # number of overall hits
system.cpu.dcache.overall_hits::total              13                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total           13                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total           13                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total               7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total              6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            6                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          109                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.106445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.106445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.106445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               104                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              104                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_hits                            0                       # read hits
system.cpu.dtb.read_misses                          0                       # read misses
system.cpu.dtb.read_accesses                        0                       # read accesses
system.cpu.dtb.write_hits                           0                       # write hits
system.cpu.dtb.write_misses                         0                       # write misses
system.cpu.dtb.write_accesses                       0                       # write accesses
system.cpu.dtb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.dtb.misses                               0                       # Total TLB (read and write) misses
system.cpu.dtb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                  56                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions                 16                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions                10                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               16                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.icache.overall_hits::total              16                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              5                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total             5                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       295000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       295000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       295000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       295000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.238095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.238095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.238095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.238095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        59000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        59000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        59000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        59000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            5                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       277000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       277000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.238095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.238095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.238095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.238095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        55400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        55400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        55400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        55400                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           16                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              16                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             5                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       295000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       295000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.238095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.238095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        59000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        59000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       277000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       277000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.238095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        55400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        55400                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           300.616225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   300.616225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.293571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.293571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              174                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_hits                            0                       # read hits
system.cpu.itb.read_misses                          0                       # read misses
system.cpu.itb.read_accesses                        0                       # read accesses
system.cpu.itb.write_hits                           0                       # write hits
system.cpu.itb.write_misses                         0                       # write misses
system.cpu.itb.write_accesses                       0                       # write accesses
system.cpu.itb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.itb.misses                               0                       # Total TLB (read and write) misses
system.cpu.itb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     30390000                       # Cumulative time (in ticks) in various power states
system.cpu.thread26982.numInsts                    26                       # Number of Instructions committed
system.cpu.thread26982.numOps                      26                       # Number of Ops committed
system.cpu.thread26982.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   6                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         518918919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             518918919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    518918919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        518918919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        518918919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            518918919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              5                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port           11                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                     11                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port          192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                     192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 5                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       5    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   5                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     30390000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy                7250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              21328                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  172871250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127665                       # Simulator instruction rate (inst/s)
host_mem_usage                                 445776                       # Number of bytes of host memory used
host_op_rate                                   127634                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.52                       # Real time elapsed on the host
host_tick_rate                              275845095                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                       32440                       # Total active cycles for level _0
ramulator.active_cycles_0_0                     32440                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0                   32440                       # Total active cycles for level _0_0_0
ramulator.average_serving_requests_0         0.110221                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.110221                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.110221                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.busy_cycles_0                         32440                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                       56120                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                     32440                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.dram_capacity                     268435456                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                          304587                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.111778                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum             34046                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.111778                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum                  34046                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.000000                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum                0                       # Sum of write queue length
ramulator.incoming_read_reqs_per_channel          349                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                       349                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel           349                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth                4266000000                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.ramulator_active_cycles               32433                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0               115.902579                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                    40450                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.111778                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0           34046                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests                           349                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core          147                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core            186                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core           16                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0              11168                       # The total byte of read transaction per channel
ramulator.refresh_cycles_0_0                    23680                       # (All-bank refresh only, only valid for rank level) The sum of cycles that is under refresh per memory cycle for level _0_0
ramulator.req_queue_length_avg_0             0.111778                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0                34046                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core            147                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core                 186                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core                16                       # Number of row misses per channel per core
ramulator.serving_requests_0                    33572                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0                  33572                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0                33572                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.000000                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0              0                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests                            0                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core             0                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core            0                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0                 0                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       66095                       # Number of instructions simulated
sim_ops                                         66095                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000143                       # Number of seconds simulated
sim_ticks                                   142851250                       # Number of ticks simulated
system.cpu.committedInsts                       61513                       # Number of instructions committed
system.cpu.committedOps                         61513                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.857835                       # CPI: cycles per instruction
system.cpu.discardedOps                          1838                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           12823                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.538261                       # IPC: instructions per cycle
system.cpu.numCycles                           114281                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  20      0.03%      0.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   41771     67.91%     67.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                  11169     18.16%     86.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  8553     13.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    61513                       # Class of committed instruction
system.cpu.tickCycles                          101458                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   14969                       # Number of BP lookups
system.cpu.branchPred.condPredicted             12991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               826                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                10779                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   10346                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.982930                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                318                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              382                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data        19879                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            19879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        19879                       # number of overall hits
system.cpu.dcache.overall_hits::total           19879                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          123                       # number of overall misses
system.cpu.dcache.overall_misses::total           123                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7746000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7746000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7746000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7746000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        20002                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        20002                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        20002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        20002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62975.609756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62975.609756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62975.609756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62975.609756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6131000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6131000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        61310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        61310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        61310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        61310                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3957000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11449                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005503                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005503                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62809.523810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62809.523810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3694500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3694500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59588.709677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59588.709677                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3789000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3789000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        63150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        63150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64118.421053                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64118.421053                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           165.604118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.368421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   165.604118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.161723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.161723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            160116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           160116                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_hits                            0                       # read hits
system.cpu.dtb.read_misses                          0                       # read misses
system.cpu.dtb.read_accesses                        0                       # read accesses
system.cpu.dtb.write_hits                           0                       # write hits
system.cpu.dtb.write_misses                         0                       # write misses
system.cpu.dtb.write_accesses                       0                       # write accesses
system.cpu.dtb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.dtb.misses                               0                       # Total TLB (read and write) misses
system.cpu.dtb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               45768                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              12441                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              9075                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst        32827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            32827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        32827                       # number of overall hits
system.cpu.icache.overall_hits::total           32827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15276250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15276250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15276250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15276250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33076                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33076                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007528                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007528                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61350.401606                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61350.401606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61350.401606                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61350.401606                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14501250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14501250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14501250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14501250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007528                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007528                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007528                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007528                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58237.951807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58237.951807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58237.951807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58237.951807                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        32827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           32827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15276250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15276250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61350.401606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61350.401606                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14501250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14501250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007528                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58237.951807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58237.951807                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.745838                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35447                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               548                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             64.684307                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.745838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.349361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.349361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          548                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.535156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            264858                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           264858                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_hits                            0                       # read hits
system.cpu.itb.read_misses                          0                       # read misses
system.cpu.itb.read_accesses                        0                       # read accesses
system.cpu.itb.write_hits                           0                       # write hits
system.cpu.itb.write_misses                         0                       # write misses
system.cpu.itb.write_accesses                       0                       # write accesses
system.cpu.itb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.itb.misses                               0                       # Total TLB (read and write) misses
system.cpu.itb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    172871250                       # Cumulative time (in ticks) in various power states
system.cpu.thread26982.numInsts                 61513                       # Number of Instructions committed
system.cpu.thread26982.numOps                   61513                       # Number of Ops committed
system.cpu.thread26982.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst           8000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         8000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8000                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 350                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          56002310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22400924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78403234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     56002310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         56002310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         56002310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22400924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78403234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                312                       # Transaction distribution
system.membus.trans_dist::ReadExReq                38                       # Transaction distribution
system.membus.trans_dist::ReadExResp               38                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            62                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          499                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          200                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    699                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port         8000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         3200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   11200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               349                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002865                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053529                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     348     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 349                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    172871250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              488000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             869754                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy             348809                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
