\hypertarget{x86__64_2include_2rtems_2score_2cpuimpl_8h}{}\section{cpukit/score/cpu/x86\+\_\+64/include/rtems/score/cpuimpl.h File Reference}
\label{x86__64_2include_2rtems_2score_2cpuimpl_8h}\index{cpukit/score/cpu/x86\_64/include/rtems/score/cpuimpl.h@{cpukit/score/cpu/x86\_64/include/rtems/score/cpuimpl.h}}


C\+PU Port Implementation A\+PI.  


{\ttfamily \#include $<$rtems/score/cpu.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+P\+E\+R\+\_\+\+C\+P\+U\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+S\+I\+ZE}~0
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+volatile\+\_\+clobber} (uintptr\+\_\+t pattern)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+illegal} (void)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+validate} (uintptr\+\_\+t pattern)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Instruction\+\_\+no\+\_\+operation} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+PU Port Implementation A\+PI. 

