EESchema Schematic File Version 4
LIBS:try1-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4600 2350 1450 1300
U 5E81C2A4
F0 "FPGA_ICE40UP5K" 50
F1 "FPGA_ICE40UP5K.sch" 50
$EndSheet
$Sheet
S 1950 2400 1350 1300
U 5E81C399
F0 "STM_32" 50
F1 "STM_32.sch" 50
F2 "BOOT0" I R 3300 3050 50 
F3 "USAR_TX" O R 3300 3500 50 
F4 "USAR_RX" I R 3300 3600 50 
F5 "FMC_D[15..0]" B R 3300 2600 50 
F6 "FMC_A[25..16]" B R 3300 2500 50 
F7 "JTAG[5..0]" B R 3300 3400 50 
F8 "OM_SPI[4..0]" B R 3300 3300 50 
F9 "I2C_U[1..0]" B R 3300 2900 50 
F10 "CONTROL[5..0]" B R 3300 2700 50 
F11 "FMC_NBL[0..1]" B R 3300 2800 50 
F12 "BOOT1" B R 3300 3150 50 
$EndSheet
$Sheet
S 1950 4200 1350 1250
U 5E81C316
F0 "Onion_2" 50
F1 "Onion_2.sch" 50
F2 "JTAG[5..0]" B R 3300 4650 50 
F3 "OM_SPI[4..0]" B R 3300 5350 50 
F4 "BOOT1" O R 3300 4750 50 
F5 "USART_RX" I R 3300 4400 50 
F6 "USART_TX" O R 3300 4300 50 
F7 "BOOT0" O R 3300 4850 50 
F8 "I2C_0[1..0]" B R 3300 5050 50 
$EndSheet
Wire Wire Line
	3400 4300 3400 3600
Wire Wire Line
	3400 3600 3300 3600
Wire Wire Line
	3300 4300 3400 4300
Wire Wire Line
	3300 4400 3450 4400
Wire Wire Line
	3450 4400 3450 3500
Wire Wire Line
	3450 3500 3300 3500
Wire Bus Line
	3500 3400 3500 4650
Wire Bus Line
	3500 4650 3300 4650
Wire Bus Line
	3300 3400 3500 3400
Wire Wire Line
	3550 3150 3550 4750
Wire Wire Line
	3550 4750 3300 4750
Wire Wire Line
	3300 3150 3550 3150
Wire Wire Line
	3300 4850 3600 4850
Wire Wire Line
	3600 4850 3600 3050
Wire Wire Line
	3600 3050 3300 3050
Wire Bus Line
	3650 2900 3650 5050
Wire Bus Line
	3650 5050 3300 5050
Wire Bus Line
	3300 2900 3650 2900
$EndSCHEMATC
