Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:12:52 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_148 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_148/CK (DFFR_X1)                                    0.0000     0.0000 r
  R_148/Q (DFFR_X1)                                     0.7039     0.7039 f
  U1108/ZN (NAND3_X2)                                   0.1959     0.8998 r
  U551/ZN (OR2_X2)                                      0.1582     1.0580 r
  U1113/ZN (NAND3_X2)                                   0.0743     1.1323 f
  U524/ZN (NAND2_X2)                                    0.1064     1.2388 r
  U522/ZN (NAND2_X2)                                    0.0725     1.3113 f
  U710/ZN (NAND2_X1)                                    0.1530     1.4643 r
  U791/ZN (INV_X1)                                      0.0939     1.5581 f
  U660/ZN (NOR3_X2)                                     0.2667     1.8249 r
  U1178/ZN (NOR4_X2)                                    0.1162     1.9410 f
  dut_sram_read_address_reg[3]/D (DFFR_X2)              0.0000     1.9410 f
  data arrival time                                                1.9410

  clock clk (rise edge)                                 2.4100     2.4100
  clock network delay (ideal)                           0.0000     2.4100
  clock uncertainty                                    -0.0500     2.3600
  dut_sram_read_address_reg[3]/CK (DFFR_X2)             0.0000     2.3600 r
  library setup time                                   -0.4184     1.9416
  data required time                                               1.9416
  --------------------------------------------------------------------------
  data required time                                               1.9416
  data arrival time                                               -1.9410
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0006


1
