INFO: [VRFC 10-163] Analyzing VHDL file "/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Proc
