#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 15 16:31:15 2021
# Process ID: 37171
# Current directory: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src
# Command line: vivado -mode batch -source ../Project/Vivado/TargetBoards/Zedboard/scripts/synthesis/generate_bitstream.tcl
# Log file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/vivado.log
# Journal file: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Src/vivado.jou
#-----------------------------------------------------------
source ../Project/Vivado/TargetBoards/Zedboard/scripts/synthesis/generate_bitstream.tcl
# open_project $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd_ip/Vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
# reset_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_interconnect_1/s00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_1/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_1/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_1/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RSD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec 15 16:31:42 2021] Launched design_1_proc_sys_reset_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_RSD_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_proc_sys_reset_0_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_RSD_0_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_RSD_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_xbar_0_synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/design_1_xbar_0_synth_1/runme.log
synth_1: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/synth_1/runme.log
[Wed Dec 15 16:31:42 2021] Launched impl_1...
Run output will be captured here: /home/jrmerkel/Documents/School/581/proj/rsd/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2339.312 ; gain = 223.996 ; free physical = 8247 ; free virtual = 12233
# wait_on_run impl_1
[Wed Dec 15 16:31:42 2021] Waiting for impl_1 to finish...
[Wed Dec 15 16:32:22 2021] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'design_1_RSD_0_0_synth_1'
wait_on_run: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:40 . Memory (MB): peak = 2339.312 ; gain = 0.000 ; free physical = 5748 ; free virtual = 9751
# file mkdir $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/rsd.sdk
# write_hw_platform -fixed -force  -include_bit -file $env(RSD_ROOT)/Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/jrmerkel/Documents/School/581/proj/rsd//Processor/Project/Vivado/TargetBoards/Zedboard/rsd/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2020.1/data/embeddedsw) loading 0 seconds
ERROR: [Common 17-70] Application Exception: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 16:32:26 2021...
