Figure 1: (a) Example of the proposed cyclic activation with different slopes k and the originalmodulo operator for a 4-bit accumulator. (b) Convolutional block with proposed cyclic activation.
Figure 2: (a) Cycle time, (b) area and (c) energy efficiency for different MAC units implemented in28nm CMOS. We consider 8-bit× 8-bit or 3-bit× 1-bit multipliers with 32-bit or 8-bit accumulators.
Figure 3: Example of the compared cyclic functions for a 4-bit accumulator.
Figure 4: MUltiPly-accumulate (MAC) unit, together with cyclic activation function c(∙), imple-mented for hardware analysis.
