// Seed: 853460276
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_2 modCall_1 ();
  assign id_2 = id_1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
);
  wire id_3, id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  final $display();
endmodule
module module_2 ();
  logic [7:0] id_1;
  integer id_2 = 1;
  assign id_2 = id_2;
  assign id_2 = 1;
  assign id_1[1] = 1 == 1'd0;
endmodule
