#if !defined SI_CI_VI_merged_mask_HEADER
#define SI_CI_VI_merged_mask_HEADER


//
// Source merge files:
//      E:\MergedHeaders\SI+CI+Amur\Original\SICI/si_ci_merged_mask.h
//      E:\MergedHeaders\SI+CI+Amur\Original\Amur/vi_mask.h
// *
// *
// *	 (c) 2014 AMD Inc.  (unpublished)
// *
// *	 All rights reserved.  This notice is intended as a precaution against
// *	 inadvertent publication and does not imply publication or any waiver
// *	 of confidentiality.  The year included in the foregoing notice is the
// *	 year of creation of the work.
//
//
#define ABM_DEBUG_01__DBG_ABM_ENABLE_REQ_MASK__SI 0x00004000L
#define ABM_DEBUG_01__DBG_ABM_ENABLE_RESYNC_MASK__SI 0x00008000L
#define ABM_DEBUG_01__DBG_ABM_ON_CLOCK_RUNNING_MASK__SI 0x00020000L
#define ABM_DEBUG_01__DBG_ABM_SOURCE_SELECT_MASK__SI 0x00010000L
#define ABM_DEBUG_01__DBG_CRTC1_ABM_DATA_ACTIVE_MASK__SI 0x00000400L
#define ABM_DEBUG_01__DBG_CRTC1_ABM_G_COLOR_MASK__SI 0x000000ffL
#define ABM_DEBUG_01__DBG_CRTC1_ABM_HBLANK_MASK__SI 0x00000200L
#define ABM_DEBUG_01__DBG_CRTC1_ABM_VBLANK_MASK__SI 0x00000100L
#define ABM_DEBUG_01__DBG_CRTC1_EN_MASK__SI 0x00000800L
#define ABM_DEBUG_01__DBG_CRTC1_VSYNC_MASK__SI 0x00002000L
#define ABM_DEBUG_01__DBG_CRTC1_VSYNC_POL_MASK__SI 0x00001000L
#define ABM_DEBUG_01__DBG_CRTC2_ABM_DATA_ACTIVE_MASK__SI 0x00200000L
#define ABM_DEBUG_01__DBG_CRTC2_ABM_G_COLOR_MASK__SI 0xff000000L
#define ABM_DEBUG_01__DBG_CRTC2_ABM_HBLANK_MASK__SI 0x00400000L
#define ABM_DEBUG_01__DBG_CRTC2_ABM_VBLANK_MASK__SI 0x00800000L
#define ABM_DEBUG_01__DBG_CRTC2_EN_MASK__SI 0x00100000L
#define ABM_DEBUG_01__DBG_CRTC2_VSYNC_MASK__SI 0x00040000L
#define ABM_DEBUG_01__DBG_CRTC2_VSYNC_POL_MASK__SI 0x00080000L
#define ABM_DEBUG_02__DBG_ABM_ENABLE_RESYNC_MASK__SI 0x00100000L
#define ABM_DEBUG_02__DBG_ABM_FMT_G_COLOR_MASK__SI 0x0000ff00L
#define ABM_DEBUG_02__DBG_ABM_SOURCE_SELECT_MASK__SI 0x00080000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT1_DATA_ACTIVE_MASK__SI 0x00040000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT1_G_COLOR_MASK__SI 0x000000ffL
#define ABM_DEBUG_02__DBG_BYPASS_FMT1_HBLANK_MASK__SI 0x00020000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT1_VBLANK_MASK__SI 0x00010000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT2_DATA_ACTIVE_MASK__SI 0x00200000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT2_G_COLOR_MASK__SI 0xff000000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT2_HBLANK_MASK__SI 0x00400000L
#define ABM_DEBUG_02__DBG_BYPASS_FMT2_VBLANK_MASK__SI 0x00800000L
#define ABM_DEBUG_03__DBG_HG_BIN_SEL_MASK__SI 0x001f0000L
#define ABM_DEBUG_03__DBG_HG_BIN_SEL_VALID_MASK__SI 0x00200000L
#define ABM_DEBUG_03__DBG_IPCSC_DATA_ACTIVE_MASK__SI 0x00002000L
#define ABM_DEBUG_03__DBG_IPCSC_HBLANK_MASK__SI 0x00001000L
#define ABM_DEBUG_03__DBG_IPCSC_IPCSC_SAFE_EN_MASK__SI 0x00000400L
#define ABM_DEBUG_03__DBG_IPCSC_LUMA_DATA_MASK__SI 0x000003ffL
#define ABM_DEBUG_03__DBG_IPCSC_RGB_SEL_MASK__SI 0x0000c000L
#define ABM_DEBUG_03__DBG_IPCSC_VBLANK_MASK__SI 0x00000800L
#define ABM_DEBUG_03__DBG_IPCSC_VMAX_MASK__SI 0xffc00000L
#define ABM_DEBUG_04__DBG_BL_FRAME_COUNT_MASK__SI 0x003fc000L
#define ABM_DEBUG_04__DBG_BL_INTERRUPT_MASK__SI 0x00002000L
#define ABM_DEBUG_04__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_04__DBG_HG_EN_MASK__SI 0x00000008L
#define ABM_DEBUG_04__DBG_HG_FRAME_COUNT_MASK__SI 0x00001fe0L
#define ABM_DEBUG_04__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_04__DBG_HG_INTERRUPT_MASK__SI 0x00000010L
#define ABM_DEBUG_04__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_04__DBG_LS_EN_MASK__SI 0x00400000L
#define ABM_DEBUG_04__DBG_LS_FRAME_COUNT_MASK__SI 0xff000000L
#define ABM_DEBUG_04__DBG_LS_INTERRUPT_MASK__SI 0x00800000L
#define ABM_DEBUG_05__DBG_HG_BIN_SHIFT_FLAG_1_4_MASK__SI 0x0000f000L
#define ABM_DEBUG_05__DBG_HG_BIN_SHIFT_INDEX_1_4_MASK__SI 0xffff0000L
#define ABM_DEBUG_05__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_05__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_05__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_05__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_05__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_06__DBG_HG_BIN_SHIFT_FLAG_5_8_MASK__SI 0x0000f000L
#define ABM_DEBUG_06__DBG_HG_BIN_SHIFT_INDEX_5_8_MASK__SI 0xffff0000L
#define ABM_DEBUG_06__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_06__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_06__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_06__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_06__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_07__DBG_HG_BIN_SHIFT_FLAG_9_12_MASK__SI 0x0000f000L
#define ABM_DEBUG_07__DBG_HG_BIN_SHIFT_INDEX_9_12_MASK__SI 0xffff0000L
#define ABM_DEBUG_07__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_07__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_07__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_07__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_07__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_08__DBG_HG_BIN_SHIFT_FLAG_13_16_MASK__SI 0x0000f000L
#define ABM_DEBUG_08__DBG_HG_BIN_SHIFT_INDEX_13_16_MASK__SI 0xffff0000L
#define ABM_DEBUG_08__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_08__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_08__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_08__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_08__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_09__DBG_HG_BIN_SHIFT_FLAG_17_20_MASK__SI 0x0000f000L
#define ABM_DEBUG_09__DBG_HG_BIN_SHIFT_INDEX_17_20_MASK__SI 0xffff0000L
#define ABM_DEBUG_09__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_09__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_09__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_09__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_09__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_10__DBG_HG_BIN_SHIFT_FLAG_21_24_MASK__SI 0x0000f000L
#define ABM_DEBUG_10__DBG_HG_BIN_SHIFT_INDEX_21_24_MASK__SI 0xffff0000L
#define ABM_DEBUG_10__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_10__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_10__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_10__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_10__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_11__DBG_HG_BIN_SHIFT_FLAG_25_28_MASK__SI 0x0000f000L
#define ABM_DEBUG_11__DBG_HG_BIN_SHIFT_INDEX_25_28_MASK__SI 0xffff0000L
#define ABM_DEBUG_11__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_11__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_11__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_11__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_11__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_12__DBG_HG_BIN_SHIFT_FLAG_29_32_MASK__SI 0x0000f000L
#define ABM_DEBUG_12__DBG_HG_BIN_SHIFT_INDEX_29_32_MASK__SI 0xffff0000L
#define ABM_DEBUG_12__DBG_HG_DATA_ACTIVE_MASK__SI 0x00000004L
#define ABM_DEBUG_12__DBG_HG_FRAME_COUNT_MASK__SI 0x00000ff0L
#define ABM_DEBUG_12__DBG_HG_HBALNK_MASK__SI 0x00000002L
#define ABM_DEBUG_12__DBG_HG_UPDATE_DATA_MASK__SI 0x00000008L
#define ABM_DEBUG_12__DBG_HG_VBLANK_MASK__SI 0x00000001L
#define ABM_DEBUG_ID__ABM_DEBUG_ID_MASK__SI 0xffffffffL
#define ABM_RBBMIF_RDWR_TIMEOUT__ABM_RBBMIF_RD_WR_TIMEOUT_DIS_MASK__SI 0x00000001L
#define ABM_TEST_DEBUG_DATA__ABM_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define ABM_TEST_DEBUG_INDEX__ABM_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define ACP_CONFIG__ACP_RDREQ_URG_MASK__CI 0x00000f00L
#define ACP_CONFIG__ACP_REQ_TRAN_MASK__CI 0x00010000L
#define ACTIVITY_MONITOR__ACTIVITY_READING_MASK__SI 0x0000ffffL
#define ACTIVITY_MONITOR__ACTIVITY_READING_VALID_MASK__SI 0x00010000L
#define ACTIVITY_THRESHOLDS__LOWERING_MASK__SI 0xffff0000L
#define ACTIVITY_THRESHOLDS__RAISING_MASK__SI 0x0000ffffL
#define ADAPTER_ID_W__SUBSYSTEM_ID_MASK 0xffff0000L
#define ADAPTER_ID_W__SUBSYSTEM_VENDOR_ID_MASK 0x0000ffffL
#define ADAPTER_ID__SUBSYSTEM_ID_MASK 0xffff0000L
#define ADAPTER_ID__SUBSYSTEM_VENDOR_ID_MASK 0x0000ffffL
#define ADC_INT_CTRL__HI_THRESHOLD_INT_EN_MASK__CI__VI 0x00008000L
#define ADC_INT_CTRL__HI_THRESHOLD_MASK__CI__VI 0x000003ffL
#define ADC_INT_CTRL__LO_THRESHOLD_INT_EN_MASK__CI__VI 0x80000000L
#define ADC_INT_CTRL__LO_THRESHOLD_MASK__CI__VI 0x03ff0000L
#define ADC_RANGE__ADC_MAX_MASK__CI__VI 0x000003ffL
#define ADC_RANGE__ADC_MIN_MASK__CI__VI 0x03ff0000L
#define AFMT_60958_0__AFMT_60958_CS_A_MASK__SI 0x00000001L
#define AFMT_60958_0__AFMT_60958_CS_B_MASK__SI 0x00000002L
#define AFMT_60958_0__AFMT_60958_CS_CATEGORY_CODE_MASK__SI 0x0000ff00L
#define AFMT_60958_0__AFMT_60958_CS_CHANNEL_NUMBER_L_MASK__SI 0x00f00000L
#define AFMT_60958_0__AFMT_60958_CS_CLOCK_ACCURACY_MASK__SI 0x30000000L
#define AFMT_60958_0__AFMT_60958_CS_C_MASK__SI 0x00000004L
#define AFMT_60958_0__AFMT_60958_CS_D_MASK__SI 0x00000038L
#define AFMT_60958_0__AFMT_60958_CS_MODE_MASK__SI 0x000000c0L
#define AFMT_60958_0__AFMT_60958_CS_SAMPLING_FREQUENCY_MASK__SI 0x0f000000L
#define AFMT_60958_0__AFMT_60958_CS_SOURCE_NUMBER_MASK__SI 0x000f0000L
#define AFMT_60958_1__AFMT_60958_CS_CHANNEL_NUMBER_R_MASK__SI 0x00f00000L
#define AFMT_60958_1__AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY_MASK__SI 0x000000f0L
#define AFMT_60958_1__AFMT_60958_CS_WORD_LENGTH_MASK__SI 0x0000000fL
#define AFMT_60958_1__AFMT_60958_VALID_L_MASK__SI 0x00010000L
#define AFMT_60958_1__AFMT_60958_VALID_R_MASK__SI 0x00040000L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_2_MASK__SI 0x0000000fL
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_3_MASK__SI 0x000000f0L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_4_MASK__SI 0x00000f00L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_5_MASK__SI 0x0000f000L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_6_MASK__SI 0x000f0000L
#define AFMT_60958_2__AFMT_60958_CS_CHANNEL_NUMBER_7_MASK__SI 0x00f00000L
#define AFMT_ACP__AFMT_ACP_TYPE_DEPENDENT_BYTE0_MASK__SI 0x0000ff00L
#define AFMT_ACP__AFMT_ACP_TYPE_DEPENDENT_BYTE1_MASK__SI 0x00ff0000L
#define AFMT_ACP__AFMT_ACP_TYPE_MASK__SI 0x00000003L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CH_SEL_MASK__SI 0x0000f000L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_CONT_MASK__SI 0x00000010L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_COUNT_MASK__SI 0xffff0000L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_EN_MASK__SI 0x00000001L
#define AFMT_AUDIO_CRC_CONTROL__AFMT_AUDIO_CRC_SOURCE_MASK__SI 0x00000100L
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_DONE_MASK__SI 0x00000001L
#define AFMT_AUDIO_CRC_RESULT__AFMT_AUDIO_CRC_MASK__SI 0xffffff00L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CC_MASK__SI 0x00000700L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_MASK__SI 0x000000ffL
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CHECKSUM_OFFSET_MASK__SI 0x00ff0000L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CT_MASK__SI 0x00007800L
#define AFMT_AUDIO_INFO0__AFMT_AUDIO_INFO_CXT_MASK__SI 0x1f000000L
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_CA_MASK__SI 0x000000ffL
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_DM_INH_MASK__SI 0x00008000L
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LFEPBL_MASK__SI 0x00030000L
#define AFMT_AUDIO_INFO1__AFMT_AUDIO_INFO_LSV_MASK__SI 0x00007800L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_60958_CS_SOURCE_MASK__SI 0x00000010L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_60958_OSF_OVRD_MASK__SI 0x10000000L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_CHANNEL_ENABLE_MASK__SI 0x0000ff00L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_OVRD_MASK__SI 0x00000001L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_AUDIO_LAYOUT_SELECT_MASK__SI 0x00000002L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_DP_AUDIO_STREAM_ID_MASK__SI 0x00ff0000L
#define AFMT_AUDIO_PACKET_CONTROL2__AFMT_HBR_ENABLE_OVRD_MASK__SI 0x01000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_60958_CS_UPDATE_MASK__SI 0x04000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_CHANNEL_SWAP_MASK__SI 0x01000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_FIFO_OVERFLOW_ACK_MASK__SI 0x00800000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_FIFO_OVERFLOW_MASK_MASK__SI 0x00400000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_SAMPLE_SEND_MASK__SI 0x00000001L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_EN_MASK__SI 0x00001000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AUDIO_TEST_MODE_MASK__SI 0x00004000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_AUDIO_ENABLE_CHG_ACK_MASK__SI 0x40000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_AUDIO_ENABLE_CHG_MASK_MASK__SI 0x08000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_FORMAT_WTRIG_ACK_MASK__SI 0x20000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_AZ_FORMAT_WTRIG_MASK_MASK__SI 0x10000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_BLANK_TEST_DATA_ON_ENC_ENB_MASK__SI 0x80000000L
#define AFMT_AUDIO_PACKET_CONTROL__AFMT_RESET_FIFO_WHEN_AUDIO_DIS_MASK__SI 0x00000800L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_A_MASK__SI 0x00001000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_B_MASK__SI 0x00000c00L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_CHECKSUM_MASK__SI 0x000000ffL
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_C_MASK__SI 0x00c00000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_EC_MASK__SI 0x70000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_ITC_MASK__SI 0x80000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_M_MASK__SI 0x00300000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_PB1_RSVD_MASK__SI 0x00008000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Q_MASK__SI 0x0c000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_R_MASK__SI 0x000f0000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_SC_MASK__SI 0x03000000L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_S_MASK__SI 0x00000300L
#define AFMT_AVI_INFO0__AFMT_AVI_INFO_Y_MASK__SI 0x00006000L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_CN_MASK__SI 0x00003000L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PB4_RSVD_MASK__SI 0x00000080L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_PR_MASK__SI 0x00000f00L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_TOP_MASK__SI 0xffff0000L
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_VIC_MASK__SI 0x0000007fL
#define AFMT_AVI_INFO1__AFMT_AVI_INFO_YQ_MASK__SI 0x0000c000L
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_BOTTOM_MASK__SI 0x0000ffffL
#define AFMT_AVI_INFO2__AFMT_AVI_INFO_LEFT_MASK__SI 0xffff0000L
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_RIGHT_MASK__SI 0x0000ffffL
#define AFMT_AVI_INFO3__AFMT_AVI_INFO_VERSION_MASK__SI 0xff000000L
#define AFMT_GENERIC0_0__AFMT_GENERIC0_BYTE0_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_0__AFMT_GENERIC0_BYTE1_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_0__AFMT_GENERIC0_BYTE2_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_0__AFMT_GENERIC0_BYTE3_MASK__SI 0xff000000L
#define AFMT_GENERIC0_1__AFMT_GENERIC0_BYTE4_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_1__AFMT_GENERIC0_BYTE5_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_1__AFMT_GENERIC0_BYTE6_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_1__AFMT_GENERIC0_BYTE7_MASK__SI 0xff000000L
#define AFMT_GENERIC0_2__AFMT_GENERIC0_BYTE10_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_2__AFMT_GENERIC0_BYTE11_MASK__SI 0xff000000L
#define AFMT_GENERIC0_2__AFMT_GENERIC0_BYTE8_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_2__AFMT_GENERIC0_BYTE9_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_3__AFMT_GENERIC0_BYTE12_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_3__AFMT_GENERIC0_BYTE13_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_3__AFMT_GENERIC0_BYTE14_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_3__AFMT_GENERIC0_BYTE15_MASK__SI 0xff000000L
#define AFMT_GENERIC0_4__AFMT_GENERIC0_BYTE16_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_4__AFMT_GENERIC0_BYTE17_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_4__AFMT_GENERIC0_BYTE18_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_4__AFMT_GENERIC0_BYTE19_MASK__SI 0xff000000L
#define AFMT_GENERIC0_5__AFMT_GENERIC0_BYTE20_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_5__AFMT_GENERIC0_BYTE21_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_5__AFMT_GENERIC0_BYTE22_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_5__AFMT_GENERIC0_BYTE23_MASK__SI 0xff000000L
#define AFMT_GENERIC0_6__AFMT_GENERIC0_BYTE24_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_6__AFMT_GENERIC0_BYTE25_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_6__AFMT_GENERIC0_BYTE26_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_6__AFMT_GENERIC0_BYTE27_MASK__SI 0xff000000L
#define AFMT_GENERIC0_7__AFMT_GENERIC0_BYTE28_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_7__AFMT_GENERIC0_BYTE29_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_7__AFMT_GENERIC0_BYTE30_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_7__AFMT_GENERIC0_BYTE31_MASK__SI 0xff000000L
#define AFMT_GENERIC0_HDR__AFMT_GENERIC0_HB0_MASK__SI 0x000000ffL
#define AFMT_GENERIC0_HDR__AFMT_GENERIC0_HB1_MASK__SI 0x0000ff00L
#define AFMT_GENERIC0_HDR__AFMT_GENERIC0_HB2_MASK__SI 0x00ff0000L
#define AFMT_GENERIC0_HDR__AFMT_GENERIC0_HB3_MASK__SI 0xff000000L
#define AFMT_GENERIC1_0__AFMT_GENERIC1_BYTE0_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_0__AFMT_GENERIC1_BYTE1_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_0__AFMT_GENERIC1_BYTE2_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_0__AFMT_GENERIC1_BYTE3_MASK__SI 0xff000000L
#define AFMT_GENERIC1_1__AFMT_GENERIC1_BYTE4_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_1__AFMT_GENERIC1_BYTE5_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_1__AFMT_GENERIC1_BYTE6_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_1__AFMT_GENERIC1_BYTE7_MASK__SI 0xff000000L
#define AFMT_GENERIC1_2__AFMT_GENERIC1_BYTE10_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_2__AFMT_GENERIC1_BYTE11_MASK__SI 0xff000000L
#define AFMT_GENERIC1_2__AFMT_GENERIC1_BYTE8_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_2__AFMT_GENERIC1_BYTE9_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_3__AFMT_GENERIC1_BYTE12_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_3__AFMT_GENERIC1_BYTE13_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_3__AFMT_GENERIC1_BYTE14_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_3__AFMT_GENERIC1_BYTE15_MASK__SI 0xff000000L
#define AFMT_GENERIC1_4__AFMT_GENERIC1_BYTE16_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_4__AFMT_GENERIC1_BYTE17_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_4__AFMT_GENERIC1_BYTE18_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_4__AFMT_GENERIC1_BYTE19_MASK__SI 0xff000000L
#define AFMT_GENERIC1_5__AFMT_GENERIC1_BYTE20_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_5__AFMT_GENERIC1_BYTE21_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_5__AFMT_GENERIC1_BYTE22_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_5__AFMT_GENERIC1_BYTE23_MASK__SI 0xff000000L
#define AFMT_GENERIC1_6__AFMT_GENERIC1_BYTE24_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_6__AFMT_GENERIC1_BYTE25_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_6__AFMT_GENERIC1_BYTE26_MASK__SI 0x00ff0000L
#define AFMT_GENERIC1_6__AFMT_GENERIC1_BYTE27_MASK__SI 0xff000000L
#define AFMT_GENERIC1_HDR__AFMT_GENERIC1_HB0_MASK__SI 0x000000ffL
#define AFMT_GENERIC1_HDR__AFMT_GENERIC1_HB1_MASK__SI 0x0000ff00L
#define AFMT_GENERIC1_HDR__AFMT_GENERIC1_HB2_MASK__SI 0x00ff0000L
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_SOURCE_MASK__SI 0x00000040L
#define AFMT_INFOFRAME_CONTROL0__AFMT_AUDIO_INFO_UPDATE_MASK__SI 0x00000080L
#define AFMT_INFOFRAME_CONTROL0__AFMT_MPEG_INFO_UPDATE_MASK__SI 0x00000400L
#define AFMT_INTERRUPT_STATUS__AFMT_AZ_HDCP_REQUIRED_CHG_ACK_MASK__SI 0x00000100L
#define AFMT_INTERRUPT_STATUS__AFMT_AZ_HDCP_REQUIRED_CHG_INT_MASK__SI 0x00000004L
#define AFMT_INTERRUPT_STATUS__AFMT_AZ_HDCP_REQUIRED_CHG_MASK_MASK__SI 0x00000010L
#define AFMT_INTERRUPT_STATUS__AFMT_AZ_HDCP_REQUIRED_CHG_OCCURRED_MASK__SI 0x00000002L
#define AFMT_INTERRUPT_STATUS__AFMT_AZ_HDCP_REQUIRED_MASK__SI 0x00000001L
#define AFMT_ISRC1_0__AFMT_ISRC_CONTINUE_MASK__SI 0x00000040L
#define AFMT_ISRC1_0__AFMT_ISRC_STATUS_MASK__SI 0x00000007L
#define AFMT_ISRC1_0__AFMT_ISRC_VALID_MASK__SI 0x00000080L
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC0_MASK__SI 0x000000ffL
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC1_MASK__SI 0x0000ff00L
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC2_MASK__SI 0x00ff0000L
#define AFMT_ISRC1_1__AFMT_UPC_EAN_ISRC3_MASK__SI 0xff000000L
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC4_MASK__SI 0x000000ffL
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC5_MASK__SI 0x0000ff00L
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC6_MASK__SI 0x00ff0000L
#define AFMT_ISRC1_2__AFMT_UPC_EAN_ISRC7_MASK__SI 0xff000000L
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC10_MASK__SI 0x00ff0000L
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC11_MASK__SI 0xff000000L
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC8_MASK__SI 0x000000ffL
#define AFMT_ISRC1_3__AFMT_UPC_EAN_ISRC9_MASK__SI 0x0000ff00L
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC12_MASK__SI 0x000000ffL
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC13_MASK__SI 0x0000ff00L
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC14_MASK__SI 0x00ff0000L
#define AFMT_ISRC1_4__AFMT_UPC_EAN_ISRC15_MASK__SI 0xff000000L
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC16_MASK__SI 0x000000ffL
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC17_MASK__SI 0x0000ff00L
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC18_MASK__SI 0x00ff0000L
#define AFMT_ISRC2_0__AFMT_UPC_EAN_ISRC19_MASK__SI 0xff000000L
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC20_MASK__SI 0x000000ffL
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC21_MASK__SI 0x0000ff00L
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC22_MASK__SI 0x00ff0000L
#define AFMT_ISRC2_1__AFMT_UPC_EAN_ISRC23_MASK__SI 0xff000000L
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC24_MASK__SI 0x000000ffL
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC25_MASK__SI 0x0000ff00L
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC26_MASK__SI 0x00ff0000L
#define AFMT_ISRC2_2__AFMT_UPC_EAN_ISRC27_MASK__SI 0xff000000L
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC28_MASK__SI 0x000000ffL
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC29_MASK__SI 0x0000ff00L
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC30_MASK__SI 0x00ff0000L
#define AFMT_ISRC2_3__AFMT_UPC_EAN_ISRC31_MASK__SI 0xff000000L
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_CHECKSUM_MASK__SI 0x000000ffL
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB0_MASK__SI 0x0000ff00L
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB1_MASK__SI 0x00ff0000L
#define AFMT_MPEG_INFO0__AFMT_MPEG_INFO_MB2_MASK__SI 0xff000000L
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_FR_MASK__SI 0x00001000L
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MB3_MASK__SI 0x000000ffL
#define AFMT_MPEG_INFO1__AFMT_MPEG_INFO_MF_MASK__SI 0x00000300L
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_DATA_SIGN_MASK__SI 0x80000000L
#define AFMT_RAMP_CONTROL0__AFMT_RAMP_MAX_COUNT_MASK__SI 0x00ffffffL
#define AFMT_RAMP_CONTROL1__AFMT_AUDIO_TEST_CH_DISABLE_MASK__SI 0xff000000L
#define AFMT_RAMP_CONTROL1__AFMT_RAMP_MIN_COUNT_MASK__SI 0x00ffffffL
#define AFMT_RAMP_CONTROL2__AFMT_RAMP_INC_COUNT_MASK__SI 0x00ffffffL
#define AFMT_RAMP_CONTROL3__AFMT_RAMP_DEC_COUNT_MASK__SI 0x00ffffffL
#define AFMT_STATUS__AFMT_AUDIO_ENABLE_MASK__SI 0x00000010L
#define AFMT_STATUS__AFMT_AUDIO_FIFO_OVERFLOW_MASK__SI 0x01000000L
#define AFMT_STATUS__AFMT_AZ_AUDIO_ENABLE_CHG_MASK__SI 0x40000000L
#define AFMT_STATUS__AFMT_AZ_FORMAT_WTRIG_INT_MASK__SI 0x20000000L
#define AFMT_STATUS__AFMT_AZ_FORMAT_WTRIG_MASK__SI 0x10000000L
#define AFMT_STATUS__AFMT_AZ_HBR_ENABLE_MASK__SI 0x00000100L
#define AFMT_VBI_PACKET_CONTROL__AFMT_ACP_SOURCE_MASK__SI 0x00002000L
#define AFMT_VBI_PACKET_CONTROL__AFMT_GENERIC0_UPDATE_MASK__SI 0x00000004L
#define ALU_ADDER_INPUTS__ID1C_ALU_ADDER_INPUT1_MASK__SI 0x00003fffL
#define ALU_ADDER_INPUTS__ID1C_ALU_ADDER_INPUT2_MASK__SI 0x0fffc000L
#define ALU_ADDER_INPUTS__ID1C_ALU_CARRY_MASK__SI 0x10000000L
#define ALU_ADDER_INPUTS__ID1C_ALU_START_PULSE_MASK__SI 0x40000000L
#define ALU_ADDER_INPUTS__ID1C_ALU_STATE_MASK__SI 0x20000000L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_CH_START_PHASE_H_INT_MASK__SI 0xe0000000L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_H_REP_FAC_MASK__SI 0x1e000000L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_VGA_HEIGHT_MASK__SI 0x003ff800L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_VGA_H_HALF_RES_MASK__SI 0x00400000L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_VGA_ROTATE_MASK__SI 0x01000000L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_VGA_V_HALF_RES_MASK__SI 0x00800000L
#define ALU_DISP_PARAM1__ID1D_ALU_DISP_VGA_WIDTH_MASK__SI 0x000007ffL
#define ALU_DISP_PARAM2__ID1E_ALU_DISP_START_PHASE_H_FRAC_MASK__SI 0x00007f00L
#define ALU_DISP_PARAM2__ID1E_ALU_DISP_START_PHASE_H_INT_MASK__SI 0x000000f0L
#define ALU_DISP_PARAM2__ID1E_ALU_DISP_START_PHASE_V_FRAC_BOT_MASK__SI 0xfe000000L
#define ALU_DISP_PARAM2__ID1E_ALU_DISP_START_PHASE_V_FRAC_MASK__SI 0x01fc0000L
#define ALU_DISP_PARAM2__ID1E_ALU_DISP_START_PHASE_V_INT_MASK__SI 0x00038000L
#define ALU_DISP_PARAM2__ID1E_ALU_DISP_V_REP_FAC_MASK__SI 0x0000000fL
#define ALU_DISP_PARAM3__ID1F_ALU_DISP_H_REP_FAC_MASK__SI 0x00000038L
#define ALU_DISP_PARAM3__ID1F_ALU_DISP_H_SHARP_FAC_MASK__SI 0x000001c0L
#define ALU_DISP_PARAM3__ID1F_ALU_DISP_START_PHASE_V_INT_BOT_MASK__SI 0x00000007L
#define ALU_DISP_PARAM3__ID1F_ALU_DISP_TOP_OVERSCAN_MASK__SI 0x00fff000L
#define ALU_DISP_PARAM3__ID1F_ALU_DISP_V_SHARP_FAC_MASK__SI 0x00000e00L
#define ALU_DISP_PARAM3__ID1F_ALU_DxNUM_H_TAP_MASK__SI 0xf0000000L
#define ALU_DISP_PARAM3__ID1F_ALU_DxNUM_TAP_CHROMA_MASK__SI 0x0f000000L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_ACTIVE_MASK__SI 0x02000000L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_DISP_LEFT_OVERSCAN_MASK__SI 0x000007ffL
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_DISP_RIGHT_OVESCAN_MASK__SI 0x003ff800L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_DONE_MASK__SI 0x01000000L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_DONE_PULSE_MASK__SI 0x80000000L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_GRANTED_MASK__SI 0x00400000L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_START_LINE_DEL_MASK__SI 0x20000000L
#define ALU_DISP_PARAM4_AND_STATE__ID20_ALU_START_LINE_MASK__SI 0x08000000L
#define ALU_DISP_PARAM5__ID23_ALU_DISP_BOT_OVERSCAN_MASK__SI 0x01ffc000L
#define ALU_DISP_PARAM5__ID23_DISP_EOL_MASK__SI 0x40000000L
#define ALU_DISP_PARAM5__ID23_DISP_SOF_MASK__SI 0x80000000L
#define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK__CI__VI 0x00003f00L
#define ATC_ATS_CNTL__DEBUG_ECO_MASK__CI__VI 0x000f0000L
#define ATC_ATS_CNTL__DISABLE_ATC_MASK__CI__VI 0x00000001L
#define ATC_ATS_CNTL__DISABLE_PASID_MASK__CI__VI 0x00000004L
#define ATC_ATS_CNTL__DISABLE_PRI_MASK__CI__VI 0x00000002L
#define ATC_ATS_DEBUG__ADDRESS_TRANSLATION_REQUEST_WRITE_PERMS_MASK__CI__VI 0x00000004L
#define ATC_ATS_DEBUG__DEBUG_BUS_SELECT_MASK__CI__VI 0x00020000L
#define ATC_ATS_DEBUG__DISALLOW_ERR_TO_DONE_MASK__CI__VI 0x00004000L
#define ATC_ATS_DEBUG__EXE_BIT_MASK__CI__VI 0x00000080L
#define ATC_ATS_DEBUG__IDENT_RETURN_MASK__CI__VI 0x00000002L
#define ATC_ATS_DEBUG__IGNORE_FED_MASK__CI__VI 0x00008000L
#define ATC_ATS_DEBUG__INVALIDATE_ALL_MASK__CI__VI 0x00000001L
#define ATC_ATS_DEBUG__INVALIDATION_REQUESTS_DISALLOWED_WHEN_ATC_IS_DISABLED_MASK__CI__VI          \
  0x00010000L
#define ATC_ATS_DEBUG__NUM_REQUESTS_AT_ERR_MASK__CI__VI 0x00003c00L
#define ATC_ATS_DEBUG__PAGE_REQUESTS_USE_RELAXED_ORDERING_MASK__CI__VI 0x00000020L
#define ATC_ATS_DEBUG__PAGE_REQUEST_PERMS_MASK__CI__VI 0x00000100L
#define ATC_ATS_DEBUG__PRIV_BIT_MASK__CI__VI 0x00000040L
#define ATC_ATS_DEBUG__UNTRANSLATED_ONLY_REQUESTS_CARRY_SIZE_MASK__CI__VI 0x00000200L
#define ATC_ATS_DEFAULT_PAGE_CNTL__DEFAULT_PAGE_HIGH_MASK__CI 0x0000003cL
#define ATC_ATS_DEFAULT_PAGE_CNTL__SEND_DEFAULT_PAGE_MASK__CI__VI 0x00000001L
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK__CI 0xffffffffL
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK__CI 0x03f00000L
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK__CI 0x0000fc00L
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK__CI 0x0000003fL
#define ATC_ATS_FAULT_DEBUG__ALLOW_SUBSEQUENT_FAULT_STATUS_ADDR_UPDATES_MASK__CI__VI 0x00000100L
#define ATC_ATS_FAULT_DEBUG__CLEAR_FAULT_STATUS_ADDR_MASK__CI__VI 0x00010000L
#define ATC_ATS_FAULT_DEBUG__CREDITS_ATS_IH_MASK__CI__VI 0x0000001fL
#define ATC_ATS_FAULT_STATUS_ADDR__PAGE_ADDR_MASK__CI__VI 0xffffffffL
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO2_MASK__CI__VI 0x00010000L
#define ATC_ATS_FAULT_STATUS_INFO__EXTRA_INFO_MASK__CI__VI 0x00008000L
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK__CI 0x0000003fL
#define ATC_ATS_FAULT_STATUS_INFO__INVALIDATION_MASK__CI__VI 0x00020000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_ADDR_HIGH_MASK__CI__VI 0x0f000000L
#define ATC_ATS_FAULT_STATUS_INFO__PAGE_REQUEST_MASK__CI__VI 0x00040000L
#define ATC_ATS_FAULT_STATUS_INFO__STATUS_MASK__CI__VI 0x00f80000L
#define ATC_ATS_FAULT_STATUS_INFO__VMID_MASK__CI__VI 0x00007c00L
#define ATC_ATS_STATUS__BUSY_MASK__CI__VI 0x00000001L
#define ATC_ATS_STATUS__CRASHED_MASK__CI__VI 0x00000002L
#define ATC_ATS_STATUS__DEADLOCK_DETECTION_MASK__CI__VI 0x00000004L
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_L2_MASK__CI__VI 0x0003f000L
#define ATC_L1RD_DEBUG_TLB__CREDITS_L1_RPB_MASK__CI__VI 0x0ff00000L
#define ATC_L1RD_DEBUG_TLB__DEBUG_ECO_MASK__CI__VI 0x30000000L
#define ATC_L1RD_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS_MASK__CI__VI 0x80000000L
#define ATC_L1RD_DEBUG_TLB__DISABLE_FRAGMENTS_MASK__CI__VI 0x00000001L
#define ATC_L1RD_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE_MASK__CI__VI 0x00000002L
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_CAM_SIZE_MASK__CI__VI 0x000000f0L
#define ATC_L1RD_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE_MASK__CI__VI 0x00000700L
#define ATC_L1RD_DEBUG_TLB__INVALIDATE_ALL_MASK__CI__VI 0x40000000L
#define ATC_L1RD_STATUS__BAD_NEED_ATS_MASK__CI__VI 0x00000100L
#define ATC_L1RD_STATUS__BUSY_MASK__CI__VI 0x00000001L
#define ATC_L1RD_STATUS__DEADLOCK_DETECTION_MASK__CI__VI 0x00000002L
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_L2_MASK__CI__VI 0x0003f000L
#define ATC_L1WR_DEBUG_TLB__CREDITS_L1_RPB_MASK__CI__VI 0x0ff00000L
#define ATC_L1WR_DEBUG_TLB__DEBUG_ECO_MASK__CI__VI 0x30000000L
#define ATC_L1WR_DEBUG_TLB__DISABLE_CACHING_FAULT_RETURNS_MASK__CI__VI 0x80000000L
#define ATC_L1WR_DEBUG_TLB__DISABLE_FRAGMENTS_MASK__CI__VI 0x00000001L
#define ATC_L1WR_DEBUG_TLB__DISABLE_INVALIDATE_BY_ADDRESS_RANGE_MASK__CI__VI 0x00000002L
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_CAM_SIZE_MASK__CI__VI 0x000000f0L
#define ATC_L1WR_DEBUG_TLB__EFFECTIVE_WORK_QUEUE_SIZE_MASK__CI__VI 0x00000700L
#define ATC_L1WR_DEBUG_TLB__INVALIDATE_ALL_MASK__CI__VI 0x40000000L
#define ATC_L1WR_STATUS__BAD_NEED_ATS_MASK__CI__VI 0x00000100L
#define ATC_L1WR_STATUS__BUSY_MASK__CI__VI 0x00000001L
#define ATC_L1WR_STATUS__DEADLOCK_DETECTION_MASK__CI__VI 0x00000002L
#define ATC_L1_ADDRESS_OFFSET__LOGICAL_ADDRESS_MASK__CI__VI 0xffffffffL
#define ATC_L1_CNTL__DONT_NEED_ATS_BEHAVIOR_MASK__CI__VI 0x00000003L
#define ATC_L1_CNTL__NEED_ATS_BEHAVIOR_MASK__CI__VI 0x00000004L
#define ATC_L1_CNTL__NEED_ATS_SNOOP_DEFAULT_MASK__CI__VI 0x00000010L
#define ATC_L2_CNTL2__BANK_SELECT_MASK__CI__VI 0x0000003fL
#define ATC_L2_CNTL2__ENABLE_L2_CACHE_LRU_UPDATE_BY_WRITE_MASK__CI__VI 0x00000100L
#define ATC_L2_CNTL2__L2_CACHE_SWAP_TAG_INDEX_LSBS_MASK__CI__VI 0x00000e00L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE_MASK__CI__VI 0x000000c0L
#define ATC_L2_CNTL2__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK__CI__VI 0x001f8000L
#define ATC_L2_CNTL2__L2_CACHE_VMID_MODE_MASK__CI__VI 0x00007000L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READS_DEPENDS_ON_ADDR_MOD_MASK__CI__VI 0x00000100L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_READ_REQUESTS_MASK__CI__VI 0x00000003L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITES_DEPENDS_ON_ADDR_MOD_MASK__CI__VI 0x00000200L
#define ATC_L2_CNTL__NUMBER_OF_TRANSLATION_WRITE_REQUESTS_MASK__CI__VI 0x00000030L
#define ATC_L2_DEBUG2__DEBUG_BUS_SELECT_MASK__CI__VI 0x00018000L
#define ATC_L2_DEBUG2__DEBUG_ECO_MASK__CI__VI 0x00060000L
#define ATC_L2_DEBUG2__DISABLE_CACHING_FAULT_RETURNS_MASK__CI__VI 0x00004000L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_READ_RETURNS_MASK__CI 0x00000800L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_WRITE_RETURNS_MASK__CI 0x00001000L
#define ATC_L2_DEBUG2__DISABLE_INVALIDATE_PER_DOMAIN_MASK__CI 0x00000400L
#define ATC_L2_DEBUG2__EFFECTIVE_CACHE_SIZE_MASK__CI__VI 0x0000001fL
#define ATC_L2_DEBUG2__EFFECTIVE_WORK_QUEUE_SIZE_MASK__CI__VI 0x000000e0L
#define ATC_L2_DEBUG2__FORCE_CACHE_MISS_MASK__CI__VI 0x00000100L
#define ATC_L2_DEBUG2__INVALIDATE_ALL_MASK__CI__VI 0x00000200L
#define ATC_L2_DEBUG__CREDITS_L2_ATS_MASK__CI__VI 0x0000003fL
#define ATC_MISC_CG__ENABLE_MASK__CI__VI 0x00040000L
#define ATC_MISC_CG__MEM_LS_ENABLE_MASK__CI__VI 0x00080000L
#define ATC_MISC_CG__OFFDLY_MASK__CI__VI 0x00000fc0L
#define ATC_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define ATC_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define ATC_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define ATC_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define ATC_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define ATC_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define ATC_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define ATC_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define ATC_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define ATC_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define ATC_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define ATC_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define ATC_VMID0_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID0_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID10_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID10_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID11_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID11_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID12_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID12_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID13_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID13_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID14_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID14_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID15_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID15_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID1_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID1_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID2_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID2_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID3_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID3_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID4_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID4_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID5_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID5_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID6_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID6_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID7_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID7_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID8_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID8_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID9_PASID_MAPPING__PASID_MASK__CI__VI 0x0000ffffL
#define ATC_VMID9_PASID_MAPPING__VALID_MASK__CI__VI 0x80000000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID0_REMAPPING_FINISHED_MASK__CI__VI 0x00000001L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID10_REMAPPING_FINISHED_MASK__CI__VI 0x00000400L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID11_REMAPPING_FINISHED_MASK__CI__VI 0x00000800L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID12_REMAPPING_FINISHED_MASK__CI__VI 0x00001000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID13_REMAPPING_FINISHED_MASK__CI__VI 0x00002000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID14_REMAPPING_FINISHED_MASK__CI__VI 0x00004000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID15_REMAPPING_FINISHED_MASK__CI__VI 0x00008000L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID1_REMAPPING_FINISHED_MASK__CI__VI 0x00000002L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID2_REMAPPING_FINISHED_MASK__CI__VI 0x00000004L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID3_REMAPPING_FINISHED_MASK__CI__VI 0x00000008L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID4_REMAPPING_FINISHED_MASK__CI__VI 0x00000010L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID5_REMAPPING_FINISHED_MASK__CI__VI 0x00000020L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID6_REMAPPING_FINISHED_MASK__CI__VI 0x00000040L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID7_REMAPPING_FINISHED_MASK__CI__VI 0x00000080L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID8_REMAPPING_FINISHED_MASK__CI__VI 0x00000100L
#define ATC_VMID_PASID_MAPPING_UPDATE_STATUS__VMID9_REMAPPING_FINISHED_MASK__CI__VI 0x00000200L
#define ATC_VM_APERTURE0_CNTL2__VMIDS_USING_RANGE_MASK__CI__VI 0x0000ffffL
#define ATC_VM_APERTURE0_CNTL__ATS_ACCESS_MODE_MASK__CI__VI 0x00000003L
#define ATC_VM_APERTURE0_HIGH_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATC_VM_APERTURE0_LOW_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATC_VM_APERTURE1_CNTL2__VMIDS_USING_RANGE_MASK__CI__VI 0x0000ffffL
#define ATC_VM_APERTURE1_CNTL__ATS_ACCESS_MODE_MASK__CI__VI 0x00000003L
#define ATC_VM_APERTURE1_HIGH_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATC_VM_APERTURE1_LOW_ADDR__VIRTUAL_PAGE_NUMBER_MASK__CI__VI 0x0fffffffL
#define ATTR00__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR01__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR02__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR03__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR04__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR05__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR06__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR07__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR08__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR09__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR0A__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR0B__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR0C__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR0D__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR0E__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR0F__ATTR_PAL_MASK__SI 0x0000003fL
#define ATTR10__ATTR_BLINK_EN_MASK__SI 0x00000008L
#define ATTR10__ATTR_CSEL_EN_MASK__SI 0x00000080L
#define ATTR10__ATTR_GRPH_MODE_MASK__SI 0x00000001L
#define ATTR10__ATTR_LGRPH_EN_MASK__SI 0x00000004L
#define ATTR10__ATTR_MONO_EN_MASK__SI 0x00000002L
#define ATTR10__ATTR_PANTOPONLY_MASK__SI 0x00000020L
#define ATTR10__ATTR_PCLKBY2_MASK__SI 0x00000040L
#define ATTR11__ATTR_OVSC_MASK__SI 0x000000ffL
#define ATTR12__ATTR_MAP_EN_MASK__SI 0x0000000fL
#define ATTR12__ATTR_VSMUX_MASK__SI 0x00000030L
#define ATTR13__ATTR_PPAN_MASK__SI 0x0000000fL
#define ATTR14__ATTR_CSEL1_MASK__SI 0x00000003L
#define ATTR14__ATTR_CSEL2_MASK__SI 0x0000000cL
#define ATTRDR__ATTR_DATA_MASK__SI 0x000000ffL
#define ATTRDW__ATTR_DATA_MASK__SI 0x000000ffL
#define ATTRX__ATTR_IDX_MASK__SI 0x0000001fL
#define ATTRX__ATTR_PAL_RW_ENB_MASK__SI 0x00000020L
#define AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR0__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR10__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR10__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR11__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR11__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR12__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR12__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR13__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR13__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR1__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR1__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR2__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR2__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR3__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR3__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR4__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR4__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR5__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR5__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR6__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR6__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR7__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR7__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR8__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR8__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUDIO_DESCRIPTOR9__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AUDIO_DESCRIPTOR9__MAX_CHANNELS_MASK__SI 0x00000007L
#define AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_STEREO_MASK__SI 0xff000000L
#define AUTH_STATE__STATE_MASK 0x00000007L
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_AK_MASK__SI 0x00000400L
#define AUXN_IMPCAL__AUXN_CALOUT_ERROR_MASK__SI 0x00000200L
#define AUXN_IMPCAL__AUXN_IMPCAL_CALOUT_MASK__SI 0x00000100L
#define AUXN_IMPCAL__AUXN_IMPCAL_CALOUT_POLARITY_MASK__SI 0x00001000L
#define AUXN_IMPCAL__AUXN_IMPCAL_ENABLE_MASK__SI 0x00000001L
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_ENABLE_MASK__SI 0x10000000L
#define AUXN_IMPCAL__AUXN_IMPCAL_OVERRIDE_MASK__SI 0x0f000000L
#define AUXN_IMPCAL__AUXN_IMPCAL_STEP_DELAY_MASK__SI 0x00f00000L
#define AUXN_IMPCAL__AUXN_IMPCAL_VALUE_MASK__SI 0x000f0000L
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_AK_MASK__SI 0x00000400L
#define AUXP_IMPCAL__AUXP_CALOUT_ERROR_MASK__SI 0x00000200L
#define AUXP_IMPCAL__AUXP_IMPCAL_CALOUT_MASK__SI 0x00000100L
#define AUXP_IMPCAL__AUXP_IMPCAL_CALOUT_POLARITY_MASK__SI 0x00001000L
#define AUXP_IMPCAL__AUXP_IMPCAL_ENABLE_MASK__SI 0x00000001L
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_ENABLE_MASK__SI 0x10000000L
#define AUXP_IMPCAL__AUXP_IMPCAL_OVERRIDE_MASK__SI 0x0f000000L
#define AUXP_IMPCAL__AUXP_IMPCAL_STEP_DELAY_MASK__SI 0x00f00000L
#define AUXP_IMPCAL__AUXP_IMPCAL_VALUE_MASK__SI 0x000f0000L
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY_MASK__SI 0x00000003L
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG_MASK__SI 0x02000000L
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ_MASK__SI 0x01000000L
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ_MASK__SI 0x01000000L
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO_MASK__SI 0x00000400L
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO_MASK__SI 0x00000100L
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS_MASK__SI 0x0000000cL
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG_MASK__SI 0x00020000L
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ_MASK__SI 0x00010000L
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ_MASK__SI 0x00010000L
#define AUX_CONTROL__AUX_DEGLITCH_EN_MASK__SI 0x20000000L
#define AUX_CONTROL__AUX_EN_MASK__SI 0x00000001L
#define AUX_CONTROL__AUX_HPD_SEL_MASK__SI 0x00700000L
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON_MASK__SI 0x00010000L
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN_MASK__SI 0x01000000L
#define AUX_CONTROL__AUX_LS_READ_EN_MASK__SI 0x00000100L
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE_MASK__SI 0x00001000L
#define AUX_CONTROL__AUX_MODE_DET_EN_MASK__SI 0x00040000L
#define AUX_CONTROL__AUX_TEST_MODE_MASK__SI 0x10000000L
#define AUX_CONTROL__SPARE_0_MASK__SI 0x40000000L
#define AUX_CONTROL__SPARE_1_MASK__SI 0x80000000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_PHASE_DETECT_MASK__SI 0x00020000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_START_MASK__SI 0x00040000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_ALLOW_BELOW_THRESHOLD_STOP_MASK__SI 0x00080000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_DETECTION_THRESHOLD_MASK__SI 0x70000000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_HALF_SYM_DETECT_LEN_MASK__SI 0x00003000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_PHASE_DETECT_LEN_MASK__SI 0x00300000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_RECEIVE_WINDOW_MASK__SI 0x00000700L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_START_WINDOW_MASK__SI 0x00000070L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TIMEOUT_LEN_MASK__SI 0x07000000L
#define AUX_DPHY_RX_CONTROL0__AUX_RX_TRANSITION_FILTER_EN_MASK__SI 0x00010000L
#define AUX_DPHY_RX_CONTROL1__AUX_RX_PRECHARGE_SKIP_MASK__SI 0x000000ffL
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_FRACT_MASK__SI 0x001f0000L
#define AUX_DPHY_RX_STATUS__AUX_RX_HALF_SYM_PERIOD_MASK__SI 0x3fe00000L
#define AUX_DPHY_RX_STATUS__AUX_RX_STATE_MASK__SI 0x00000007L
#define AUX_DPHY_RX_STATUS__AUX_RX_SYNC_VALID_COUNT_MASK__SI 0x00001f00L
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_LEN_MASK__SI 0x00000007L
#define AUX_DPHY_TX_CONTROL__AUX_TX_PRECHARGE_SYMBOLS_MASK__SI 0x00003f00L
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_RATE_MASK__SI 0x00000030L
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_DIV_MASK__SI 0x01ff0000L
#define AUX_DPHY_TX_REF_CONTROL__AUX_TX_REF_SEL_MASK__SI 0x00000001L
#define AUX_DPHY_TX_STATUS__AUX_TX_ACTIVE_MASK__SI 0x00000001L
#define AUX_DPHY_TX_STATUS__AUX_TX_HALF_SYM_PERIOD_MASK__SI 0x01ff0000L
#define AUX_DPHY_TX_STATUS__AUX_TX_STATE_MASK__SI 0x00000070L
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK_MASK__SI 0x00000020L
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT_MASK__SI 0x00000010L
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_MASK_MASK__SI 0x00000040L
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK_MASK__SI 0x00000002L
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT_MASK__SI 0x00000001L
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK_MASK__SI 0x00000004L
#define AUX_LS_DATA__AUX_LS_DATA_MASK__SI 0x0000ff00L
#define AUX_LS_DATA__AUX_LS_INDEX_MASK__SI 0x001f0000L
#define AUX_LS_STATUS__AUX_LS_CP_IRQ_MASK__SI 0x20000000L
#define AUX_LS_STATUS__AUX_LS_DONE_MASK__SI 0x00000001L
#define AUX_LS_STATUS__AUX_LS_HPD_DISCON_MASK__SI 0x00000200L
#define AUX_LS_STATUS__AUX_LS_NON_AUX_MODE_MASK__SI 0x00000800L
#define AUX_LS_STATUS__AUX_LS_REPLY_BYTE_COUNT_MASK__SI 0x1f000000L
#define AUX_LS_STATUS__AUX_LS_REQ_MASK__SI 0x00000002L
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_START_MASK__SI 0x00080000L
#define AUX_LS_STATUS__AUX_LS_RX_INVALID_STOP_MASK__SI 0x00004000L
#define AUX_LS_STATUS__AUX_LS_RX_MIN_COUNT_VIOL_MASK__SI 0x00001000L
#define AUX_LS_STATUS__AUX_LS_RX_OVERFLOW_MASK__SI 0x00000100L
#define AUX_LS_STATUS__AUX_LS_RX_PARTIAL_BYTE_MASK__SI 0x00000400L
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_H_MASK__SI 0x00400000L
#define AUX_LS_STATUS__AUX_LS_RX_RECV_INVALID_L_MASK__SI 0x00800000L
#define AUX_LS_STATUS__AUX_LS_RX_RECV_NO_DET_MASK__SI 0x00100000L
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_H_MASK__SI 0x00040000L
#define AUX_LS_STATUS__AUX_LS_RX_SYNC_INVALID_L_MASK__SI 0x00020000L
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_MASK__SI 0x00000080L
#define AUX_LS_STATUS__AUX_LS_RX_TIMEOUT_STATE_MASK__SI 0x00000070L
#define AUX_LS_STATUS__AUX_LS_UPDATED_ACK_MASK__SI 0x80000000L
#define AUX_LS_STATUS__AUX_LS_UPDATED_MASK__SI 0x40000000L
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG_MASK__SI 0x00000004L
#define AUX_SW_CONTROL__AUX_SW_GO_MASK__SI 0x00000001L
#define AUX_SW_CONTROL__AUX_SW_START_DELAY_MASK__SI 0x000000f0L
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES_MASK__SI 0x001f0000L
#define AUX_SW_DATA__AUX_SW_AUTOINCREMENT_DISABLE_MASK__SI 0x80000000L
#define AUX_SW_DATA__AUX_SW_DATA_MASK__SI 0x0000ff00L
#define AUX_SW_DATA__AUX_SW_DATA_RW_MASK__SI 0x00000001L
#define AUX_SW_DATA__AUX_SW_INDEX_MASK__SI 0x001f0000L
#define AUX_SW_STATUS__AUX_ARB_STATUS_MASK__SI 0xc0000000L
#define AUX_SW_STATUS__AUX_SW_DONE_MASK__SI 0x00000001L
#define AUX_SW_STATUS__AUX_SW_HPD_DISCON_MASK__SI 0x00000200L
#define AUX_SW_STATUS__AUX_SW_NON_AUX_MODE_MASK__SI 0x00000800L
#define AUX_SW_STATUS__AUX_SW_REPLY_BYTE_COUNT_MASK__SI 0x1f000000L
#define AUX_SW_STATUS__AUX_SW_REQ_MASK__SI 0x00000002L
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_START_MASK__SI 0x00080000L
#define AUX_SW_STATUS__AUX_SW_RX_INVALID_STOP_MASK__SI 0x00004000L
#define AUX_SW_STATUS__AUX_SW_RX_MIN_COUNT_VIOL_MASK__SI 0x00001000L
#define AUX_SW_STATUS__AUX_SW_RX_OVERFLOW_MASK__SI 0x00000100L
#define AUX_SW_STATUS__AUX_SW_RX_PARTIAL_BYTE_MASK__SI 0x00000400L
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_H_MASK__SI 0x00400000L
#define AUX_SW_STATUS__AUX_SW_RX_RECV_INVALID_L_MASK__SI 0x00800000L
#define AUX_SW_STATUS__AUX_SW_RX_RECV_NO_DET_MASK__SI 0x00100000L
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_H_MASK__SI 0x00040000L
#define AUX_SW_STATUS__AUX_SW_RX_SYNC_INVALID_L_MASK__SI 0x00020000L
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_MASK__SI 0x00000080L
#define AUX_SW_STATUS__AUX_SW_RX_TIMEOUT_STATE_MASK__SI 0x00000070L
#define AVP_BCKN_OVL__LINE_ADVANCED_CNT_MASK__SI 0xffff0000L
#define AVP_BCKN_OVL__OVL_UPDATE_TAKEN_MASK__SI 0x00000002L
#define AVP_BCKN_OVL__OVL_VBLANK_MASK__SI 0x00000001L
#define AVP_CONFIG__AVP_RDREQ_URG_MASK__SI 0x00000f00L
#define AVP_CONFIG__AVP_REQ_TRAN_MASK__SI 0x00010000L
#define AVP_RLC_CONTROL__RLC_REQ_ACK_MASK__SI 0x000000f0L
#define AVP_RLC_CONTROL__RLC_REQ_TYPE_MASK__SI 0x0000000fL
#define AZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__APPLICATION_POSITION_IN_CYCLIC_BUFFER_MASK__SI \
  0xffffffffL
#define AZALIA_AUDIO_DTO_CONTROL__AZALIA_AUDIO_DTO_SOURCE_SEL_MASK__SI 0x00001000L
#define AZALIA_AUDIO_DTO_CONTROL__AZALIA_AUDIO_FORCE_DTO_MASK__SI 0x00000300L
#define AZALIA_AUDIO_DTO_CONTROL__AZALIA_AUDIO_FS_DIV_SEL_MASK__SI 0x00000070L
#define AZALIA_AUDIO_DTO_CONTROL__AZALIA_AUDIO_XTAL_X2_MASK__SI 0x00000001L
#define AZALIA_AUDIO_DTO__AZALIA_AUDIO_DTO_MODULE_MASK__SI 0xffff0000L
#define AZALIA_AUDIO_DTO__AZALIA_AUDIO_DTO_PHASE_MASK__SI 0x0000ffffL
#define AZALIA_BDL_DMA_CONTROL__DBL_DMA_ISOCHRONOUS_MASK__SI 0x00000030L
#define AZALIA_BDL_DMA_CONTROL__DBL_DMA_NON_SNOOP_MASK__SI 0x00000003L
#define AZALIA_CHANNEL_COUNT_CONTROL__COMPRESSED_CHANNEL_COUNT_MASK__SI 0x00000070L
#define AZALIA_CHANNEL_COUNT_CONTROL__HBR_CHANNEL_COUNT_MASK__SI 0x00000007L
#define AZALIA_CODEC_CONTROL__AZALIA_FORCE_CONSUMER_MODE_MASK__SI 0x00000001L
#define AZALIA_CODEC_CONTROL__WALL_CLOCKS_PER_WRITE_TRIGGER_MASK__SI 0x00000070L
#define AZALIA_CORB_DMA_CONTROL__CORB_DMA_ISOCHRONOUS_MASK__SI 0x00000010L
#define AZALIA_CORB_DMA_CONTROL__CORB_DMA_NON_SNOOP_MASK__SI 0x00000001L
#define AZALIA_CUMULATIVE_LATENCY_COUNT__AZALIA_CUMULATIVE_LATENCY_COUNT_MASK__SI 0xffffffffL
#define AZALIA_CUMULATIVE_REQUEST_COUNT__AZALIA_CUMULATIVE_REQUEST_COUNT_MASK__SI 0xffffffffL
#define AZALIA_CYCLIC_BUFFER_SYNC__CYCLIC_BUFFER_SYNC_ENABLE_MASK__SI 0x00000001L
#define AZALIA_DATA_DMA_CONTROL__AZALIA_IOC_GENERATION_METHOD_MASK__SI 0x00010000L
#define AZALIA_DATA_DMA_CONTROL__AZALIA_UNDERFLOW_CONTROL_MASK__SI 0x00020000L
#define AZALIA_DATA_DMA_CONTROL__DATA_BUFFER_SIZE_MASK__SI 0x00003f00L
#define AZALIA_DATA_DMA_CONTROL__DATA_BUFFER_SIZE_SEL_MASK__SI 0x00008000L
#define AZALIA_DATA_DMA_CONTROL__DATA_DMA_ISOCHRONOUS_MASK__SI 0x00000030L
#define AZALIA_DATA_DMA_CONTROL__DATA_DMA_NON_SNOOP_MASK__SI 0x00000003L
#define AZALIA_DEBUG_A__AZALIA_DEBUG_A_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_B__AZALIA_DEBUG_B_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_C__AZALIA_DEBUG_C_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_D__AZALIA_DEBUG_D_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_E__AZALIA_DEBUG_E_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_F__AZALIA_DEBUG_F_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_G__AZALIA_DEBUG_G_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_H__AZALIA_DEBUG_H_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_ID__AZALIA_DEBUG_ID_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_I__AZALIA_DEBUG_I_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_J__AZALIA_DEBUG_J_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_K__AZALIA_DEBUG_K_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_L__AZALIA_DEBUG_L_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_M__AZALIA_DEBUG_M_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_N__AZALIA_DEBUG_N_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_O__AZALIA_DEBUG_O_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_P__AZALIA_DEBUG_P_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_Q__AZALIA_DEBUG_Q_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_R__AZALIA_DEBUG_R_MASK__SI 0xffffffffL
#define AZALIA_DEBUG_S__AZALIA_DEBUG_S_MASK__SI 0xffffffffL
#define AZALIA_DEBUG__AZALIA_DEBUG_MASK__SI 0xffffffffL
#define AZALIA_DRM_COMMAND__COMMIT_MASK__SI 0x80000000L
#define AZALIA_DRM_COMMAND__GEN_MASK_MASK__SI 0x00000200L
#define AZALIA_DRM_COMMAND__PACKET_TYPE_MASK__SI 0x00000003L
#define AZALIA_DRM_COMMAND__UNWRAP_KEY_MASK__SI 0x00000100L
#define AZALIA_DRM_MASK_FIFO_STATUS__MASK_FIFO_ACK_MASK__SI 0x00000010L
#define AZALIA_DRM_MASK_FIFO_STATUS__MASK_FIFO_STATUS_MASK__SI 0x00000001L
#define AZALIA_DRM_PAYLOAD0__PAYLOAD0_MASK__SI 0xffffffffL
#define AZALIA_DRM_PAYLOAD1__PAYLOAD1_MASK__SI 0xffffffffL
#define AZALIA_DRM_PAYLOAD2__PAYLOAD2_MASK__SI 0xffffffffL
#define AZALIA_DRM_PAYLOAD3__PAYLOAD3_MASK__SI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI   \
  0x00000100L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__SI   \
  0x00000010L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI     \
  0x00000400L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI \
  0x00000040L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__SI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F0_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI \
  0x00000100L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI         \
  0x00000200L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__SI \
  0x00000010L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI         \
  0x00000800L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI   \
  0x00000400L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI \
  0x00000040L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI          \
  0x00000020L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F0_CODEC_CONVERTER123_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__SI 0xffffffffL
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F0_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F0_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F0_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID0_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID1_MASK__SI 0x00000f00L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID2_MASK__SI 0x000f0000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID3_MASK__SI 0x0f000000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID0_MASK__SI 0x000000f0L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID1_MASK__SI 0x0000f000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID2_MASK__SI 0x00f00000L
#define AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__STREAM_ID3_MASK__SI 0xf0000000L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_ACT_MASK__SI 0x000000f0L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SET_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__CODEC_RESET_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE0_MASK__SI        \
  0x000000ffL
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE1_MASK__SI        \
  0x0000ff00L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE2_MASK__SI        \
  0x00ff0000L
#define AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE3_MASK__SI        \
  0xff000000L
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI   \
  0x001f0000L
#define AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI  \
  0x00000fffL
#define AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__ACP_INDEX_MASK__SI 0x0000003fL
#define AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__ACP_PACKET_ENABLE_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__ACP_TYPE_DEPENDENT_BYTE0_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__ACP_TYPE_DEPENDENT_BYTE1_MASK__SI 0xff000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__ACP_TYPE_MASK__SI 0x00000300L
#define AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__SUPPORTS_AI_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0__SUPPORTED_FREQUENCIES_STEREO_MASK__SI      \
  0xff000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__CHANNEL_ALLOCATION_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__DOWN_MIX_INHIBIT_MASK__SI 0x80000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__DP_CONNECTION_MASK__SI 0x00020000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__EXTRA_CONNECTION_INFO_MASK__SI 0x00fc0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__HDMI_CONNECTION_MASK__SI 0x00010000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__LEVEL_SHIFT_MASK__SI 0x78000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__SPEAKER_ALLOCATION_MASK__SI 0x0000007fL
#define AZALIA_F0_CODEC_PIN0_CONTROL_DRM__DRM_ACTIVE_CHANGED_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_PIN0_CONTROL_DRM__DRM_ACTIVE_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_PIN0_CONTROL_DRM__DRM_CAPABLE_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_PIN0_CONTROL_DRM__DRM_DISABLE_UR_CAPABLE_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_PIN0_CONTROL_DRM__DRM_ENABLE_UR_CAPABLE_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_ACTIVE_CHANGED_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_ACTIVE_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_CAPABLE_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_DISABLE_UR_CAPABLE_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_ENABLE_UR_CAPABLE_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_REQUIRED_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_CHANNEL_ID_MASK__SI       \
  0x000000f0L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL01_ENABLE_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_CHANNEL_ID_MASK__SI       \
  0x0000f000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL23_ENABLE_MASK__SI 0x00000100L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_CHANNEL_ID_MASK__SI       \
  0x00f00000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL45_ENABLE_MASK__SI 0x00010000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_CHANNEL_ID_MASK__SI       \
  0xf0000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__MULTICHANNEL67_ENABLE_MASK__SI 0x01000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY0_ID_MASK__SI 0x000000fcL
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY0_TYPE_MASK__SI 0x00000003L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY1_ID_MASK__SI 0x0000fc00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY1_TYPE_MASK__SI 0x00000300L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY2_ID_MASK__SI 0x00fc0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY2_TYPE_MASK__SI 0x00030000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY3_ID_MASK__SI 0xfc000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__DISPLAY3_TYPE_MASK__SI 0x03000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1__DISPLAY4_ID_MASK__SI 0x000000fcL
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1__DISPLAY4_TYPE_MASK__SI 0x00000003L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1__DISPLAY5_ID_MASK__SI 0x0000fc00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1__DISPLAY5_TYPE_MASK__SI 0x00000300L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_NUMBER__NUMBER_OF_DISPLAY_ID_MASK__SI 0x00000007L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_HBR__HBR_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_HBR__HBR_ENABLE_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC__AUDIO_LIPSYNC_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC__VIDEO_LIPSYNC_MASK__SI 0x000000ffL
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI         \
  0x00000100L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI 0x00000400L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI       \
  0x00000040L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__SI 0x00010000L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__HDMI_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__SI 0x00000008L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__SI 0x00000004L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI       \
  0x00000100L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI         \
  0x00000400L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI     \
  0x00000040L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__SI 0x00010000L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__HDMI_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__SI 0x00000008L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__SI 0x00000020L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__SI          \
  0x00000004L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__SI 0x00000010L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__SI 0x00000002L
#define AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__SI 0x0000ff00L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY_MASK__SI \
  0x000000ffL
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY_MASK__SI \
  0x0000ff00L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY_MASK__SI \
  0x00ff0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY_MASK__SI \
  0xff000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE0_MASK__SI 0x00000080L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE1_MASK__SI 0x00008000L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE2_MASK__SI 0x00800000L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__ENABLE3_MASK__SI 0x80000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG0_MASK__SI 0x0000003fL
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG1_MASK__SI 0x00003f00L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG2_MASK__SI 0x003f0000L
#define AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__TAG3_MASK__SI 0x3f000000L
#define AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE0_MASK__SI 0x00000040L
#define AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE1_MASK__SI 0x00004000L
#define AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE2_MASK__SI 0x00400000L
#define AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__OUT_ENABLE3_MASK__SI 0x40000000L
#define AZALIA_F0_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH__AZALIA_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT_MASK__SI \
  0xffffffffL
#define AZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_R_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER_2__CC_MASK__SI 0x0000007fL
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI   \
  0x00000100L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__SI   \
  0x00000010L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI     \
  0x00000400L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI \
  0x00000040L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F2_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_R_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER_2__CC_MASK__SI 0x0000007fL
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI   \
  0x00000100L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__SI   \
  0x00000010L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI     \
  0x00000400L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI \
  0x00000040L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F2_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_R_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER_2__CC_MASK__SI 0x0000007fL
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI   \
  0x00000100L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__SI   \
  0x00000010L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI     \
  0x00000400L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI \
  0x00000040L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F2_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CHANNEL_STREAM_ID__CHANNEL_ID_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CHANNEL_STREAM_ID__STREAM_ID_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI          \
  0x00000700L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI         \
  0x00003800L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__STREAM_TYPE_R_MASK__SI 0x00008000L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER_2__CC_MASK__SI 0x0000007fL
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__CC_MASK__SI 0x00007f00L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__COPY_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__DIGEN_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__L_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__NON_AUDIO_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__PRE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__PRO_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__VCFG_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__V_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI   \
  0x00000100L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__FORMAT_OVERRIDE_MASK__SI   \
  0x00000010L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI     \
  0x00000400L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI \
  0x00000040L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_STREAM_FORMATS__STREAM_FORMATS_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI \
  0x001f0000L
#define AZALIA_F2_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI \
  0x00000fffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_ACT_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__POWER_STATE_SET_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET__CODEC_RESET_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2__SUBSYSTEM_ID_BYTE1_MASK__SI      \
  0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3__SUBSYSTEM_ID_BYTE2_MASK__SI      \
  0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4__SUBSYSTEM_ID_BYTE3_MASK__SI      \
  0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE0_MASK__SI        \
  0x000000ffL
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE1_MASK__SI        \
  0x0000ff00L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE2_MASK__SI        \
  0x00ff0000L
#define AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SUBSYSTEM_ID_BYTE3_MASK__SI        \
  0xff000000L
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__AZALIA_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__AZALIA_CODEC_FUNCTION_PARAMETER_POWER_STATES_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__AZALIA_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_BIT_CAPABILITIES_MASK__SI   \
  0x001f0000L
#define AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__AUDIO_RATE_CAPABILITIES_MASK__SI  \
  0x00000fffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_ACP_DATA__ACP_DATA_MASK__SI 0x000000ffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_ACP_INDEX__ACP_INDEX_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_ACP_INDEX__ACP_PACKET_ENABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN0_CONTROL_ACP_INDEX__SUPPORTS_AI_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR_DATA__DESCRIPTOR_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__DESCRIPTOR_BYTE_2_MASK__SI 0x00ff0000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__FORMAT_CODE_MASK__SI 0x00000078L
#define AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__MAX_CHANNELS_MASK__SI 0x00000007L
#define AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__SUPPORTED_FREQUENCIES_MASK__SI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__SUPPORTED_FREQUENCIES_STEREO_MASK__SI       \
  0xff000000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_CHANNEL_ALLOCATION__CHANNEL_ALLOCATION_MASK__SI 0x000000ffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_DOWN_MIX_INFO__DOWN_MIX_INHIBIT_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN0_CONTROL_DOWN_MIX_INFO__LEVEL_SHIFT_MASK__SI 0x00000078L
#define AZALIA_F2_CODEC_PIN0_CONTROL_DRM__DRM_ACTIVE_CHANGED_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN0_CONTROL_DRM__DRM_ACTIVE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN0_CONTROL_DRM__DRM_CAPABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN0_CONTROL_DRM__DRM_DISABLE_UR_CAPABLE_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_PIN0_CONTROL_DRM__DRM_ENABLE_UR_CAPABLE_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HBR__HBR_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HBR__HBR_ENABLE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_ACTIVE_CHANGED_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_ACTIVE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_CAPABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_DISABLE_UR_CAPABLE_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_ENABLE_UR_CAPABLE_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__HDCP_REQUIRED_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_PIN0_CONTROL_LIPSYNC__AUDIO_LIPSYNC_MASK__SI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN0_CONTROL_LIPSYNC__VIDEO_LIPSYNC_MASK__SI 0x000000ffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_CHANNEL_ID_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL01_ENABLE__MULTICHANNEL01_ENABLE_MASK__SI         \
  0x00000001L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_CHANNEL_ID_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL23_ENABLE__MULTICHANNEL23_ENABLE_MASK__SI         \
  0x00000001L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_CHANNEL_ID_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL45_ENABLE__MULTICHANNEL45_ENABLE_MASK__SI         \
  0x00000001L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_CHANNEL_ID_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL67_ENABLE__MULTICHANNEL67_ENABLE_MASK__SI         \
  0x00000001L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE_MASK__SI    \
  0x0000000fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY_MASK__SI  \
  0x000000c0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__CONNECTION_LIST_ENTRY_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_SPEAKER_ALLOCATION__DP_CONNECTION_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_SPEAKER_ALLOCATION__EXTRA_CONNECTION_INFO_MASK__SI   \
  0x0000fc00L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_SPEAKER_ALLOCATION__HDMI_CONNECTION_MASK__SI         \
  0x00000100L
#define AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_SPEAKER_ALLOCATION__SPEAKER_ALLOCATION_MASK__SI      \
  0x0000007fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN0_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN0_CONTROL_VIDEO_ID_DATA__VIDEO_ID_DATA_MASK__SI 0xffffffffL
#define AZALIA_F2_CODEC_PIN0_CONTROL_VIDEO_ID_INDEX__VIDEO_ID_INDEX_MASK__SI 0x00000003L
#define AZALIA_F2_CODEC_PIN0_CONTROL_WIDGET_CONTROL__OUT_ENABLE_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI         \
  0x00000100L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI 0x00000400L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI       \
  0x00000040L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__SI 0x00010000L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__HDMI_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__SI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN0_PARAMETER_CONNECTION_LIST_LENGTH__CONNECTION_LIST_LENGTH_MASK__SI     \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE_MASK__SI    \
  0x0000000fL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY_MASK__SI  \
  0x000000c0L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__CONNECTION_LIST_ENTRY_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F2_CODEC_PIN1_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN1_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN1_CONTROL_WIDGET_CONTROL__OUT_ENABLE_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI         \
  0x00000100L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI 0x00000400L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI       \
  0x00000040L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__SI 0x00010000L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__HDMI_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__SI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN1_PARAMETER_CONNECTION_LIST_LENGTH__CONNECTION_LIST_LENGTH_MASK__SI     \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE_MASK__SI    \
  0x0000000fL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY_MASK__SI  \
  0x000000c0L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__CONNECTION_LIST_ENTRY_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F2_CODEC_PIN2_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN2_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN2_CONTROL_WIDGET_CONTROL__OUT_ENABLE_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI         \
  0x00000100L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI 0x00000400L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI       \
  0x00000040L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__SI 0x00010000L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__HDMI_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__SI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN2_PARAMETER_CONNECTION_LIST_LENGTH__CONNECTION_LIST_LENGTH_MASK__SI     \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__COLOR_MASK__SI 0x000000f0L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__MISC_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__CONNECTION_TYPE_MASK__SI    \
  0x0000000fL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__DEFAULT_DEVICE_MASK__SI     \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__LOCATION_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__PORT_CONNECTIVITY_MASK__SI  \
  0x000000c0L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__COLOR_MASK__SI 0x0000f000L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__CONNECTION_TYPE_MASK__SI      \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_ASSOCIATION_MASK__SI  \
  0x000000f0L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__DEFAULT_DEVICE_MASK__SI       \
  0x00f00000L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__LOCATION_MASK__SI 0x3f000000L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__MISC_MASK__SI 0x00000f00L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__PORT_CONNECTIVITY_MASK__SI    \
  0xc0000000L
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SEQUENCE_MASK__SI 0x0000000fL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__CONNECTION_LIST_ENTRY_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__IMPEDANCE_SENSE_MASK__SI 0x7fffffffL
#define AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__PRESENCE_DETECT_MASK__SI 0x80000000L
#define AZALIA_F2_CODEC_PIN3_CONTROL_UNSOLICITED_RESPONSE__ENABLE_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN3_CONTROL_UNSOLICITED_RESPONSE__TAG_MASK__SI 0x0000003fL
#define AZALIA_F2_CODEC_PIN3_CONTROL_WIDGET_CONTROL__OUT_ENABLE_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AMPLIFIER_PARAMETER_OVERRIDE_MASK__SI \
  0x00000008L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_CHANNEL_CAPABILITIES_MASK__SI \
  0x00000001L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__AUDIO_WIDGET_CAPABILITIES_DELAY_MASK__SI \
  0x000f0000L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__CONNECTION_LIST_MASK__SI         \
  0x00000100L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__DIGITAL_MASK__SI 0x00000200L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__INPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000002L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__LR_SWAP_MASK__SI 0x00000800L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__OUTPUT_AMPLIFIER_PRESENT_MASK__SI \
  0x00000004L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__POWER_CONTROL_MASK__SI 0x00000400L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__PROCESSING_WIDGET_MASK__SI       \
  0x00000040L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__STRIPE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__TYPE_MASK__SI 0x00f00000L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__UNSOLICITED_RESPONSE_CAPABILITY_MASK__SI \
  0x00000080L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__BALANCED_I_O_PINS_MASK__SI 0x00000040L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__EAPD_CAPABLE_MASK__SI 0x00010000L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__HDMI_MASK__SI 0x00000080L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__HEADPHONE_DRIVE_CAPABLE_MASK__SI 0x00000008L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__IMPEDANCE_SENSE_CAPABLE_MASK__SI 0x00000001L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__INPUT_CAPABLE_MASK__SI 0x00000020L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__JACK_DETECTION_CAPABILITY_MASK__SI 0x00000004L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__OUTPUT_CAPABLE_MASK__SI 0x00000010L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__TRIGGER_REQUIRED_MASK__SI 0x00000002L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__VREF_CONTROL_MASK__SI 0x0000ff00L
#define AZALIA_F2_CODEC_PIN3_PARAMETER_CONNECTION_LIST_LENGTH__CONNECTION_LIST_LENGTH_MASK__SI     \
  0xffffffffL
#define AZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID__AZALIA_CODEC_ROOT_PARAMETER_REVISION_ID_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__AZALIA_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT_MASK__SI \
  0xffffffffL
#define AZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__AZALIA_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_MASK__SI \
  0xffffffffL
#define AZALIA_HDCP_REQUIRED__HDCP_REQUIRED_BY_VIDEO_DRIVER_MASK__SI 0x00000001L
#define AZALIA_HOT_PLUG_CONTROL__AUDIO_ENABLED_MASK__SI 0x80000000L
#define AZALIA_HOT_PLUG_CONTROL__AZALIA_FORCE_CODEC_WAKE_MASK__SI 0x00000001L
#define AZALIA_HOT_PLUG_CONTROL__CODEC_HOT_PLUG_ENABLE_MASK__SI 0x00001000L
#define AZALIA_HOT_PLUG_CONTROL__FORCE_AUDIO_ENABLE_TO_HDMI_MASK__SI 0x00010000L
#define AZALIA_HOT_PLUG_CONTROL__FORCE_FIFO_ERROR_MASK__SI 0x00200000L
#define AZALIA_HOT_PLUG_CONTROL__IGNORE_CONTROLLER_CODEC_FORMAT_MISMATCH_MASK__SI 0x00100000L
#define AZALIA_HOT_PLUG_CONTROL__PIN0_AUDIO_ENABLED_MASK__SI 0x01000000L
#define AZALIA_HOT_PLUG_CONTROL__PIN0_JACK_DETECTION_ENABLE_MASK__SI 0x00000010L
#define AZALIA_HOT_PLUG_CONTROL__PIN0_UNSOLICITED_RESPONSE_ENABLE_MASK__SI 0x00000100L
#define AZALIA_HOT_PLUG_CONTROL__PIN1_AUDIO_ENABLED_MASK__SI 0x02000000L
#define AZALIA_HOT_PLUG_CONTROL__PIN1_JACK_DETECTION_ENABLE_MASK__SI 0x00000020L
#define AZALIA_HOT_PLUG_CONTROL__PIN1_UNSOLICITED_RESPONSE_ENABLE_MASK__SI 0x00000200L
#define AZALIA_HOT_PLUG_CONTROL__PIN2_AUDIO_ENABLED_MASK__SI 0x04000000L
#define AZALIA_HOT_PLUG_CONTROL__PIN2_JACK_DETECTION_ENABLE_MASK__SI 0x00000040L
#define AZALIA_HOT_PLUG_CONTROL__PIN2_UNSOLICITED_RESPONSE_ENABLE_MASK__SI 0x00000400L
#define AZALIA_HOT_PLUG_CONTROL__PIN3_AUDIO_ENABLED_MASK__SI 0x08000000L
#define AZALIA_HOT_PLUG_CONTROL__PIN3_JACK_DETECTION_ENABLE_MASK__SI 0x00000080L
#define AZALIA_HOT_PLUG_CONTROL__PIN3_UNSOLICITED_RESPONSE_ENABLE_MASK__SI 0x00000800L
#define AZALIA_LATENCY_COUNTER_CONTROL__AZALIA_LATENCY_COUNTER_RESET_MASK__SI 0x00000001L
#define AZALIA_POWER_MANAGEMENT_CONTROL__AZALIA_BUSY_CONTROL_MASK__SI 0x00000300L
#define AZALIA_POWER_MANAGEMENT_CONTROL__CODEC_WAKE_ON_POWER_TRANSITION_MASK__SI 0x00000010L
#define AZALIA_POWER_MANAGEMENT_CONTROL__D3_RESET_ENABLE_MASK__SI 0x00001000L
#define AZALIA_POWER_MANAGEMENT_CONTROL__RESET_ON_POWER_TRANSITION_MASK__SI 0x00000001L
#define AZALIA_RIRB_AND_DP_CONTROL__DP_DMA_NON_SNOOP_MASK__SI 0x00000010L
#define AZALIA_RIRB_AND_DP_CONTROL__RIRB_NON_SNOOP_MASK__SI 0x00000001L
#define AZALIA_RIRB_INTERRUPT_CONTROL__AZALIA_EMULATE_LINK_EN_MASK__SI 0x00000001L
#define AZALIA_RIRB_INTERRUPT_CONTROL__AZALIA_INTERRUPT_ON_INVALID_COMMAND_MASK__SI 0x00000100L
#define AZALIA_UNDERFLOW_FILLER_SAMPLE__AZALIA_UNDERFLOW_FILLER_SAMPLE_MASK__SI 0xffffffffL
#define AZALIA_UNSOLICITED_RESPONSE__PIN0_UNSOLICITED_RESPONSE_FORCE_MASK__SI 0x10000000L
#define AZALIA_UNSOLICITED_RESPONSE__PIN1_UNSOLICITED_RESPONSE_FORCE_MASK__SI 0x20000000L
#define AZALIA_UNSOLICITED_RESPONSE__PIN2_UNSOLICITED_RESPONSE_FORCE_MASK__SI 0x40000000L
#define AZALIA_UNSOLICITED_RESPONSE__PIN3_UNSOLICITED_RESPONSE_FORCE_MASK__SI 0x80000000L
#define AZALIA_UNSOLICITED_RESPONSE__UNSOLICITED_RESPONSE_PAYLOAD_MASK__SI 0x03ffffffL
#define AZALIA_WALL_CLOCK_LOAD__AZALIA_WALL_CLOCK_LOAD_MASK__SI 0xffffffffL
#define AZALIA_WORSTCASE_LATENCY_COUNT__AZALIA_WORSTCASE_LATENCY_COUNT_MASK__SI 0xffffffffL
#define AZ_TEST_DEBUG_DATA__AZ_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define AZ_TEST_DEBUG_INDEX__AZ_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define AZ_TEST_DEBUG_INDEX__AZ_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define BACO_CNTL_MISC__BACO_LINK_RST_WIDTH_SEL_MASK__CI__VI 0x0000000cL
#define BACO_CNTL_MISC__BIF_AZ_REQ_DIS_MASK__CI__VI 0x00000002L
#define BACO_CNTL_MISC__BIF_ROM_REQ_DIS_MASK__CI__VI 0x00000001L
#define BACO_CNTL__BACO_ANA_ISO_DIS_MASK__CI__VI 0x00000080L
#define BACO_CNTL__BACO_BCLK_OFF_MASK__CI__VI 0x00000002L
#define BACO_CNTL__BACO_BF_MEM_PHY_ISO_CNTRL_MASK__CI__VI 0x00020000L
#define BACO_CNTL__BACO_EN_MASK__CI__VI 0x00000001L
#define BACO_CNTL__BACO_HANG_PROTECTION_EN_MASK__CI__VI 0x00000020L
#define BACO_CNTL__BACO_ISO_DIS_MASK__CI__VI 0x00000004L
#define BACO_CNTL__BACO_MODE_MASK__CI__VI 0x00000040L
#define BACO_CNTL__BACO_POWER_OFF_DRAM_MASK__CI__VI 0x00010000L
#define BACO_CNTL__BACO_POWER_OFF_MASK__CI__VI 0x00000008L
#define BACO_CNTL__BACO_RESET_EN_MASK__CI__VI 0x00000010L
#define BACO_CNTL__PWRGOOD_BF_MASK__CI__VI 0x00000200L
#define BACO_CNTL__PWRGOOD_DVO_MASK__CI__VI 0x00001000L
#define BACO_CNTL__PWRGOOD_GPIO_MASK__CI__VI 0x00000400L
#define BACO_CNTL__PWRGOOD_MEM_MASK__CI__VI 0x00000800L
#define BACO_CNTL__RCU_BIF_CONFIG_DONE_MASK__CI__VI 0x00000100L
#define BASE_ADDR_1__BASE_ADDR_MASK 0xffffffffL
#define BASE_ADDR_2__BASE_ADDR_MASK 0xffffffffL
#define BASE_ADDR_3__BASE_ADDR_MASK 0xffffffffL
#define BASE_ADDR_4__BASE_ADDR_MASK 0xffffffffL
#define BASE_ADDR_5__BASE_ADDR_MASK 0xffffffffL
#define BASE_ADDR_6__BASE_ADDR_MASK 0xffffffffL
#define BASE_CLASS__BASE_CLASS_MASK 0x000000ffL
#define BCI_DEBUG_READ__DATA_MASK 0x00ffffffL
#define BIF_AVP_FB_FLUSH__BIF_AVP_FB_FLUSH_DONE_MASK__SI 0x00000001L
#define BIF_BACO_DEBUG_LATCH__BIF_BACO_LATCH_FLG_MASK__CI__VI 0x00000001L
#define BIF_BACO_DEBUG__BIF_BACO_SCANDUMP_FLG_MASK__CI__VI 0x00000001L
#define BIF_BACO_MSIC__BACO_LINK_RST_SEL_MASK__CI 0x00000006L
#define BIF_BACO_MSIC__BIF_XTALIN_SEL_MASK__CI 0x00000001L
#define BIF_BUSNUM_CNTL1__ID_MASK_MASK 0x000000ffL
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_EN_MASK 0x00000100L
#define BIF_BUSNUM_CNTL2__AUTOUPDATE_SEL_MASK 0x000000ffL
#define BIF_BUSNUM_CNTL2__ERROR_MULTIPLE_ID_MATCH_MASK 0x00020000L
#define BIF_BUSNUM_CNTL2__HDPREG_CNTL_MASK 0x00010000L
#define BIF_BUSNUM_LIST0__ID0_MASK 0x000000ffL
#define BIF_BUSNUM_LIST0__ID1_MASK 0x0000ff00L
#define BIF_BUSNUM_LIST0__ID2_MASK 0x00ff0000L
#define BIF_BUSNUM_LIST0__ID3_MASK 0xff000000L
#define BIF_BUSNUM_LIST1__ID4_MASK 0x000000ffL
#define BIF_BUSNUM_LIST1__ID5_MASK 0x0000ff00L
#define BIF_BUSNUM_LIST1__ID6_MASK 0x00ff0000L
#define BIF_BUSNUM_LIST1__ID7_MASK 0xff000000L
#define BIF_BUSY_DELAY_CNTR__DELAY_CNT_MASK 0x0000003fL
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_IMP_DBG_ANALOG_EN_MASK__CI__VI 0x00010000L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_RX_IMPVAL_EN_MASK__CI__VI 0x00000020L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_RX_IMPVAL_MASK__CI__VI 0x0000001eL
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_EN_PD_MASK__CI__VI 0x00000400L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_EN_PU_MASK__CI__VI 0x00008000L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_PD_MASK__CI__VI 0x000003c0L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_TX_IMPVAL_PU_MASK__CI__VI 0x00007800L
#define BIF_CLK_PDWN_DELAY_TIMER__TIMER_MASK__SI__CI 0x000003ffL
#define BIF_CLOCK_CNTL__TXCLK_PLL_SEL_MASK__SI 0x00000001L
#define BIF_CLOCK_CNTL__TXCLK_PLL_STATUS_MASK__SI 0x00000002L
#define BIF_CP_FB_FLUSH__BIF_CP_FB_FLUSH_DONE_MASK__SI 0x00000001L
#define BIF_DCT_FB_FLUSH__BIF_DCT_FB_FLUSH_DONE_MASK__SI 0x00000001L
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK1_MASK 0x00000010L
#define BIF_DEBUG_CNTL__DEBUG_BYTESEL_BLK2_MASK 0x00000020L
#define BIF_DEBUG_CNTL__DEBUG_EN_MASK 0x00000001L
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK1_MASK 0x00001f00L
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_BLK2_MASK 0x001f0000L
#define BIF_DEBUG_CNTL__DEBUG_IDSEL_XSP_MASK 0x01000000L
#define BIF_DEBUG_CNTL__DEBUG_MULTIBLOCKEN_MASK 0x00000002L
#define BIF_DEBUG_CNTL__DEBUG_OUT_EN_MASK 0x00000004L
#define BIF_DEBUG_CNTL__DEBUG_PAD_SEL_MASK 0x00000008L
#define BIF_DEBUG_CNTL__DEBUG_SWAP_MASK 0x00000080L
#define BIF_DEBUG_CNTL__DEBUG_SYNC_CLKSEL_MASK 0xc0000000L
#define BIF_DEBUG_CNTL__DEBUG_SYNC_EN_MASK 0x00000040L
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK1_MASK 0x0000003fL
#define BIF_DEBUG_MUX__DEBUG_MUX_BLK2_MASK 0x00003f00L
#define BIF_DEBUG_OUT__DEBUG_OUTPUT_MASK 0x0001ffffL
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID0_MASK__CI__VI 0x000000ffL
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID1_MASK__CI__VI 0x0000ff00L
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID2_MASK__CI__VI 0x00ff0000L
#define BIF_DEVFUNCNUM_LIST0__DEVFUNC_ID3_MASK__CI__VI 0xff000000L
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID4_MASK__CI__VI 0x000000ffL
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID5_MASK__CI__VI 0x0000ff00L
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID6_MASK__CI__VI 0x00ff0000L
#define BIF_DEVFUNCNUM_LIST1__DEVFUNC_ID7_MASK__CI__VI 0xff000000L
#define BIF_DOORBELL_CNTL__NON_CONSECUTIVE_BE_ZERO_DIS_MASK__CI__VI 0x00000008L
#define BIF_DOORBELL_CNTL__SELF_RING_DIS_MASK__CI__VI 0x00000001L
#define BIF_DOORBELL_CNTL__TRANS_CHECK_DIS_MASK__CI__VI 0x00000002L
#define BIF_DOORBELL_CNTL__UNTRANS_LBACK_EN_MASK__CI__VI 0x00000004L
#define BIF_FB_EN__FB_READ_EN_MASK 0x00000001L
#define BIF_FB_EN__FB_WRITE_EN_MASK 0x00000002L
#define BIF_FEATURES_CONTROL_MISC__BIF_MST_CPL_EP_DIS_MASK__CI__VI 0x00000008L
#define BIF_FEATURES_CONTROL_MISC__BIF_SLV_REQ_EP_DIS_MASK__CI__VI 0x00000004L
#define BIF_FEATURES_CONTROL_MISC__IGNORE_BE_CHECK_GASKET_COMB_DIS_MASK__CI__VI 0x00000100L
#define BIF_FEATURES_CONTROL_MISC__MST_BIF_REQ_EP_DIS_MASK__CI__VI 0x00000001L
#define BIF_FEATURES_CONTROL_MISC__PLL_SWITCH_IMPCTL_CAL_DONE_DIS_MASK__CI__VI 0x00000080L
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_ALL_DIS_MASK__CI__VI 0x00000020L
#define BIF_FEATURES_CONTROL_MISC__POST_PSN_ONLY_PKT_REPORT_UR_PART_DIS_MASK__CI__VI 0x00000040L
#define BIF_FEATURES_CONTROL_MISC__SLV_BIF_CPL_EP_DIS_MASK__CI__VI 0x00000002L
#define BIF_FEATURES_CONTROL_MISC__UR_PSN_PKT_REPORT_POISON_DIS_MASK__CI__VI 0x00000010L
#define BIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD__UPDATE_PERIOD_MASK__CI__VI 0xffffffffL
#define BIF_IMPCTL_RXCNTL__CAL_DONE_MASK__CI__VI 0x20000000L
#define BIF_IMPCTL_RXCNTL__CONT_AFTER_RX_DECT_MASK__CI__VI 0x00000010L
#define BIF_IMPCTL_RXCNTL__FORCE_RST_MASK__CI__VI 0x00000080L
#define BIF_IMPCTL_RXCNTL__LOWER_RX_ADJ_MASK__CI__VI 0x00001000L
#define BIF_IMPCTL_RXCNTL__LOWER_RX_ADJ_THRESH_MASK__CI__VI 0x00000f00L
#define BIF_IMPCTL_RXCNTL__RX_ADJUST_MASK__CI__VI 0x00000007L
#define BIF_IMPCTL_RXCNTL__RX_BIAS_HIGH_MASK__CI__VI 0x00000008L
#define BIF_IMPCTL_RXCNTL__RX_CMP_AMBIG_MASK__CI__VI 0x10000000L
#define BIF_IMPCTL_RXCNTL__RX_IMP_LOCKED_MASK__CI__VI 0x00040000L
#define BIF_IMPCTL_RXCNTL__RX_IMP_READBACK_MASK__CI__VI 0x00f00000L
#define BIF_IMPCTL_RXCNTL__RX_IMP_READBACK_SEL_MASK__CI__VI 0x00080000L
#define BIF_IMPCTL_RXCNTL__SUSPEND_MASK__CI__VI 0x00000040L
#define BIF_IMPCTL_RXCNTL__UPPER_RX_ADJ_MASK__CI__VI 0x00020000L
#define BIF_IMPCTL_RXCNTL__UPPER_RX_ADJ_THRESH_MASK__CI__VI 0x0001e000L
#define BIF_IMPCTL_SMPLCNTL__EXTEND_SAMPLES_MASK__CI__VI 0x00002000L
#define BIF_IMPCTL_SMPLCNTL__FORCE_DONE_MASK__CI__VI 0x00000001L
#define BIF_IMPCTL_SMPLCNTL__FORCE_ENABLE_MASK__CI__VI 0x00004000L
#define BIF_IMPCTL_SMPLCNTL__LOWER_SAMPLE_THRESH_MASK__CI__VI 0x03f00000L
#define BIF_IMPCTL_SMPLCNTL__RxPDNB_MASK__CI__VI 0x00000002L
#define BIF_IMPCTL_SMPLCNTL__SAMPLE_PERIOD_MASK__CI__VI 0x00001f00L
#define BIF_IMPCTL_SMPLCNTL__SETUP_TIME_MASK__CI__VI 0x000f8000L
#define BIF_IMPCTL_SMPLCNTL__TxPDNB_pd_MASK__CI__VI 0x00000004L
#define BIF_IMPCTL_SMPLCNTL__TxPDNB_pu_MASK__CI__VI 0x00000008L
#define BIF_IMPCTL_SMPLCNTL__UPPER_SAMPLE_THRESH_MASK__CI__VI 0xfc000000L
#define BIF_IMPCTL_TXCNTL_pd__LOWER_TX_ADJ_THRESH_pd_MASK__CI__VI 0x00000f00L
#define BIF_IMPCTL_TXCNTL_pd__LOWER_TX_ADJ_pd_MASK__CI__VI 0x00001000L
#define BIF_IMPCTL_TXCNTL_pd__TX_ADJUST_pd_MASK__CI__VI 0x00000007L
#define BIF_IMPCTL_TXCNTL_pd__TX_BIAS_HIGH_pd_MASK__CI__VI 0x00000008L
#define BIF_IMPCTL_TXCNTL_pd__TX_CMP_AMBIG_pd_MASK__CI__VI 0x10000000L
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_LOCKED_pd_MASK__CI__VI 0x00040000L
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_READBACK_SEL_pd_MASK__CI__VI 0x00080000L
#define BIF_IMPCTL_TXCNTL_pd__TX_IMP_READBACK_pd_MASK__CI__VI 0x00f00000L
#define BIF_IMPCTL_TXCNTL_pd__UPPER_TX_ADJ_THRESH_pd_MASK__CI__VI 0x0001e000L
#define BIF_IMPCTL_TXCNTL_pd__UPPER_TX_ADJ_pd_MASK__CI__VI 0x00020000L
#define BIF_IMPCTL_TXCNTL_pu__LOWER_TX_ADJ_THRESH_pu_MASK__CI__VI 0x00000f00L
#define BIF_IMPCTL_TXCNTL_pu__LOWER_TX_ADJ_pu_MASK__CI__VI 0x00001000L
#define BIF_IMPCTL_TXCNTL_pu__TX_ADJUST_pu_MASK__CI__VI 0x00000007L
#define BIF_IMPCTL_TXCNTL_pu__TX_BIAS_HIGH_pu_MASK__CI__VI 0x00000008L
#define BIF_IMPCTL_TXCNTL_pu__TX_CMP_AMBIG_pu_MASK__CI__VI 0x10000000L
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_LOCKED_pu_MASK__CI__VI 0x00040000L
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_READBACK_SEL_pu_MASK__CI__VI 0x00080000L
#define BIF_IMPCTL_TXCNTL_pu__TX_IMP_READBACK_pu_MASK__CI__VI 0x00f00000L
#define BIF_IMPCTL_TXCNTL_pu__UPPER_TX_ADJ_THRESH_pu_MASK__CI__VI 0x0001e000L
#define BIF_IMPCTL_TXCNTL_pu__UPPER_TX_ADJ_pu_MASK__CI__VI 0x00020000L
#define BIF_LNCNT_RESET__RESET_LNCNT_EN_MASK__CI 0x00000001L
#define BIF_PERFCOUNTER0_RESULT__PERFCOUNTER_RESULT_MASK__CI__VI 0xffffffffL
#define BIF_PERFCOUNTER1_RESULT__PERFCOUNTER_RESULT_MASK__CI__VI 0xffffffffL
#define BIF_PERFMON_CNTL__PERFCOUNTER_EN_MASK__CI__VI 0x00000001L
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET0_MASK__CI__VI 0x00000002L
#define BIF_PERFMON_CNTL__PERFCOUNTER_RESET1_MASK__CI__VI 0x00000004L
#define BIF_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI 0x00001f00L
#define BIF_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI 0x0003e000L
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL0_ACK_TIMER_MASK__CI 0x00000007L
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL1_ACK_TIMER_MASK__CI 0x00000038L
#define BIF_PIF_TXCLK_SWITCH_TIMER__PLL_SWITCH_TIMER_MASK__CI 0x000003c0L
#define BIF_PINSTRAP0__STRAP_BIF_AUDIO_EN_MASK__SI 0x00000002L
#define BIF_PINSTRAP0__STRAP_BIF_BIOS_ROM_EN_MASK__SI 0x00020000L
#define BIF_PINSTRAP0__STRAP_BIF_CLK_PM_EN_MASK__SI 0x00001000L
#define BIF_PINSTRAP0__STRAP_BIF_DBG_I2C_EN_MASK__SI 0x00000004L
#define BIF_PINSTRAP0__STRAP_BIF_ECN1P1_DIS_MASK__SI 0x00080000L
#define BIF_PINSTRAP0__STRAP_BIF_ERR_REPORTING_DIS_MASK__SI 0x00000800L
#define BIF_PINSTRAP0__STRAP_BIF_FORCE_COMPLIANCE_A_MASK__SI 0x00000100L
#define BIF_PINSTRAP0__STRAP_BIF_GEN2_EN_A_MASK__SI 0x00000008L
#define BIF_PINSTRAP0__STRAP_BIF_MEM_AP_SIZE_MASK__SI 0x0001c000L
#define BIF_PINSTRAP0__STRAP_BIF_MSI_DIS_MASK__SI 0x00000400L
#define BIF_PINSTRAP0__STRAP_BIF_REG_AP_SIZE1_MASK__SI 0x00000200L
#define BIF_PINSTRAP0__STRAP_BIF_RESERVED0_MASK__SI 0x00000040L
#define BIF_PINSTRAP0__STRAP_BIF_RESERVED1_MASK__SI 0x00000080L
#define BIF_PINSTRAP0__STRAP_BIF_RESERVED2_MASK__SI 0x00040000L
#define BIF_PINSTRAP0__STRAP_BIF_RX_PLL_CALIB_BYPASS_MASK__SI 0x00000001L
#define BIF_PINSTRAP0__STRAP_BIF_VGA_DIS_MASK__SI 0x00002000L
#define BIF_PINSTRAP0__STRAP_PHY_TX_DEEMPH_EN_MASK__SI 0x00000010L
#define BIF_PINSTRAP0__STRAP_PHY_TX_PWRS_ENB_MASK__SI 0x00000020L
#define BIF_PWDN_COMMAND__REG_BU_pw_cmd_MASK__CI__VI 0x00000001L
#define BIF_PWDN_COMMAND__REG_BX_pw_cmd_MASK__CI 0x00000004L
#define BIF_PWDN_COMMAND__REG_RWREG_RFEWDBIF_pw_cmd_MASK__CI__VI 0x00000002L
#define BIF_PWDN_STATUS__BU_REG_pw_status_MASK__CI__VI 0x00000001L
#define BIF_PWDN_STATUS__BX_REG_pw_status_MASK__CI 0x00000004L
#define BIF_PWDN_STATUS__RWREG_RFEWDBIF_REG_pw_status_MASK__CI__VI 0x00000002L
#define BIF_RESET_CNTL__LINK_TRAIN_EN_MASK__CI 0x00000004L
#define BIF_RESET_CNTL__RST_DONE_MASK__CI 0x00000002L
#define BIF_RESET_CNTL__STRAP_EN_MASK__CI 0x00000001L
#define BIF_RESET_EN__BIF_COR_RESET_EN_MASK__CI 0x00400000L
#define BIF_RESET_EN__CFG_RESET_EN_MASK__SI__CI 0x00000040L
#define BIF_RESET_EN__CFG_RESET_PULSE_WIDTH_MASK__SI__CI 0x0003f000L
#define BIF_RESET_EN__COR_RESET_EN_MASK__SI__CI 0x00000008L
#define BIF_RESET_EN__DRV_RESET_DELAY_SEL_MASK__SI__CI 0x000c0000L
#define BIF_RESET_EN__DRV_RESET_EN_MASK__SI__CI 0x00000080L
#define BIF_RESET_EN__FUNC0_FLR_EN_MASK__CI 0x00800000L
#define BIF_RESET_EN__FUNC0_RESET_DELAY_SEL_MASK__CI 0x0c000000L
#define BIF_RESET_EN__FUNC1_FLR_EN_MASK__CI 0x01000000L
#define BIF_RESET_EN__FUNC1_RESET_DELAY_SEL_MASK__CI 0x30000000L
#define BIF_RESET_EN__FUNC2_FLR_EN_MASK__CI 0x02000000L
#define BIF_RESET_EN__FUNC2_RESET_DELAY_SEL_MASK__CI 0xc0000000L
#define BIF_RESET_EN__HOT_RESET_EN_MASK__SI__CI 0x00000200L
#define BIF_RESET_EN__LINK_DISABLE_RESET_EN_MASK__SI__CI 0x00000400L
#define BIF_RESET_EN__LINK_DOWN_RESET_EN_MASK__SI__CI 0x00000800L
#define BIF_RESET_EN__PHY_RESET_EN_MASK__SI__CI 0x00000004L
#define BIF_RESET_EN__PIF_RSTB_EN_MASK__CI 0x00100000L
#define BIF_RESET_EN__PIF_STRAP_ALLVALID_EN_MASK__CI 0x00200000L
#define BIF_RESET_EN__REG_RESET_EN_MASK__SI__CI 0x00000010L
#define BIF_RESET_EN__RESET_CFGREG_ONLY_EN_MASK__SI__CI 0x00000100L
#define BIF_RESET_EN__SOFT_RST_MODE_MASK__CI 0x00000002L
#define BIF_RESET_EN__STY_RESET_EN_MASK__SI__CI 0x00000020L
#define BIF_RFE_CLIENT_SOFTRST_TRIGGER__CLIENT0_RFE_RFEWDBIF_rst_MASK__CI__VI 0x00000001L
#define BIF_RFE_CLIENT_SOFTRST_TRIGGER__CLIENT1_RFE_RFEWDBIF_rst_MASK__CI__VI 0x00000002L
#define BIF_RFE_IMPRST_CNTL__REG_RST_impEn_MASK__CI__VI 0x00000001L
#define BIF_RFE_IMPRST_CNTL__REG_RST_warmRstImpEn_MASK__CI 0x00000002L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BU_rst_MASK__CI__VI 0x00000001L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BX_rst_MASK__CI 0x00000004L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__RWREG_RFEWDBIF_rst_MASK__CI__VI 0x00000002L
#define BIF_RFE_MMCFG_CNTL__CLIENT0_RFE_RFEWDBIF_MM_CFG_FUNC_SEL_MASK__CI__VI 0x0000000eL
#define BIF_RFE_MMCFG_CNTL__CLIENT0_RFE_RFEWDBIF_MM_WR_TO_CFG_EN_MASK__CI__VI 0x00000001L
#define BIF_RFE_MMCFG_CNTL__CLIENT1_RFE_RFEWDBIF_MM_CFG_FUNC_SEL_MASK__CI__VI 0x000000e0L
#define BIF_RFE_MMCFG_CNTL__CLIENT1_RFE_RFEWDBIF_MM_WR_TO_CFG_EN_MASK__CI__VI 0x00000010L
#define BIF_RFE_MST_BU_CMDSTATUS__BU_RFE_mstTimeout_MASK__CI__VI 0x01000000L
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_clkGate_timer_MASK__CI__VI 0x000000ffL
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_clkSetup_timer_MASK__CI__VI 0x00000f00L
#define BIF_RFE_MST_BU_CMDSTATUS__REG_BU_timeout_timer_MASK__CI__VI 0x00ff0000L
#define BIF_RFE_MST_BX_CMDSTATUS__BX_RFE_mstTimeout_MASK__CI__VI 0x01000000L
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_clkGate_timer_MASK__CI__VI 0x000000ffL
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_clkSetup_timer_MASK__CI__VI 0x00000f00L
#define BIF_RFE_MST_BX_CMDSTATUS__REG_BX_timeout_timer_MASK__CI__VI 0x00ff0000L
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_clkGate_timer_MASK__CI__VI        \
  0x000000ffL
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_clkSetup_timer_MASK__CI__VI       \
  0x00000f00L
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__REG_RWREG_RFEWDBIF_timeout_timer_MASK__CI__VI        \
  0x00ff0000L
#define BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__RWREG_RFEWDBIF_RFE_mstTimeout_MASK__CI__VI 0x01000000L
#define BIF_RFE_MST_TMOUT_STATUS__MstTmoutStatus_MASK__CI__VI 0x00000001L
#define BIF_RFE_SNOOP_REG__REG_SNOOP_ALLMASTER_MASK__CI__VI 0x00000002L
#define BIF_RFE_SNOOP_REG__REG_SNOOP_ARBITER_MASK__CI__VI 0x00000001L
#define BIF_RFE_SOFTRST_CNTL__REG_RST_rstTimer_MASK__CI__VI 0x0000ffffL
#define BIF_RFE_SOFTRST_CNTL__REG_RST_softRstPropEn_MASK__CI__VI 0x40000000L
#define BIF_RFE_SOFTRST_CNTL__REG_RST_warmRstRfeEn_MASK__CI 0x20000000L
#define BIF_RFE_SOFTRST_CNTL__SoftRstReg_MASK__CI__VI 0x80000000L
#define BIF_SCRATCH0__BIF_SCRATCH0_MASK 0xffffffffL
#define BIF_SCRATCH1__BIF_SCRATCH1_MASK 0xffffffffL
#define BIF_SLAVE_PERF_COUNTER0__BIF_SLAVE_PERF_COUNTER0_MASK__SI 0xffffffffL
#define BIF_SLAVE_PERF_COUNTER1__BIF_SLAVE_PERF_COUNTER1_MASK__SI 0xffffffffL
#define BIF_SLAVE_PERF_COUNTER_CNTL__BIF_SLV_COUNT0_EVENT_SEL_MASK__SI 0x00001f00L
#define BIF_SLAVE_PERF_COUNTER_CNTL__BIF_SLV_COUNT0_RESET_MASK__SI 0x00000002L
#define BIF_SLAVE_PERF_COUNTER_CNTL__BIF_SLV_COUNT1_EVENT_SEL_MASK__SI 0x0003e000L
#define BIF_SLAVE_PERF_COUNTER_CNTL__BIF_SLV_COUNT1_RESET_MASK__SI 0x00000004L
#define BIF_SLAVE_PERF_COUNTER_CNTL__BIF_SLV_COUNT_EN_MASK__SI 0x00000001L
#define BIF_SLVARB_MODE__SLVARB_MODE_MASK__CI__VI 0x00000003L
#define BIF_SSA_DISP_LOWER__SSA_DISP_LOWER_MASK__CI 0x0003fffcL
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_DISP_LOWER__SSA_DISP_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_DISP_UPPER__SSA_DISP_UPPER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_LOWER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX0_LOWER__SSA_GFX0_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX0_UPPER__SSA_GFX0_UPPER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_LOWER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX1_LOWER__SSA_GFX1_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX1_UPPER__SSA_GFX1_UPPER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_LOWER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX2_LOWER__SSA_GFX2_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX2_UPPER__SSA_GFX2_UPPER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_LOWER_MASK__CI 0x0003fffcL
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_GFX3_LOWER__SSA_GFX3_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_GFX3_UPPER__SSA_GFX3_UPPER_MASK__CI 0x0003fffcL
#define BIF_SSA_MC_LOWER__SSA_MC_FB_STALL_EN_MASK__CI 0x20000000L
#define BIF_SSA_MC_LOWER__SSA_MC_LOWER_MASK__CI 0x0003fffcL
#define BIF_SSA_MC_LOWER__SSA_MC_REG_CMP_EN_MASK__CI 0x40000000L
#define BIF_SSA_MC_LOWER__SSA_MC_REG_STALL_EN_MASK__CI 0x80000000L
#define BIF_SSA_MC_UPPER__SSA_MC_UPPER_MASK__CI 0x0003fffcL
#define BIF_SSA_PWR_STATUS__SSA_DISP_PWR_STATUS_MASK__CI 0x00000002L
#define BIF_SSA_PWR_STATUS__SSA_GFX_PWR_STATUS_MASK__CI 0x00000001L
#define BIF_SSA_PWR_STATUS__SSA_MC_PWR_STATUS_MASK__CI 0x00000004L
#define BIF_XDMA_HI__BIF_XDMA_UPPER_BOUND_MASK__CI__VI 0x1fffffffL
#define BIF_XDMA_LO__BIF_XDMA_APER_EN_MASK__CI__VI 0x80000000L
#define BIF_XDMA_LO__BIF_XDMA_LOWER_BOUND_MASK__CI__VI 0x1fffffffL
#define BIOS_SCRATCH_0__BIOS_SCRATCH_0_MASK 0xffffffffL
#define BIOS_SCRATCH_10__BIOS_SCRATCH_10_MASK 0xffffffffL
#define BIOS_SCRATCH_11__BIOS_SCRATCH_11_MASK 0xffffffffL
#define BIOS_SCRATCH_12__BIOS_SCRATCH_12_MASK 0xffffffffL
#define BIOS_SCRATCH_13__BIOS_SCRATCH_13_MASK 0xffffffffL
#define BIOS_SCRATCH_14__BIOS_SCRATCH_14_MASK 0xffffffffL
#define BIOS_SCRATCH_15__BIOS_SCRATCH_15_MASK 0xffffffffL
#define BIOS_SCRATCH_1__BIOS_SCRATCH_1_MASK 0xffffffffL
#define BIOS_SCRATCH_2__BIOS_SCRATCH_2_MASK 0xffffffffL
#define BIOS_SCRATCH_3__BIOS_SCRATCH_3_MASK 0xffffffffL
#define BIOS_SCRATCH_4__BIOS_SCRATCH_4_MASK 0xffffffffL
#define BIOS_SCRATCH_5__BIOS_SCRATCH_5_MASK 0xffffffffL
#define BIOS_SCRATCH_6__BIOS_SCRATCH_6_MASK 0xffffffffL
#define BIOS_SCRATCH_7__BIOS_SCRATCH_7_MASK 0xffffffffL
#define BIOS_SCRATCH_8__BIOS_SCRATCH_8_MASK 0xffffffffL
#define BIOS_SCRATCH_9__BIOS_SCRATCH_9_MASK 0xffffffffL
#define BIST__BIST_CAP_MASK 0x00000080L
#define BIST__BIST_COMP_MASK 0x0000000fL
#define BIST__BIST_STRT_MASK 0x00000040L
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_CALC_FINAL_DUTY_CYCLE_EN_MASK__SI 0x00000008L
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_LEVEL_EN_MASK__SI 0x00000004L
#define BL1_PWM_ABM_CNTL__BL1_PWM_AUTO_UPDATE_CURRENT_ABM_STEP_SIZE_MASK__SI 0xffff0000L
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_ABM_EN_MASK__SI 0x00000001L
#define BL1_PWM_ABM_CNTL__BL1_PWM_USE_AMBIENT_LEVEL_EN_MASK__SI 0x00000002L
#define BL1_PWM_AMBIENT_LIGHT_LEVEL__BL1_PWM_AMBIENT_LIGHT_LEVEL_MASK__SI 0x0001ffffL
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK__SI 0x80000000L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK__SI \
  0x00ff0000L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK__SI  \
  0x00000002L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_COUNT_EN_MASK__SI 0x00000001L
#define BL1_PWM_BL_UPDATE_SAMPLE_RATE__BL1_PWM_BL_UPDATE_SAMPLE_RATE_FRAME_COUNT_MASK__SI          \
  0x0000ff00L
#define BL1_PWM_CURRENT_ABM_LEVEL__BL1_PWM_CURRENT_ABM_LEVEL_MASK__SI 0x0001ffffL
#define BL1_PWM_FINAL_DUTY_CYCLE__BL1_PWM_FINAL_DUTY_CYCLE_MASK__SI 0x0001ffffL
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_FRAME_START_DISP_SEL_MASK__SI 0x00020000L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_IGNORE_MASTER_LOCK_EN_MASK__SI 0x80000000L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_READBACK_DB_REG_VALUE_EN_MASK__SI 0x01000000L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_LOCK_MASK__SI 0x00000001L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_REG_UPDATE_PENDING_MASK__SI 0x00000100L
#define BL1_PWM_GRP2_REG_LOCK__BL1_PWM_GRP2_UPDATE_AT_FRAME_START_MASK__SI 0x00010000L
#define BL1_PWM_MINIMUM_DUTY_CYCLE__BL1_PWM_MINIMUM_DUTY_CYCLE_MASK__SI 0x0001ffffL
#define BL1_PWM_TARGET_ABM_LEVEL__BL1_PWM_TARGET_ABM_LEVEL_MASK__SI 0x0001ffffL
#define BL1_PWM_USER_LEVEL__BL1_PWM_USER_LEVEL_MASK__SI 0x0001ffffL
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_BL_OUT_ENABLE_MASK__SI 0x40000000L
#define BL_PWM_CNTL2__BL_PWM_OVERRIDE_LVTMA_PWRSEQ_EN_MASK__SI 0x80000000L
#define BL_PWM_CNTL2__BL_PWM_POST_FRAME_START_DELAY_BEFORE_UPDATE_MASK__SI 0x0000ffffL
#define BL_PWM_CNTL2__DBG_BL_PWM_INPUT_REFCLK_SELECT_MASK__SI 0x30000000L
#define BL_PWM_CNTL__BL_ACTIVE_INT_FRAC_CNT_MASK__SI 0x0000ffffL
#define BL_PWM_CNTL__BL_PWM_EN_MASK__SI 0x80000000L
#define BL_PWM_CNTL__BL_PWM_FRACTIONAL_EN_MASK__SI 0x40000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_FRAME_START_DISP_SEL_MASK__SI 0x00020000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_IGNORE_MASTER_LOCK_EN_MASK__SI 0x80000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_READBACK_DB_REG_VALUE_EN_MASK__SI 0x01000000L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_LOCK_MASK__SI 0x00000001L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_REG_UPDATE_PENDING_MASK__SI 0x00000100L
#define BL_PWM_GRP1_REG_LOCK__BL_PWM_GRP1_UPDATE_AT_FRAME_START_MASK__SI 0x00010000L
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_BITCNT_MASK__SI 0x000f0000L
#define BL_PWM_PERIOD_CNTL__BL_PWM_PERIOD_MASK__SI 0x0000ffffL
#define BUS_CNTL__BIF_ERR_RTR_BKPRESSURE_EN_MASK 0x00000100L
#define BUS_CNTL__BIOS_ROM_DIS_MASK 0x00000002L
#define BUS_CNTL__BIOS_ROM_WRT_EN_MASK 0x00000001L
#define BUS_CNTL__PMI_BM_DIS_MASK 0x00000010L
#define BUS_CNTL__PMI_INT_DIS_MASK 0x00000020L
#define BUS_CNTL__PMI_IO_DIS_MASK 0x00000004L
#define BUS_CNTL__PMI_MEM_DIS_MASK 0x00000008L
#define BUS_CNTL__RD_STALL_IO_WR_MASK__CI__VI 0x00040000L
#define BUS_CNTL__SET_AZ_TC_MASK 0x00001c00L
#define BUS_CNTL__SET_MC_TC_MASK 0x0000e000L
#define BUS_CNTL__VGA_COHE_SPEC_TIMER_DIS_MASK__SI 0x00000200L
#define BUS_CNTL__VGA_MEM_COHERENCY_DIS_MASK 0x00000080L
#define BUS_CNTL__VGA_REG_COHERENCY_DIS_MASK 0x00000040L
#define BUS_CNTL__ZERO_BE_RD_EN_MASK 0x00020000L
#define BUS_CNTL__ZERO_BE_WR_EN_MASK 0x00010000L
#define BWD_CHROMA_BOT_ADDR__BWD_UV_BOT_BASE_MASK__SI 0xffffffffL
#define BWD_CHROMA_TOP_ADDR__BWD_UV_TOP_BASE_MASK__SI 0xffffffffL
#define BWD_LUMA_BOT_ADDR__BWD_Y_BOT_BASE_MASK__SI 0xffffffffL
#define BWD_LUMA_TOP_ADDR__BWD_Y_TOP_BASE_MASK__SI 0xffffffffL
#define BX_RESET_EN__COR_RESET_EN_MASK__CI__VI 0x00000001L
#define BX_RESET_EN__REG_RESET_EN_MASK__CI__VI 0x00000002L
#define BX_RESET_EN__STY_RESET_EN_MASK__CI__VI 0x00000004L
#define CACHE_LINE__CACHE_LINE_SIZE_MASK 0x000000ffL
#define CAC_ACC_ACP0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_BCI0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_BCI1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_BIF0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CB0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CB1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CB2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CB3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CP0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CP1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_CP2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DB0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DB1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DB2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DB3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DC0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DC1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DC2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_DC3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_GDS0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_GDS1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_GDS2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_GDS3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_IA0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_IDLE_PWR0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_LDS0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_LDS1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_LDS2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_LDS3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_LOWER_CMON__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_0__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_10__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_11__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_12__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_13__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_14__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_15__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_1__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_2__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_3__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_4__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_5__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_6__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_7__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_8__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_LOWER_REGION_9__ACCUMULATOR_31_0_MASK__SI 0xffffffffL
#define CAC_ACC_MCD0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_MCD1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_MCD2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_MCD3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_NW_ACP0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_ACP0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_BCI0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_BCI0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_BCI1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_BCI1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_BIF0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_BIF0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CB0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CB0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CB1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CB1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CB2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CB2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CB3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CB3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CP0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CP0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CP1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CP1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_CP2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_CP2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DB0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DB0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DB1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DB1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DB2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DB2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DB3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DB3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DC0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DC0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DC1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DC1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DC2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DC2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_DC3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_DC3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_GDS0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_GDS0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_GDS1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_GDS1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_GDS2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_GDS2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_GDS3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_GDS3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_IA0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_IA0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_IDLE_PWR0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_IDLE_PWR0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_LDS0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_LDS0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_LDS1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_LDS1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_LDS2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_LDS2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_LDS3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_LDS3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_MCD0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_MCD0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_MCD1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_MCD1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_MCD2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_MCD2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_MCD3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_MCD3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_PA0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_PA0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_PA1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_PA1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SC0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SC0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPI0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPI0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPI1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPI1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPI2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPI2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPI3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPI3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPI4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPI4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPI5__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPI5__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM5__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM5__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM6__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM6__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SPIM7__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SPIM7__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ5__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ5__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ6__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ6__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ7__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ7__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SQ8__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SQ8__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SX0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SX0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SX1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SX1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_SX2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_SX2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TA0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TA0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCC0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCC0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCC1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCC1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCC2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCC2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCC3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCC3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCC4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCC4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCP0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCP0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCP1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCP1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCP2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCP2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCP3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCP3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TCP4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TCP4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TD0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TD0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TD1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TD1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TD2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TD2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TD3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TD3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TD4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TD4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_TD5__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_TD5__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD5__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD5__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD6__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD6__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_UVD7__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_UVD7__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VCE0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VCE0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VCE1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VCE1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VCE2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VCE2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VCE3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VCE3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VCE4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VCE4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VGT0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VGT0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VGT1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VGT1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_VGT2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_VGT2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_WD0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_WD0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_XDMA0__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_XDMA0__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_XDMA1__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_XDMA1__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_XDMA2__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_XDMA2__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_XDMA3__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_XDMA3__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_XDMA4__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_XDMA4__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_NW_XDMA5__ACCUMULATOR_OUT_MASK__CI 0x000fffffL
#define CAC_ACC_NW_XDMA5__OVRFLOW_MASK__CI 0x80000000L
#define CAC_ACC_PA0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_PA1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SC0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPI0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPI1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPI2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPI3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPI4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPI5__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM5__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM6__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SPIM7__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ0_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ0_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ1_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ1_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ2_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ2_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ3_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ3_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ4_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ4_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ5_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ5_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ6_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ6_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ7_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ7_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SQ8_LOWER__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SQ8_UPPER__ACCUMULATOR_39_32_MASK__CI 0x000000ffL
#define CAC_ACC_SX0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SX1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_SX2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TA0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCC0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCC1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCC2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCC3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCC4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCP0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCP1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCP2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCP3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TCP4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TD0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TD1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TD2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TD3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TD4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_TD5__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UPPER_CMON__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_0__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_10__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_11__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_12__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_13__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_14__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_15__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_1__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_2__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_3__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_4__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_5__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_6__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_7__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_8__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UPPER_REGION_9__ACCUMULATOR_40_32_MASK__SI 0x000001ffL
#define CAC_ACC_UVD0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD5__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD6__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_UVD7__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VCE0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VCE1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VCE2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VCE3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VCE4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VGT0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VGT1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_VGT2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_WD0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_XDMA0__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_XDMA1__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_XDMA2__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_XDMA3__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_XDMA4__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_ACC_XDMA5__ACCUMULATOR_31_0_MASK__CI 0xffffffffL
#define CAC_AGGR_LOWER__AGGREGATE_31_0_MASK__SI__CI 0xffffffffL
#define CAC_AGGR_UPPER__AGGREGATE_62_32_MASK__SI__CI 0x7fffffffL
#define CAC_AGGR_UPPER__AGGR_OVERFLOW_MASK__SI__CI 0x80000000L
#define CAC_OVRRD_ACP__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_ACP__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_BCI__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_BCI__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_BIF__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_BIF__OVRRD_SELECT_MASK__SI 0x00000001L
#define CAC_OVRRD_BIF__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_BIF__OVRRD_VALUE_MASK__SI 0x00000100L
#define CAC_OVRRD_CB__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_CB__OVRRD_SELECT_MASK__SI 0x0000000fL
#define CAC_OVRRD_CB__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_CB__OVRRD_VALUE_MASK__SI 0x00000f00L
#define CAC_OVRRD_CP__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_CP__OVRRD_SELECT_MASK__SI 0x00000001L
#define CAC_OVRRD_CP__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_CP__OVRRD_VALUE_MASK__SI 0x00000100L
#define CAC_OVRRD_DB__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_DB__OVRRD_SELECT_MASK__SI 0x0000000fL
#define CAC_OVRRD_DB__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_DB__OVRRD_VALUE_MASK__SI 0x00000f00L
#define CAC_OVRRD_DC__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_DC__OVRRD_SELECT_MASK__SI 0x0000000fL
#define CAC_OVRRD_DC__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_DC__OVRRD_VALUE_MASK__SI 0x00000f00L
#define CAC_OVRRD_GDS__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_GDS__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_IA__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_IA__OVRRD_SELECT_MASK__SI 0x00000001L
#define CAC_OVRRD_IA__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_IA__OVRRD_VALUE_MASK__SI 0x00000100L
#define CAC_OVRRD_IDLE_PWR__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_IDLE_PWR__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_LDS__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_LDS__OVRRD_SELECT_MASK__SI 0x00000003L
#define CAC_OVRRD_LDS__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_LDS__OVRRD_VALUE_MASK__SI 0x00000300L
#define CAC_OVRRD_MCD__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_MCD__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_MC__OVRRD_SELECT_MASK__SI 0x00000003L
#define CAC_OVRRD_MC__OVRRD_VALUE_MASK__SI 0x00000300L
#define CAC_OVRRD_PA__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_PA__OVRRD_SELECT_MASK__SI 0x00000003L
#define CAC_OVRRD_PA__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_PA__OVRRD_VALUE_MASK__SI 0x00000300L
#define CAC_OVRRD_SC__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_SC__OVRRD_SELECT_MASK__SI 0x00000003L
#define CAC_OVRRD_SC__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_SC__OVRRD_VALUE_MASK__SI 0x00000300L
#define CAC_OVRRD_SPIM__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_SPIM__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_SPI__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_SPI__OVRRD_SELECT_MASK__SI 0x0000003fL
#define CAC_OVRRD_SPI__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_SPI__OVRRD_VALUE_MASK__SI 0x00003f00L
#define CAC_OVRRD_SQ__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_SQ__OVRRD_SELECT_MASK__SI 0x00000007L
#define CAC_OVRRD_SQ__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_SQ__OVRRD_VALUE_MASK__SI 0x00000700L
#define CAC_OVRRD_SX__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_SX__OVRRD_SELECT_MASK__SI 0x00000007L
#define CAC_OVRRD_SX__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_SX__OVRRD_VALUE_MASK__SI 0x00000700L
#define CAC_OVRRD_TA__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_TA__OVRRD_SELECT_MASK__SI 0x00000001L
#define CAC_OVRRD_TA__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_TA__OVRRD_VALUE_MASK__SI 0x00000100L
#define CAC_OVRRD_TCC__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_TCC__OVRRD_SELECT_MASK__SI 0x0000001fL
#define CAC_OVRRD_TCC__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_TCC__OVRRD_VALUE_MASK__SI 0x00001f00L
#define CAC_OVRRD_TCP__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_TCP__OVRRD_SELECT_MASK__SI 0x00000003L
#define CAC_OVRRD_TCP__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_TCP__OVRRD_VALUE_MASK__SI 0x00000300L
#define CAC_OVRRD_TD__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_TD__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_UVD__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_UVD__OVRRD_SELECT_MASK__SI 0x000000ffL
#define CAC_OVRRD_UVD__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_UVD__OVRRD_VALUE_MASK__SI 0x0000ff00L
#define CAC_OVRRD_VCE__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_VCE__OVRRD_SELECT_MASK__SI 0x0000001fL
#define CAC_OVRRD_VCE__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_VCE__OVRRD_VALUE_MASK__SI 0x00001f00L
#define CAC_OVRRD_VGT__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_VGT__OVRRD_SELECT_MASK__SI 0x00000007L
#define CAC_OVRRD_VGT__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_VGT__OVRRD_VALUE_MASK__SI 0x00000700L
#define CAC_OVRRD_WD__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_WD__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_OVRRD_XDMA__OVRRD_SELECT_MASK__CI 0x0000ffffL
#define CAC_OVRRD_XDMA__OVRRD_VALUE_MASK__CI 0xffff0000L
#define CAC_PCIE_LNCNT_0_ACC_SUM__LNCNT_acc_sum_MASK__CI 0xffffffffL
#define CAC_PCIE_LNCNT_0_TIME_STAMP__LNCNT_RdVld_MASK__CI 0x80000000L
#define CAC_PCIE_LNCNT_0_TIME_STAMP__LNCNT_time_stamp_MASK__CI 0x0000ffffL
#define CAC_PCIE_LNCNT_1_ACC_SUM__LNCNT_acc_sum_MASK__CI 0xffffffffL
#define CAC_PCIE_LNCNT_1_TIME_STAMP__LNCNT_RdVld_MASK__CI 0x80000000L
#define CAC_PCIE_LNCNT_1_TIME_STAMP__LNCNT_time_stamp_MASK__CI 0x0000ffffL
#define CAC_PCIE_LNCNT_2_ACC_SUM__LNCNT_acc_sum_MASK__CI 0xffffffffL
#define CAC_PCIE_LNCNT_2_TIME_STAMP__LNCNT_RdVld_MASK__CI 0x80000000L
#define CAC_PCIE_LNCNT_2_TIME_STAMP__LNCNT_time_stamp_MASK__CI 0x0000ffffL
#define CAC_PCIE_LNCNT_3_ACC_SUM__LNCNT_acc_sum_MASK__CI 0xffffffffL
#define CAC_PCIE_LNCNT_3_TIME_STAMP__LNCNT_RdVld_MASK__CI 0x80000000L
#define CAC_PCIE_LNCNT_3_TIME_STAMP__LNCNT_time_stamp_MASK__CI 0x0000ffffL
#define CAC_PCIE_LNCNT_CNTL__LNCNT_read_req_MASK__CI 0x80000000L
#define CAC_SMC_IND_DATA__SMC_IND_DATA_MASK__CI 0xffffffffL
#define CAC_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI 0xffffffffL
#define CAC_THERMAL_STATUS__ASIC_MAX_TEMP_MASK__SI__CI 0x000001ffL
#define CAC_THRESHOLD_LOWER__OCP_THRESHOLD_MASK__SI__CI 0xffffffffL
#define CAC_THRESHOLD_UPPER__OCP_THRESHOLD_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_ACP_0__WEIGHT_ACP_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_BIF_0__WEIGHT_BIF_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_CB_0__WEIGHT_CB_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_CB_0__WEIGHT_CB_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_CB_1__WEIGHT_CB_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_CB_1__WEIGHT_CB_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_CP_0__WEIGHT_CP_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_CP_0__WEIGHT_CP_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_CP_1__WEIGHT_CP_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_CP_1__WEIGHT_PA_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_DB_0__WEIGHT_DB_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_DB_0__WEIGHT_DB_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_DB_1__WEIGHT_DB_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_DB_1__WEIGHT_DB_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_DC_0__WEIGHT_DC_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_DC_0__WEIGHT_DC_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_DC_1__WEIGHT_DC_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_DC_1__WEIGHT_DC_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_IA_0__WEIGHT_IA_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_IDLE_PWR_0__WEIGHT_IDLE_PWR_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_MCD_0__WEIGHT_MCD_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_MCD_0__WEIGHT_MCD_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_MCD_1__WEIGHT_MCD_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_MCD_1__WEIGHT_MCD_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_MC_0__WEIGHT_MC_SIG0_MASK__SI 0x0000ffffL
#define CAC_WEIGHT_MC_0__WEIGHT_MC_SIG1_MASK__SI 0xffff0000L
#define CAC_WEIGHT_PA_0__WEIGHT_PA_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_PA_0__WEIGHT_PA_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_SC_0__WEIGHT_SC_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SC_0__WEIGHT_SC_SIG1_MASK__SI 0xffff0000L
#define CAC_WEIGHT_SPIM_0__WEIGHT_SPIM_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SPIM_0__WEIGHT_SPIM_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SPIM_1__WEIGHT_SPIM_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SPIM_1__WEIGHT_SPIM_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SPIM_2__WEIGHT_SPIM_SIG4_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SPIM_2__WEIGHT_SPIM_SIG5_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SPIM_3__WEIGHT_SPIM_SIG6_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SPIM_3__WEIGHT_SPIM_SIG7_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG4_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG5_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG4_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG5_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG6_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG7_MASK__CI 0xffff0000L
#define CAC_WEIGHT_SQ_4__WEIGHT_SQ_SIG8_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_SX_0__WEIGHT_SX_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_SX_0__WEIGHT_SX_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_SX_1__WEIGHT_SX_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_TA_0__WEIGHT_TA_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_TCC_2__WEIGHT_TCC_SIG4_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_TCP_2__WEIGHT_TCP_SIG4_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_TD_0__WEIGHT_TD_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_TD_0__WEIGHT_TD_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_TD_1__WEIGHT_TD_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_TD_1__WEIGHT_TD_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_TD_2__WEIGHT_TD_SIG4_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_TD_2__WEIGHT_TD_SIG5_MASK__CI 0xffff0000L
#define CAC_WEIGHT_UVD_0__WEIGHT_UVD_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_UVD_0__WEIGHT_UVD_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_UVD_1__WEIGHT_UVD_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_UVD_1__WEIGHT_UVD_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_UVD_2__WEIGHT_UVD_SIG4_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_UVD_2__WEIGHT_UVD_SIG5_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_UVD_3__WEIGHT_UVD_SIG6_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_UVD_3__WEIGHT_UVD_SIG7_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_VCE_0__WEIGHT_VCE_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_VCE_0__WEIGHT_VCE_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_VCE_1__WEIGHT_VCE_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_VCE_1__WEIGHT_VCE_SIG3_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_VCE_2__WEIGHT_VCE_SIG4_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG0_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG1_MASK__SI__CI 0xffff0000L
#define CAC_WEIGHT_VGT_1__WEIGHT_VGT_SIG2_MASK__SI__CI 0x0000ffffL
#define CAC_WEIGHT_WD_0__WEIGHT_WD_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_XDMA_0__WEIGHT_XDMA_SIG0_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_XDMA_0__WEIGHT_XDMA_SIG1_MASK__CI 0xffff0000L
#define CAC_WEIGHT_XDMA_1__WEIGHT_XDMA_SIG2_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_XDMA_1__WEIGHT_XDMA_SIG3_MASK__CI 0xffff0000L
#define CAC_WEIGHT_XDMA_2__WEIGHT_XDMA_SIG4_MASK__CI 0x0000ffffL
#define CAC_WEIGHT_XDMA_2__WEIGHT_XDMA_SIG5_MASK__CI 0xffff0000L
#define CAP0_ANC0_OFFSET_HIGH__CAP_ANC0_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_ANC0_OFFSET__CAP_ANC0_OFFSET_MASK__SI 0xffffffffL
#define CAP0_ANC1_OFFSET_HIGH__CAP_ANC1_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_ANC1_OFFSET__CAP_ANC1_OFFSET_MASK__SI 0xffffffffL
#define CAP0_ANC2_OFFSET_HIGH__CAP_ANC2_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_ANC2_OFFSET__CAP_ANC2_OFFSET_MASK__SI 0xffffffffL
#define CAP0_ANC3_OFFSET_HIGH__CAP_ANC3_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_ANC3_OFFSET__CAP_ANC3_OFFSET_MASK__SI 0xffffffffL
#define CAP0_ANC_BUF01_BLOCK_CNT__CAP0_ANC_BUF0_BLOCK_CNT_MASK__SI 0x00000fffL
#define CAP0_ANC_BUF01_BLOCK_CNT__CAP0_ANC_BUF1_BLOCK_CNT_MASK__SI 0x0fff0000L
#define CAP0_ANC_BUF23_BLOCK_CNT__CAP0_ANC_BUF2_BLOCK_CNT_MASK__SI 0x00000fffL
#define CAP0_ANC_BUF23_BLOCK_CNT__CAP0_ANC_BUF3_BLOCK_CNT_MASK__SI 0x0fff0000L
#define CAP0_ANC_H_WINDOW__CAP_ANC_WIDTH_MASK__SI 0x00000fffL
#define CAP0_BUF0_EVEN_OFFSET_HIGH__CAP_BUF0_EVEN_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_BUF0_EVEN_OFFSET__CAP_BUF0_EVEN_OFFSET_MASK__SI 0xffffffffL
#define CAP0_BUF0_OFFSET_HIGH__CAP_BUF0_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_BUF0_OFFSET__CAP_BUF0_OFFSET_MASK__SI 0xffffffffL
#define CAP0_BUF1_EVEN_OFFSET_HIGH__CAP_BUF1_EVEN_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_BUF1_EVEN_OFFSET__CAP_BUF1_EVEN_OFFSET_MASK__SI 0xffffffffL
#define CAP0_BUF1_OFFSET_HIGH__CAP_BUF1_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_BUF1_OFFSET__CAP_BUF1_OFFSET_MASK__SI 0xffffffffL
#define CAP0_BUF_PITCH__CAP_BUF_PITCH_MASK__SI 0x00000fffL
#define CAP0_BUF_STATUS__CAP_ANC_BUF_STATUS_MASK__SI 0x00008000L
#define CAP0_BUF_STATUS__CAP_ANC_PRE_BUF_CNT_MASK__SI 0x0fff0000L
#define CAP0_BUF_STATUS__CAP_CAP_BUF_STATUS_MASK__SI 0x40000000L
#define CAP0_BUF_STATUS__CAP_CUR_ANC_BUF_MASK__SI 0x00006000L
#define CAP0_BUF_STATUS__CAP_CUR_FIELD_MASK__SI 0x00000020L
#define CAP0_BUF_STATUS__CAP_CUR_VBI_BUF_MASK__SI 0x00000300L
#define CAP0_BUF_STATUS__CAP_CUR_VID_BUF_MASK__SI 0x0000000cL
#define CAP0_BUF_STATUS__CAP_PRE_ANC_BUF_MASK__SI 0x00001800L
#define CAP0_BUF_STATUS__CAP_PRE_FIELD_MASK__SI 0x00000010L
#define CAP0_BUF_STATUS__CAP_PRE_VBI_BUF_MASK__SI 0x000000c0L
#define CAP0_BUF_STATUS__CAP_PRE_VID_BUF_MASK__SI 0x00000003L
#define CAP0_BUF_STATUS__CAP_VBI_BUF_STATUS_MASK__SI 0x00000400L
#define CAP0_BUF_STATUS__CAP_VIP_INC_MASK__SI 0x10000000L
#define CAP0_BUF_STATUS__CAP_VIP_PRE_REPEAT_FIELD_MASK__SI 0x20000000L
#define CAP0_BUF_STATUS__CAP_VIP_STATUS_STROBE_MASK__SI 0x80000000L
#define CAP0_CONFIG__CAP_ANC_DECODE_EN_MASK__SI 0x00001000L
#define CAP0_CONFIG__CAP_BUF_MODE_MASK__SI 0x00000180L
#define CAP0_CONFIG__CAP_BUF_TYPE_MASK__SI 0x00000030L
#define CAP0_CONFIG__CAP_FAKE_FIELD_EN_MASK__SI 0x00010000L
#define CAP0_CONFIG__CAP_FIELD_START_LINE_DIFF_MASK__SI 0x00060000L
#define CAP0_CONFIG__CAP_HDWNS_DEC_MASK__SI 0x04000000L
#define CAP0_CONFIG__CAP_HORZ_DOWN_MASK__SI 0x00180000L
#define CAP0_CONFIG__CAP_IMAGE_FLIP_EN_MASK__SI 0x08000000L
#define CAP0_CONFIG__CAP_INPUT_MODE_MASK__SI 0x00000001L
#define CAP0_CONFIG__CAP_MIRROR_EN_MASK__SI 0x00000200L
#define CAP0_CONFIG__CAP_ONESHOT_IMAGE_FLIP_EN_MASK__SI 0x10000000L
#define CAP0_CONFIG__CAP_ONESHOT_MIRROR_EN_MASK__SI 0x00000400L
#define CAP0_CONFIG__CAP_ONESHOT_MODE_MASK__SI 0x00000040L
#define CAP0_CONFIG__CAP_SOFT_PULL_DOWN_EN_MASK__SI 0x00004000L
#define CAP0_CONFIG__CAP_START_BUF_R_MASK__SI 0x00000004L
#define CAP0_CONFIG__CAP_START_BUF_W_MASK__SI 0x00000008L
#define CAP0_CONFIG__CAP_START_FIELD_MASK__SI 0x00000002L
#define CAP0_CONFIG__CAP_STREAM_FORMAT_MASK__SI 0x03800000L
#define CAP0_CONFIG__CAP_VBI_EN_MASK__SI 0x00002000L
#define CAP0_CONFIG__CAP_VERT_DOWN_MASK__SI 0x00600000L
#define CAP0_CONFIG__CAP_VIDEO_IN_FORMAT_MASK__SI 0x20000000L
#define CAP0_CONFIG__CAP_VIDEO_SIGNED_UV_MASK__SI 0x00000800L
#define CAP0_CONFIG__CAP_VIP_EXTEND_FLAG_EN_MASK__SI 0x00008000L
#define CAP0_CONFIG__VBI_HORZ_DOWN_MASK__SI 0xc0000000L
#define CAP0_DEBUG__CAP_H_STATUS_MASK__SI 0x00000fffL
#define CAP0_DEBUG__CAP_V_STATUS_MASK__SI 0x0fff0000L
#define CAP0_DEBUG__CAP_V_SYNC_MASK__SI 0x10000000L
#define CAP0_H_WINDOW__CAP_H_START_MASK__SI 0x00000fffL
#define CAP0_H_WINDOW__CAP_H_WIDTH_MASK__SI 0x0fff0000L
#define CAP0_ONESHOT_BUF_OFFSET_HIGH__CAP_ONESHOT_BUF_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_ONESHOT_BUF_OFFSET__CAP_ONESHOT_BUF_OFFSET_MASK__SI 0xffffffffL
#define CAP0_PORT_MODE_CNTL__CAP_DDR_MODE_MASK__SI 0x00000008L
#define CAP0_PORT_MODE_CNTL__CAP_DDR_SYNC_MASK__SI 0x00000010L
#define CAP0_PORT_MODE_CNTL__CAP_PORT_BYTE_USED_MASK__SI 0x00000004L
#define CAP0_PORT_MODE_CNTL__CAP_PORT_WIDTH_MASK__SI 0x00000002L
#define CAP0_PORT_MODE_CNTL__MOBILE_DIS_MASK__SI 0x00000020L
#define CAP0_TRIG_CNTL__CAP_EN_MASK__SI 0x00000010L
#define CAP0_TRIG_CNTL__CAP_TRIGGER_R_MASK__SI 0x00000003L
#define CAP0_TRIG_CNTL__CAP_TRIGGER_W_MASK__SI 0x00000001L
#define CAP0_TRIG_CNTL__CAP_VSYNC_CLR_MASK__SI 0x00010000L
#define CAP0_TRIG_CNTL__CAP_VSYNC_CNT_MASK__SI 0x0000ff00L
#define CAP0_VBI0_OFFSET_HIGH__CAP_VBI0_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_VBI0_OFFSET__CAP_VBI0_OFFSET_MASK__SI 0xffffffffL
#define CAP0_VBI1_OFFSET_HIGH__CAP_VBI1_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_VBI1_OFFSET__CAP_VBI1_OFFSET_MASK__SI 0xffffffffL
#define CAP0_VBI2_OFFSET_HIGH__CAP_VBI2_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_VBI2_OFFSET__CAP_VBI2_OFFSET_MASK__SI 0xffffffffL
#define CAP0_VBI3_OFFSET_HIGH__CAP_VBI3_OFFSET_HIGH_MASK__SI 0x000000ffL
#define CAP0_VBI3_OFFSET__CAP_VBI3_OFFSET_MASK__SI 0xffffffffL
#define CAP0_VBI_H_WINDOW__CAP_VBI_H_START_MASK__SI 0x00000fffL
#define CAP0_VBI_H_WINDOW__CAP_VBI_H_WIDTH_MASK__SI 0x0fff0000L
#define CAP0_VBI_V_WINDOW__CAP_VBI_V_END_MASK__SI 0x0fff0000L
#define CAP0_VBI_V_WINDOW__CAP_VBI_V_START_MASK__SI 0x00000fffL
#define CAP0_VIDEO_SYNC_TEST__CAP_TEST_SYNC_EN_MASK__SI 0x00000020L
#define CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOF_MASK__SI 0x00000002L
#define CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_EOL_MASK__SI 0x00000004L
#define CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_FIELD_MASK__SI 0x00000008L
#define CAP0_VIDEO_SYNC_TEST__CAP_TEST_VID_SOF_MASK__SI 0x00000001L
#define CAP0_V_WINDOW__CAP_V_END_MASK__SI 0x0fff0000L
#define CAP0_V_WINDOW__CAP_V_START_MASK__SI 0x00000fffL
#define CAP0_WR_BUFFER_STAT__WR_ACK_REQ_AK_MASK__SI 0x00000800L
#define CAP0_WR_BUFFER_STAT__WR_ACK_REQ_MASK__SI 0x00000800L
#define CAP0_WR_BUFFER_STAT__WR_BUFFER_FULLNESS_MASK__SI 0x000003ffL
#define CAP0_WR_BUFFER_STAT__WR_BUFFER_FULL_AK_MASK__SI 0x00000400L
#define CAP0_WR_BUFFER_STAT__WR_BUFFER_FULL_MASK__SI 0x00000400L
#define CAPTURE_HOST_BUSNUM__CHECK_EN_MASK 0x00000001L
#define CAPTURE_START_STATUS__DACA_CAPTURE_START_AK_MASK__SI 0x00000040L
#define CAPTURE_START_STATUS__DACA_CAPTURE_START_INT_EN_MASK__SI 0x00001000L
#define CAPTURE_START_STATUS__DACA_CAPTURE_START_MASK__SI 0x00000001L
#define CAPTURE_START_STATUS__DACB_CAPTURE_START_AK_MASK__SI 0x00000080L
#define CAPTURE_START_STATUS__DACB_CAPTURE_START_INT_EN_MASK__SI 0x00002000L
#define CAPTURE_START_STATUS__DACB_CAPTURE_START_MASK__SI 0x00000002L
#define CAPTURE_START_STATUS__DIGA_CAPTURE_START_AK_MASK__SI 0x00000100L
#define CAPTURE_START_STATUS__DIGA_CAPTURE_START_INT_EN_MASK__SI 0x00004000L
#define CAPTURE_START_STATUS__DIGA_CAPTURE_START_MASK__SI 0x00000004L
#define CAPTURE_START_STATUS__DIGB_CAPTURE_START_AK_MASK__SI 0x00000200L
#define CAPTURE_START_STATUS__DIGB_CAPTURE_START_INT_EN_MASK__SI 0x00008000L
#define CAPTURE_START_STATUS__DIGB_CAPTURE_START_MASK__SI 0x00000008L
#define CAPTURE_START_STATUS__DVOA_CAPTURE_START_AK_MASK__SI 0x00000400L
#define CAPTURE_START_STATUS__DVOA_CAPTURE_START_INT_EN_MASK__SI 0x00010000L
#define CAPTURE_START_STATUS__DVOA_CAPTURE_START_MASK__SI 0x00000010L
#define CAP_DEBUG__CAP_EOF_AK_MASK__SI 0x00004000L
#define CAP_DEBUG__CAP_EOF_EN_MASK__SI 0x00000004L
#define CAP_DEBUG__CAP_EOF_MH_ACK_REQ_AK_MASK__SI 0x00008000L
#define CAP_DEBUG__CAP_EOF_MH_ACK_REQ_EN_MASK__SI 0x00000008L
#define CAP_DEBUG__CAP_EOF_MH_ACK_REQ_STATUS_MASK__SI 0x00000800L
#define CAP_DEBUG__CAP_EOF_STATUS_MASK__SI 0x00000400L
#define CAP_DEBUG__CAP_EOL_AK_MASK__SI 0x00001000L
#define CAP_DEBUG__CAP_EOL_EN_MASK__SI 0x00000001L
#define CAP_DEBUG__CAP_EOL_STATUS_MASK__SI 0x00000100L
#define CAP_DEBUG__CAP_SOF_AK_MASK__SI 0x00002000L
#define CAP_DEBUG__CAP_SOF_EN_MASK__SI 0x00000002L
#define CAP_DEBUG__CAP_SOF_STATUS_MASK__SI 0x00000200L
#define CAP_INT_CNTL__CAP0_ANC0_INT_EN_MASK__SI 0x00000080L
#define CAP_INT_CNTL__CAP0_ANC1_INT_EN_MASK__SI 0x00000100L
#define CAP_INT_CNTL__CAP0_ANC2_INT_EN_MASK__SI 0x00000800L
#define CAP_INT_CNTL__CAP0_ANC3_INT_EN_MASK__SI 0x00001000L
#define CAP_INT_CNTL__CAP0_BUF0_EVEN_INT_EN_MASK__SI 0x00000002L
#define CAP_INT_CNTL__CAP0_BUF0_INT_EN_MASK__SI 0x00000001L
#define CAP_INT_CNTL__CAP0_BUF1_EVEN_INT_EN_MASK__SI 0x00000008L
#define CAP_INT_CNTL__CAP0_BUF1_INT_EN_MASK__SI 0x00000004L
#define CAP_INT_CNTL__CAP0_BUF_INT_MUX_MASK__SI 0x00002000L
#define CAP_INT_CNTL__CAP0_ONESHOT_INT_EN_MASK__SI 0x00000040L
#define CAP_INT_CNTL__CAP0_VBI0_INT_EN_MASK__SI 0x00000010L
#define CAP_INT_CNTL__CAP0_VBI1_INT_EN_MASK__SI 0x00000020L
#define CAP_INT_CNTL__CAP0_VBI2_INT_EN_MASK__SI 0x00000200L
#define CAP_INT_CNTL__CAP0_VBI3_INT_EN_MASK__SI 0x00000400L
#define CAP_INT_STATUS__CAP0_ANC0_INT_AK_MASK__SI 0x00000080L
#define CAP_INT_STATUS__CAP0_ANC0_INT_MASK__SI 0x00000080L
#define CAP_INT_STATUS__CAP0_ANC1_INT_AK_MASK__SI 0x00000100L
#define CAP_INT_STATUS__CAP0_ANC1_INT_MASK__SI 0x00000100L
#define CAP_INT_STATUS__CAP0_ANC2_INT_AK_MASK__SI 0x00000800L
#define CAP_INT_STATUS__CAP0_ANC2_INT_MASK__SI 0x00000800L
#define CAP_INT_STATUS__CAP0_ANC3_INT_AK_MASK__SI 0x00001000L
#define CAP_INT_STATUS__CAP0_ANC3_INT_MASK__SI 0x00001000L
#define CAP_INT_STATUS__CAP0_BUF0_EVEN_INT_AK_MASK__SI 0x00000002L
#define CAP_INT_STATUS__CAP0_BUF0_EVEN_INT_MASK__SI 0x00000002L
#define CAP_INT_STATUS__CAP0_BUF0_INT_AK_MASK__SI 0x00000001L
#define CAP_INT_STATUS__CAP0_BUF0_INT_MASK__SI 0x00000001L
#define CAP_INT_STATUS__CAP0_BUF1_EVEN_INT_AK_MASK__SI 0x00000008L
#define CAP_INT_STATUS__CAP0_BUF1_EVEN_INT_MASK__SI 0x00000008L
#define CAP_INT_STATUS__CAP0_BUF1_INT_AK_MASK__SI 0x00000004L
#define CAP_INT_STATUS__CAP0_BUF1_INT_MASK__SI 0x00000004L
#define CAP_INT_STATUS__CAP0_ONESHOT_INT_AK_MASK__SI 0x00000040L
#define CAP_INT_STATUS__CAP0_ONESHOT_INT_MASK__SI 0x00000040L
#define CAP_INT_STATUS__CAP0_VBI0_INT_AK_MASK__SI 0x00000010L
#define CAP_INT_STATUS__CAP0_VBI0_INT_MASK__SI 0x00000010L
#define CAP_INT_STATUS__CAP0_VBI1_INT_AK_MASK__SI 0x00000020L
#define CAP_INT_STATUS__CAP0_VBI1_INT_MASK__SI 0x00000020L
#define CAP_INT_STATUS__CAP0_VBI2_INT_AK_MASK__SI 0x00000200L
#define CAP_INT_STATUS__CAP0_VBI2_INT_MASK__SI 0x00000200L
#define CAP_INT_STATUS__CAP0_VBI3_INT_AK_MASK__SI 0x00000400L
#define CAP_INT_STATUS__CAP0_VBI3_INT_MASK__SI 0x00000400L
#define CAP_PTR__CAP_PTR_MASK 0x000000ffL
#define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND0_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND0_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND0_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND0_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND0_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND1_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND1_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND1_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND1_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND1_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND1_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND1_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND1_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND1_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND2_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND2_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND2_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND2_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND2_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND2_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND2_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND2_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND2_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND3_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND3_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND3_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND3_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND3_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND3_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND3_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND3_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND3_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND4_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND4_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND4_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND4_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND4_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND4_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND4_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND4_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND4_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND5_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND5_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND5_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND5_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND5_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND5_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND5_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND5_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND5_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND6_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND6_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND6_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND6_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND6_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND6_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND6_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND6_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND6_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND7_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L
#define CB_BLEND7_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L
#define CB_BLEND7_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L
#define CB_BLEND7_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L
#define CB_BLEND7_CONTROL__COLOR_DESTBLEND_MASK 0x00001f00L
#define CB_BLEND7_CONTROL__COLOR_SRCBLEND_MASK 0x0000001fL
#define CB_BLEND7_CONTROL__DISABLE_ROP3_MASK 0x80000000L
#define CB_BLEND7_CONTROL__ENABLE_MASK 0x40000000L
#define CB_BLEND7_CONTROL__SEPARATE_ALPHA_BLEND_MASK 0x20000000L
#define CB_BLEND_ALPHA__BLEND_ALPHA_MASK 0xffffffffL
#define CB_BLEND_BLUE__BLEND_BLUE_MASK 0xffffffffL
#define CB_BLEND_GREEN__BLEND_GREEN_MASK 0xffffffffL
#define CB_BLEND_RED__BLEND_RED_MASK 0xffffffffL
#define CB_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CB_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CB_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CB_COLOR0_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR0_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR0_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR0_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR0_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR0_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR0_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR0_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR0_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR0_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR0_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR0_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR0_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR0_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR0_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR0_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR0_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR0_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR0_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR0_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR0_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR0_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR0_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR0_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR0_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR0_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR0_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR0_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR0_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR0_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR0_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR0_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR0_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR1_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR1_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR1_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR1_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR1_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR1_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR1_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR1_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR1_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR1_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR1_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR1_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR1_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR1_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR1_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR1_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR1_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR1_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR1_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR1_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR1_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR1_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR1_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR1_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR1_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR1_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR1_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR1_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR1_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR1_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR1_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR1_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR1_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR2_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR2_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR2_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR2_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR2_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR2_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR2_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR2_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR2_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR2_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR2_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR2_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR2_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR2_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR2_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR2_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR2_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR2_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR2_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR2_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR2_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR2_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR2_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR2_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR2_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR2_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR2_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR2_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR2_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR2_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR2_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR2_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR2_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR3_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR3_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR3_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR3_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR3_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR3_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR3_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR3_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR3_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR3_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR3_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR3_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR3_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR3_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR3_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR3_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR3_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR3_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR3_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR3_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR3_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR3_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR3_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR3_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR3_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR3_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR3_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR3_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR3_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR3_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR3_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR3_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR3_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR4_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR4_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR4_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR4_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR4_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR4_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR4_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR4_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR4_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR4_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR4_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR4_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR4_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR4_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR4_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR4_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR4_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR4_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR4_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR4_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR4_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR4_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR4_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR4_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR4_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR4_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR4_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR4_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR4_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR4_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR4_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR4_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR4_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR5_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR5_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR5_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR5_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR5_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR5_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR5_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR5_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR5_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR5_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR5_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR5_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR5_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR5_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR5_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR5_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR5_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR5_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR5_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR5_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR5_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR5_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR5_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR5_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR5_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR5_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR5_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR5_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR5_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR5_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR5_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR5_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR5_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR6_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR6_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR6_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR6_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR6_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR6_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR6_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR6_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR6_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR6_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR6_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR6_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR6_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR6_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR6_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR6_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR6_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR6_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR6_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR6_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR6_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR6_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR6_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR6_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR6_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR6_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR6_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR6_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR6_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR6_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR6_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR6_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR6_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR7_ATTRIB__FMASK_BANK_HEIGHT_MASK 0x00000c00L
#define CB_COLOR7_ATTRIB__FMASK_TILE_MODE_INDEX_MASK 0x000003e0L
#define CB_COLOR7_ATTRIB__FORCE_DST_ALPHA_1_MASK 0x00020000L
#define CB_COLOR7_ATTRIB__NUM_FRAGMENTS_MASK 0x00018000L
#define CB_COLOR7_ATTRIB__NUM_SAMPLES_MASK 0x00007000L
#define CB_COLOR7_ATTRIB__TILE_MODE_INDEX_MASK 0x0000001fL
#define CB_COLOR7_BASE__BASE_256B_MASK 0xffffffffL
#define CB_COLOR7_CLEAR_WORD0__CLEAR_WORD0_MASK 0xffffffffL
#define CB_COLOR7_CLEAR_WORD1__CLEAR_WORD1_MASK 0xffffffffL
#define CB_COLOR7_CMASK_SLICE__TILE_MAX_MASK 0x00003fffL
#define CB_COLOR7_CMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR7_FMASK_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR7_FMASK__BASE_256B_MASK 0xffffffffL
#define CB_COLOR7_INFO__BLEND_BYPASS_MASK 0x00010000L
#define CB_COLOR7_INFO__BLEND_CLAMP_MASK 0x00008000L
#define CB_COLOR7_INFO__BLEND_OPT_DISCARD_PIXEL_MASK 0x03800000L
#define CB_COLOR7_INFO__BLEND_OPT_DONT_RD_DST_MASK 0x00700000L
#define CB_COLOR7_INFO__CMASK_IS_LINEAR_MASK 0x00080000L
#define CB_COLOR7_INFO__COMPRESSION_MASK 0x00004000L
#define CB_COLOR7_INFO__COMP_SWAP_MASK 0x00001800L
#define CB_COLOR7_INFO__ENDIAN_MASK 0x00000003L
#define CB_COLOR7_INFO__FAST_CLEAR_MASK 0x00002000L
#define CB_COLOR7_INFO__FMASK_COMPRESSION_DISABLE_MASK__CI__VI 0x04000000L
#define CB_COLOR7_INFO__FORMAT_MASK 0x0000007cL
#define CB_COLOR7_INFO__LINEAR_GENERAL_MASK 0x00000080L
#define CB_COLOR7_INFO__NUMBER_TYPE_MASK 0x00000700L
#define CB_COLOR7_INFO__ROUND_MODE_MASK 0x00040000L
#define CB_COLOR7_INFO__SIMPLE_FLOAT_MASK 0x00020000L
#define CB_COLOR7_PITCH__FMASK_TILE_MAX_MASK__CI__VI 0x7ff00000L
#define CB_COLOR7_PITCH__TILE_MAX_MASK 0x000007ffL
#define CB_COLOR7_SLICE__TILE_MAX_MASK 0x003fffffL
#define CB_COLOR7_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define CB_COLOR7_VIEW__SLICE_START_MASK 0x000007ffL
#define CB_COLOR_CONTROL__DEGAMMA_ENABLE_MASK 0x00000008L
#define CB_COLOR_CONTROL__MODE_MASK 0x00000070L
#define CB_COLOR_CONTROL__ROP3_MASK 0x00ff0000L
#define CB_DEBUG_BUS_13__AC_BUSY_MASK__SI__CI 0x00000008L
#define CB_DEBUG_BUS_13__CACHE_CTRL_BUSY_MASK__SI__CI 0x00000020L
#define CB_DEBUG_BUS_13__CRW_BUSY_MASK__SI__CI 0x00000010L
#define CB_DEBUG_BUS_13__EVICT_PENDING_MASK__SI__CI 0x00000200L
#define CB_DEBUG_BUS_13__FC_RD_PENDING_MASK__SI__CI 0x00000100L
#define CB_DEBUG_BUS_13__FC_WR_PENDING_MASK__SI__CI 0x00000080L
#define CB_DEBUG_BUS_13__LAST_RD_ARB_WINNER_MASK__SI__CI 0x00000400L
#define CB_DEBUG_BUS_13__MC_WR_PENDING_MASK__SI__CI 0x00000040L
#define CB_DEBUG_BUS_13__MU_BUSY_MASK__SI__CI 0x00000002L
#define CB_DEBUG_BUS_13__MU_STATE_MASK__SI__CI 0x0007f800L
#define CB_DEBUG_BUS_13__TILE_INTFC_BUSY_MASK__SI__CI 0x00000001L
#define CB_DEBUG_BUS_13__TQ_BUSY_MASK__SI__CI 0x00000004L
#define CB_DEBUG_BUS_14__ADDR_BUSY_MASK__SI__CI 0x00000010L
#define CB_DEBUG_BUS_14__CACHE_CTL_BUSY_MASK__SI__CI 0x00000008L
#define CB_DEBUG_BUS_14__CLEAR_BUSY_MASK__SI__CI 0x00000100L
#define CB_DEBUG_BUS_14__FOP_BUSY_MASK__SI__CI 0x00000002L
#define CB_DEBUG_BUS_14__LAT_BUSY_MASK__SI__CI 0x00000004L
#define CB_DEBUG_BUS_14__MERGE_BUSY_MASK__SI__CI 0x00000020L
#define CB_DEBUG_BUS_14__QUAD_BUSY_MASK__SI__CI 0x00000040L
#define CB_DEBUG_BUS_14__TILE_BUSY_MASK__SI__CI 0x00000080L
#define CB_DEBUG_BUS_14__TILE_RETIREMENT_BUSY_MASK__SI__CI 0x00000001L
#define CB_DEBUG_BUS_15__CS_BUSY_MASK__SI__CI 0x00000010L
#define CB_DEBUG_BUS_15__DS_BUSY_MASK__SI__CI 0x00000040L
#define CB_DEBUG_BUS_15__IB_BUSY_MASK__SI__CI 0x00000100L
#define CB_DEBUG_BUS_15__RB_BUSY_MASK__SI__CI 0x00000020L
#define CB_DEBUG_BUS_15__SF_BUSY_MASK__SI__CI 0x00000008L
#define CB_DEBUG_BUS_15__SURF_SYNC_START_MASK__SI__CI 0x00000004L
#define CB_DEBUG_BUS_15__SURF_SYNC_STATE_MASK__SI__CI 0x00000003L
#define CB_DEBUG_BUS_15__TB_BUSY_MASK__SI__CI 0x00000080L
#define CB_DEBUG_BUS_16__CC_WRREQ_FIFO_EMPTY_MASK__SI__CI 0x00100000L
#define CB_DEBUG_BUS_16__CM_WRREQ_FIFO_EMPTY_MASK__SI__CI 0x00400000L
#define CB_DEBUG_BUS_16__FC_WRREQ_FIFO_EMPTY_MASK__SI__CI 0x00200000L
#define CB_DEBUG_BUS_16__LAST_RD_GRANT_VEC_MASK__SI__CI 0x000003c0L
#define CB_DEBUG_BUS_16__LAST_WR_GRANT_VEC_MASK__SI__CI 0x000f0000L
#define CB_DEBUG_BUS_16__MC_RDREQ_CREDITS_MASK__SI__CI 0x0000003fL
#define CB_DEBUG_BUS_16__MC_WRREQ_CREDITS_MASK__SI__CI 0x0000fc00L
#define CB_DEBUG_BUS_17__BB_BUSY_MASK__SI__CI 0x00000008L
#define CB_DEBUG_BUS_17__CC_BUSY_MASK__SI__CI 0x00000004L
#define CB_DEBUG_BUS_17__CM_BUSY_MASK__SI__CI 0x00000001L
#define CB_DEBUG_BUS_17__CORE_SCLK_VLD_MASK__SI__CI 0x00000020L
#define CB_DEBUG_BUS_17__FC_BUSY_MASK__SI__CI 0x00000002L
#define CB_DEBUG_BUS_17__MA_BUSY_MASK__SI__CI 0x00000010L
#define CB_DEBUG_BUS_17__REG_SCLK0_VLD_MASK__SI__CI 0x00000080L
#define CB_DEBUG_BUS_17__REG_SCLK1_VLD_MASK__SI__CI 0x00000040L
#define CB_DEBUG_BUS_18__NOT_USED_MASK__SI__CI 0x00ffffffL
#define CB_HW_CONTROL_1__CC_CACHE_NUM_TAGS_MASK 0x0001f800L
#define CB_HW_CONTROL_1__CHICKEN_BITS_MASK 0xfc000000L
#define CB_HW_CONTROL_1__CM_CACHE_NUM_TAGS_MASK 0x0000001fL
#define CB_HW_CONTROL_1__CM_TILE_FIFO_DEPTH_MASK 0x03fe0000L
#define CB_HW_CONTROL_1__FC_CACHE_NUM_TAGS_MASK 0x000007e0L
#define CB_HW_CONTROL_2__CC_EVEN_ODD_FIFO_DEPTH_MASK 0x000000ffL
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__CI 0xff000000L
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__SI 0xff800000L
#define CB_HW_CONTROL_2__FC_RDLAT_QUAD_FIFO_DEPTH_MASK 0x007f8000L
#define CB_HW_CONTROL_2__FC_RDLAT_TILE_FIFO_DEPTH_MASK 0x00007f00L
#define CB_HW_CONTROL_3__DISABLE_SLOW_MODE_EMPTY_HALF_QUAD_KILL_MASK__CI__VI 0x00000001L
#define CB_HW_CONTROL__ALLOW_MRT_WITH_DUAL_SOURCE_MASK 0x00010000L
#define CB_HW_CONTROL__CC_CACHE_EVICT_POINT_MASK 0x0000f000L
#define CB_HW_CONTROL__CM_CACHE_EVICT_POINT_MASK 0x0000000fL
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_BYPASS_MASK 0x02000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK 0x04000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_DONT_RD_DST_MASK 0x01000000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_RESULT_EQ_DEST_MASK__CI__VI 0x00200000L
#define CB_HW_CONTROL__DISABLE_BLEND_OPT_WHEN_DISABLED_SRCALPHA_IS_USED_MASK 0x08000000L
#define CB_HW_CONTROL__DISABLE_CC_IB_SERIALIZER_STATE_OPT_MASK 0x40000000L
#define CB_HW_CONTROL__DISABLE_FULL_WRITE_MASK_MASK 0x00400000L
#define CB_HW_CONTROL__DISABLE_INTNORM_LE11BPC_CLAMPING_MASK__CI__VI 0x00040000L
#define CB_HW_CONTROL__DISABLE_PIXEL_IN_QUAD_FIX_FOR_LINEAR_SURFACE_MASK 0x80000000L
#define CB_HW_CONTROL__DISABLE_RESOLVE_OPT_FOR_SINGLE_FRAG_MASK 0x00800000L
#define CB_HW_CONTROL__FC_CACHE_EVICT_POINT_MASK 0x000003c0L
#define CB_HW_CONTROL__FORCE_ALWAYS_TOGGLE_MASK 0x00100000L
#define CB_HW_CONTROL__FORCE_NEEDS_DST_MASK 0x00080000L
#define CB_HW_CONTROL__PRIORITIZE_FC_EVICT_OVER_FOP_RD_ON_BANK_CONFLICT_MASK 0x20000000L
#define CB_HW_CONTROL__PRIORITIZE_FC_WR_OVER_FC_RD_ON_CMASK_CONFLICT_MASK 0x10000000L
#define CB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define CB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define CB_PERFCOUNTER0_SELECT0__FORMAT_FILTER_ENABLE_MASK__SI 0x00001000L
#define CB_PERFCOUNTER0_SELECT0__FORMAT_FILTER_SEL_MASK__SI 0x0003e000L
#define CB_PERFCOUNTER0_SELECT0__OP_FILTER_ENABLE_MASK__SI 0x00000100L
#define CB_PERFCOUNTER0_SELECT0__OP_FILTER_SEL_MASK__SI 0x00000e00L
#define CB_PERFCOUNTER0_SELECT0__PERF_SEL_MASK__SI 0x000000ffL
#define CB_PERFCOUNTER0_SELECT1__CLEAR_FILTER_ENABLE_MASK__SI 0x00000001L
#define CB_PERFCOUNTER0_SELECT1__CLEAR_FILTER_SEL_MASK__SI 0x00000002L
#define CB_PERFCOUNTER0_SELECT1__MRT_FILTER_ENABLE_MASK__SI 0x00000004L
#define CB_PERFCOUNTER0_SELECT1__MRT_FILTER_SEL_MASK__SI 0x00000078L
#define CB_PERFCOUNTER0_SELECT1__NUM_FRAGMENTS_FILTER_ENABLE_MASK__SI 0x00000800L
#define CB_PERFCOUNTER0_SELECT1__NUM_FRAGMENTS_FILTER_SEL_MASK__SI 0x00003000L
#define CB_PERFCOUNTER0_SELECT1__NUM_SAMPLES_FILTER_ENABLE_MASK__SI 0x00000080L
#define CB_PERFCOUNTER0_SELECT1__NUM_SAMPLES_FILTER_SEL_MASK__SI 0x00000700L
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000001ffL
#define CB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define CB_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define CB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0007fc00L
#define CB_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000001ffL
#define CB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define CB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define CB_PERFCOUNTER1_SELECT0__FORMAT_FILTER_ENABLE_MASK__SI 0x00001000L
#define CB_PERFCOUNTER1_SELECT0__FORMAT_FILTER_SEL_MASK__SI 0x0003e000L
#define CB_PERFCOUNTER1_SELECT0__OP_FILTER_ENABLE_MASK__SI 0x00000100L
#define CB_PERFCOUNTER1_SELECT0__OP_FILTER_SEL_MASK__SI 0x00000e00L
#define CB_PERFCOUNTER1_SELECT0__PERF_SEL_MASK__SI 0x000000ffL
#define CB_PERFCOUNTER1_SELECT1__CLEAR_FILTER_ENABLE_MASK__SI 0x00000001L
#define CB_PERFCOUNTER1_SELECT1__CLEAR_FILTER_SEL_MASK__SI 0x00000002L
#define CB_PERFCOUNTER1_SELECT1__MRT_FILTER_ENABLE_MASK__SI 0x00000004L
#define CB_PERFCOUNTER1_SELECT1__MRT_FILTER_SEL_MASK__SI 0x00000078L
#define CB_PERFCOUNTER1_SELECT1__NUM_FRAGMENTS_FILTER_ENABLE_MASK__SI 0x00000800L
#define CB_PERFCOUNTER1_SELECT1__NUM_FRAGMENTS_FILTER_SEL_MASK__SI 0x00003000L
#define CB_PERFCOUNTER1_SELECT1__NUM_SAMPLES_FILTER_ENABLE_MASK__SI 0x00000080L
#define CB_PERFCOUNTER1_SELECT1__NUM_SAMPLES_FILTER_SEL_MASK__SI 0x00000700L
#define CB_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define CB_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000001ffL
#define CB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define CB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define CB_PERFCOUNTER2_SELECT0__FORMAT_FILTER_ENABLE_MASK__SI 0x00001000L
#define CB_PERFCOUNTER2_SELECT0__FORMAT_FILTER_SEL_MASK__SI 0x0003e000L
#define CB_PERFCOUNTER2_SELECT0__OP_FILTER_ENABLE_MASK__SI 0x00000100L
#define CB_PERFCOUNTER2_SELECT0__OP_FILTER_SEL_MASK__SI 0x00000e00L
#define CB_PERFCOUNTER2_SELECT0__PERF_SEL_MASK__SI 0x000000ffL
#define CB_PERFCOUNTER2_SELECT1__CLEAR_FILTER_ENABLE_MASK__SI 0x00000001L
#define CB_PERFCOUNTER2_SELECT1__CLEAR_FILTER_SEL_MASK__SI 0x00000002L
#define CB_PERFCOUNTER2_SELECT1__MRT_FILTER_ENABLE_MASK__SI 0x00000004L
#define CB_PERFCOUNTER2_SELECT1__MRT_FILTER_SEL_MASK__SI 0x00000078L
#define CB_PERFCOUNTER2_SELECT1__NUM_FRAGMENTS_FILTER_ENABLE_MASK__SI 0x00000800L
#define CB_PERFCOUNTER2_SELECT1__NUM_FRAGMENTS_FILTER_SEL_MASK__SI 0x00003000L
#define CB_PERFCOUNTER2_SELECT1__NUM_SAMPLES_FILTER_ENABLE_MASK__SI 0x00000080L
#define CB_PERFCOUNTER2_SELECT1__NUM_SAMPLES_FILTER_SEL_MASK__SI 0x00000700L
#define CB_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define CB_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000001ffL
#define CB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define CB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define CB_PERFCOUNTER3_SELECT0__FORMAT_FILTER_ENABLE_MASK__SI 0x00001000L
#define CB_PERFCOUNTER3_SELECT0__FORMAT_FILTER_SEL_MASK__SI 0x0003e000L
#define CB_PERFCOUNTER3_SELECT0__OP_FILTER_ENABLE_MASK__SI 0x00000100L
#define CB_PERFCOUNTER3_SELECT0__OP_FILTER_SEL_MASK__SI 0x00000e00L
#define CB_PERFCOUNTER3_SELECT0__PERF_SEL_MASK__SI 0x000000ffL
#define CB_PERFCOUNTER3_SELECT1__CLEAR_FILTER_ENABLE_MASK__SI 0x00000001L
#define CB_PERFCOUNTER3_SELECT1__CLEAR_FILTER_SEL_MASK__SI 0x00000002L
#define CB_PERFCOUNTER3_SELECT1__MRT_FILTER_ENABLE_MASK__SI 0x00000004L
#define CB_PERFCOUNTER3_SELECT1__MRT_FILTER_SEL_MASK__SI 0x00000078L
#define CB_PERFCOUNTER3_SELECT1__NUM_FRAGMENTS_FILTER_ENABLE_MASK__SI 0x00000800L
#define CB_PERFCOUNTER3_SELECT1__NUM_FRAGMENTS_FILTER_SEL_MASK__SI 0x00003000L
#define CB_PERFCOUNTER3_SELECT1__NUM_SAMPLES_FILTER_ENABLE_MASK__SI 0x00000080L
#define CB_PERFCOUNTER3_SELECT1__NUM_SAMPLES_FILTER_SEL_MASK__SI 0x00000700L
#define CB_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define CB_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000001ffL
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_ENABLE_MASK__CI__VI 0x00000400L
#define CB_PERFCOUNTER_FILTER__CLEAR_FILTER_SEL_MASK__CI__VI 0x00000800L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_ENABLE_MASK__CI__VI 0x00000010L
#define CB_PERFCOUNTER_FILTER__FORMAT_FILTER_SEL_MASK__CI__VI 0x000003e0L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_ENABLE_MASK__CI__VI 0x00001000L
#define CB_PERFCOUNTER_FILTER__MRT_FILTER_SEL_MASK__CI__VI 0x0000e000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_ENABLE_MASK__CI__VI 0x00200000L
#define CB_PERFCOUNTER_FILTER__NUM_FRAGMENTS_FILTER_SEL_MASK__CI__VI 0x00c00000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_ENABLE_MASK__CI__VI 0x00020000L
#define CB_PERFCOUNTER_FILTER__NUM_SAMPLES_FILTER_SEL_MASK__CI__VI 0x001c0000L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_ENABLE_MASK__CI__VI 0x00000001L
#define CB_PERFCOUNTER_FILTER__OP_FILTER_SEL_MASK__CI__VI 0x0000000eL
#define CB_SHADER_MASK__OUTPUT0_ENABLE_MASK 0x0000000fL
#define CB_SHADER_MASK__OUTPUT1_ENABLE_MASK 0x000000f0L
#define CB_SHADER_MASK__OUTPUT2_ENABLE_MASK 0x00000f00L
#define CB_SHADER_MASK__OUTPUT3_ENABLE_MASK 0x0000f000L
#define CB_SHADER_MASK__OUTPUT4_ENABLE_MASK 0x000f0000L
#define CB_SHADER_MASK__OUTPUT5_ENABLE_MASK 0x00f00000L
#define CB_SHADER_MASK__OUTPUT6_ENABLE_MASK 0x0f000000L
#define CB_SHADER_MASK__OUTPUT7_ENABLE_MASK 0xf0000000L
#define CB_TARGET_MASK__TARGET0_ENABLE_MASK 0x0000000fL
#define CB_TARGET_MASK__TARGET1_ENABLE_MASK 0x000000f0L
#define CB_TARGET_MASK__TARGET2_ENABLE_MASK 0x00000f00L
#define CB_TARGET_MASK__TARGET3_ENABLE_MASK 0x0000f000L
#define CB_TARGET_MASK__TARGET4_ENABLE_MASK 0x000f0000L
#define CB_TARGET_MASK__TARGET5_ENABLE_MASK 0x00f00000L
#define CB_TARGET_MASK__TARGET6_ENABLE_MASK 0x0f000000L
#define CB_TARGET_MASK__TARGET7_ENABLE_MASK 0xf0000000L
#define CCIPHER_A_IK0__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_IK1__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_IK2__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_IK3__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S0__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S10__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S11__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S12__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S13__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S14__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S15__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S16__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S17__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S18__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S19__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S1__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S20__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S21__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S22__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S23__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S24__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S25__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S26__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S27__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S28__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S29__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S2__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S30__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S31__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S3__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S4__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S5__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S6__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S7__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S8__RESERVED_MASK 0xffffffffL
#define CCIPHER_A_S9__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_IK0__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_IK1__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_IK2__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_IK3__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S0__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S10__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S11__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S12__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S13__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S14__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S15__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S16__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S17__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S18__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S19__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S1__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S20__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S21__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S22__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S23__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S24__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S25__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S26__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S27__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S28__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S29__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S2__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S30__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S31__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S3__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S4__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S5__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S6__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S7__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S8__RESERVED_MASK 0xffffffffL
#define CCIPHER_B_S9__RESERVED_MASK 0xffffffffL
#define CC_BIF_AZALIA_ID__AZALIA_DID_MASK__SI 0x00000078L
#define CC_BIF_AZALIA_ID__STRAP_AZALIA_DID_MASK__CI 0x0001fffeL
#define CC_BIF_AZALIA_ID__STRAP_BIF_AZ_64BAR_EN_A_MASK__SI 0x00001000L
#define CC_BIF_AZALIA_ID__STRAP_BIF_AZ_NONLEGACY_DEVICE_TYPE_EN_MASK__SI 0x00002000L
#define CC_BIF_AZALIA_ID__STRAP_BIF_F0_64BAR_EN_A_MASK__SI 0x00000400L
#define CC_BIF_AZALIA_ID__STRAP_BIF_F0_NONLEGACY_DEVICE_TYPE_EN_MASK__SI 0x00000800L
#define CC_BIF_AZALIA_ID__STRAP_BIF_IO_BAR_DIS_MASK__SI 0x00000200L
#define CC_BIF_AZALIA_ID__STRAP_BIF_LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK__SI 0x00000080L
#define CC_BIF_AZALIA_ID__STRAP_BIF_LC_TARGET_LINK_SPEED_OVERRIDE_EN_A_MASK__SI 0x00010000L
#define CC_BIF_AZALIA_ID__STRAP_BIF_RXP_NAK_FIX_IN_MODE1_EN_MASK__SI 0x00004000L
#define CC_BIF_AZALIA_ID__STRAP_BIF_RXP_REALIGN_ON_EACH_TSX_OR_SKP_MASK__SI 0x00008000L
#define CC_BIF_AZALIA_ID__STRAP_BIF_SHUTOFF_PORTS_FOR_SYM_ERR_MASK__SI 0x00000100L
#define CC_BIF_AZALIA_ID__WRITE_DIS_MASK__SI 0x00000001L
#define CC_BIF_AZALIA_ID__WR_DIS_MASK__CI 0x00000001L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_AUDIO_EN_PIN_MASK__CI 0x00010000L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_BIOS_ROM_EN_MASK__CI 0x00000008L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_CEC_EN_PIN_MASK__CI 0x00020000L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_CLK_PM_EN_MASK__CI__VI 0x00000004L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_GEN3_EN_A_MASK__CI 0x00000002L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_MEM_AP_SIZE_PIN_MASK__CI 0x000000e0L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_SMBUS_DIS_MASK__CI 0x00000010L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_VGA_DIS_PIN_MASK__CI 0x00000200L
#define CC_BIF_BU_PINSTRAP0__STRAP_TX_CFG_DRV_FULL_SWING_MASK__CI 0x00000800L
#define CC_BIF_BX_FUSESTRAP0__STRAP_BIF_PX_CAPABLE_MASK__CI__VI 0x00000002L
#define CC_BIF_BX_FUSESTRAP0__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_AUDIO_EN_PIN_MASK__CI 0x00010000L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_BIOS_ROM_EN_MASK__CI 0x00000008L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_CEC_EN_PIN_MASK__CI 0x00020000L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_CLK_PM_EN_MASK__CI__VI 0x00000004L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_GEN3_EN_A_MASK__CI__VI 0x00000002L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_MEM_AP_SIZE_PIN_MASK__CI 0x000000e0L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_SMBUS_DIS_MASK__CI 0x00000010L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_VGA_DIS_PIN_MASK__CI 0x00000200L
#define CC_BIF_BX_PINSTRAP0__STRAP_TX_CFG_DRV_FULL_SWING_MASK__CI 0x00000800L
#define CC_BIF_BX_STRAP0__STRAP_BIF_BAR_COMPLIANCE_EN_MASK__CI__VI 0x00002000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_DEBUG_ACCESS_MASK__CI__VI 0x00000800L
#define CC_BIF_BX_STRAP0__STRAP_BIF_DOORBELL_APER_SIZE_MASK__CI__VI 0x0000c000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_DOORBELL_BAR_DIS_MASK__CI__VI 0x00001000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_FB_ALWAYS_ON_MASK__CI__VI 0x00000100L
#define CC_BIF_BX_STRAP0__STRAP_BIF_FB_CPL_TYPE_SEL_MASK__CI__VI 0x00000600L
#define CC_BIF_BX_STRAP0__STRAP_BIF_MEM_AP_SIZE_MASK__CI__VI 0x00000038L
#define CC_BIF_BX_STRAP0__STRAP_BIF_REG_AP_SIZE_MASK__CI__VI 0x00000006L
#define CC_BIF_BX_STRAP0__STRAP_BIF_ROM_AP_SIZE_MASK__CI__VI 0x000000c0L
#define CC_BIF_BX_STRAP0__STRAP_RESERVED_MASK__CI 0x07ff0000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_AUDIO_EN_MASK__CI 0x00002000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_AZ_64BAR_DIS_A_MASK__CI 0x00000020L
#define CC_BIF_BX_STRAP1__STRAP_BIF_AZ_LEGACY_DEVICE_TYPE_DIS_MASK__CI 0x00000400L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F0_64BAR_DIS_A_MASK__CI 0x00000008L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F0_BAR_EN_MASK__CI 0x00000040L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F0_LEGACY_DEVICE_TYPE_DIS_MASK__CI 0x00000100L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F2_LEGACY_DEVICE_TYPE_DIS_MASK__CI 0x00000200L
#define CC_BIF_BX_STRAP1__STRAP_BIF_IO_BAR_DIS_MASK__CI 0x00000002L
#define CC_BIF_BX_STRAP1__STRAP_BIF_RX_IGNORE_EP_ERR_MASK__CI 0x00000800L
#define CC_BIF_BX_STRAP1__STRAP_BIF_RX_IGNORE_MSG_ERR_MASK__CI 0x00000080L
#define CC_BIF_BX_STRAP1__STRAP_BIF_VGA_DIS_MASK__CI 0x00000004L
#define CC_BIF_BX_STRAP1__STRAP_CEC_64BAR_DIS_MASK__CI 0x00000010L
#define CC_BIF_BX_STRAP1__STRAP_CEC_PME_SUPPORT_COMPLIANCE_DIS_MASK__CI 0x00001000L
#define CC_BIF_BX_STRAP1__STRAP_RESERVED_MASK__CI 0x003fc000L
#define CC_BIF_EFUSE0__STRAP_BIF_ASPM_L0SL1_INACTIVITY_EN_MASK__SI 0x00010000L
#define CC_BIF_EFUSE0__STRAP_BIF_IMP_MANUAL_OVERRIDE_MASK__SI 0x00000002L
#define CC_BIF_EFUSE0__STRAP_BIF_PAD_RX_MANUAL_IMPEDANCE_MASK__SI 0x0000003cL
#define CC_BIF_EFUSE0__STRAP_BIF_PAD_TX_MANUAL_IMPEDANCE_MASK__SI 0x000003c0L
#define CC_BIF_EFUSE0__STRAP_PHY_G2PLL_CREN_MODE_MASK__SI 0x00001000L
#define CC_BIF_EFUSE0__STRAP_PHY_G2PLL_IDLEDET_TH_MASK__SI 0x00006000L
#define CC_BIF_EFUSE0__STRAP_PHY_GEN1_RX_CRFRSIZE_MASK__SI 0xc0000000L
#define CC_BIF_EFUSE0__STRAP_PHY_GEN1_RX_CRFR_ON_MASK__SI 0x20000000L
#define CC_BIF_EFUSE0__STRAP_PHY_GEN2_RX_CRFRSIZE_MASK__SI 0x18000000L
#define CC_BIF_EFUSE0__STRAP_PHY_GEN2_RX_CRFR_ON_MASK__SI 0x00020000L
#define CC_BIF_EFUSE0__STRAP_PHY_GEN2_RX_CRPHSIZE_MASK__SI 0x000c0000L
#define CC_BIF_EFUSE0__STRAP_PHY_RX_CLKG_EN_MASK__SI 0x00000400L
#define CC_BIF_EFUSE0__STRAP_PHY_RX_INCAL_FORCE_MASK__SI 0x00000800L
#define CC_BIF_EFUSE0__STRAP_PHY_TX_CLKG_EN_MASK__SI 0x00100000L
#define CC_BIF_EFUSE0__STRAP_PHY_TX_DEEMPH_STR_MASK__SI 0x07800000L
#define CC_BIF_EFUSE0__STRAP_PHY_TX_DRV_STR_MASK__SI 0x00600000L
#define CC_BIF_EFUSE0__STRAP_PHY_TX_TAPINV_MASK__SI 0x00008000L
#define CC_BIF_EFUSE0__WRITE_DIS_MASK__SI 0x00000001L
#define CC_BIF_EFUSE1__STRAP_BIF_AER_EN_MASK__SI 0x00000080L
#define CC_BIF_EFUSE1__STRAP_BIF_ECN1P1_DIS_MASK__SI 0x02000000L
#define CC_BIF_EFUSE1__STRAP_BIF_ELAST_WATERMARK_MASK__SI 0x00060000L
#define CC_BIF_EFUSE1__STRAP_BIF_ERR_REPORTING_DIS_MASK__SI 0x00001000L
#define CC_BIF_EFUSE1__STRAP_BIF_EXIT_LATENCY_A_MASK__SI 0x00000f00L
#define CC_BIF_EFUSE1__STRAP_BIF_MSTCPL_TIMEOUT_EN_MASK__SI 0x00010000L
#define CC_BIF_EFUSE1__STRAP_BIF_PHY_RCVRDET_3NF_MASK__SI 0x00400000L
#define CC_BIF_EFUSE1__STRAP_BIF_PWRSAVE_PEIDL_GOOD_MASK__SI 0x00000010L
#define CC_BIF_EFUSE1__STRAP_BIF_RX_IGNORE_ALL_ERR_MASK__SI 0x00000002L
#define CC_BIF_EFUSE1__STRAP_BIF_SKIP_INTERVAL_A_MASK__SI 0x0000e000L
#define CC_BIF_EFUSE1__STRAP_BIF_STAGGER_CNTL_MASK__SI 0x00300000L
#define CC_BIF_EFUSE1__STRAP_BIF_SYMALIGN_DIS_ELIDLE_MASK__SI 0x00080000L
#define CC_BIF_EFUSE1__STRAP_BIF_SYMALIGN_MODE_MASK__SI 0x00000020L
#define CC_BIF_EFUSE1__STRAP_BIF_TX_PDNB_MODE_MASK__SI 0x00000040L
#define CC_BIF_EFUSE1__STRAP_INC_PLLCAL_PHASE_MASK__SI 0x3c000000L
#define CC_BIF_EFUSE1__STRAP_PHY_GEN1_PG2RX_EQ_MASK__SI 0x01800000L
#define CC_BIF_EFUSE1__STRAP_PHY_GEN1_RX_CRPHSIZE_MASK__SI 0x0000000cL
#define CC_BIF_EFUSE1__STRAP_PHY_GEN2_PG2RX_EQ_MASK__SI 0xc0000000L
#define CC_BIF_EFUSE1__WRITE_DIS_MASK__SI 0x00000001L
#define CC_BIF_EFUSE2__STRAP_BIF_2VC_EN_MASK__SI 0x01000000L
#define CC_BIF_EFUSE2__STRAP_BIF_BACKGROUND_IMP_CAL_MASK__SI 0x00100000L
#define CC_BIF_EFUSE2__STRAP_BIF_BYPASS_LDSK_TO_LC_MASK__SI 0x04000000L
#define CC_BIF_EFUSE2__STRAP_BIF_DEEMPH_BIF_SEL_A_MASK__SI 0x10000000L
#define CC_BIF_EFUSE2__STRAP_BIF_FB_ALWAYS_ON_MASK__SI 0x00200000L
#define CC_BIF_EFUSE2__STRAP_BIF_FB_CPL_TYPE_SEL_MASK__SI 0x00c00000L
#define CC_BIF_EFUSE2__STRAP_BIF_GEN2_COMPLIANCE_MASK__SI 0x00001000L
#define CC_BIF_EFUSE2__STRAP_BIF_LC_CHECK_DATA_RATE_MASK__SI 0x00004000L
#define CC_BIF_EFUSE2__STRAP_BIF_LC_ELEC_IDLE_MODE_A_MASK__SI 0x00018000L
#define CC_BIF_EFUSE2__STRAP_BIF_LC_SELECT_DEEMPHASIS_MASK__SI 0x08000000L
#define CC_BIF_EFUSE2__STRAP_BIF_LC_UPCONFIGURE_DIS_MASK__SI 0x00020000L
#define CC_BIF_EFUSE2__STRAP_BIF_LC_UPCONFIGURE_SUPPORT_MASK__SI 0x00040000L
#define CC_BIF_EFUSE2__STRAP_BIF_LDSK_X1_BYPASS_MASK__SI 0x00080000L
#define CC_BIF_EFUSE2__STRAP_BIF_RXP_LAT_REDUCTION_DIS_MASK__SI 0x00002000L
#define CC_BIF_EFUSE2__STRAP_BIF_TARGET_LINK_SPEED_A_MASK__SI 0x02000000L
#define CC_BIF_EFUSE2__STRAP_BIF_VENDOR_ID_MASK__SI 0x20000000L
#define CC_BIF_EFUSE2__STRAP_PHY_CLK_TX_DRV_STR_MASK__SI 0xc0000000L
#define CC_BIF_EFUSE2__STRAP_PHY_PLL_IBIAS_MASK__SI 0x00000fe0L
#define CC_BIF_EFUSE2__STRAP_PHY_TX_DEEMPH_STR74_MASK__SI 0x0000001eL
#define CC_BIF_EFUSE2__WRITE_DIS_MASK__SI 0x00000001L
#define CC_BIF_ID_STRAPS__DEVICE_ID_MASK__SI 0x000ffff0L
#define CC_BIF_ID_STRAPS__MAJOR_REV_ID_MASK__SI 0x00f00000L
#define CC_BIF_ID_STRAPS__MINOR_REV_ID_MASK__SI 0x0f000000L
#define CC_BIF_ID_STRAPS__STRAP_BIF_F0_DEVICE_ID_MASK__CI 0x000ffff0L
#define CC_BIF_ID_STRAPS__STRAP_BIF_F0_MAJOR_REV_ID_MASK__CI 0x00f00000L
#define CC_BIF_ID_STRAPS__STRAP_BIF_F0_MINOR_REV_ID_MASK__CI 0x0f000000L
#define CC_BIF_ID_STRAPS__STRAP_RESERVED_1_MASK__CI 0x0000000eL
#define CC_BIF_ID_STRAPS__STRAP_RESERVED_MASK__CI 0xf0000000L
#define CC_BIF_ID_STRAPS__WRITE_DIS_MASK__SI 0x00000001L
#define CC_BIF_ID_STRAPS__WR_DIS_MASK__CI 0x00000001L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_ASPM_L0SL1_INACTIVITY_EN_MASK__SI 0x00000002L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_BYPASS_SCRAMBLER_MASK__SI 0x00000001L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_ELAST_WATERMARK_MASK__SI 0x0000000cL
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_IMP_MANUAL_OVERRIDE_MASK__SI 0x00000040L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_PAD_RX_MANUAL_IMPEDANCE_MASK__SI 0x00000780L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_PAD_TX_MANUAL_IMPEDANCE_MASK__SI 0x00007800L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_STAGGER_CNTL_MASK__SI 0x00060000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_SYMALIGN_DIS_ELIDLE_MASK__SI 0x00008000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_TEST_TOGGLE_MODE_MASK__SI 0x00000010L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_TEST_TOGGLE_PATTERN_MASK__SI 0x00000020L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_BIF_TX_PDNB_MODE_MASK__SI 0x02000000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_INC_PLLCAL_PHASE_MASK__SI 0x00780000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_GEN1_RX_CRFRSIZE_MASK__SI 0x18000000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_GEN1_RX_CRFR_ON_MASK__SI 0x00010000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_GEN1_RX_CRPHSIZE_MASK__SI 0x60000000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_RX_CLKG_EN_MASK__SI 0x04000000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_RX_INCAL_FORCE_MASK__SI 0x80000000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_RX_LBACK_EN_MASK__SI 0x00800000L
#define CC_BIF_ROMSTRAP0__ROMSTRAP_PHY_RX_TOGGLE_EN_MASK__SI 0x01000000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_AER_EN_MASK__SI 0x80000000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_BACKGROUND_IMP_CAL_MASK__SI 0x00008000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_PHY_RCVRDET_3NF_MASK__SI 0x00004000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_PWRSAVE_PEIDL_GOOD_MASK__SI 0x00010000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_QUICKSIM_START_MASK__SI 0x00000800L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_SKIP_INTERVAL_A_MASK__SI 0x00e00000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_BIF_SYMALIGN_MODE_MASK__SI 0x00020000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_G2PLL_CREN_MODE_MASK__SI 0x00000001L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_G2PLL_IDLEDET_TH_MASK__SI 0x00000006L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_GEN1_PG2RX_EQ_MASK__SI 0x60000000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_PLL_IBIAS_MASK__SI 0x000003f8L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_RX_TEST_EN_INVERT_MASK__SI 0x00000400L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_TX_CLKG_EN_MASK__SI 0x01000000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_TX_DEEMPH_STR_MASK__SI 0x1e000000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_PHY_TX_DRV_STR_MASK__SI 0x00003000L
#define CC_BIF_ROMSTRAP1__ROMSTRAP_YTSX_COUNT_MASK__SI 0x001c0000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_AUDIO_EN_MASK__SI 0x04000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_BYPASS_RCVR_DET_A_MASK__SI 0x80000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_CFG_REG_RESET_ONLY_MASK__SI 0x20000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_COMPLIANCE_DIS_A_MASK__SI 0x01000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_DUALFUNC_DISPLAY_EN_MASK__SI 0x02000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_ECN1P1_EN_MASK__SI 0x00000040L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_EXIT_LATENCY_A_MASK__SI 0x0000000fL
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_F0_64BAR_EN_A_MASK__SI 0x00000020L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_F0_NONLEGACY_DEVICE_TYPE_EN_MASK__SI 0x00000010L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_F0_VC_EN_MASK__SI 0x10000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_LINK_DOWN_RESET_EN_MASK__SI 0x40000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_MEM_AP_SIZE_MASK__SI 0x00000380L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_MSI_DIS_MASK__SI 0x08000000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_REG_AP_SIZE1_MASK__SI 0x00000400L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_ROM_AP_SIZE_MASK__SI 0x00001800L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_BE_ERR_MASK__SI 0x00004000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_CFG_ERR_MASK__SI 0x00008000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_CFG_UR_MASK__SI 0x00010000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_CPL_ERR_MASK__SI 0x00020000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_EP_ERR_MASK__SI 0x00040000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_IO_ERR_MASK__SI 0x00080000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_IO_UR_MASK__SI 0x00100000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_LEN_MISMATCH_ERR_MASK__SI 0x00002000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_MAX_PAYLOAD_ERR_MASK__SI 0x00200000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_MSG_ERR_MASK__SI 0x00400000L
#define CC_BIF_ROMSTRAP2__ROMSTRAP_BIF_RX_IGNORE_TC_ERR_MASK__SI 0x00800000L
#define CC_BIF_ROMSTRAP3__ROMSTRAP_BIF_SUBSYS_ID_MASK__SI 0xffff0000L
#define CC_BIF_ROMSTRAP3__ROMSTRAP_BIF_SUBSYS_VEN_ID_MASK__SI 0x0000ffffL
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_ALWAYS_USE_FAST_TXCLK_MASK__SI 0x80000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_AZ_64BAR_EN_A_MASK__SI 0x00800000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_AZ_NONLEGACY_DEVICE_TYPE_EN_MASK__SI 0x00400000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_FORCE_CDR_MODE_MASK__SI 0x00002000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_FORCE_GEN2_MODE_MASK__SI 0x00001000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_GEN2_COMPLIANCE_MASK__SI 0x10000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_LC_CDR_SET_TYPE_MASK__SI 0x0000c000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_LC_CDR_TEST_OFF_MASK__SI 0x00030000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_LC_CHECK_DATA_RATE_MASK__SI 0x40000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK__SI 0x00100000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_LC_TARGET_LINK_SPEED_OVERRIDE_EN_A_MASK__SI 0x04000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_RXP_LAT_REDUCTION_DIS_MASK__SI 0x20000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_RXP_NAK_FIX_IN_MODE1_EN_MASK__SI 0x01000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_RXP_REALIGN_ON_EACH_TSX_OR_SKP_MASK__SI 0x02000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_SHUTOFF_PORTS_FOR_SYM_ERR_MASK__SI 0x00200000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_BIF_VGA_DIS_MASK__SI 0x08000000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_CLK_TX_DRV_STR_MASK__SI 0x000c0000L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_GEN2_PG2RX_EQ_MASK__SI 0x00000c00L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_GEN2_RX_CRFRSIZE_MASK__SI 0x000000c0L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_GEN2_RX_CRFR_ON_MASK__SI 0x00000020L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_GEN2_RX_CRPHSIZE_MASK__SI 0x00000300L
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_TX_DEEMPH_STR74_MASK__SI 0x0000000fL
#define CC_BIF_ROMSTRAP4__ROMSTRAP_PHY_TX_TAPINV_MASK__SI 0x00000010L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_2VC_EN_MASK__SI 0x00200000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_BYPASS_LDSK_TO_LC_MASK__SI 0x00800000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_DEBUG_ACCESS_MASK__SI 0x00400000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_DEEMPH_BIF_SEL_A_MASK__SI 0x02000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_FB_ALWAYS_ON_MASK__SI 0x00040000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_FB_CPL_TYPE_SEL_MASK__SI 0x00180000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_FORCE_COMPLIANCE_A_MASK__SI 0x40000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_IO_BAR_DIS_MASK__SI 0x20000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LANE_NEGOTIATION_MASK__SI 0x00000070L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_ELEC_IDLE_MODE_A_MASK__SI 0x00000003L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_INIT_SPEED_NEG_IN_L0s_EN_A_MASK__SI 0x00000004L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_INIT_SPEED_NEG_IN_L1_EN_A_MASK__SI 0x00000008L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_SELECT_DEEMPHASIS_MASK__SI 0x01000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_TEST_TIMER_SEL_A_MASK__SI 0x00000180L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_UPCONFIGURE_DIS_MASK__SI 0x00000200L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LC_UPCONFIGURE_SUPPORT_MASK__SI 0x00000400L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_LDSK_X1_BYPASS_MASK__SI 0x00000800L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_MSTCPL_TIMEOUT_EN_MASK__SI 0x00001000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_PARALLEL_LBACK_EN_MASK__SI 0x80000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_P_SYMSYNC_BYPASS_MODE_MASK__SI 0x00004000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_P_SYMSYNC_ENABLE_IN_GEN1_MASK__SI 0x00008000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_RST_PDNB_REG_ON_CALRST_MASK__SI 0x10000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_TARGET_LINK_SPEED_A_MASK__SI 0x00002000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_TX_TEST_ALL_MASK__SI 0x00030000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_BIF_VENDOR_ID_MASK__SI 0x04000000L
#define CC_BIF_ROMSTRAP5__ROMSTRAP_PHY_CALIB_RST_MASK__SI 0x08000000L
#define CC_BIF_SECURE_CNTL__SECURE_ID_MASK__CI__VI 0xffff0000L
#define CC_BIF_SECURE_CNTL__SECURE_LVL_MASK__CI__VI 0x00000300L
#define CC_BIF_SECURE_CNTL__WR_DIS_MASK__CI__VI 0x00000001L
#define CC_BIF_STRAP0__STRAP_BIF_2VC_EN_MASK__CI 0x00001000L
#define CC_BIF_STRAP0__STRAP_BIF_ASPM_L0SL1_INACTIVITY_EN_MASK__CI 0x00000002L
#define CC_BIF_STRAP0__STRAP_BIF_ECN1P1_DIS_MASK__CI 0x40000000L
#define CC_BIF_STRAP0__STRAP_BIF_F0_CPL_ABORT_ERR_EN_MASK__CI 0x80000000L
#define CC_BIF_STRAP0__STRAP_BIF_FORCE_COMPLIANCE_A_MASK__CI 0x20000000L
#define CC_BIF_STRAP0__STRAP_BIF_GEN2_COMPLIANCE_DIS_MASK__CI 0x00004000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_BYPASS_EQ_A_MASK__CI 0x00000040L
#define CC_BIF_STRAP0__STRAP_BIF_LC_BYPASS_EQ_REQ_PHASE_A_MASK__CI 0x00000020L
#define CC_BIF_STRAP0__STRAP_BIF_LC_CHECK_DATA_RATE_DIS_MASK__CI 0x10000000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_ELEC_IDLE_MODE_A_MASK__CI 0x00000018L
#define CC_BIF_STRAP0__STRAP_BIF_LC_EQ_SEARCH_MODE_A_MASK__CI 0x00000180L
#define CC_BIF_STRAP0__STRAP_BIF_LC_SELECT_DEEMPHASIS_MASK__CI 0x02000000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_TARGET_LINK_SPEED_OVERRIDE_EN_A_MASK__CI 0x00000004L
#define CC_BIF_STRAP0__STRAP_BIF_LC_UPCONFIGURE_NONDIS_MASK__CI 0x08000000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_UPCONFIGURE_SUPPORT_MASK__CI 0x04000000L
#define CC_BIF_STRAP0__STRAP_BIF_MSTCPL_TIMEOUT_EN_MASK__CI 0x00002000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_BE_ERR_MASK__CI 0x00020000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_CFG_ERR_MASK__CI 0x00040000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_CFG_UR_MASK__CI 0x00800000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_CPL_ERR_MASK__CI 0x00080000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_IO_ERR_MASK__CI 0x00010000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_IO_UR_MASK__CI 0x01000000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_LEN_MISMATCH_ERR_MASK__CI 0x00100000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_MAX_PAYLOAD_ERR_MASK__CI 0x00200000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_TC_ERR_MASK__CI 0x00400000L
#define CC_BIF_STRAP0__STRAP_BIF_RX_PLL_CALIB_BYPASS_MASK__CI 0x00008000L
#define CC_BIF_STRAP0__STRAP_BIF_SKIP_INTERVAL_A_MASK__CI 0x00000e00L
#define CC_BIF_STRAP1__STRAP_BIF_ECRC_CHECK_EN_MASK__CI 0x02000000L
#define CC_BIF_STRAP1__STRAP_BIF_ECRC_GEN_EN_MASK__CI__VI 0x00200000L
#define CC_BIF_STRAP1__STRAP_BIF_F0_MAX_PAYLOAD_SUPPORT_DIS_MASK__CI 0x08000000L
#define CC_BIF_STRAP1__STRAP_BIF_F0_PWR_EN_MASK__CI__VI 0x00040000L
#define CC_BIF_STRAP1__STRAP_BIF_F0_SUBSYS_ID_MASK__CI__VI 0x0001fffeL
#define CC_BIF_STRAP1__STRAP_BIF_F1_CPL_ABORT_ERR_EN_MASK__CI__VI 0x00020000L
#define CC_BIF_STRAP1__STRAP_BIF_FIRST_RCVD_ERR_LOG_MASK__CI__VI 0x00080000L
#define CC_BIF_STRAP1__STRAP_BIF_LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK__CI__VI 0x00400000L
#define CC_BIF_STRAP1__STRAP_BIF_MSI_DIS_MASK__CI 0x04000000L
#define CC_BIF_STRAP1__STRAP_BIF_SYMALIGN_HW_DEBUG_MASK__CI__VI 0x00100000L
#define CC_BIF_STRAP1__STRAP_BIF_SYMALIGN_MODE_MASK__CI 0x01000000L
#define CC_BIF_STRAP1__STRAP_BIF_VENDOR_ID_MASK__CI 0x00800000L
#define CC_BIF_STRAP1__STRAP_B_PCB_DIS0_MASK__CI 0x10000000L
#define CC_BIF_STRAP1__STRAP_B_PCB_DIS1_MASK__CI 0x20000000L
#define CC_BIF_STRAP1__STRAP_B_PCB_DRV_STR_MASK__CI 0xc0000000L
#define CC_BIF_STRAP2__STRAP_BIF_AER_EN_MASK__CI 0x00001000L
#define CC_BIF_STRAP2__STRAP_BIF_ALWAYS_USE_FAST_TXCLK_MASK__CI 0x04000000L
#define CC_BIF_STRAP2__STRAP_BIF_BYPASS_RCVR_DET_A_MASK__CI 0x00000800L
#define CC_BIF_STRAP2__STRAP_BIF_BYPASS_SCRAMBLER_MASK__CI 0x00010000L
#define CC_BIF_STRAP2__STRAP_BIF_CFG_REG_RESET_ONLY_MASK__CI 0x10000000L
#define CC_BIF_STRAP2__STRAP_BIF_COMPLIANCE_DIS_A_MASK__CI 0x00000400L
#define CC_BIF_STRAP2__STRAP_BIF_ERR_REPORTING_DIS_MASK__CI 0x08000000L
#define CC_BIF_STRAP2__STRAP_BIF_EXTENDED_TAG_ECN_EN_MASK__CI 0x80000000L
#define CC_BIF_STRAP2__STRAP_BIF_F0_POISONED_ADVISORY_NONFATAL_DIS_MASK__CI 0x00000002L
#define CC_BIF_STRAP2__STRAP_BIF_F0_VC_EN_MASK__CI 0x00002000L
#define CC_BIF_STRAP2__STRAP_BIF_F1_POISONED_ADVISORY_NONFATAL_DIS_MASK__CI 0x00000004L
#define CC_BIF_STRAP2__STRAP_BIF_FORCE_CDR_MODE_MASK__CI 0x00100000L
#define CC_BIF_STRAP2__STRAP_BIF_FORCE_GEN2_MODE_MASK__CI 0x00080000L
#define CC_BIF_STRAP2__STRAP_BIF_LANE_NEGOTIATION_A_MASK__CI 0x00000380L
#define CC_BIF_STRAP2__STRAP_BIF_LC_CDR_SET_TYPE_MASK__CI 0x00060000L
#define CC_BIF_STRAP2__STRAP_BIF_LC_INIT_SPEED_NEG_IN_L0s_EN_A_MASK__CI 0x00000010L
#define CC_BIF_STRAP2__STRAP_BIF_LC_INIT_SPEED_NEG_IN_L1_EN_A_MASK__CI 0x00000008L
#define CC_BIF_STRAP2__STRAP_BIF_LC_TEST_TIMER_SEL_A_MASK__CI 0x00000060L
#define CC_BIF_STRAP2__STRAP_BIF_LINK_DOWN_RESET_EN_MASK__CI 0x20000000L
#define CC_BIF_STRAP2__STRAP_BIF_PARALLEL_LBACK_EN_MASK__CI 0x01000000L
#define CC_BIF_STRAP2__STRAP_BIF_QUICKSIM_START_MASK__CI 0x40000000L
#define CC_BIF_STRAP2__STRAP_BIF_RST_PDNB_REG_ON_CALRST_MASK__CI 0x00800000L
#define CC_BIF_STRAP2__STRAP_BIF_TEST_TOGGLE_MODE_MASK__CI 0x00004000L
#define CC_BIF_STRAP2__STRAP_BIF_TEST_TOGGLE_PATTERN_MASK__CI 0x00008000L
#define CC_BIF_STRAP2__STRAP_BIF_TX_TEST_ALL_MASK__CI 0x00600000L
#define CC_BIF_STRAP2__STRAP_PHY_CALIB_RST_MASK__CI 0x02000000L
#define CC_BIF_STRAP3__STRAP_BIF_FLR_EN_MASK__CI 0x20000000L
#define CC_BIF_STRAP3__STRAP_BIF_FORCE_GEN3_MODE_MASK__CI 0x00800000L
#define CC_BIF_STRAP3__STRAP_BIF_GEN3_COMPLIANCE_DIS_MASK__CI 0x40000000L
#define CC_BIF_STRAP3__STRAP_BIF_INTERNAL_ERR_EN_MASK__CI 0x10000000L
#define CC_BIF_STRAP3__STRAP_BIF_LC_CDR_TEST_OFF_MASK__CI 0x00300000L
#define CC_BIF_STRAP3__STRAP_BIF_NO_SOFT_RESET_MASK__CI 0x00400000L
#define CC_BIF_STRAP3__STRAP_BIF_SUBSYS_VEN_ID_MASK__CI 0x0001fffeL
#define CC_BIF_STRAP3__STRAP_PIF_OPO_TRIGGER_MUX_SEL_MASK__CI 0x80000000L
#define CC_BIF_STRAP3__STRAP_PIF_RXDETECT_OVERRIDE_EN_MASK__CI 0x01000000L
#define CC_BIF_STRAP3__STRAP_PIF_SERIAL_CFG_ENABLE_MASK__CI 0x02000000L
#define CC_BIF_STRAP3__STRAP_PLL_CMP_FREQ_MODE_MASK__CI 0x0c000000L
#define CC_BIF_STRAP3__STRAP_YTSX_COUNT_MASK__CI 0x000e0000L
#define CC_BIF_STRAP4__STRAP_BIF_GEN2_EN_A_MASK__CI 0x10000000L
#define CC_BIF_STRAP4__STRAP_BIF_LC_AUTO_DISABLE_GEN2_EN_A_MASK__CI 0x02000000L
#define CC_BIF_STRAP4__STRAP_BIF_PWR_BUDGET_DATA_0_MASK__CI 0x000001feL
#define CC_BIF_STRAP4__STRAP_BIF_PWR_BUDGET_DATA_1_MASK__CI 0x0001fe00L
#define CC_BIF_STRAP4__STRAP_BIF_PWR_BUDGET_DATA_2_MASK__CI 0x01fe0000L
#define CC_BIF_STRAP4__STRAP_BIF_TARGET_LINK_SPEED_A_MASK__CI 0x0c000000L
#define CC_BIF_STRAP5__STRAP_BIF_F0_PAGE_REQ_EN_MASK__CI__VI 0x04000000L
#define CC_BIF_STRAP5__STRAP_BIF_F0_PASID_EN_MASK__CI__VI 0x08000000L
#define CC_BIF_STRAP5__STRAP_BIF_GASKET_SLV_COMB_DIS_MASK__CI 0x80000000L
#define CC_BIF_STRAP5__STRAP_BIF_PASID_EXE_PERMISSION_SUPPORTED_MASK__CI__VI 0x10000000L
#define CC_BIF_STRAP5__STRAP_BIF_PASID_GLOBAL_INVALIDATE_SUPPORTED_MASK__CI__VI 0x40000000L
#define CC_BIF_STRAP5__STRAP_BIF_PASID_PRIV_MODE_SUPPORTED_MASK__CI__VI 0x20000000L
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_DATA_3_MASK__CI 0x000001feL
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_DATA_4_MASK__CI 0x0001fe00L
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_DATA_5_MASK__CI 0x01fe0000L
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_SYSTEM_ALLOCATED_MASK__CI__VI 0x02000000L
#define CC_BIF_STRAP6__STRAP_BIF_F0_DPA_EN_MASK__CI 0x00000100L
#define CC_BIF_STRAP6__STRAP_BIF_F2_CPL_ABORT_ERR_EN_MASK__CI 0x00000002L
#define CC_BIF_STRAP6__STRAP_BIF_F2_POISONED_ADVISORY_NONFATAL_DIS_MASK__CI 0x00000004L
#define CC_BIF_STRAP6__STRAP_BIF_L0S_ACCEPTABLE_LATENCY_MASK__CI 0xe0000000L
#define CC_BIF_STRAP6__STRAP_BIF_L0S_EXIT_LATENCY_MASK__CI 0x03800000L
#define CC_BIF_STRAP6__STRAP_BIF_L1_EXIT_LATENCY_MASK__CI 0x1c000000L
#define CC_BIF_STRAP6__STRAP_BIF_LC_EQ_FS_A_MASK__CI 0x003f0000L
#define CC_BIF_STRAP6__STRAP_BIF_LC_EQ_LF_A_MASK__CI 0x0000fc00L
#define CC_BIF_STRAP6__STRAP_BIF_LC_X12_NEGOTIATION_DIS_A_MASK__CI 0x00400000L
#define CC_BIF_STRAP6__STRAP_CHIP_BIF_MODE_MASK__CI 0x00000200L
#define CC_BIF_STRAP6__STRAP_PIF_PLL_RAMP_UP_TIME_MASK__CI 0x000000e0L
#define CC_BIF_STRAP6__STRAP_PIF_RXDETECT_SAMPL_TIME_MASK__CI 0x00000018L
#define CC_BIF_STRAP7__STRAP_BIF_E2E_PREFIX_EN_A_MASK__CI 0x00004000L
#define CC_BIF_STRAP7__STRAP_BIF_EXTENDED_FMT_SUPPORTED_A_MASK__CI 0x00008000L
#define CC_BIF_STRAP7__STRAP_BIF_F0_ATS_EN_MASK__CI 0x00400000L
#define CC_BIF_STRAP7__STRAP_BIF_INITIAL_N_FTS_MASK__CI 0x00003fc0L
#define CC_BIF_STRAP7__STRAP_BIF_L1_ACCEPTABLE_LATENCY_MASK__CI 0x0000000eL
#define CC_BIF_STRAP7__STRAP_BIF_MAX_PASID_WIDTH_MASK__CI 0x003e0000L
#define CC_BIF_STRAP7__STRAP_BIF_PASID_PREFIX_SUPPORTED_MASK__CI 0x00010000L
#define CC_BIF_STRAP7__STRAP_BIF_PM_SUPPORT_MASK__CI 0x00000030L
#define CC_BIF_STRAP8__STRAP_RESERVE_MASK__CI 0xfffffffeL
#define CC_BIF_STRAP9__STRAP_BIF_AUDIO_EN_MASK__CI 0x00002000L
#define CC_BIF_STRAP9__STRAP_BIF_AZ_64BAR_DIS_A_MASK__CI 0x00000020L
#define CC_BIF_STRAP9__STRAP_BIF_AZ_LEGACY_DEVICE_TYPE_DIS_MASK__CI 0x00000400L
#define CC_BIF_STRAP9__STRAP_BIF_F0_64BAR_DIS_A_MASK__CI 0x00000008L
#define CC_BIF_STRAP9__STRAP_BIF_F0_BAR_EN_MASK__CI 0x00000040L
#define CC_BIF_STRAP9__STRAP_BIF_F0_LEGACY_DEVICE_TYPE_DIS_MASK__CI 0x00000100L
#define CC_BIF_STRAP9__STRAP_BIF_F2_LEGACY_DEVICE_TYPE_DIS_MASK__CI 0x00000200L
#define CC_BIF_STRAP9__STRAP_BIF_IO_BAR_DIS_MASK__CI 0x00000002L
#define CC_BIF_STRAP9__STRAP_BIF_RX_IGNORE_EP_ERR_MASK__CI 0x00000800L
#define CC_BIF_STRAP9__STRAP_BIF_RX_IGNORE_MSG_ERR_MASK__CI 0x00000080L
#define CC_BIF_STRAP9__STRAP_BIF_VGA_DIS_MASK__CI 0x00000004L
#define CC_BIF_STRAP9__STRAP_CEC_64BAR_DIS_MASK__CI 0x00000010L
#define CC_BIF_STRAP9__STRAP_CEC_PME_SUPPORT_COMPLIANCE_DIS_MASK__CI 0x00001000L
#define CC_BIF_STRAP9__STRAP_RESERVED_MASK__CI 0x003fc000L
#define CC_BIF_STRAP_FUSE0__STRAP_BIF_EP_MODE_MASK__CI 0x00040000L
#define CC_BIF_STRAP_FUSE0__STRAP_BIF_KILL_GEN3_MASK__CI 0x00020000L
#define CC_BIF_STRAP_FUSE0__STRAP_CEC_ID_MASK__CI 0x0001fffeL
#define CC_BIF_STRAP_FUSE0__STRAP_RESERVED_MASK__CI 0x1ff80000L
#define CC_BIF_STRAP_FUSE0__WR_DIS_MASK__CI 0x00000001L
#define CC_CAC_CMON__CMON_ADC_GAIN_ADJ_MASK__CI 0x00000f80L
#define CC_CAC_CMON__CMON_BGADJ_MASK__CI 0x0000007eL
#define CC_CAC_CMON__IDSC_FADC_ADJ_MASK__CI 0x000f0000L
#define CC_CAC_CMON__IDSC_FX_ADJ_MASK__CI 0x0000f000L
#define CC_CAC_CMON__WRITE_DIS_MASK__CI 0x00000001L
#define CC_DC_MISC_STRAPS__DACA_BGADJ_MASK__SI 0x03f00000L
#define CC_DC_MISC_STRAPS__DACB_BGADJ_MASK__SI 0xfc000000L
#define CC_DC_MISC_STRAPS__HDCP_DEBUG_ENABLE_MASK__SI 0x00000080L
#define CC_DC_MISC_STRAPS__HDCP_DIS_MASK__SI 0x00000008L
#define CC_DC_MISC_STRAPS__HDCP_KEYS_INVALID_MASK__SI 0x00000020L
#define CC_DC_MISC_STRAPS__HDMI_DISABLE_MASK__SI 0x00000040L
#define CC_DC_MISC_STRAPS__MACROVISION_DIS_MASK__SI 0x00000010L
#define CC_DC_MISC_STRAPS__MOBILE_DIS_MASK__SI 0x00000002L
#define CC_DC_MISC_STRAPS__SPARE1_MASK__SI 0x00000700L
#define CC_DC_MISC_STRAPS__WRITE_DIS_MASK__SI 0x00000001L
#define CC_DRM_ID_STRAPS__ATI_REV_ID_MASK 0xf0000000L
#define CC_DRM_ID_STRAPS__DEVICE_ID_MASK 0x000ffff0L
#define CC_DRM_ID_STRAPS__MAJOR_REV_ID_MASK 0x00f00000L
#define CC_DRM_ID_STRAPS__MINOR_REV_ID_MASK 0x0f000000L
#define CC_DRM_ID_STRAPS__WRITE_DIS_MASK 0x00000001L
#define CC_GC_EDC_CONFIG__DIS_EDC_MASK__CI__VI 0x00000002L
#define CC_GC_EDC_CONFIG__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_GC_PRIM_CONFIG__INACTIVE_IA_MASK__CI__VI 0x00030000L
#define CC_GC_PRIM_CONFIG__INACTIVE_VGT_PA_MASK__CI__VI 0x0f000000L
#define CC_GC_PRIM_CONFIG__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_GC_SHADER_ARRAY_CONFIG__DIS_DPFP_MASK__SI 0x00000002L
#define CC_GC_SHADER_ARRAY_CONFIG__DPFP_RATE_MASK__CI 0x00000006L
#define CC_GC_SHADER_ARRAY_CONFIG__HALF_LDS_MASK__CI 0x00000010L
#define CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK 0xffff0000L
#define CC_GC_SHADER_ARRAY_CONFIG__SQC_BALANCE_DISABLE_MASK__CI 0x00000008L
#define CC_GC_SHADER_ARRAY_CONFIG__WRITE_DIS_MASK 0x00000001L
#define CC_GIO_IOCCFG_FUSES__NB_REV_ID_MASK__CI__VI 0x000007feL
#define CC_GIO_IOCCFG_FUSES__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_GIO_IOC_FUSES__IOC_FUSES_MASK__CI__VI 0x0000003eL
#define CC_GIO_IOC_FUSES__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_GNB_SECURE_SPARE__DCE_SCAN_DISABLE_MASK__CI__VI 0x00000002L
#define CC_GNB_SECURE_SPARE__GNB_SECURE_SPARE_MASK__CI__VI 0x0000007cL
#define CC_GNB_SECURE_SPARE__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_MC_MAX_CHANNEL__NOOFCHAN_MASK 0x0000001eL
#define CC_MC_MAX_CHANNEL__WRITE_DISABLE_MASK 0x00000001L
#define CC_PWR_DYN_GF_RM__GF_PDP_RME_MASK__CI__VI 0x08000000L
#define CC_PWR_DYN_GF_RM__GF_PDP_RM_MASK__CI__VI 0x07ffff00L
#define CC_PWR_DYN_GF_RM__GF_RF2P_RME_MASK__CI__VI 0x00000080L
#define CC_PWR_DYN_GF_RM__GF_RF2P_RM_MASK__CI__VI 0x0000007fL
#define CC_PWR_DYN_RM1__BF_HD1P_RMEN_MASK__CI__VI 0x00000004L
#define CC_PWR_DYN_RM1__BF_HD1P_RM_MASK__CI__VI 0x00000003L
#define CC_PWR_DYN_RM1__BF_PDP_RMEN_MASK__CI__VI 0x00000020L
#define CC_PWR_DYN_RM1__BF_PDP_RM_MASK__CI__VI 0x00000018L
#define CC_PWR_DYN_RM1__BF_RF2P_RMEN_MASK__CI__VI 0x00000100L
#define CC_PWR_DYN_RM1__BF_RF2P_RM_MASK__CI__VI 0x000000c0L
#define CC_PWR_DYN_RM1__GFX_HD1P_RMEN_MASK__CI__VI 0x00000800L
#define CC_PWR_DYN_RM1__GFX_HD1P_RM_MASK__CI__VI 0x00000600L
#define CC_PWR_DYN_RM1__GFX_PDP_RMEN_MASK__CI__VI 0x00004000L
#define CC_PWR_DYN_RM1__GFX_PDP_RM_MASK__CI__VI 0x00003000L
#define CC_PWR_DYN_RM1__GFX_RF2P_RMEN_MASK__CI__VI 0x00020000L
#define CC_PWR_DYN_RM1__GFX_RF2P_RM_MASK__CI__VI 0x00018000L
#define CC_PWR_DYN_RM1__UVD_HD1P_RMEN_MASK__CI__VI 0x00100000L
#define CC_PWR_DYN_RM1__UVD_HD1P_RM_MASK__CI__VI 0x000c0000L
#define CC_PWR_DYN_RM1__UVD_PDP_RMEN_MASK__CI__VI 0x00800000L
#define CC_PWR_DYN_RM1__UVD_PDP_RM_MASK__CI__VI 0x00600000L
#define CC_PWR_DYN_RM1__UVD_RF2P_RMEN_MASK__CI__VI 0x04000000L
#define CC_PWR_DYN_RM1__UVD_RF2P_RM_MASK__CI__VI 0x03000000L
#define CC_PWR_DYN_RM__DT_HD1P_RMEN_MASK__CI__VI 0x00100000L
#define CC_PWR_DYN_RM__DT_HD1P_RM_MASK__CI__VI 0x000c0000L
#define CC_PWR_DYN_RM__DT_PDP_RMEN_MASK__CI__VI 0x00800000L
#define CC_PWR_DYN_RM__DT_PDP_RM_MASK__CI__VI 0x00600000L
#define CC_PWR_DYN_RM__DT_RF2P_RMEN_MASK__CI__VI 0x04000000L
#define CC_PWR_DYN_RM__DT_RF2P_RM_MASK__CI__VI 0x03000000L
#define CC_PWR_DYN_RM__MC_HD1P_RMEN_MASK__CI__VI 0x00000800L
#define CC_PWR_DYN_RM__MC_HD1P_RM_MASK__CI__VI 0x00000600L
#define CC_PWR_DYN_RM__MC_PDP_RMEN_MASK__CI__VI 0x00004000L
#define CC_PWR_DYN_RM__MC_PDP_RM_MASK__CI__VI 0x00003000L
#define CC_PWR_DYN_RM__MC_RF2P_RMEN_MASK__CI__VI 0x00020000L
#define CC_PWR_DYN_RM__MC_RF2P_RM_MASK__CI__VI 0x00018000L
#define CC_PWR_DYN_RM__RM_REG_SEL_MASK__CI__VI 0x08000000L
#define CC_PWR_DYN_RM__SYS_HD1P_RMEN_MASK__CI__VI 0x00000004L
#define CC_PWR_DYN_RM__SYS_HD1P_RM_MASK__CI__VI 0x00000003L
#define CC_PWR_DYN_RM__SYS_PDP_RMEN_MASK__CI__VI 0x00000020L
#define CC_PWR_DYN_RM__SYS_PDP_RM_MASK__CI__VI 0x00000018L
#define CC_PWR_DYN_RM__SYS_RF2P_RMEN_MASK__CI__VI 0x00000100L
#define CC_PWR_DYN_RM__SYS_RF2P_RM_MASK__CI__VI 0x000000c0L
#define CC_PWR_GF_RM__GF_PDP_RME_MASK__CI__VI 0x10000000L
#define CC_PWR_GF_RM__GF_PDP_RM_MASK__CI__VI 0x0ffffe00L
#define CC_PWR_GF_RM__GF_RF2P_RME_MASK__CI__VI 0x00000100L
#define CC_PWR_GF_RM__GF_RF2P_RM_MASK__CI__VI 0x000000feL
#define CC_PWR_GF_RM__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_PWR_RM0__DT_HD1P_RMEN_MASK__CI__VI 0x00200000L
#define CC_PWR_RM0__DT_HD1P_RM_MASK__CI__VI 0x00180000L
#define CC_PWR_RM0__DT_PDP_RMEN_MASK__CI__VI 0x01000000L
#define CC_PWR_RM0__DT_PDP_RM_MASK__CI__VI 0x00c00000L
#define CC_PWR_RM0__DT_RF2P_RMEN_MASK__CI__VI 0x08000000L
#define CC_PWR_RM0__DT_RF2P_RM_MASK__CI__VI 0x06000000L
#define CC_PWR_RM0__MC_HD1P_RMEN_MASK__CI__VI 0x00001000L
#define CC_PWR_RM0__MC_HD1P_RM_MASK__CI__VI 0x00000c00L
#define CC_PWR_RM0__MC_PDP_RMEN_MASK__CI__VI 0x00008000L
#define CC_PWR_RM0__MC_PDP_RM_MASK__CI__VI 0x00006000L
#define CC_PWR_RM0__MC_RF2P_RMEN_MASK__CI__VI 0x00040000L
#define CC_PWR_RM0__MC_RF2P_RM_MASK__CI__VI 0x00030000L
#define CC_PWR_RM0__RM_FUSE_SEL_MASK__CI__VI 0x10000000L
#define CC_PWR_RM0__SYS_HD1P_RMEN_MASK__CI__VI 0x00000008L
#define CC_PWR_RM0__SYS_HD1P_RM_MASK__CI__VI 0x00000006L
#define CC_PWR_RM0__SYS_PDP_RMEN_MASK__CI__VI 0x00000040L
#define CC_PWR_RM0__SYS_PDP_RM_MASK__CI__VI 0x00000030L
#define CC_PWR_RM0__SYS_RF2P_RMEN_MASK__CI__VI 0x00000200L
#define CC_PWR_RM0__SYS_RF2P_RM_MASK__CI__VI 0x00000180L
#define CC_PWR_RM0__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_PWR_RM1__BF_HD1P_RMEN_MASK__CI__VI 0x00000008L
#define CC_PWR_RM1__BF_HD1P_RM_MASK__CI__VI 0x00000006L
#define CC_PWR_RM1__BF_PDP_RMEN_MASK__CI__VI 0x00000040L
#define CC_PWR_RM1__BF_PDP_RM_MASK__CI__VI 0x00000030L
#define CC_PWR_RM1__BF_RF2P_RMEN_MASK__CI__VI 0x00000200L
#define CC_PWR_RM1__BF_RF2P_RM_MASK__CI__VI 0x00000180L
#define CC_PWR_RM1__GFX_HD1P_RMEN_MASK__CI__VI 0x00001000L
#define CC_PWR_RM1__GFX_HD1P_RM_MASK__CI__VI 0x00000c00L
#define CC_PWR_RM1__GFX_PDP_RMEN_MASK__CI__VI 0x00008000L
#define CC_PWR_RM1__GFX_PDP_RM_MASK__CI__VI 0x00006000L
#define CC_PWR_RM1__GFX_RF2P_RMEN_MASK__CI__VI 0x00040000L
#define CC_PWR_RM1__GFX_RF2P_RM_MASK__CI__VI 0x00030000L
#define CC_PWR_RM1__UVD_HD1P_RMEN_MASK__CI__VI 0x00200000L
#define CC_PWR_RM1__UVD_HD1P_RM_MASK__CI__VI 0x00180000L
#define CC_PWR_RM1__UVD_PDP_RMEN_MASK__CI__VI 0x01000000L
#define CC_PWR_RM1__UVD_PDP_RM_MASK__CI__VI 0x00c00000L
#define CC_PWR_RM1__UVD_RF2P_RMEN_MASK__CI__VI 0x08000000L
#define CC_PWR_RM1__UVD_RF2P_RM_MASK__CI__VI 0x06000000L
#define CC_PWR_RM1__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define CC_RB_BACKEND_DISABLE__WRITE_DIS_MASK 0x00000001L
#define CC_RB_DAISY_CHAIN__RB_0_MASK 0x0000000fL
#define CC_RB_DAISY_CHAIN__RB_1_MASK 0x000000f0L
#define CC_RB_DAISY_CHAIN__RB_2_MASK 0x00000f00L
#define CC_RB_DAISY_CHAIN__RB_3_MASK 0x0000f000L
#define CC_RB_DAISY_CHAIN__RB_4_MASK 0x000f0000L
#define CC_RB_DAISY_CHAIN__RB_5_MASK 0x00f00000L
#define CC_RB_DAISY_CHAIN__RB_6_MASK 0x0f000000L
#define CC_RB_DAISY_CHAIN__RB_7_MASK 0xf0000000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY0_MASK__CI__VI 0x00001000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY1_MASK__CI__VI 0x00100000L
#define CC_RB_REDUNDANCY__EN_REDUNDANCY_MASK__SI 0x80000000L
#define CC_RB_REDUNDANCY__FAILED_RB0_MASK__CI__VI 0x00000f00L
#define CC_RB_REDUNDANCY__FAILED_RB1_MASK__CI__VI 0x000f0000L
#define CC_RB_REDUNDANCY__FAILED_RB_MASK__SI 0x00070000L
#define CC_RB_REDUNDANCY__WRITE_DIS_MASK 0x00000001L
#define CC_RCU_CG_STRAPS__CTF_DISABLE_MASK__SI 0x00040000L
#define CC_RCU_CG_STRAPS__FDO_INIT_SPINUP_DUTY_MASK__SI 0x0e000000L
#define CC_RCU_CG_STRAPS__FDO_INIT_SPINUP_TIME_MASK__SI 0x01c00000L
#define CC_RCU_CG_STRAPS__FDO_INIT_STATIC_DUTY_MASK__SI 0x70000000L
#define CC_RCU_CG_STRAPS__SPARE_MASK__SI 0x00200000L
#define CC_RCU_CG_STRAPS__UNUSED_MASK__SI 0x0001fffeL
#define CC_RCU_CG_STRAPS__WRITE_DIS_MASK__SI 0x00000001L
#define CC_RCU_CMON_STRAPS__CMON_ADC_GAIN_ADJ_MASK__SI 0x000003c0L
#define CC_RCU_CMON_STRAPS__CMON_BGADJ_MASK__SI 0x0000003fL
#define CC_RCU_DC_MISC_STRAPS__AZ_AUD_PIN_DIS_MASK__SI 0xfc000000L
#define CC_RCU_DC_MISC_STRAPS__DACA_BGADJ_MASK__SI 0x03f00000L
#define CC_RCU_DC_MISC_STRAPS__DC_CP_DEBUG_DIS_MASK__SI 0x00000008L
#define CC_RCU_DC_MISC_STRAPS__DC_WRITE_DIS_MASK__SI 0x00000001L
#define CC_RCU_DC_MISC_STRAPS__HDCP_DEBUG_ENABLE_MASK__SI 0x00000080L
#define CC_RCU_DC_MISC_STRAPS__HDCP_DIS_MASK__SI 0x00000004L
#define CC_RCU_DC_MISC_STRAPS__HDCP_KEYS_INVALID_MASK__SI 0x00000010L
#define CC_RCU_DC_MISC_STRAPS__HDMI_DISABLE_MASK__SI 0x00000020L
#define CC_RCU_DC_MISC_STRAPS__SPARE_MASK__SI 0x00000002L
#define CC_RCU_DC_MISC_STRAPS__UNUSED_MASK__SI 0x00000700L
#define CC_RCU_DC_PIPE_DIS__DC_PIPE_DIS_MASK__SI 0x0000001eL
#define CC_RCU_DC_PIPE_DIS__DC_WRITE_DIS_MASK__SI 0x00000001L
#define CC_RCU_DYN_RM2__BF_HD1P_RMEN_MASK__SI 0x00000004L
#define CC_RCU_DYN_RM2__BF_HD1P_RM_MASK__SI 0x00000003L
#define CC_RCU_DYN_RM2__BF_PDP_RMEN_MASK__SI 0x00000020L
#define CC_RCU_DYN_RM2__BF_PDP_RM_MASK__SI 0x00000018L
#define CC_RCU_DYN_RM2__BF_RF2P_RMEN_MASK__SI 0x00000100L
#define CC_RCU_DYN_RM2__BF_RF2P_RM_MASK__SI 0x000000c0L
#define CC_RCU_DYN_RM2__GFX_HD1P_RMEN_MASK__SI 0x00000800L
#define CC_RCU_DYN_RM2__GFX_HD1P_RM_MASK__SI 0x00000600L
#define CC_RCU_DYN_RM2__GFX_PDP_RMEN_MASK__SI 0x00004000L
#define CC_RCU_DYN_RM2__GFX_PDP_RM_MASK__SI 0x00003000L
#define CC_RCU_DYN_RM2__GFX_RF2P_RMEN_MASK__SI 0x00020000L
#define CC_RCU_DYN_RM2__GFX_RF2P_RM_MASK__SI 0x00018000L
#define CC_RCU_DYN_RM2__UVD_HD1P_RMEN_MASK__SI 0x00100000L
#define CC_RCU_DYN_RM2__UVD_HD1P_RM_MASK__SI 0x000c0000L
#define CC_RCU_DYN_RM2__UVD_PDP_RMEN_MASK__SI 0x00800000L
#define CC_RCU_DYN_RM2__UVD_PDP_RM_MASK__SI 0x00600000L
#define CC_RCU_DYN_RM2__UVD_RF2P_RMEN_MASK__SI 0x04000000L
#define CC_RCU_DYN_RM2__UVD_RF2P_RM_MASK__SI 0x03000000L
#define CC_RCU_DYN_RM__DC_HD1P_RMEN_MASK__SI 0x00100000L
#define CC_RCU_DYN_RM__DC_HD1P_RM_MASK__SI 0x000c0000L
#define CC_RCU_DYN_RM__DC_PDP_RMEN_MASK__SI 0x00800000L
#define CC_RCU_DYN_RM__DC_PDP_RM_MASK__SI 0x00600000L
#define CC_RCU_DYN_RM__DC_RF2P_RMEN_MASK__SI 0x04000000L
#define CC_RCU_DYN_RM__DC_RF2P_RM_MASK__SI 0x03000000L
#define CC_RCU_DYN_RM__MC_HD1P_RMEN_MASK__SI 0x00000800L
#define CC_RCU_DYN_RM__MC_HD1P_RM_MASK__SI 0x00000600L
#define CC_RCU_DYN_RM__MC_PDP_RMEN_MASK__SI 0x00004000L
#define CC_RCU_DYN_RM__MC_PDP_RM_MASK__SI 0x00003000L
#define CC_RCU_DYN_RM__MC_RF2P_RMEN_MASK__SI 0x00020000L
#define CC_RCU_DYN_RM__MC_RF2P_RM_MASK__SI 0x00018000L
#define CC_RCU_DYN_RM__SYS_HD1P_RMEN_MASK__SI 0x00000004L
#define CC_RCU_DYN_RM__SYS_HD1P_RM_MASK__SI 0x00000003L
#define CC_RCU_DYN_RM__SYS_PDP_RMEN_MASK__SI 0x00000020L
#define CC_RCU_DYN_RM__SYS_PDP_RM_MASK__SI 0x00000018L
#define CC_RCU_DYN_RM__SYS_RF2P_RMEN_MASK__SI 0x00000100L
#define CC_RCU_DYN_RM__SYS_RF2P_RM_MASK__SI 0x000000c0L
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE_MASK__CI 0x00100000L
#define CC_RCU_FUSES__CC_WRITE_DISABLE_MASK__CI__VI 0x00000008L
#define CC_RCU_FUSES__CG_RST_GLB_REQ_DIS_MASK__CI__VI 0x00000020L
#define CC_RCU_FUSES__DC_WRITE_DIS_MASK__CI__VI 0x00001000L
#define CC_RCU_FUSES__DEBUG_DISABLE_MASK__CI__VI 0x00000004L
#define CC_RCU_FUSES__DRV_RST_MODE_MASK__CI__VI 0x00000040L
#define CC_RCU_FUSES__DSMU_DISABLE_MASK__CI 0x01000000L
#define CC_RCU_FUSES__EFUSE_RD_DISABLE_MASK__CI__VI 0x00000010L
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE_MASK__CI 0x00010000L
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE_MASK__CI 0x00020000L
#define CC_RCU_FUSES__GPU_DIS_MASK__CI__VI 0x00000002L
#define CC_RCU_FUSES__GPU_ID_WRITE_DIS_MASK__CI__VI 0x00000800L
#define CC_RCU_FUSES__HDCP_FUSE_DISABLE_MASK__CI__VI 0x00002000L
#define CC_RCU_FUSES__JPC_REP_DISABLE_MASK__CI__VI 0x00000100L
#define CC_RCU_FUSES__MEM_HARDREP_EN_MASK__CI 0x00400000L
#define CC_RCU_FUSES__PCIE_INIT_DISABLE_MASK__CI 0x00800000L
#define CC_RCU_FUSES__PHY_FUSE_VALID_MASK__CI 0x00004000L
#define CC_RCU_FUSES__RCU_BREAK_POINT1_MASK__CI__VI 0x00000200L
#define CC_RCU_FUSES__RCU_BREAK_POINT2_MASK__CI__VI 0x00000400L
#define CC_RCU_FUSES__RCU_SPARE_MASK__CI 0xfe000000L
#define CC_RCU_FUSES__RED_WRITE_DIS_MASK__CI 0x00200000L
#define CC_RCU_FUSES__ROM_DIS_MASK__CI__VI 0x00000080L
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE_MASK__CI 0x00080000L
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE_MASK__CI 0x00008000L
#define CC_RCU_FUSES__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_RCU_FUSES__XFIRE_DISABLE_MASK__CI 0x00040000L
#define CC_RCU_ID_STRAPS__ATI_REV_ID_MASK__SI 0xf0000000L
#define CC_RCU_ID_STRAPS__DEVICE_ID_MASK__SI 0x000ffff0L
#define CC_RCU_ID_STRAPS__MAJOR_REV_ID_MASK__SI 0x00f00000L
#define CC_RCU_ID_STRAPS__MINOR_REV_ID_MASK__SI 0x0f000000L
#define CC_RCU_ID_STRAPS__Reserved_MASK__SI 0x0000000eL
#define CC_RCU_ID_STRAPS__WRITE_DIS_MASK__SI 0x00000001L
#define CC_RCU_MISC_STRAPS__LEAKAGE_ID_MASK__SI 0x00003ff0L
#define CC_RCU_MISC_STRAPS__PACKAGE_ID_MASK__SI 0x0000000fL
#define CC_RCU_MISC_STRAPS__SPARE_MASK__SI 0xffff0000L
#define CC_RCU_MISC_STRAPS__UNUSED_MASK__SI 0x0000c000L
#define CC_RCU_TMON_STRAPS__TMON0_BGADJ_MASK__SI 0x000000ffL
#define CC_RCU_TMON_STRAPS__TMON1_BGADJ_MASK__SI 0x0000ff00L
#define CC_RCU_TMON_STRAPS__TMON2_BGADJ_MASK__SI 0x00ff0000L
#define CC_RCU_TMON_STRAPS__TMON3_BGADJ_MASK__SI 0xff000000L
#define CC_SCLK_VID_FUSES__SClkVid0_MASK__CI__VI 0x000000ffL
#define CC_SCLK_VID_FUSES__SClkVid1_MASK__CI__VI 0x0000ff00L
#define CC_SCLK_VID_FUSES__SClkVid2_MASK__CI__VI 0x00ff0000L
#define CC_SCLK_VID_FUSES__SClkVid3_MASK__CI__VI 0xff000000L
#define CC_SMU_MISC_FUSES__GNB_SPARE_MASK__CI__VI 0x60000000L
#define CC_SMU_MISC_FUSES__IOC_IOMMU_DISABLE_MASK__CI__VI 0x10000000L
#define CC_SMU_MISC_FUSES__IOMMU_V2_DISABLE_MASK__CI__VI 0x00000002L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_dtc_half_MASK__CI__VI 0x00040000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_itc_dis_MASK__CI__VI 0x00800000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_itc_half_MASK__CI__VI 0x00100000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_pdc_half_MASK__CI__VI 0x00200000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_ptc_dis_MASK__CI__VI 0x00400000L
#define CC_SMU_MISC_FUSES__L2IMU_tn2_ptc_half_MASK__CI__VI 0x00080000L
#define CC_SMU_MISC_FUSES__MISC_SPARE_MASK__CI__VI 0x00000600L
#define CC_SMU_MISC_FUSES__MinSClkDid_MASK__CI__VI 0x000001fcL
#define CC_SMU_MISC_FUSES__PostResetGnbClkDid_MASK__CI__VI 0x0003f800L
#define CC_SMU_MISC_FUSES__VCE_DISABLE_MASK__CI__VI 0x08000000L
#define CC_SMU_MISC_FUSES__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_SMU_TST_EFUSE1_MISC__CRBBMP1500_DISA_MASK__CI__VI 0x00001000L
#define CC_SMU_TST_EFUSE1_MISC__CRBBMP1500_DISB_MASK__CI__VI 0x00002000L
#define CC_SMU_TST_EFUSE1_MISC__DCE_SCAN_DISABLE_MASK__CI__VI 0x04000000L
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE1_MASK__CI__VI 0x00400000L
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE2_MASK__CI__VI 0x00800000L
#define CC_SMU_TST_EFUSE1_MISC__DFT_SPARE3_MASK__CI__VI 0x01000000L
#define CC_SMU_TST_EFUSE1_MISC__GPU_DIS_MASK__CI__VI 0x00000400L
#define CC_SMU_TST_EFUSE1_MISC__HARD_REPAIR_DISABLE_MASK__CI__VI 0x00000100L
#define CC_SMU_TST_EFUSE1_MISC__MBIST_DISABLE_MASK__CI__VI 0x00000080L
#define CC_SMU_TST_EFUSE1_MISC__RF_RM_6_2_MASK__CI__VI 0x0000003eL
#define CC_SMU_TST_EFUSE1_MISC__RME_MASK__CI__VI 0x00000040L
#define CC_SMU_TST_EFUSE1_MISC__RM_RF8_MASK__CI__VI 0x00004000L
#define CC_SMU_TST_EFUSE1_MISC__SMS_PWRDWN_DISABLE_MASK__CI__VI 0x00000800L
#define CC_SMU_TST_EFUSE1_MISC__SOFT_REPAIR_DISABLE_MASK__CI__VI 0x00000200L
#define CC_SMU_TST_EFUSE1_MISC__VCE_DISABLE_MASK__CI__VI 0x02000000L
#define CC_SMU_TST_EFUSE1_MISC__WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_SQC_BANK_DISABLE__SQC0_BANK_DISABLE_MASK 0x000f0000L
#define CC_SQC_BANK_DISABLE__SQC1_BANK_DISABLE_MASK 0x00f00000L
#define CC_SQC_BANK_DISABLE__SQC2_BANK_DISABLE_MASK__CI__VI 0x0f000000L
#define CC_SQC_BANK_DISABLE__SQC3_BANK_DISABLE_MASK__CI__VI 0xf0000000L
#define CC_SQC_BANK_DISABLE__WRITE_DIS_MASK 0x00000001L
#define CC_SYS_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define CC_SYS_RB_BACKEND_DISABLE__WRITE_DIS_MASK 0x00000001L
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY_MASK__SI__CI 0x80000000L
#define CC_SYS_RB_REDUNDANCY__FAILED_RB_MASK__SI__CI 0x00070000L
#define CC_SYS_RB_REDUNDANCY__WRITE_DIS_MASK 0x00000001L
#define CC_THM_FDO__FDO_INIT_SPINUP_DUTY_MASK__CI 0x00000070L
#define CC_THM_FDO__FDO_INIT_SPINUP_TIME_MASK__CI 0x0000000eL
#define CC_THM_FDO__FDO_INIT_STATIC_DUTY_MASK__CI 0x00000380L
#define CC_THM_FDO__FUSES_PROGRAMMED_MASK__CI 0x00000400L
#define CC_THM_FDO__UNUSED_MASK__CI 0x80000000L
#define CC_THM_FDO__WRITE_DIS_MASK__CI 0x00000001L
#define CC_THM_STRAPS0__CTF_DISABLE_MASK__CI 0x02000000L
#define CC_THM_STRAPS0__NUM_ACQ_MASK__CI 0x001c0000L
#define CC_THM_STRAPS0__TMON0_BGADJ_MASK__CI 0x000001feL
#define CC_THM_STRAPS0__TMON0_DISABLE_MASK__CI 0x04000000L
#define CC_THM_STRAPS0__TMON1_BGADJ_MASK__CI 0x0001fe00L
#define CC_THM_STRAPS0__TMON1_DISABLE_MASK__CI 0x08000000L
#define CC_THM_STRAPS0__TMON2_DISABLE_MASK__CI 0x10000000L
#define CC_THM_STRAPS0__TMON3_DISABLE_MASK__CI 0x20000000L
#define CC_THM_STRAPS0__TMON_CLK_SEL_MASK__CI 0x00e00000L
#define CC_THM_STRAPS0__TMON_CMON_FUSE_SEL_MASK__CI 0x00020000L
#define CC_THM_STRAPS0__TMON_CONFIG_SOURCE_MASK__CI 0x01000000L
#define CC_THM_STRAPS0__UNUSED_MASK__CI 0x80000000L
#define CC_THM_STRAPS0__WRITE_DIS_MASK__CI 0x00000001L
#define CC_THM_STRAPS1__TMON2_BGADJ_MASK__CI 0x000001feL
#define CC_THM_STRAPS1__TMON3_BGADJ_MASK__CI 0x0001fe00L
#define CC_THM_STRAPS1__UNUSED_MASK__CI 0x80000000L
#define CC_THM_STRAPS1__WRITE_DIS_MASK__CI 0x00000001L
#define CC_TST_EFUSE0_RM__HD_FUSE_MASK 0x00fe0000L
#define CC_TST_EFUSE0_RM__PDP_FUSE_MASK 0x0001fffeL
#define CC_TST_EFUSE0_RM__RF_FUSE_MASK 0x7f000000L
#define CC_TST_EFUSE0_RM__RME_FUSE_MASK 0x80000000L
#define CC_TST_EFUSE0_RM__WRITE_DIS_MASK 0x00000001L
#define CC_TST_EFUSE1_MISC__GPU_DISABLE_MASK 0x00000008L
#define CC_TST_EFUSE1_MISC__HARD_REPAIR_DISABLE_MASK 0x00000002L
#define CC_TST_EFUSE1_MISC__INTERNAL_GFX_DISABLE_MASK 0x00000010L
#define CC_TST_EFUSE1_MISC__MBIST_DISABLE_MASK 0x00000004L
#define CC_TST_EFUSE1_MISC__WRITE_DIS_MASK 0x00000001L
#define CC_TST_ID_STRAPS__DEVICE_ID_MASK__CI__VI 0x000ffff0L
#define CC_TST_ID_STRAPS__GPU_ID_WRITE_DIS_MASK__CI__VI 0x00000001L
#define CC_TST_ID_STRAPS__MAJOR_REV_ID_MASK__CI__VI 0x00f00000L
#define CC_TST_ID_STRAPS__MINOR_REV_ID_MASK__CI__VI 0x0f000000L
#define CEC_ADDR__LOGIC_ADDR0_MASK__CI__VI 0x0000000fL
#define CEC_ADDR__LOGIC_ADDR1_MASK__CI__VI 0x000000f0L
#define CEC_ADDR__LOGIC_ADDR2_MASK__CI__VI 0x00000f00L
#define CEC_ADDR__PHYSICAL_ADDR_MASK__CI__VI 0xffff0000L
#define CEC_CONTROL__BACO_D0_PME_INTX_SEL_MASK__CI__VI 0x00000010L
#define CEC_CONTROL__CEC_ENABLE_MASK__CI__VI 0x00000001L
#define CEC_CONTROL__INTX_FUNC_NUM_MASK__CI__VI 0x00000c00L
#define CEC_CONTROL__INT_MSG_TYPE_MASK__CI__VI 0x00000060L
#define CEC_CONTROL__PME_FUNC_NUM_MASK__CI__VI 0x0000000cL
#define CEC_CONTROL__SAMPLE_CLK_SRC_SEL_MASK__CI__VI 0x00000300L
#define CEC_CONTROL__TX_SEND_ENABLE_MASK__CI__VI 0x00000002L
#define CEC_DATA_LENGTH__RX_DATA_LENGTH_MASK__CI__VI 0x000000f0L
#define CEC_DATA_LENGTH__TX_DATA_LENGTH_MASK__CI__VI 0x0000000fL
#define CEC_HPD_CONTROL__HPD_CONNECTION_TIMER_MASK__CI__VI 0x00003ffeL
#define CEC_HPD_CONTROL__HPD_EN_MASK__CI__VI 0x00000001L
#define CEC_HPD_CONTROL__HPD_RX_INT_TIMER_MASK__CI__VI 0x03ff0000L
#define CEC_HPD_TOGGLE_FILT_CONTROL__HPD_CONNECT_INT_DELAY_MASK__CI__VI 0x000000ffL
#define CEC_HPD_TOGGLE_FILT_CONTROL__HPD_DISCONNECT_INT_DELAY_MASK__CI__VI 0x0000ff00L
#define CEC_INT_EN__BLOCK_ALL_BROADCAST_EN_MASK__CI__VI 0x00000004L
#define CEC_INT_EN__BLOCK_PART_BROADCAST_EN_MASK__CI__VI 0x00000002L
#define CEC_INT_EN__CEC_LINE_ERR_EN_MASK__CI__VI 0x00000001L
#define CEC_INT_EN__DEST_MISMATCH_EN_MASK__CI__VI 0x00000080L
#define CEC_INT_EN__HPD_INT_EN_MASK__CI__VI 0x00000100L
#define CEC_INT_EN__HPD_UNPLUG_INT_EN_MASK__CI__VI 0x00000200L
#define CEC_INT_EN__LOST_ARB_ERR_EN_MASK__CI__VI 0x00000040L
#define CEC_INT_EN__PHYSICAL_ADDRESS_INT_EN_MASK__CI__VI 0x00000400L
#define CEC_INT_EN__RETRY_FAILED_EN_MASK__CI__VI 0x00000008L
#define CEC_INT_EN__RX_IOC_EN_MASK__CI__VI 0x00000020L
#define CEC_INT_EN__TX_IOC_EN_MASK__CI__VI 0x00000010L
#define CEC_MISC__RETRY_COUNTER_MASK__CI__VI 0x00000007L
#define CEC_PAD_CNTL__CEC_PAD_A_MASK__CI__VI 0x00000001L
#define CEC_PAD_CNTL__CEC_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define CEC_PAD_CNTL__CEC_PAD_MODE_MASK__CI__VI 0x00000004L
#define CEC_PAD_CNTL__CEC_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define CEC_PAD_CNTL__CEC_PAD_SEL_MASK__CI__VI 0x00000002L
#define CEC_PAD_CNTL__CEC_PAD_SLEWN_MASK__CI__VI 0x00000200L
#define CEC_PAD_CNTL__CEC_PAD_SN0_MASK__CI__VI 0x00000020L
#define CEC_PAD_CNTL__CEC_PAD_SN1_MASK__CI__VI 0x00000040L
#define CEC_PAD_CNTL__CEC_PAD_SN2_MASK__CI__VI 0x00000080L
#define CEC_PAD_CNTL__CEC_PAD_SN3_MASK__CI__VI 0x00000100L
#define CEC_PAD_CNTL__CEC_PAD_SPARE_MASK__CI__VI 0x00000018L
#define CEC_PAD_CNTL__CEC_PAD_WAKE_MASK__CI__VI 0x00000400L
#define CEC_RX_DATA_0__RX_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_RX_DATA_0__RX_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_RX_DATA_0__RX_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_RX_DATA_0__RX_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_RX_DATA_1__RX_BYTE_4_MASK__CI__VI 0x000000ffL
#define CEC_RX_DATA_1__RX_BYTE_5_MASK__CI__VI 0x0000ff00L
#define CEC_RX_DATA_1__RX_BYTE_6_MASK__CI__VI 0x00ff0000L
#define CEC_RX_DATA_1__RX_BYTE_7_MASK__CI__VI 0xff000000L
#define CEC_RX_DATA_2__RX_BYTE_8_MASK__CI__VI 0x000000ffL
#define CEC_RX_DATA_2__RX_BYTE_9_MASK__CI__VI 0x0000ff00L
#define CEC_RX_DATA_2__RX_BYTE_A_MASK__CI__VI 0x00ff0000L
#define CEC_RX_DATA_2__RX_BYTE_B_MASK__CI__VI 0xff000000L
#define CEC_RX_DATA_3__RX_BYTE_C_MASK__CI__VI 0x000000ffL
#define CEC_RX_DATA_3__RX_BYTE_D_MASK__CI__VI 0x0000ff00L
#define CEC_RX_DATA_3__RX_BYTE_E_MASK__CI__VI 0x00ff0000L
#define CEC_RX_DATA_3__RX_BYTE_F_MASK__CI__VI 0xff000000L
#define CEC_SCRATCH_REG_0__SCRATCH_REG0_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_SCRATCH_REG_0__SCRATCH_REG0_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SCRATCH_REG_0__SCRATCH_REG0_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SCRATCH_REG_0__SCRATCH_REG0_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_SCRATCH_REG_1__SCRATCH_REG1_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_SCRATCH_REG_1__SCRATCH_REG1_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SCRATCH_REG_1__SCRATCH_REG1_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SCRATCH_REG_1__SCRATCH_REG1_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_SCRATCH_REG_2__SCRATCH_REG2_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_SCRATCH_REG_2__SCRATCH_REG2_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SCRATCH_REG_2__SCRATCH_REG2_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SCRATCH_REG_2__SCRATCH_REG2_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_SCRATCH_REG_3__SCRATCH_REG3_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_SCRATCH_REG_3__SCRATCH_REG3_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SCRATCH_REG_3__SCRATCH_REG3_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SCRATCH_REG_3__SCRATCH_REG3_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_SCRATCH_REG_4__SCRATCH_REG4_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_SCRATCH_REG_4__SCRATCH_REG4_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SCRATCH_REG_4__SCRATCH_REG4_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SCRATCH_REG_4__SCRATCH_REG4_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_SCRATCH_REG_5__SCRATCH_REG5_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_SCRATCH_REG_5__SCRATCH_REG5_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SCRATCH_REG_5__SCRATCH_REG5_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SCRATCH_REG_5__SCRATCH_REG5_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_STATUS__CEC_RESET_DONE_MASK__CI__VI 0x00004000L
#define CEC_STATUS__DEST_MISMATCH_MASK__CI__VI 0x00000080L
#define CEC_STATUS__HPD_CONNECTION_STATUS_MASK__CI__VI 0x00000100L
#define CEC_STATUS__HPD_PLUG_EVENT_MASK__CI__VI 0x00000200L
#define CEC_STATUS__HPD_UNPLUG_EVENT_MASK__CI__VI 0x00000400L
#define CEC_STATUS__LINE_ERROR_MASK__CI__VI 0x00000002L
#define CEC_STATUS__LOST_ARB_ERR_MASK__CI__VI 0x00000040L
#define CEC_STATUS__PHYSICAL_ADDRESS_ALLO_EVENT_MASK__CI__VI 0x00001000L
#define CEC_STATUS__PHYSICAL_ADDRESS_LOSE_EVENT_MASK__CI__VI 0x00002000L
#define CEC_STATUS__PHYSICAL_ADDRESS_READY_MASK__CI__VI 0x00000800L
#define CEC_STATUS__RETRY_FAILED_MASK__CI__VI 0x00000008L
#define CEC_STATUS__RX_BUFFER_BUSY_MASK__CI__VI 0x00000001L
#define CEC_STATUS__RX_IOC_MASK__CI__VI 0x00000020L
#define CEC_STATUS__TX_IOC_MASK__CI__VI 0x00000010L
#define CEC_SW_OPCODE_0__WAKE_OPCODE_0_MASK__CI__VI 0x000000ffL
#define CEC_SW_OPCODE_0__WAKE_OPCODE_1_MASK__CI__VI 0x0000ff00L
#define CEC_SW_OPCODE_0__WAKE_OPCODE_2_MASK__CI__VI 0x00ff0000L
#define CEC_SW_OPCODE_0__WAKE_OPCODE_3_MASK__CI__VI 0xff000000L
#define CEC_SW_OPCODE_1__WAKE_OPCODE_4_MASK__CI__VI 0x000000ffL
#define CEC_SW_OPCODE_1__WAKE_OPCODE_5_MASK__CI__VI 0x0000ff00L
#define CEC_SW_OPCODE_1__WAKE_OPCODE_6_MASK__CI__VI 0x00ff0000L
#define CEC_SW_OPCODE_1__WAKE_OPCODE_7_MASK__CI__VI 0xff000000L
#define CEC_TX_DATA_0__TX_BYTE_0_MASK__CI__VI 0x000000ffL
#define CEC_TX_DATA_0__TX_BYTE_1_MASK__CI__VI 0x0000ff00L
#define CEC_TX_DATA_0__TX_BYTE_2_MASK__CI__VI 0x00ff0000L
#define CEC_TX_DATA_0__TX_BYTE_3_MASK__CI__VI 0xff000000L
#define CEC_TX_DATA_1__TX_BYTE_4_MASK__CI__VI 0x000000ffL
#define CEC_TX_DATA_1__TX_BYTE_5_MASK__CI__VI 0x0000ff00L
#define CEC_TX_DATA_1__TX_BYTE_6_MASK__CI__VI 0x00ff0000L
#define CEC_TX_DATA_1__TX_BYTE_7_MASK__CI__VI 0xff000000L
#define CEC_TX_DATA_2__TX_BYTE_8_MASK__CI__VI 0x000000ffL
#define CEC_TX_DATA_2__TX_BYTE_9_MASK__CI__VI 0x0000ff00L
#define CEC_TX_DATA_2__TX_BYTE_A_MASK__CI__VI 0x00ff0000L
#define CEC_TX_DATA_2__TX_BYTE_B_MASK__CI__VI 0xff000000L
#define CEC_TX_DATA_3__TX_BYTE_C_MASK__CI__VI 0x000000ffL
#define CEC_TX_DATA_3__TX_BYTE_D_MASK__CI__VI 0x0000ff00L
#define CEC_TX_DATA_3__TX_BYTE_E_MASK__CI__VI 0x00ff0000L
#define CEC_TX_DATA_3__TX_BYTE_F_MASK__CI__VI 0xff000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU0_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU0_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_MASK__CI__VI 0x007f0000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU10_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU10_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU10_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU10_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU11_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU11_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU11_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU11_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU12_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU12_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_MASK__CI__VI 0x007f0000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU12_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU13_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU13_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU13_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU13_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU14_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU14_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU14_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU14_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU15_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU15_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU15_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU15_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU1_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU1_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU1_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU2_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU2_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU2_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU3_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU3_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU3_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU4_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU4_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_MASK__CI__VI 0x007f0000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU5_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU5_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU5_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU6_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU6_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU6_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU7_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU7_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU7_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU8_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU8_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_MASK__CI__VI 0x007f0000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU8_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_MASK__CI__VI 0x0000007fL
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_MASK__CI__VI 0x007f0000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_SP0_CTRL_REG__SP00_MASK__CI__VI 0x0000007fL
#define CGTS_CU9_SP0_CTRL_REG__SP00_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_MASK__CI__VI 0x007f0000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_SP1_CTRL_REG__SP10_MASK__CI__VI 0x0000007fL
#define CGTS_CU9_SP1_CTRL_REG__SP10_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_MASK__CI__VI 0x007f0000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_TA_CTRL_REG__TA_MASK__CI__VI 0x0000007fL
#define CGTS_CU9_TA_CTRL_REG__TA_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__CI__VI 0x03000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__CI__VI 0x04000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_MASK__CI__VI 0x007f0000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__CI__VI 0x00800000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x08000000L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__CI__VI 0x00000300L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__CI__VI 0x00000400L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_MASK__CI__VI 0x0000007fL
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__CI__VI 0x00000080L
#define CGTS_CU9_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__CI__VI 0x00000800L
#define CGTS_RD_CTRL_REG__REG_MUX_SEL_MASK 0x00001f00L
#define CGTS_RD_CTRL_REG__ROW_MUX_SEL_MASK 0x0000001fL
#define CGTS_RD_REG__READ_DATA_MASK 0x00003fffL
#define CGTS_S0C0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C0_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C0_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C0_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C0_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C0_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C0_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C0_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C0_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C0_TA_SQC_CTRL_REG__SQC_MASK__SI 0x007f0000L
#define CGTS_S0C0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C0_TA_SQC_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C1_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C1_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C1_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C1_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C1_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C1_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C1_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C1_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C1_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C1_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C1_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C1_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C2_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C2_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C2_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C2_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C2_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C2_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C2_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C2_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C2_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C2_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C2_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C2_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C3_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C3_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C3_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C3_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C3_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C3_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C3_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C3_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C3_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C3_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C3_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C3_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C4_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C4_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C4_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C4_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C4_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C4_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C4_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C4_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C4_TA_SQC_CTRL_REG__SQC_MASK__SI 0x007f0000L
#define CGTS_S0C4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C4_TA_SQC_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C5_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C5_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C5_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C5_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C5_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C5_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C5_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C5_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C5_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C5_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C5_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C5_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C6_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C6_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C6_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C6_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C6_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C6_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C6_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C6_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C6_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C6_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C6_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C6_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S0C7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C7_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S0C7_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C7_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S0C7_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C7_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S0C7_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C7_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S0C7_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C7_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C7_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C7_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S0C7_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S0C7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S0C7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C0_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C0_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C0_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C0_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C0_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C0_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C0_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C0_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C0_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C0_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C0_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C0_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C0_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C0_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C0_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C0_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C0_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C0_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C0_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C0_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C0_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C0_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C0_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C0_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C0_TA_SQC_CTRL_REG__SQC_MASK__SI 0x007f0000L
#define CGTS_S1C0_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C0_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C0_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C0_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C0_TA_SQC_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C0_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C0_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C0_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C0_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C1_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C1_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C1_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C1_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C1_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C1_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C1_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C1_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C1_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C1_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C1_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C1_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C1_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C1_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C1_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C1_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C1_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C1_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C1_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C1_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C1_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C1_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C1_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C1_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C1_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C1_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C1_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C1_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C1_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C2_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C2_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C2_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C2_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C2_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C2_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C2_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C2_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C2_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C2_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C2_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C2_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C2_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C2_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C2_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C2_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C2_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C2_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C2_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C2_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C2_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C2_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C2_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C2_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C2_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C2_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C2_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C2_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C2_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C3_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C3_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C3_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C3_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C3_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C3_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C3_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C3_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C3_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C3_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C3_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C3_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C3_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C3_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C3_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C3_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C3_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C3_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C3_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C3_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C3_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C3_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C3_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C3_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C3_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C3_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C3_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C3_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C3_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C4_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C4_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C4_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C4_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C4_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C4_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C4_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C4_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C4_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C4_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C4_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C4_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C4_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C4_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C4_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C4_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C4_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C4_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C4_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C4_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C4_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C4_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C4_TA_SQC_CTRL_REG__SQC_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C4_TA_SQC_CTRL_REG__SQC_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C4_TA_SQC_CTRL_REG__SQC_MASK__SI 0x007f0000L
#define CGTS_S1C4_TA_SQC_CTRL_REG__SQC_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C4_TA_SQC_CTRL_REG__SQC_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C4_TA_SQC_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C4_TA_SQC_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C4_TA_SQC_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C4_TA_SQC_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C4_TA_SQC_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C4_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C4_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C5_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C5_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C5_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C5_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C5_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C5_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C5_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C5_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C5_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C5_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C5_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C5_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C5_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C5_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C5_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C5_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C5_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C5_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C5_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C5_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C5_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C5_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C5_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C5_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C5_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C5_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C5_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C5_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C5_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C6_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C6_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C6_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C6_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C6_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C6_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C6_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C6_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C6_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C6_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C6_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C6_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C6_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C6_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C6_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C6_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C6_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C6_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C6_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C6_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C6_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C6_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C6_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C6_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C6_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C6_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C6_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C6_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C6_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__LDS_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__LDS_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__LDS_MASK__SI 0x0000007fL
#define CGTS_S1C7_LDS_SQ_CTRL_REG__LDS_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__LDS_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__SQ_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__SQ_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__SQ_MASK__SI 0x007f0000L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__SQ_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C7_LDS_SQ_CTRL_REG__SQ_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C7_SP0_CTRL_REG__SP00_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C7_SP0_CTRL_REG__SP00_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C7_SP0_CTRL_REG__SP00_MASK__SI 0x0000007fL
#define CGTS_S1C7_SP0_CTRL_REG__SP00_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C7_SP0_CTRL_REG__SP00_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C7_SP0_CTRL_REG__SP01_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C7_SP0_CTRL_REG__SP01_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C7_SP0_CTRL_REG__SP01_MASK__SI 0x007f0000L
#define CGTS_S1C7_SP0_CTRL_REG__SP01_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C7_SP0_CTRL_REG__SP01_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C7_SP1_CTRL_REG__SP10_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C7_SP1_CTRL_REG__SP10_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C7_SP1_CTRL_REG__SP10_MASK__SI 0x0000007fL
#define CGTS_S1C7_SP1_CTRL_REG__SP10_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C7_SP1_CTRL_REG__SP10_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C7_SP1_CTRL_REG__SP11_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C7_SP1_CTRL_REG__SP11_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C7_SP1_CTRL_REG__SP11_MASK__SI 0x007f0000L
#define CGTS_S1C7_SP1_CTRL_REG__SP11_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C7_SP1_CTRL_REG__SP11_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C7_TA_CTRL_REG__TA_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C7_TA_CTRL_REG__TA_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C7_TA_CTRL_REG__TA_MASK__SI 0x0000007fL
#define CGTS_S1C7_TA_CTRL_REG__TA_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C7_TA_CTRL_REG__TA_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TCP_BUSY_OVERRIDE_MASK__SI 0x03000000L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TCP_LS_OVERRIDE_MASK__SI 0x04000000L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TCP_MASK__SI 0x007f0000L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TCP_OVERRIDE_MASK__SI 0x00800000L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TCP_SIMDBUSY_OVERRIDE_MASK__SI 0x08000000L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TD_BUSY_OVERRIDE_MASK__SI 0x00000300L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TD_LS_OVERRIDE_MASK__SI 0x00000400L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TD_MASK__SI 0x0000007fL
#define CGTS_S1C7_TD_TCP_CTRL_REG__TD_OVERRIDE_MASK__SI 0x00000080L
#define CGTS_S1C7_TD_TCP_CTRL_REG__TD_SIMDBUSY_OVERRIDE_MASK__SI 0x00000800L
#define CGTS_SM_CTRL_REG__BASE_MODE_MASK 0x00010000L
#define CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK 0x00400000L
#define CGTS_SM_CTRL_REG__MGCG_ENABLED_MASK 0x00001000L
#define CGTS_SM_CTRL_REG__OFF_SEQ_DELAY_MASK 0x00000ff0L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK 0x00800000L
#define CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK 0xff000000L
#define CGTS_SM_CTRL_REG__ON_SEQ_DELAY_MASK 0x0000000fL
#define CGTS_SM_CTRL_REG__OVERRIDE_MASK 0x00200000L
#define CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK 0x00100000L
#define CGTS_SM_CTRL_REG__SM_MODE_MASK 0x000e0000L
#define CGTS_TCC_DISABLE__TCC_DISABLE_MASK 0xffff0000L
#define CGTS_TCC_DISABLE__WRITE_DIS_MASK 0x00000001L
#define CGTS_USER_TCC_DISABLE__TCC_DISABLE_MASK 0xffff0000L
#define CGTT_BCI_CLK_CTRL__CORE0_OVERRIDE_MASK 0x40000000L
#define CGTT_BCI_CLK_CTRL__CORE1_OVERRIDE_MASK 0x20000000L
#define CGTT_BCI_CLK_CTRL__CORE2_OVERRIDE_MASK 0x10000000L
#define CGTT_BCI_CLK_CTRL__CORE3_OVERRIDE_MASK 0x08000000L
#define CGTT_BCI_CLK_CTRL__CORE4_OVERRIDE_MASK 0x04000000L
#define CGTT_BCI_CLK_CTRL__CORE5_OVERRIDE_MASK 0x02000000L
#define CGTT_BCI_CLK_CTRL__CORE6_OVERRIDE_MASK 0x01000000L
#define CGTT_BCI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_BCI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_BCI_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_BCI_CLK_CTRL__RESERVED_MASK 0x00fff000L
#define CGTT_BIF_CLK_CTRL0__OFF_HYSTERESIS_MASK__SI 0x00000ff0L
#define CGTT_BIF_CLK_CTRL0__ON_DELAY_MASK__SI 0x0000000fL
#define CGTT_BIF_CLK_CTRL0__SOFT_OVERRIDE0_MASK__SI 0x80000000L
#define CGTT_BIF_CLK_CTRL0__SOFT_OVERRIDE1_MASK__SI 0x40000000L
#define CGTT_CPC_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI 0x00000ff0L
#define CGTT_CPC_CLK_CTRL__ON_DELAY_MASK__CI__VI 0x0000000fL
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__CI__VI 0x40000000L
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__CI__VI 0x80000000L
#define CGTT_CPF_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI 0x00000ff0L
#define CGTT_CPF_CLK_CTRL__ON_DELAY_MASK__CI__VI 0x0000000fL
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__CI__VI 0x40000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__CI__VI 0x80000000L
#define CGTT_CP_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_CP_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L
#define CGTT_DRM_CLK_CTRL0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_DRM_CLK_CTRL0__ON_DELAY_MASK 0x0000000fL
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_GDS_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_GDS_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_GDS_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_IA_CLK_CTRL__ADC_OVERRIDE_MASK__SI 0x10000000L
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK__CI__VI 0x40000000L
#define CGTT_IA_CLK_CTRL__CORE_OVERRIDE_MASK__SI 0x20000000L
#define CGTT_IA_CLK_CTRL__DBG_ENABLE_MASK 0x04000000L
#define CGTT_IA_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_IA_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_IA_CLK_CTRL__PERF_ENABLE_MASK 0x02000000L
#define CGTT_IA_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK__SI 0x40000000L
#define CGTT_IA_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE2_MASK__CI__VI 0x20000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE3_MASK__CI__VI 0x10000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_IA_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_PA_CLK_CTRL__CL_CLK_OVERRIDE_MASK 0x40000000L
#define CGTT_PA_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_PA_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_PA_CLK_CTRL__REG_CLK_OVERRIDE_MASK 0x80000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_PA_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_PA_CLK_CTRL__SU_CLK_OVERRIDE_MASK 0x20000000L
#define CGTT_PC_CLK_CTRL__BACK_CLK_ON_OVERRIDE_MASK 0x02000000L
#define CGTT_PC_CLK_CTRL__CORE0_OVERRIDE_MASK 0x40000000L
#define CGTT_PC_CLK_CTRL__CORE1_OVERRIDE_MASK 0x20000000L
#define CGTT_PC_CLK_CTRL__CORE2_OVERRIDE_MASK 0x10000000L
#define CGTT_PC_CLK_CTRL__CORE3_OVERRIDE_MASK 0x08000000L
#define CGTT_PC_CLK_CTRL__FRONT_CLK_ON_OVERRIDE_MASK 0x04000000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OFF_HYST_MASK 0x00fc0000L
#define CGTT_PC_CLK_CTRL__GRP5_CG_OVERRIDE_MASK 0x01000000L
#define CGTT_PC_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_PC_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_PC_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_RLC_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_RLC_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK 0x40000000L
#define CGTT_RLC_CLK_CTRL__SOFT_OVERRIDE_REG_MASK 0x80000000L
#define CGTT_ROM_CLK_CTRL0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_ROM_CLK_CTRL0__ON_DELAY_MASK 0x0000000fL
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SC_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SC_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SC_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_SPI_CLK_CTRL__ALL_CLK_ON_OVERRIDE_MASK 0x04000000L
#define CGTT_SPI_CLK_CTRL__GRP0_OVERRIDE_MASK 0x40000000L
#define CGTT_SPI_CLK_CTRL__GRP1_OVERRIDE_MASK 0x20000000L
#define CGTT_SPI_CLK_CTRL__GRP2_OVERRIDE_MASK 0x10000000L
#define CGTT_SPI_CLK_CTRL__GRP3_OVERRIDE_MASK 0x08000000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OFF_HYST_MASK 0x00fc0000L
#define CGTT_SPI_CLK_CTRL__GRP5_CG_OVERRIDE_MASK 0x01000000L
#define CGTT_SPI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SPI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SPI_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_SQG_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_SQG_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SQG_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SQG_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_SQ_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_SQ_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SQ_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_SQ_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_SX_CLK_CTRL0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL0__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL0__RESERVED_MASK 0x00fff000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL0__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_SX_CLK_CTRL1__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL1__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL1__RESERVED_MASK 0x00fff000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL1__SOFT_OVERRIDE7_MASK__SI__CI 0x01000000L
#define CGTT_SX_CLK_CTRL2__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL2__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL2__RESERVED_MASK 0x00fff000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL2__SOFT_OVERRIDE7_MASK__SI__CI 0x01000000L
#define CGTT_SX_CLK_CTRL3__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL3__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL3__RESERVED_MASK 0x00fff000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL3__SOFT_OVERRIDE7_MASK__SI__CI 0x01000000L
#define CGTT_SX_CLK_CTRL4__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_SX_CLK_CTRL4__ON_DELAY_MASK 0x0000000fL
#define CGTT_SX_CLK_CTRL4__RESERVED_MASK 0x00fff000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_SX_CLK_CTRL4__SOFT_OVERRIDE7_MASK__SI__CI 0x01000000L
#define CGTT_TCI_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_TCI_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_TCI_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_TCP_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_TCP_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define CGTT_TCP_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_VGT_CLK_CTRL__CORE_OVERRIDE_MASK 0x40000000L
#define CGTT_VGT_CLK_CTRL__DBG_ENABLE_MASK 0x04000000L
#define CGTT_VGT_CLK_CTRL__GS_OVERRIDE_MASK 0x20000000L
#define CGTT_VGT_CLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define CGTT_VGT_CLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define CGTT_VGT_CLK_CTRL__PERF_ENABLE_MASK 0x02000000L
#define CGTT_VGT_CLK_CTRL__REG_OVERRIDE_MASK 0x80000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE3_MASK__SI__CI 0x10000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define CGTT_VGT_CLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define CGTT_WD_CLK_CTRL__ADC_OVERRIDE_MASK__CI 0x10000000L
#define CGTT_WD_CLK_CTRL__CORE_OVERRIDE_MASK__CI__VI 0x20000000L
#define CGTT_WD_CLK_CTRL__DBG_ENABLE_MASK__CI__VI 0x04000000L
#define CGTT_WD_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI 0x00000ff0L
#define CGTT_WD_CLK_CTRL__ON_DELAY_MASK__CI__VI 0x0000000fL
#define CGTT_WD_CLK_CTRL__PERF_ENABLE_MASK__CI__VI 0x02000000L
#define CGTT_WD_CLK_CTRL__RBIU_INPUT_OVERRIDE_MASK__CI__VI 0x40000000L
#define CGTT_WD_CLK_CTRL__REG_OVERRIDE_MASK__CI__VI 0x80000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE4_MASK__CI__VI 0x08000000L
#define CGTT_WD_CLK_CTRL__SOFT_OVERRIDE7_MASK__CI__VI 0x01000000L
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_ACLK_CNTL__ACLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_ACLK_CNTL__ACLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_ACLK_STATUS__ACLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_ACLK_STATUS__ACLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_ACPI_CNTL__SCLK_ACPI_DIV_MASK__CI__VI 0x0000007fL
#define CG_ACPI_CNTL__SCLK_CHANGE_SKIP_MASK__CI__VI 0x00000080L
#define CG_AM_0_BUSY_CNT__AM_0_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_1_BUSY_CNT__AM_1_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_2_BUSY_CNT__AM_2_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_3_BUSY_CNT__AM_3_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_4_BUSY_CNT__AM_4_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_5_BUSY_CNT__AM_5_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_6_BUSY_CNT__AM_6_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_7_BUSY_CNT__AM_7_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define CG_AM_CNTL__START_BUSY_CNT_MASK__CI__VI 0x00000001L
#define CG_AM_CNTL__START_SCLK_CNT_MASK__CI__VI 0x00000002L
#define CG_AM_SATURATION_LIMIT__AM_SATURATION_LIMIT_MASK__CI__VI 0xffffffffL
#define CG_AM_SCLK_CNT__AM_SCLK_CNT_MASK__CI__VI 0xffffffffL
#define CG_AZ_REQ_AND_RSP__CG_CLIENT_REQ_MASK 0x000000ffL
#define CG_AZ_REQ_AND_RSP__CG_CLIENT_RESP_MASK 0x0000ff00L
#define CG_AZ_REQ_AND_RSP__CLIENT_CG_REQ_MASK 0x00ff0000L
#define CG_AZ_REQ_AND_RSP__CLIENT_CG_RESP_MASK 0xff000000L
#define CG_AZ_STATUS__BUSY_MASK__CI__VI 0x00000001L
#define CG_BIF_REQ_AND_RSP__CG_CLIENT_REQ_MASK__CI__VI 0x000000ffL
#define CG_BIF_REQ_AND_RSP__CG_CLIENT_RESP_MASK__CI__VI 0x0000ff00L
#define CG_BIF_REQ_AND_RSP__CLIENT_CG_REQ_MASK 0x00ff0000L
#define CG_BIF_REQ_AND_RSP__CLIENT_CG_RESP_MASK 0xff000000L
#define CG_BUSY_SAMPLING_PARAMETERS__BUSY_SAMPLING_PERIOD_MASK__SI 0x0000ffffL
#define CG_BUSY_SAMPLING_PARAMETERS__BUSY_SAMPLING_UNIT_MASK__SI 0x000f0000L
#define CG_CAC_CTRL_2__CAC_ENABLE_MASK__CI 0x00000001L
#define CG_CAC_CTRL__CAC_ENABLE_MASK__SI 0x00000100L
#define CG_CAC_CTRL__CAC_WINDOW_MASK__CI 0x00ffffffL
#define CG_CAC_CTRL__CAC_WINDOW_MASK__SI 0x000000ffL
#define CG_CAC_CTRL__OCP_CAC_WINDOW_MASK__SI 0x001ffe00L
#define CG_CAC_CTRL__OCP_OUT_SEL_MASK__CI 0x80000000L
#define CG_CAC_CTRL__OCP_OUT_SEL_MASK__SI 0x02000000L
#define CG_CAC_CTRL__OCP_SAMPLE_WINDOW_SIZE_MASK__CI 0x78000000L
#define CG_CAC_CTRL__OCP_SAMPLE_WINDOW_SIZE_MASK__SI 0x01e00000L
#define CG_CGLS_TILE_0__OVERRIDE_MASK__SI 0xffffffffL
#define CG_CGTT_LOCAL_0__OVERRIDE_MASK__SI 0xffffffffL
#define CG_CGTT_LOCAL_1__OVERRIDE_MASK__SI 0xffffffffL
#define CG_CGTT_OVERRIDE_0__CG_ROM_cgtt_sclk_override_MASK__CI__VI 0x00000020L
#define CG_CGTT_OVERRIDE_0__CG_SMU_cgtt_refclk_override_MASK__CI__VI 0x00000004L
#define CG_CGTT_OVERRIDE_0__CG_SMU_cgtt_sclk_override_MASK__CI__VI 0x00000001L
#define CG_CHRONO_31_0__CG_CHRONO_31_0_MASK 0xffffffffL
#define CG_CHRONO_63_32__CG_CHRONO_63_32_MASK 0xffffffffL
#define CG_CLIENT_HS_CNTL__RESERVED_MASK__CI__VI 0xfffffffcL
#define CG_CLIENT_HS_CNTL__SKIP_DC_HS_MASK__CI__VI 0x00000002L
#define CG_CLIENT_HS_CNTL__SKIP_VCE_HS_MASK__CI__VI 0x00000001L
#define CG_CLKPIN_CNTL_2__CLK_SPARE_MASK__CI__VI 0xff000000L
#define CG_CLKPIN_CNTL_2__CML_CTRL_MASK__CI__VI 0x00c00000L
#define CG_CLKPIN_CNTL_2__ENABLE_XCLK_MASK__CI__VI 0x00000001L
#define CG_CLKPIN_CNTL_2__FORCE_BIF_REFCLK_EN_MASK__CI__VI 0x00000008L
#define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK_MASK__CI__VI 0x00000100L
#define CG_CLKPIN_CNTL_2__XO_IN2_BIDIR_CML_OE_MASK__CI__VI 0x00200000L
#define CG_CLKPIN_CNTL_2__XO_IN2_CML_RXEN_MASK__CI__VI 0x00100000L
#define CG_CLKPIN_CNTL_2__XO_IN2_ICORE_CLK_OE_MASK__CI__VI 0x00080000L
#define CG_CLKPIN_CNTL_2__XO_IN2_OSCIN_EN_MASK__CI__VI 0x00040000L
#define CG_CLKPIN_CNTL_2__XO_IN_BIDIR_CML_OE_MASK__CI__VI 0x00020000L
#define CG_CLKPIN_CNTL_2__XO_IN_CML_RXEN_MASK__CI__VI 0x00010000L
#define CG_CLKPIN_CNTL_2__XO_IN_ICORE_CLK_OE_MASK__CI__VI 0x00008000L
#define CG_CLKPIN_CNTL_2__XO_IN_OSCIN_EN_MASK__CI__VI 0x00004000L
#define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK__CI__VI 0x00000004L
#define CG_CLKPIN_CNTL__BCLK_AS_XCLK_MASK__SI 0x00002000L
#define CG_CLKPIN_CNTL__CLK_SPARE_MASK__SI 0xff000000L
#define CG_CLKPIN_CNTL__CML_CTRL_MASK__SI 0x00c00000L
#define CG_CLKPIN_CNTL__ENABLE_XCLK_MASK__SI 0x00000001L
#define CG_CLKPIN_CNTL__MUX_TCLK_TO_XCLK_MASK__SI 0x00000100L
#define CG_CLKPIN_CNTL__WRITE_DISABLE_MASK__CI__VI 0x00000001L
#define CG_CLKPIN_CNTL__XO_IN2_BIDIR_CML_OE_MASK__SI 0x00200000L
#define CG_CLKPIN_CNTL__XO_IN2_CML_RXEN_MASK__SI 0x00100000L
#define CG_CLKPIN_CNTL__XO_IN2_ICORE_CLK_OE_MASK__SI 0x00080000L
#define CG_CLKPIN_CNTL__XO_IN2_OSCIN_EN_MASK__SI 0x00040000L
#define CG_CLKPIN_CNTL__XO_IN_BIDIR_CML_OE_MASK__SI 0x00020000L
#define CG_CLKPIN_CNTL__XO_IN_CML_RXEN_MASK__SI 0x00010000L
#define CG_CLKPIN_CNTL__XO_IN_ICORE_CLK_OE_MASK__SI 0x00008000L
#define CG_CLKPIN_CNTL__XO_IN_OSCIN_EN_MASK__SI 0x00004000L
#define CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK__CI__VI 0x00000002L
#define CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK__SI 0x00000200L
#define CG_CLK_DIVIDER_STATUS_0__DCLK_DIVIDER_STATUS_MASK__CI__VI 0x007f0000L
#define CG_CLK_DIVIDER_STATUS_0__LCLK_DIVIDER_STATUS_MASK__CI__VI 0x0000007fL
#define CG_CLK_DIVIDER_STATUS_0__SCLK_DIVIDER_STATUS_MASK__CI__VI 0x00007f00L
#define CG_CLK_DIVIDER_STATUS_0__VCLK_DIVIDER_STATUS_MASK__CI__VI 0x7f000000L
#define CG_CLK_DIVIDER_STATUS_1__ACLK_DIVIDER_STATUS_MASK__CI__VI 0x00007f00L
#define CG_CLK_DIVIDER_STATUS_1__ECLK_DIVIDER_STATUS_MASK__CI__VI 0x0000007fL
#define CG_CLK_DIVIDER_STATUS_1__EVCLK_DIVIDER_STATUS_MASK__CI__VI 0x1fc00000L
#define CG_CLK_DIVIDER_STATUS_1__SAMCLK_DIVIDER_STATUS_MASK__CI__VI 0x003f8000L
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_DCLK_CNTL__DCLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_DCLK_CNTL__DCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_DCLK_STATUS__DCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_DCLK_STATUS__DCLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_DC_REQ_AND_RSP__CG_CLIENT_REQ_MASK__SI 0x000000ffL
#define CG_DC_REQ_AND_RSP__CG_CLIENT_RESP_MASK__SI 0x0000ff00L
#define CG_DC_REQ_AND_RSP__CLIENT_CG_REQ_MASK__SI 0x00ff0000L
#define CG_DC_REQ_AND_RSP__CLIENT_CG_RESP_MASK__SI 0xff000000L
#define CG_DISPLAY_GAP_CNTL2__VBI_PREDICTION_MASK__CI__VI 0xffffffffL
#define CG_DISPLAY_GAP_CNTL__DISP1_GAP_MASK__SI 0x00000003L
#define CG_DISPLAY_GAP_CNTL__DISP1_GAP_MCHG_MASK__SI 0x03000000L
#define CG_DISPLAY_GAP_CNTL__DISP2_GAP_MASK__SI 0x0000000cL
#define CG_DISPLAY_GAP_CNTL__DISP2_GAP_MCHG_MASK__SI 0x0c000000L
#define CG_DISPLAY_GAP_CNTL__DISP_GAP_MASK__CI__VI 0x00000003L
#define CG_DISPLAY_GAP_CNTL__DISP_GAP_MCHG_MASK__CI__VI 0x03000000L
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_COUNT_MASK 0x0003fff0L
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_DISABLE_MASK 0x10000000L
#define CG_DISPLAY_GAP_CNTL__VBI_TIMER_UNIT_MASK 0x00700000L
#define CG_DISPLAY_GAP_COUNTER__VBI_PREDICTION_COUNT_MASK__CI 0xffffffffL
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_ECLK_CNTL__ECLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_ECLK_CNTL__ECLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_ECLK_OVERCLOCKING_ATTEMPTS__ACLK_ATTEMPTS_MASK__CI__VI 0xffff0000L
#define CG_ECLK_OVERCLOCKING_ATTEMPTS__ECLK_ATTEMPTS_MASK__CI__VI 0x0000ffffL
#define CG_ECLK_STATUS__ECLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_ECLK_STATUS__ECLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_EVCLK_CNTL__EVCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_EVCLK_CNTL__EVCLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_EVCLK_CNTL__EVCLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_EVCLK_CNTL__EVCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_EVCLK_STATUS__EVCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_EVCLK_STATUS__EVCLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_FDO_CTRL0__FAN_SPINUP_DUTY_MASK__SI__CI 0x0000ff00L
#define CG_FDO_CTRL0__FDO_PWM_HYSTER_MASK__SI__CI 0x007e0000L
#define CG_FDO_CTRL0__FDO_PWM_MANUAL_MASK__SI__CI 0x00010000L
#define CG_FDO_CTRL0__FDO_PWM_RAMP_EN_MASK__SI__CI 0x00800000L
#define CG_FDO_CTRL0__FDO_PWM_RAMP_MASK__SI__CI 0xff000000L
#define CG_FDO_CTRL0__FDO_STATIC_DUTY_MASK__SI__CI 0x000000ffL
#define CG_FDO_CTRL1__FDO_PWRDNB_MASK__SI__CI 0x40000000L
#define CG_FDO_CTRL1__FMAX_DUTY100_MASK__SI__CI 0x000000ffL
#define CG_FDO_CTRL1__FMIN_DUTY_MASK__SI__CI 0x0000ff00L
#define CG_FDO_CTRL1__M_MASK__SI__CI 0x00ff0000L
#define CG_FDO_CTRL1__RESERVED_MASK__SI__CI 0x3f000000L
#define CG_FDO_CTRL2__FAN_SPINUP_TIME_MASK__SI__CI 0x00000700L
#define CG_FDO_CTRL2__FDO_PWM_MODE_MASK__SI__CI 0x00003800L
#define CG_FDO_CTRL2__TACH_PWM_RESP_RATE_MASK__SI__CI 0xfe000000L
#define CG_FDO_CTRL2__TMAX_MASK__SI__CI 0x01fe0000L
#define CG_FDO_CTRL2__TMIN_HYSTER_MASK__SI__CI 0x0001c000L
#define CG_FDO_CTRL2__TMIN_MASK__SI__CI 0x000000ffL
#define CG_FIR_FILTER_COEFF_TAP_0__DOWN_TREND_COEFFICIENT_0_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_0__UP_TREND_COEFFICIENT_0_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_10__DOWN_TREND_COEFFICIENT_10_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_10__UP_TREND_COEFFICIENT_10_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_11__DOWN_TREND_COEFFICIENT_11_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_11__UP_TREND_COEFFICIENT_11_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_12__DOWN_TREND_COEFFICIENT_12_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_12__UP_TREND_COEFFICIENT_12_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_13__DOWN_TREND_COEFFICIENT_13_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_13__UP_TREND_COEFFICIENT_13_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_14__DOWN_TREND_COEFFICIENT_14_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_14__UP_TREND_COEFFICIENT_14_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_1__DOWN_TREND_COEFFICIENT_1_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_1__UP_TREND_COEFFICIENT_1_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_2__DOWN_TREND_COEFFICIENT_2_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_2__UP_TREND_COEFFICIENT_2_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_3__DOWN_TREND_COEFFICIENT_3_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_3__UP_TREND_COEFFICIENT_3_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_4__DOWN_TREND_COEFFICIENT_4_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_4__UP_TREND_COEFFICIENT_4_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_5__DOWN_TREND_COEFFICIENT_5_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_5__UP_TREND_COEFFICIENT_5_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_6__DOWN_TREND_COEFFICIENT_6_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_6__UP_TREND_COEFFICIENT_6_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_7__DOWN_TREND_COEFFICIENT_7_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_7__UP_TREND_COEFFICIENT_7_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_8__DOWN_TREND_COEFFICIENT_8_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_8__UP_TREND_COEFFICIENT_8_MASK__SI 0x000003ffL
#define CG_FIR_FILTER_COEFF_TAP_9__DOWN_TREND_COEFFICIENT_9_MASK__SI 0x000ffc00L
#define CG_FIR_FILTER_COEFF_TAP_9__UP_TREND_COEFFICIENT_9_MASK__SI 0x000003ffL
#define CG_FPS_CNT__FPS_CNT_MASK__CI 0x000000ffL
#define CG_FREQ_TRAN_VOTING_0__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_0__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_0__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_0__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_0__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_0__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_0__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_0__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_0__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_0__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_0__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_0__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_0__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_0__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_0__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_0__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_0__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_1__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_1__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_1__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_1__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_1__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_1__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_1__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_1__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_1__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_1__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_1__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_1__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_1__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_1__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_1__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_1__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_1__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_2__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_2__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_2__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_2__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_2__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_2__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_2__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_2__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_2__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_2__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_2__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_2__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_2__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_2__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_2__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_2__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_2__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_3__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_3__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_3__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_3__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_3__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_3__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_3__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_3__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_3__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_3__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_3__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_3__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_3__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_3__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_3__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_3__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_3__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_4__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_4__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_4__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_4__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_4__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_4__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_4__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_4__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_4__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_4__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_4__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_4__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_4__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_4__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_4__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_4__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_4__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_5__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_5__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_5__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_5__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_5__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_5__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_5__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_5__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_5__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_5__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_5__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_5__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_5__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_5__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_5__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_5__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_5__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_6__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_6__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_6__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_6__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_6__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_6__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_6__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_6__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_6__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_6__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_6__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_6__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_6__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_6__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_6__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_6__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_6__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING_7__ACP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_FREQ_TRAN_VOTING_7__AVP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_FREQ_TRAN_VOTING_7__BIF_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_FREQ_TRAN_VOTING_7__DC_AZ_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_FREQ_TRAN_VOTING_7__DRM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_FREQ_TRAN_VOTING_7__GRBM_0_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_10_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_11_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_12_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_13_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_14_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_15_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_1_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_2_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_3_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_4_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_5_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_6_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_7_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_8_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_FREQ_TRAN_VOTING_7__GRBM_9_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_FREQ_TRAN_VOTING_7__HDP_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_FREQ_TRAN_VOTING_7__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_FREQ_TRAN_VOTING_7__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_FREQ_TRAN_VOTING_7__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_FREQ_TRAN_VOTING_7__RLC_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_FREQ_TRAN_VOTING_7__ROM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_FREQ_TRAN_VOTING_7__SAM_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_FREQ_TRAN_VOTING_7__SDMA_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_FREQ_TRAN_VOTING_7__UVD_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_FREQ_TRAN_VOTING_7__VCE_FREQ_THROTTLING_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_FREQ_TRAN_VOTING__BIF_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00000004L
#define CG_FREQ_TRAN_VOTING__BIF_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00000008L
#define CG_FREQ_TRAN_VOTING__DRMDMA_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00400000L
#define CG_FREQ_TRAN_VOTING__DRMDMA_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00800000L
#define CG_FREQ_TRAN_VOTING__DRM_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00001000L
#define CG_FREQ_TRAN_VOTING__DRM_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00002000L
#define CG_FREQ_TRAN_VOTING__GFX_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00000001L
#define CG_FREQ_TRAN_VOTING__GFX_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00000002L
#define CG_FREQ_TRAN_VOTING__HDP_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00000010L
#define CG_FREQ_TRAN_VOTING__HDP_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00000020L
#define CG_FREQ_TRAN_VOTING__IDCT_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00010000L
#define CG_FREQ_TRAN_VOTING__IDCT_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00020000L
#define CG_FREQ_TRAN_VOTING__IH_SEM_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00000100L
#define CG_FREQ_TRAN_VOTING__IH_SEM_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00000200L
#define CG_FREQ_TRAN_VOTING__PDMA_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00000400L
#define CG_FREQ_TRAN_VOTING__PDMA_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00000800L
#define CG_FREQ_TRAN_VOTING__ROM_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x00000040L
#define CG_FREQ_TRAN_VOTING__ROM_STATIC_SCREEN_VOTE_EN_MASK__SI 0x00000080L
#define CG_FREQ_TRAN_VOTING__UVD_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x01000000L
#define CG_FREQ_TRAN_VOTING__UVD_STATIC_SCREEN_VOTE_EN_MASK__SI 0x02000000L
#define CG_FREQ_TRAN_VOTING__VCE_FREQ_THROTTLING_VOTE_EN_MASK__SI 0x04000000L
#define CG_FREQ_TRAN_VOTING__VCE_STATIC_SCREEN_VOTE_EN_MASK__SI 0x08000000L
#define CG_GFXCLK_ON_OFF_RAMP__PULSE_HIGH_CNT_MASK__SI 0x000001ffL
#define CG_GFXCLK_ON_OFF_RAMP__STEP_DELAY_CNT_MASK__SI 0x007ffe00L
#define CG_GFXCLK_ON_OFF_RAMP__STEP_UNIT_MASK__SI 0x07800000L
#define CG_GFX_IDLE_THRESHOLDS__CG_GFX_IDLE_CLK_STOP_THRESHOLD_MASK__SI 0x0000ffffL
#define CG_GFX_IDLE_THRESHOLDS__CG_GFX_IDLE_PWR_OFF_THRESHOLD_MASK__SI 0xffff0000L
#define CG_IND_ADDR__CG_IND_ADDR_MASK__SI 0x0000ffffL
#define CG_IND_DATA__CG_IND_DATA_MASK__SI 0xffffffffL
#define CG_INTERRUPT_STATUS__ACTIVITY_TRIGGER_MASK 0x00000004L
#define CG_INTERRUPT_STATUS__ACTIVITY_TRIGGER_MASK_MASK 0x00000100L
#define CG_INTERRUPT_STATUS__CTXSW_TRIGGER_MASK 0x00000002L
#define CG_INTERRUPT_STATUS__CTXSW_TRIGGER_MASK_MASK 0x00000080L
#define CG_INTERRUPT_STATUS__RESERVED_0_MASK__CI__VI 0x00000010L
#define CG_INTERRUPT_STATUS__RESERVED_1_MASK__CI__VI 0x00000400L
#define CG_INTERRUPT_STATUS__SMC_MSG_INT_MASK 0x00001000L
#define CG_INTERRUPT_STATUS__SMC_MSG_MASK_MASK 0x00002000L
#define CG_INTERRUPT_STATUS__SRBM_TRIGGER_MASK_MASK 0x00004000L
#define CG_INTERRUPT_STATUS__STATIC_SCREEN_DETECTION_MASK 0x00000008L
#define CG_INTERRUPT_STATUS__STATIC_SCREEN_DETECTION_MASK_MASK 0x00000200L
#define CG_INTERRUPT_STATUS__THERMAL_TRIGGER_MASK 0x00000001L
#define CG_INTERRUPT_STATUS__THERMAL_TRIGGER_MASK_MASK 0x00000040L
#define CG_LCLK_CNTL__LCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_LCLK_CNTL__LCLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_LCLK_CNTL__LCLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_LCLK_CNTL__LCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_LCLK_STATUS__LCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_LCLK_STATUS__LCLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_MISC_REG_2__IH_MAX_CREDITS_MASK 0x0000001fL
#define CG_MISC_REG__CLK_OBSRV_SEL1_MASK 0x000000ffL
#define CG_MISC_REG__CLK_OBSRV_SEL2_MASK 0x0000ff00L
#define CG_MISC_REG__CLK_OBSRV_SEL_MODE_MASK__CI__VI 0x08000000L
#define CG_MISC_REG__SYNCHRONIZER_COUNTER_MASK 0xf0000000L
#define CG_MULT_THERMAL_CTRL__TEMP_SEL_MASK__SI__CI 0x0ff00000L
#define CG_MULT_THERMAL_CTRL__THERMAL_RANGE_RST_MASK__SI__CI 0x00000200L
#define CG_MULT_THERMAL_CTRL__TS_CLAMP_MASK__SI 0x00000100L
#define CG_MULT_THERMAL_CTRL__TS_FILTER_MASK__SI__CI 0x0000000fL
#define CG_MULT_THERMAL_CTRL__UNUSED_MASK__SI__CI 0x000000f0L
#define CG_MULT_THERMAL_STATUS__ASIC_MAX_TEMP_MASK__SI__CI 0x000001ffL
#define CG_MULT_THERMAL_STATUS__CTF_TEMP_MASK__SI__CI 0x0003fe00L
#define CG_PROG_CNTR_STATUS_REG__CYCLES_CNT_MASK__SI 0x00003fffL
#define CG_PROG_CNTR_STATUS_REG__TIMES_CNT_MASK__SI 0x3fffc000L
#define CG_PROG_CNTR__CNTR_EN_MASK__SI 0x00040000L
#define CG_PROG_CNTR__DPM_STATE_MASK__SI 0x03c00000L
#define CG_PROG_CNTR__PERIOD_CNT_MASK__SI 0x00003fffL
#define CG_PROG_CNTR__STATE_SELECT_MASK__SI 0x00380000L
#define CG_PROG_CNTR__UNIT_CNT_MASK__SI 0x0003c000L
#define CG_SAMCLK_CNTL__SAMCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_SAMCLK_CNTL__SAMCLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_SAMCLK_CNTL__SAMCLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_SAMCLK_CNTL__SAMCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_SAMCLK_OVERCLOCKING_ATTEMPTS__EVCLK_ATTEMPTS_MASK__CI__VI 0xffff0000L
#define CG_SAMCLK_OVERCLOCKING_ATTEMPTS__SAMCLK_ATTEMPTS_MASK__CI__VI 0x0000ffffL
#define CG_SAMCLK_STATUS__SAMCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_SAMCLK_STATUS__SAMCLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_SCLK_CNTL__SCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_SCLK_CNTL__SCLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_SCLK_CNTL__SCLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_SCLK_CNTL__SCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_SCLK_LCLK_OVERCLOCKING_ATTEMPTS__LCLK_ATTEMPTS_MASK__CI__VI 0xffff0000L
#define CG_SCLK_LCLK_OVERCLOCKING_ATTEMPTS__SCLK_ATTEMPTS_MASK__CI__VI 0x0000ffffL
#define CG_SCLK_STATUS__SCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000008L
#define CG_SCLK_STATUS__SCLK_FORCE_STATUS_MASK__CI__VI 0x00000002L
#define CG_SCLK_STATUS__SCLK_OVERCLK_DETECT_MASK__CI__VI 0x00000004L
#define CG_SCLK_STATUS__SCLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_IDLE_AUTOCLEAR_MASK__SI 0x00020000L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_IDLE_CLEAR_MASK__SI 0x00040000L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_IDLE_MASK__SI 0x00010000L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_OCP_AUTOCLEAR_MASK__SI 0x00000002L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_OCP_CLEAR_MASK__SI 0x00000004L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_OCP_MASK__SI 0x00000001L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_SS_AUTOCLEAR_MASK__SI 0x00000200L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_SS_CLEAR_MASK__SI 0x00000400L
#define CG_SPLL_AUTOSCALE_CNTL__AUTOSCALE_ON_SS_MASK__SI 0x00000100L
#define CG_SPLL_AUTOSCALE_STATUS__AUTOSCALE_ON_IDLE_ACTIVE_MASK__SI 0x00000004L
#define CG_SPLL_AUTOSCALE_STATUS__AUTOSCALE_ON_OCP_ACTIVE_MASK__SI 0x00000001L
#define CG_SPLL_AUTOSCALE_STATUS__AUTOSCALE_ON_SS_ACTIVE_MASK__SI 0x00000002L
#define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK 0x000001ffL
#define CG_SPLL_FUNC_CNTL_2__SCLK_MUX_UPDATE_MASK 0x04000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_BABY_STEP_CHG_MASK 0x02000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CLKF_UPDATE_MASK 0x10000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CLKR_UPDATE_MASK__SI__CI 0x20000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CTLREQ_CHG_MASK 0x00800000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_CTLREQ_MASK 0x00000800L
#define CG_SPLL_FUNC_CNTL_2__SPLL_RESET_CHG_MASK 0x01000000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_UNLOCK_CLEAR_MASK 0x08000000L
#define CG_SPLL_FUNC_CNTL_3__SPLL_DITHEN_MASK 0x10000000L
#define CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV_MASK 0x03ffffffL
#define CG_SPLL_FUNC_CNTL_4__BG_PDN_MASK__SI__CI 0x00400000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_FBCLK_SEL_MASK 0x01000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_ILOCK_MASK 0x00800000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_REG_BIAS_MASK__SI__CI 0x001c0000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_MASK 0x0c000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_EXT_MASK 0x70000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_VCTRLADC_EN_MASK 0x02000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_VTOI_BIAS_CNTL_MASK 0x80000000L
#define CG_SPLL_FUNC_CNTL_4__TEST_FRAC_BYPASS_MASK 0x00200000L
#define CG_SPLL_FUNC_CNTL_5__FAST_LOCK_CNTRL_MASK 0x000000c0L
#define CG_SPLL_FUNC_CNTL_5__FAST_LOCK_EN_MASK 0x00000100L
#define CG_SPLL_FUNC_CNTL_5__FBDIV_SSC_BYPASS_MASK 0x00000001L
#define CG_SPLL_FUNC_CNTL_5__PFD_RESET_CNTRL_MASK 0x0000000cL
#define CG_SPLL_FUNC_CNTL_5__RESET_ANTI_MUX_MASK 0x00000200L
#define CG_SPLL_FUNC_CNTL_5__RESET_TIMER_MASK 0x00000030L
#define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN_MASK 0x00000002L
#define CG_SPLL_FUNC_CNTL_5__SCLK_DFS_BYPASS_EN_MASK__CI 0x00000400L
#define CG_SPLL_FUNC_CNTL_6__SCLKMUX0_CLKOFF_CNT_MASK__CI__VI 0x000000ffL
#define CG_SPLL_FUNC_CNTL_6__SCLKMUX1_CLKOFF_CNT_MASK__CI__VI 0x0000ff00L
#define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_EN_MASK 0x00000008L
#define CG_SPLL_FUNC_CNTL__SPLL_DIVEN_MASK 0x00000004L
#define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x00000001L
#define CG_SPLL_FUNC_CNTL__SPLL_SLEEP_MASK__SI__CI 0x00000002L
#define CG_SPLL_SPREAD_SPECTRUM_2__CLKV_MASK 0x03ffffffL
#define CG_SPLL_SPREAD_SPECTRUM__BWADJ_MASK__SI__CI 0x0fff0000L
#define CG_SPLL_SPREAD_SPECTRUM__CLKS_MASK 0x0000fff0L
#define CG_SPLL_SPREAD_SPECTRUM__SPARE_MASK__SI__CI 0x0000000cL
#define CG_SPLL_SPREAD_SPECTRUM__SSEN_MASK 0x00000003L
#define CG_SPLL_STATUS__GPLL_OPWRGOOD_ISO_ENB_MASK__CI__VI 0x00400000L
#define CG_SPLL_STATUS__GPLL_OPWRGOOD_S_MASK__CI__VI 0x00200000L
#define CG_SPLL_STATUS__GPLL_OPWRGOOD_V_MASK__CI__VI 0x00100000L
#define CG_SPLL_STATUS__SPLL_BABYSTEP_DONE_MASK 0x00000008L
#define CG_SPLL_STATUS__SPLL_CHG_STATUS_MASK 0x00000002L
#define CG_SPLL_STATUS__SPLL_CLKF_ACK_MASK 0x00000100L
#define CG_SPLL_STATUS__SPLL_CLKPB_ACK_MASK 0x00000400L
#define CG_SPLL_STATUS__SPLL_CLKR_ACK_MASK__SI__CI 0x00000200L
#define CG_SPLL_STATUS__SPLL_CTLACK_MASK 0x00000001L
#define CG_SPLL_STATUS__SPLL_INTRESET_MASK 0x00000800L
#define CG_SPLL_STATUS__SPLL_OSPARE_MASK 0x000f0000L
#define CG_SPLL_STATUS__SPLL_STATE_MASK 0x00000070L
#define CG_SPLL_STATUS__SPLL_UNLOCK_MASK 0x00000004L
#define CG_SPLL_STATUS__SPLL_UNLOCK_STICKY_MASK 0x00000080L
#define CG_SPLL_STATUS__SPLL_VCTRLADC_MASK 0x0000f000L
#define CG_SPMICLK_CNTL__SPMICLK_DIVIDER_EN_MASK__CI__VI 0x00000008L
#define CG_SPMICLK_CNTL__SPMICLK_DIVIDER_MASK__CI__VI 0x00000007L
#define CG_STATIC_SCREEN_CTRL__ACP_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000080L
#define CG_STATIC_SCREEN_CTRL__AVP_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00002000L
#define CG_STATIC_SCREEN_CTRL__BIF_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_STATIC_SCREEN_CTRL__DC_AZ_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000800L
#define CG_STATIC_SCREEN_CTRL__DRM_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_STATIC_SCREEN_CTRL__GRBM_0_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00004000L
#define CG_STATIC_SCREEN_CTRL__GRBM_10_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x01000000L
#define CG_STATIC_SCREEN_CTRL__GRBM_11_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x02000000L
#define CG_STATIC_SCREEN_CTRL__GRBM_12_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x04000000L
#define CG_STATIC_SCREEN_CTRL__GRBM_13_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x08000000L
#define CG_STATIC_SCREEN_CTRL__GRBM_14_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x10000000L
#define CG_STATIC_SCREEN_CTRL__GRBM_15_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x20000000L
#define CG_STATIC_SCREEN_CTRL__GRBM_1_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00008000L
#define CG_STATIC_SCREEN_CTRL__GRBM_2_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00010000L
#define CG_STATIC_SCREEN_CTRL__GRBM_3_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00020000L
#define CG_STATIC_SCREEN_CTRL__GRBM_4_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00040000L
#define CG_STATIC_SCREEN_CTRL__GRBM_5_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00080000L
#define CG_STATIC_SCREEN_CTRL__GRBM_6_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00100000L
#define CG_STATIC_SCREEN_CTRL__GRBM_7_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00200000L
#define CG_STATIC_SCREEN_CTRL__GRBM_8_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00400000L
#define CG_STATIC_SCREEN_CTRL__GRBM_9_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00800000L
#define CG_STATIC_SCREEN_CTRL__HDP_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_STATIC_SCREEN_CTRL__IDCT_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000040L
#define CG_STATIC_SCREEN_CTRL__IH_SEM_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_STATIC_SCREEN_CTRL__PDMA_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_STATIC_SCREEN_CTRL__RLC_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x40000000L
#define CG_STATIC_SCREEN_CTRL__ROM_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_STATIC_SCREEN_CTRL__SAM_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00001000L
#define CG_STATIC_SCREEN_CTRL__SDMA_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000100L
#define CG_STATIC_SCREEN_CTRL__UVD_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000200L
#define CG_STATIC_SCREEN_CTRL__VCE_STATIC_SCREEN_VOTE_EN_MASK__CI__VI 0x00000400L
#define CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD_MASK 0x0000ffffL
#define CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD_UNIT_MASK 0x000f0000L
#define CG_SW_INT_CTXID__CTXID_MASK__SI 0x0fffffffL
#define CG_SW_INT__ID_MASK__SI 0x000000ffL
#define CG_SW_INT__VALID_MASK__SI 0x00000100L
#define CG_TACH_CTRL__EDGE_PER_REV_MASK__SI__CI 0x00000007L
#define CG_TACH_CTRL__TARGET_PERIOD_MASK__SI__CI 0xfffffff8L
#define CG_TACH_STATUS__TACH_PERIOD_MASK__SI__CI 0xffffffffL
#define CG_TARG_REF_CLK_CNTL__TARG_REF_CLK_DIVIDER_EN_MASK__CI__VI 0x00000008L
#define CG_TARG_REF_CLK_CNTL__TARG_REF_CLK_DIVIDER_MASK__CI__VI 0x00000007L
#define CG_THERMAL_CTRL__CTF_PAD_EN_MASK__SI__CI 0x04000000L
#define CG_THERMAL_CTRL__CTF_PAD_POLARITY_MASK__SI__CI 0x02000000L
#define CG_THERMAL_CTRL__DIG_THERM_DPM_MASK__SI__CI 0x003fc000L
#define CG_THERMAL_CTRL__DPM_EVENT_SRC_MASK__SI__CI 0x00000007L
#define CG_THERMAL_CTRL__RESERVED_MASK__SI__CI 0x01c00000L
#define CG_THERMAL_CTRL__SPARE_MASK__SI__CI 0x00003ff0L
#define CG_THERMAL_CTRL__THERM_INC_CLK_MASK__SI__CI 0x00000008L
#define CG_THERMAL_INT_CTRL__DIG_THERM_INTH_MASK__CI__VI 0x000000ffL
#define CG_THERMAL_INT_CTRL__DIG_THERM_INTL_MASK__CI__VI 0x0000ff00L
#define CG_THERMAL_INT_CTRL__GNB_TEMP_THRESHOLD_MASK__CI__VI 0x00ff0000L
#define CG_THERMAL_INT_CTRL__THERM_GNB_HW_ENA_MASK__CI__VI 0x10000000L
#define CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK__CI__VI 0x01000000L
#define CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK__CI__VI 0x02000000L
#define CG_THERMAL_INT_CTRL__THERM_TRIGGER_CNB_MASK_MASK__CI__VI 0x08000000L
#define CG_THERMAL_INT_CTRL__THERM_TRIGGER_MASK_MASK__CI__VI 0x04000000L
#define CG_THERMAL_INT_ENA__THERM_INTH_CLR_MASK__CI__VI 0x00000008L
#define CG_THERMAL_INT_ENA__THERM_INTH_SET_MASK__CI__VI 0x00000001L
#define CG_THERMAL_INT_ENA__THERM_INTL_CLR_MASK__CI__VI 0x00000010L
#define CG_THERMAL_INT_ENA__THERM_INTL_SET_MASK__CI__VI 0x00000002L
#define CG_THERMAL_INT_ENA__THERM_TRIGGER_CLR_MASK__CI__VI 0x00000020L
#define CG_THERMAL_INT_ENA__THERM_TRIGGER_SET_MASK__CI__VI 0x00000004L
#define CG_THERMAL_INT_STATUS__THERM_INTH_DETECT_MASK__CI__VI 0x00000001L
#define CG_THERMAL_INT_STATUS__THERM_INTL_DETECT_MASK__CI__VI 0x00000002L
#define CG_THERMAL_INT_STATUS__THERM_TRIGGER_CNB_DETECT_MASK__CI__VI 0x00000008L
#define CG_THERMAL_INT_STATUS__THERM_TRIGGER_DETECT_MASK__CI__VI 0x00000004L
#define CG_THERMAL_INT__CTF_DELAY_MASK__SI 0x30000000L
#define CG_THERMAL_INT__DIG_THERM_CTF_MASK__SI__CI 0x000000ffL
#define CG_THERMAL_INT__DIG_THERM_INTH_MASK__SI__CI 0x0000ff00L
#define CG_THERMAL_INT__DIG_THERM_INTL_MASK__SI__CI 0x00ff0000L
#define CG_THERMAL_INT__THERM_INT_MASK_MASK__SI__CI 0x0f000000L
#define CG_THERMAL_RANGE__ASIC_T_MAX_MASK__SI__CI 0x000001ffL
#define CG_THERMAL_RANGE__ASIC_T_MIN_MASK__SI__CI 0x01ff0000L
#define CG_THERMAL_STATUS__FDO_PWM_DUTY_MASK__SI__CI 0x0001fe00L
#define CG_THERMAL_STATUS__GEN_STATUS_MASK__SI__CI 0x003c0000L
#define CG_THERMAL_STATUS__SPARE_MASK__SI__CI 0x000001ffL
#define CG_THERMAL_STATUS__THERM_ALERT_MASK__SI__CI 0x00020000L
#define CG_TIMESTAMP_HIGH__CG_HIGH_MASK__SI 0xffffffffL
#define CG_TIMESTAMP_LOW__CG_LOW_MASK__SI 0xffffffffL
#define CG_ULV_CONTROL__BIF_ULV_VOTE_EN_MASK__SI 0x00000020L
#define CG_ULV_CONTROL__DRMDMA_ULV_VOTE_EN_MASK__SI 0x00001000L
#define CG_ULV_CONTROL__DRM_ULV_VOTE_EN_MASK__SI 0x00000400L
#define CG_ULV_CONTROL__FORCE_ULV_INTERRUPT_MASK 0x40000000L
#define CG_ULV_CONTROL__GFXCLK_GATING_STATUS_MASK__CI__VI 0x00400000L
#define CG_ULV_CONTROL__GFXCLK_RECHK_WAIT_MASK__CI__VI 0x1f000000L
#define CG_ULV_CONTROL__GFX_ULV_VOTE_EN_MASK__SI 0x00000010L
#define CG_ULV_CONTROL__HDP_ULV_VOTE_EN_MASK__SI 0x00000040L
#define CG_ULV_CONTROL__HW_ULV_DETECT_MASK 0x00800000L
#define CG_ULV_CONTROL__IDCT_ULV_VOTE_EN_MASK__SI 0x00000800L
#define CG_ULV_CONTROL__IH_SEM_ULV_VOTE_EN_MASK__SI 0x00000100L
#define CG_ULV_CONTROL__INHIBIT_GFXCLK_STATUS_MASK__CI__VI 0x00200000L
#define CG_ULV_CONTROL__PDMA_ULV_VOTE_EN_MASK__SI 0x00000200L
#define CG_ULV_CONTROL__ROM_ULV_VOTE_EN_MASK__SI 0x00000080L
#define CG_ULV_CONTROL__SMC_ULV_STATE_MASK 0x80000000L
#define CG_ULV_CONTROL__ULV_EN_MASK 0x00000001L
#define CG_ULV_CONTROL__UVD_ULV_VOTE_EN_MASK__SI 0x00002000L
#define CG_ULV_CONTROL__VCE_ULV_VOTE_EN_MASK__SI 0x00004000L
#define CG_ULV_PARAMETER__ULV_THRESHOLD_MASK 0x0000ffffL
#define CG_ULV_PARAMETER__ULV_THRESHOLD_UNIT_MASK 0x000f0000L
#define CG_ULV_VOTING__ACP_ULV_VOTE_EN_MASK__CI 0x00000080L
#define CG_ULV_VOTING__AVP_ULV_VOTE_EN_MASK__CI 0x00002000L
#define CG_ULV_VOTING__BIF_ULV_VOTE_EN_MASK__CI__VI 0x00000001L
#define CG_ULV_VOTING__DC_AZ_ULV_VOTE_EN_MASK__CI 0x00000800L
#define CG_ULV_VOTING__DRM_ULV_VOTE_EN_MASK__CI__VI 0x00000020L
#define CG_ULV_VOTING__GRBM_0_ULV_VOTE_EN_MASK__CI 0x00004000L
#define CG_ULV_VOTING__GRBM_10_ULV_VOTE_EN_MASK__CI 0x01000000L
#define CG_ULV_VOTING__GRBM_11_ULV_VOTE_EN_MASK__CI 0x02000000L
#define CG_ULV_VOTING__GRBM_12_ULV_VOTE_EN_MASK__CI 0x04000000L
#define CG_ULV_VOTING__GRBM_13_ULV_VOTE_EN_MASK__CI 0x08000000L
#define CG_ULV_VOTING__GRBM_14_ULV_VOTE_EN_MASK__CI 0x10000000L
#define CG_ULV_VOTING__GRBM_15_ULV_VOTE_EN_MASK__CI 0x20000000L
#define CG_ULV_VOTING__GRBM_1_ULV_VOTE_EN_MASK__CI 0x00008000L
#define CG_ULV_VOTING__GRBM_2_ULV_VOTE_EN_MASK__CI 0x00010000L
#define CG_ULV_VOTING__GRBM_3_ULV_VOTE_EN_MASK__CI 0x00020000L
#define CG_ULV_VOTING__GRBM_4_ULV_VOTE_EN_MASK__CI 0x00040000L
#define CG_ULV_VOTING__GRBM_5_ULV_VOTE_EN_MASK__CI 0x00080000L
#define CG_ULV_VOTING__GRBM_6_ULV_VOTE_EN_MASK__CI 0x00100000L
#define CG_ULV_VOTING__GRBM_7_ULV_VOTE_EN_MASK__CI 0x00200000L
#define CG_ULV_VOTING__GRBM_8_ULV_VOTE_EN_MASK__CI 0x00400000L
#define CG_ULV_VOTING__GRBM_9_ULV_VOTE_EN_MASK__CI 0x00800000L
#define CG_ULV_VOTING__HDP_ULV_VOTE_EN_MASK__CI__VI 0x00000002L
#define CG_ULV_VOTING__IDCT_ULV_VOTE_EN_MASK__CI 0x00000040L
#define CG_ULV_VOTING__IH_SEM_ULV_VOTE_EN_MASK__CI__VI 0x00000008L
#define CG_ULV_VOTING__PDMA_ULV_VOTE_EN_MASK__CI__VI 0x00000010L
#define CG_ULV_VOTING__RLC_ULV_VOTE_EN_MASK__CI 0x40000000L
#define CG_ULV_VOTING__ROM_ULV_VOTE_EN_MASK__CI__VI 0x00000004L
#define CG_ULV_VOTING__SAM_ULV_VOTE_EN_MASK__CI 0x00001000L
#define CG_ULV_VOTING__SDMA_ULV_VOTE_EN_MASK__CI 0x00000100L
#define CG_ULV_VOTING__UVD_ULV_VOTE_EN_MASK__CI 0x00000200L
#define CG_ULV_VOTING__VCE_ULV_VOTE_EN_MASK__CI 0x00000400L
#define CG_UPLL_FUNC_CNTL_2__DCLK_SRC_SEL_MASK__SI 0x3e000000L
#define CG_UPLL_FUNC_CNTL_2__UPLL_ENSAT_MASK__SI 0x00080000L
#define CG_UPLL_FUNC_CNTL_2__UPLL_FASTEN_MASK__SI 0x00040000L
#define CG_UPLL_FUNC_CNTL_2__UPLL_LEGACY_PDIV_MASK__SI 0x00020000L
#define CG_UPLL_FUNC_CNTL_2__UPLL_PDIV_A_MASK__SI 0x0000007fL
#define CG_UPLL_FUNC_CNTL_2__UPLL_PDIV_B_MASK__SI 0x00007f00L
#define CG_UPLL_FUNC_CNTL_2__UPLL_TEST_MASK__SI 0x40000000L
#define CG_UPLL_FUNC_CNTL_2__UPLL_UNLOCK_CLEAR_MASK__SI 0x80000000L
#define CG_UPLL_FUNC_CNTL_2__VCLK_SRC_SEL_MASK__SI 0x01f00000L
#define CG_UPLL_FUNC_CNTL_3__UPLL_DITHEN_MASK__SI 0x10000000L
#define CG_UPLL_FUNC_CNTL_3__UPLL_FB_DIV_MASK__SI 0x03ffffffL
#define CG_UPLL_FUNC_CNTL_4__BG_PDN_MASK__SI 0x00400000L
#define CG_UPLL_FUNC_CNTL_4__TEST_FRAC_BYPASS_MASK__SI 0x00200000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_FBCLK_SEL_MASK__SI 0x01000000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_ILOCK_MASK__SI 0x00800000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_REG_BIAS_MASK__SI 0x001c0000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_SCLK_EN_MASK__SI 0x000000c0L
#define CG_UPLL_FUNC_CNTL_4__UPLL_SCLK_EXT_MASK__SI 0x0c000000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_SCLK_EXT_SEL_MASK__SI 0x00000030L
#define CG_UPLL_FUNC_CNTL_4__UPLL_SCLK_TEST_SEL_MASK__SI 0x00000007L
#define CG_UPLL_FUNC_CNTL_4__UPLL_SPARE_EXT_MASK__SI 0x70000000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_SPARE_MASK__SI 0x0003ff00L
#define CG_UPLL_FUNC_CNTL_4__UPLL_VCTRLADC_EN_MASK__SI 0x02000000L
#define CG_UPLL_FUNC_CNTL_4__UPLL_VTOI_BIAS_CNTL_MASK__SI 0x80000000L
#define CG_UPLL_FUNC_CNTL_5__FAST_LOCK_CNTRL_MASK__SI 0x000000c0L
#define CG_UPLL_FUNC_CNTL_5__FAST_LOCK_EN_MASK__SI 0x00000100L
#define CG_UPLL_FUNC_CNTL_5__FBDIV_SSC_BYPASS_MASK__SI 0x00000001L
#define CG_UPLL_FUNC_CNTL_5__PFD_RESET_CNTRL_MASK__SI 0x0000000cL
#define CG_UPLL_FUNC_CNTL_5__RESET_ANTI_MUX_MASK__SI 0x00000200L
#define CG_UPLL_FUNC_CNTL_5__RESET_TIMER_MASK__SI 0x00000030L
#define CG_UPLL_FUNC_CNTL_5__RISEFBVCO_EN_MASK__SI 0x00000002L
#define CG_UPLL_FUNC_CNTL__UPLL_BYPASS_EN_MASK__SI 0x00000004L
#define CG_UPLL_FUNC_CNTL__UPLL_CLKF_UPDATE_MASK__SI 0x00000040L
#define CG_UPLL_FUNC_CNTL__UPLL_CLKR_UPDATE_MASK__SI 0x00000080L
#define CG_UPLL_FUNC_CNTL__UPLL_CTLACK2_MASK__SI 0x80000000L
#define CG_UPLL_FUNC_CNTL__UPLL_CTLACK_MASK__SI 0x40000000L
#define CG_UPLL_FUNC_CNTL__UPLL_CTLREQ_MASK__SI 0x00000008L
#define CG_UPLL_FUNC_CNTL__UPLL_REFCLK_SEL_MASK__SI 0x00000030L
#define CG_UPLL_FUNC_CNTL__UPLL_REF_DIV_MASK__SI 0x003f0000L
#define CG_UPLL_FUNC_CNTL__UPLL_RESET_EN_MASK__SI 0x00000100L
#define CG_UPLL_FUNC_CNTL__UPLL_RESET_MASK__SI 0x00000001L
#define CG_UPLL_FUNC_CNTL__UPLL_SLEEP_MASK__SI 0x00000002L
#define CG_UPLL_FUNC_CNTL__UPLL_VCO_MODE_MASK__SI 0x00000600L
#define CG_UPLL_SPREAD_SPECTRUM_2__CLKV_MASK__SI 0x03ffffffL
#define CG_UPLL_SPREAD_SPECTRUM__BWADJ_MASK__SI 0x0fff0000L
#define CG_UPLL_SPREAD_SPECTRUM__CLKS_MASK__SI 0x0000fff0L
#define CG_UPLL_SPREAD_SPECTRUM__SPARE_MASK__SI 0x0000000cL
#define CG_UPLL_SPREAD_SPECTRUM__SSEN_MASK__SI 0x00000003L
#define CG_UPLL_STATUS__UPLL_CLKF_ACK_MASK__SI 0x00000004L
#define CG_UPLL_STATUS__UPLL_CLKR_ACK_MASK__SI 0x00000008L
#define CG_UPLL_STATUS__UPLL_CTLACK_A_MASK__SI 0x00000001L
#define CG_UPLL_STATUS__UPLL_CTLACK_B_MASK__SI 0x00000002L
#define CG_UPLL_STATUS__UPLL_INTRESET_MASK__SI 0x00001000L
#define CG_UPLL_STATUS__UPLL_OSPARE_MASK__SI 0x00000f00L
#define CG_UPLL_STATUS__UPLL_UNLOCK_MASK__SI 0x00010000L
#define CG_UPLL_STATUS__UPLL_UNLOCK_STICKY_MASK__SI 0x00020000L
#define CG_UPLL_STATUS__UPLL_VCTRLADC_MASK__SI 0x000000f0L
#define CG_VCEPLL_FUNC_CNTL_2__ECCLK_SRC_SEL_MASK__SI 0x3e000000L
#define CG_VCEPLL_FUNC_CNTL_2__EVCLK_SRC_SEL_MASK__SI 0x01f00000L
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_ENSAT_MASK__SI 0x00080000L
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_FASTEN_MASK__SI 0x00040000L
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_LEGACY_PDIV_MASK__SI 0x00020000L
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_PDIV_A_MASK__SI 0x0000007fL
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_PDIV_B_MASK__SI 0x00007f00L
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_TEST_MASK__SI 0x40000000L
#define CG_VCEPLL_FUNC_CNTL_2__VCEPLL_UNLOCK_CLEAR_MASK__SI 0x80000000L
#define CG_VCEPLL_FUNC_CNTL_3__VCEPLL_DITHEN_MASK__SI 0x10000000L
#define CG_VCEPLL_FUNC_CNTL_3__VCEPLL_FB_DIV_MASK__SI 0x03ffffffL
#define CG_VCEPLL_FUNC_CNTL_4__BG_PDN_MASK__SI 0x00400000L
#define CG_VCEPLL_FUNC_CNTL_4__TEST_FRAC_BYPASS_MASK__SI 0x00200000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_FBCLK_SEL_MASK__SI 0x01000000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_ILOCK_MASK__SI 0x00800000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_REG_BIAS_MASK__SI 0x001c0000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_SCLK_EN_MASK__SI 0x000000c0L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_SCLK_EXT_MASK__SI 0x0c000000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_SCLK_EXT_SEL_MASK__SI 0x00000030L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_SCLK_TEST_SEL_MASK__SI 0x00000007L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_SPARE_EXT_MASK__SI 0x70000000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_SPARE_MASK__SI 0x0003ff00L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_VCTRLADC_EN_MASK__SI 0x02000000L
#define CG_VCEPLL_FUNC_CNTL_4__VCEPLL_VTOI_BIAS_CNTL_MASK__SI 0x80000000L
#define CG_VCEPLL_FUNC_CNTL_5__FAST_LOCK_CNTRL_MASK__SI 0x000000c0L
#define CG_VCEPLL_FUNC_CNTL_5__FAST_LOCK_EN_MASK__SI 0x00000100L
#define CG_VCEPLL_FUNC_CNTL_5__FBDIV_SSC_BYPASS_MASK__SI 0x00000001L
#define CG_VCEPLL_FUNC_CNTL_5__PFD_RESET_CNTRL_MASK__SI 0x0000000cL
#define CG_VCEPLL_FUNC_CNTL_5__RESET_ANTI_MUX_MASK__SI 0x00000200L
#define CG_VCEPLL_FUNC_CNTL_5__RESET_TIMER_MASK__SI 0x00000030L
#define CG_VCEPLL_FUNC_CNTL_5__RISEFBVCO_EN_MASK__SI 0x00000002L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_BYPASS_EN_MASK__SI 0x00000004L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_CLKF_UPDATE_MASK__SI 0x00000040L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_CLKR_UPDATE_MASK__SI 0x00000080L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_CTLACK2_MASK__SI 0x80000000L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_CTLACK_MASK__SI 0x40000000L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_CTLREQ_MASK__SI 0x00000008L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_REFCLK_SEL_MASK__SI 0x00000030L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_REF_DIV_MASK__SI 0x003f0000L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_RESET_EN_MASK__SI 0x00000100L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_RESET_MASK__SI 0x00000001L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_SLEEP_MASK__SI 0x00000002L
#define CG_VCEPLL_FUNC_CNTL__VCEPLL_VCO_MODE_MASK__SI 0x00000600L
#define CG_VCEPLL_SPREAD_SPECTRUM_2__CLKV_MASK__SI 0x03ffffffL
#define CG_VCEPLL_SPREAD_SPECTRUM__BWADJ_MASK__SI 0x0fff0000L
#define CG_VCEPLL_SPREAD_SPECTRUM__CLKS_MASK__SI 0x0000fff0L
#define CG_VCEPLL_SPREAD_SPECTRUM__SPARE_MASK__SI 0x0000000cL
#define CG_VCEPLL_SPREAD_SPECTRUM__SSEN_MASK__SI 0x00000003L
#define CG_VCEPLL_STATUS__VCEPLL_CLKF_ACK_MASK__SI 0x00000004L
#define CG_VCEPLL_STATUS__VCEPLL_CLKR_ACK_MASK__SI 0x00000008L
#define CG_VCEPLL_STATUS__VCEPLL_CTLACK_A_MASK__SI 0x00000001L
#define CG_VCEPLL_STATUS__VCEPLL_CTLACK_B_MASK__SI 0x00000002L
#define CG_VCEPLL_STATUS__VCEPLL_INTRESET_MASK__SI 0x00001000L
#define CG_VCEPLL_STATUS__VCEPLL_OSPARE_MASK__SI 0x00000f00L
#define CG_VCEPLL_STATUS__VCEPLL_UNLOCK_MASK__SI 0x00010000L
#define CG_VCEPLL_STATUS__VCEPLL_UNLOCK_STICKY_MASK__SI 0x00020000L
#define CG_VCEPLL_STATUS__VCEPLL_VCTRLADC_MASK__SI 0x000000f0L
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_DIVIDER_MASK__CI__VI 0x0001fc00L
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_EN_MASK__CI__VI 0x00000100L
#define CG_VCLK_CNTL__VCLK_DIR_CNTL_TOG_MASK__CI__VI 0x00000200L
#define CG_VCLK_CNTL__VCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define CG_VCLK_DCLK_OVERCLOCKING_ATTEMPTS__DCLK_ATTEMPTS_MASK__CI__VI 0xffff0000L
#define CG_VCLK_DCLK_OVERCLOCKING_ATTEMPTS__VCLK_ATTEMPTS_MASK__CI__VI 0x0000ffffL
#define CG_VCLK_STATUS__VCLK_DIR_CNTL_DONETOG_MASK__CI__VI 0x00000002L
#define CG_VCLK_STATUS__VCLK_STATUS_MASK__CI__VI 0x00000001L
#define CG_WRM_RST_CNTL__CNT_MASK__CI__VI 0x00000fffL
#define CHROMA_BOT_ADDR__UV_BOT_BASE_MASK__SI 0xffffffffL
#define CHROMA_TOP_ADDR__UV_TOP_BASE_MASK__SI 0xffffffffL
#define CHUB_ATC_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define CHUB_ATC_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define CHUB_ATC_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define CHUB_ATC_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define CHUB_ATC_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define CHUB_ATC_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define CHUB_ATC_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define CHUB_ATC_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define CHUB_ATC_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define CHUB_ATC_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define CLIENT0_BM__RESERVED_MASK 0xffffffffL
#define CLIENT0_CD0__RESERVED_MASK 0xffffffffL
#define CLIENT0_CD1__RESERVED_MASK 0xffffffffL
#define CLIENT0_CD2__RESERVED_MASK 0xffffffffL
#define CLIENT0_CD3__RESERVED_MASK 0xffffffffL
#define CLIENT0_CK0__RESERVED_MASK 0xffffffffL
#define CLIENT0_CK1__RESERVED_MASK 0xffffffffL
#define CLIENT0_CK2__RESERVED_MASK 0xffffffffL
#define CLIENT0_CK3__RESERVED_MASK 0xffffffffL
#define CLIENT0_K0__RESERVED_MASK 0xffffffffL
#define CLIENT0_K1__RESERVED_MASK 0xffffffffL
#define CLIENT0_K2__RESERVED_MASK 0xffffffffL
#define CLIENT0_K3__RESERVED_MASK 0xffffffffL
#define CLIENT0_OFFSET__RESERVED_MASK 0xffffffffL
#define CLIENT0_STATUS__RESERVED_MASK 0xffffffffL
#define CLIENT1_BM__RESERVED_MASK 0xffffffffL
#define CLIENT1_CD0__RESERVED_MASK 0xffffffffL
#define CLIENT1_CD1__RESERVED_MASK 0xffffffffL
#define CLIENT1_CD2__RESERVED_MASK 0xffffffffL
#define CLIENT1_CD3__RESERVED_MASK 0xffffffffL
#define CLIENT1_CK0__RESERVED_MASK 0xffffffffL
#define CLIENT1_CK1__RESERVED_MASK 0xffffffffL
#define CLIENT1_CK2__RESERVED_MASK 0xffffffffL
#define CLIENT1_CK3__RESERVED_MASK 0xffffffffL
#define CLIENT1_K0__RESERVED_MASK 0xffffffffL
#define CLIENT1_K1__RESERVED_MASK 0xffffffffL
#define CLIENT1_K2__RESERVED_MASK 0xffffffffL
#define CLIENT1_K3__RESERVED_MASK 0xffffffffL
#define CLIENT1_OFFSET__RESERVED_MASK 0xffffffffL
#define CLIENT1_PORT_STATUS__RESERVED_MASK 0xffffffffL
#define CLIENT2_BM__RESERVED_MASK 0xffffffffL
#define CLIENT2_CD0__RESERVED_MASK 0xffffffffL
#define CLIENT2_CD1__RESERVED_MASK 0xffffffffL
#define CLIENT2_CD2__RESERVED_MASK 0xffffffffL
#define CLIENT2_CD3__RESERVED_MASK 0xffffffffL
#define CLIENT2_CK0__RESERVED_MASK 0xffffffffL
#define CLIENT2_CK1__RESERVED_MASK 0xffffffffL
#define CLIENT2_CK2__RESERVED_MASK 0xffffffffL
#define CLIENT2_CK3__RESERVED_MASK 0xffffffffL
#define CLIENT2_K0__RESERVED_MASK 0xffffffffL
#define CLIENT2_K1__RESERVED_MASK 0xffffffffL
#define CLIENT2_K2__RESERVED_MASK 0xffffffffL
#define CLIENT2_K3__RESERVED_MASK 0xffffffffL
#define CLIENT2_OFFSET__RESERVED_MASK 0xffffffffL
#define CLIENT2_STATUS__RESERVED_MASK 0xffffffffL
#define CLIPPER_DEBUG_REG00__ALWAYS_ZERO_MASK 0x000000ffL
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_empty_MASK 0x08000000L
#define CLIPPER_DEBUG_REG00__ccgen_to_clipcc_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG00__clip_ga_bc_fifo_write_MASK 0x00000100L
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_full_MASK 0x00001000L
#define CLIPPER_DEBUG_REG00__clip_to_ga_fifo_write_MASK 0x00000800L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_empty_MASK 0x00008000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_full_MASK 0x00010000L
#define CLIPPER_DEBUG_REG00__clip_to_outsm_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG00__clipcode_fifo_fifo_empty_MASK 0x00200000L
#define CLIPPER_DEBUG_REG00__clipcode_fifo_full_MASK 0x00400000L
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_empty_MASK 0x00002000L
#define CLIPPER_DEBUG_REG00__primic_to_clprim_fifo_full_MASK 0x00004000L
#define CLIPPER_DEBUG_REG00__su_clip_baryc_free_MASK 0x00000600L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_empty_MASK 0x00020000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_full_MASK 0x00040000L
#define CLIPPER_DEBUG_REG00__vgt_to_clipp_fifo_write_MASK 0x80000000L
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_empty_MASK 0x00080000L
#define CLIPPER_DEBUG_REG00__vgt_to_clips_fifo_full_MASK 0x00100000L
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_empty_MASK 0x00800000L
#define CLIPPER_DEBUG_REG00__vte_out_clip_fifo_fifo_full_MASK 0x01000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_empty_MASK 0x02000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_full_MASK 0x04000000L
#define CLIPPER_DEBUG_REG00__vte_out_orig_fifo_fifo_write_MASK 0x40000000L
#define CLIPPER_DEBUG_REG01__ALWAYS_ZERO_MASK 0x000000ffL
#define CLIPPER_DEBUG_REG01__clip_extra_bc_valid_MASK 0x00000700L
#define CLIPPER_DEBUG_REG01__clip_ga_bc_fifo_write_MASK 0x10000000L
#define CLIPPER_DEBUG_REG01__clip_to_ga_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_deallocate_slot_MASK 0x000e0000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_null_primitive_MASK 0x00100000L
#define CLIPPER_DEBUG_REG01__clip_to_outsm_vertex_deallocate_MASK 0x0001c000L
#define CLIPPER_DEBUG_REG01__clip_vert_vte_valid_MASK 0x00003800L
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_fifo_fifo_empty_MASK 0x80000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_extra_bc_valid_MASK 0x01000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vertex_store_indx_MASK 0x0c000000L
#define CLIPPER_DEBUG_REG01__vte_out_clip_rd_vte_naninf_kill_MASK 0x02000000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_0_MASK 0x00800000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_1_MASK 0x00400000L
#define CLIPPER_DEBUG_REG01__vte_positions_vte_clip_vte_naninf_kill_2_MASK 0x00200000L
#define CLIPPER_DEBUG_REG02__clip_extra_bc_valid_MASK 0x00000007L
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_full_MASK 0x04000000L
#define CLIPPER_DEBUG_REG02__clip_ga_bc_fifo_write_MASK 0x10000000L
#define CLIPPER_DEBUG_REG02__clip_to_clipga_extra_bc_coords_MASK 0x00100000L
#define CLIPPER_DEBUG_REG02__clip_to_clipga_vte_naninf_kill_MASK 0x00200000L
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_full_MASK 0x08000000L
#define CLIPPER_DEBUG_REG02__clip_to_ga_fifo_write_MASK 0x20000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clip_seq_indx_MASK 0x000000c0L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_clipped_prim_MASK 0x01000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_end_of_packet_MASK 0x00400000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_fifo_empty_MASK 0x80000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_first_prim_of_slot_MASK 0x00800000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_null_primitive_MASK 0x02000000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_0_MASK 0x000f0000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_1_MASK 0x0000f000L
#define CLIPPER_DEBUG_REG02__clip_to_outsm_vertex_store_indx_2_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG02__clip_vert_vte_valid_MASK 0x00000038L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG03__clipsm0_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG04__clipsm0_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG05__clipsm1_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG06__clipsm1_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG07__clipsm2_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG08__clipsm2_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_code_or_MASK 0x00003fffL
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_clip_primitive_MASK 0x00800000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_deallocate_slot_MASK 0x07000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_end_of_packet_MASK 0x10000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_event_id_MASK 0x000fc000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_first_prim_of_slot_MASK 0x08000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG09__clipsm3_clprim_to_clip_state_var_indx_MASK 0x00700000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_event_MASK 0x20000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_null_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_param_cache_indx_0_MASK 0x000007feL
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_0_MASK 0x1f800000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_1_MASK 0x007e0000L
#define CLIPPER_DEBUG_REG10__clipsm3_clprim_to_clip_vertex_store_indx_2_MASK 0x0001f800L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_primitive_MASK 0x00000080L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00f00000L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_event_MASK 0x00000008L
#define CLIPPER_DEBUG_REG11__clipsm0_clip_to_clipga_prim_valid_MASK 0x08000000L
#define CLIPPER_DEBUG_REG11__clipsm0_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x80000000L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_primitive_MASK 0x00000040L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_clip_to_outsm_cnt_MASK 0x000f0000L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_event_MASK 0x00000004L
#define CLIPPER_DEBUG_REG11__clipsm1_clip_to_clipga_prim_valid_MASK 0x04000000L
#define CLIPPER_DEBUG_REG11__clipsm1_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x40000000L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_primitive_MASK 0x00000020L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_clip_to_outsm_cnt_MASK 0x0000f000L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_event_MASK 0x00000002L
#define CLIPPER_DEBUG_REG11__clipsm2_clip_to_clipga_prim_valid_MASK 0x02000000L
#define CLIPPER_DEBUG_REG11__clipsm2_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x20000000L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_primitive_MASK 0x00000010L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_clip_to_outsm_cnt_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_event_MASK 0x00000001L
#define CLIPPER_DEBUG_REG11__clipsm3_clip_to_clipga_prim_valid_MASK 0x01000000L
#define CLIPPER_DEBUG_REG11__clipsm3_inc_clip_to_clipga_clip_to_outsm_cnt_MASK 0x10000000L
#define CLIPPER_DEBUG_REG12__ALWAYS_ZERO_MASK 0x000000ffL
#define CLIPPER_DEBUG_REG12__clip_priority_available_clip_verts_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG12__clip_priority_available_vte_out_clip_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_load_MASK 0x00c00000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_out_MASK 0x000c0000L
#define CLIPPER_DEBUG_REG12__clip_priority_seq_indx_vert_MASK 0x00300000L
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_clip_primitive_MASK 0x40000000L
#define CLIPPER_DEBUG_REG12__clipsm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_clip_primitive_MASK 0x10000000L
#define CLIPPER_DEBUG_REG12__clipsm1_clprim_to_clip_prim_valid_MASK 0x20000000L
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_clip_primitive_MASK 0x04000000L
#define CLIPPER_DEBUG_REG12__clipsm2_clprim_to_clip_prim_valid_MASK 0x08000000L
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_clip_primitive_MASK 0x01000000L
#define CLIPPER_DEBUG_REG12__clipsm3_clprim_to_clip_prim_valid_MASK 0x02000000L
#define CLIPPER_DEBUG_REG13__ccgen_to_clipcc_fifo_empty_MASK 0x00010000L
#define CLIPPER_DEBUG_REG13__clip_priority_seq_indx_out_cnt_MASK 0x001e0000L
#define CLIPPER_DEBUG_REG13__clipcc_vertex_store_indx_MASK 0x00003000L
#define CLIPPER_DEBUG_REG13__clipcode_fifo_fifo_empty_MASK 0x00008000L
#define CLIPPER_DEBUG_REG13__clprim_clip_primitive_MASK 0x00000020L
#define CLIPPER_DEBUG_REG13__clprim_cull_primitive_MASK 0x00000040L
#define CLIPPER_DEBUG_REG13__clprim_in_back_state_var_indx_MASK 0x00000007L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_advanceread_MASK 0x40000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_contents_MASK 0x1f000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_full_MASK 0x20000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_fifo_write_MASK 0x80000000L
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_clipsm_wait_MASK 0x00800000L
#define CLIPPER_DEBUG_REG13__outsm_clr_rd_orig_vertices_MASK 0x00600000L
#define CLIPPER_DEBUG_REG13__point_clip_candidate_MASK 0x00000008L
#define CLIPPER_DEBUG_REG13__prim_back_valid_MASK 0x00000080L
#define CLIPPER_DEBUG_REG13__prim_nan_kill_MASK 0x00000010L
#define CLIPPER_DEBUG_REG13__vertval_bits_vertex_cc_next_valid_MASK 0x00000f00L
#define CLIPPER_DEBUG_REG13__vte_out_orig_fifo_fifo_empty_MASK 0x00004000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_deallocate_slot_MASK 0x00e00000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_end_of_packet_MASK 0x00080000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_MASK 0x40000000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_event_id_MASK 0x3f000000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_first_prim_of_slot_MASK 0x00100000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_0_MASK 0x0003f000L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_1_MASK 0x00000fc0L
#define CLIPPER_DEBUG_REG14__clprim_in_back_vertex_store_indx_2_MASK 0x0000003fL
#define CLIPPER_DEBUG_REG14__outputclprimtoclip_null_primitive_MASK 0x00040000L
#define CLIPPER_DEBUG_REG14__prim_back_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_0_MASK 0x7c000000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_1_MASK 0x03e00000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_fifo_vertex_store_indx_2_MASK 0x001f0000L
#define CLIPPER_DEBUG_REG15__primic_to_clprim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG15__vertval_bits_vertex_vertex_store_msb_MASK 0x0000ffffL
#define CLIPPER_DEBUG_REG16__sm0_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG16__sm0_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG16__sm0_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG16__sm0_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG16__sm0_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG16__sm0_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG16__sm0_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG16__sm0_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG16__sm0_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG16__sm0_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG16__sm0_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG17__sm1_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG17__sm1_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG17__sm1_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG17__sm1_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG17__sm1_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG17__sm1_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG17__sm1_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG17__sm1_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG17__sm1_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG17__sm1_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG17__sm1_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG18__sm2_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG18__sm2_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG18__sm2_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG18__sm2_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG18__sm2_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG18__sm2_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG18__sm2_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG18__sm2_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG18__sm2_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG18__sm2_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG18__sm2_vertex_clip_cnt_MASK 0x0003e000L
#define CLIPPER_DEBUG_REG19__sm3_clip_to_clipga_clip_to_outsm_cnt_eq0_MASK 0x08000000L
#define CLIPPER_DEBUG_REG19__sm3_clip_to_outsm_fifo_full_MASK 0x10000000L
#define CLIPPER_DEBUG_REG19__sm3_clip_vert_cnt_MASK 0x00001f00L
#define CLIPPER_DEBUG_REG19__sm3_clprim_to_clip_prim_valid_MASK 0x80000000L
#define CLIPPER_DEBUG_REG19__sm3_current_state_MASK 0x07f00000L
#define CLIPPER_DEBUG_REG19__sm3_highest_priority_seq_MASK 0x20000000L
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_0_MASK 0x00080000L
#define CLIPPER_DEBUG_REG19__sm3_inv_to_clip_data_valid_1_MASK 0x00040000L
#define CLIPPER_DEBUG_REG19__sm3_outputcliptoclipga_0_MASK 0x40000000L
#define CLIPPER_DEBUG_REG19__sm3_prim_end_state_MASK 0x0000007fL
#define CLIPPER_DEBUG_REG19__sm3_ps_expand_MASK 0x00000080L
#define CLIPPER_DEBUG_REG19__sm3_vertex_clip_cnt_MASK 0x0003e000L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_A_MASK__CI__VI 0x00000001L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_MODE_MASK__CI__VI 0x00000004L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SEL_MASK__CI__VI 0x00000002L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SLEWN_MASK__CI__VI 0x00000200L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN0_MASK__CI__VI 0x00000020L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN1_MASK__CI__VI 0x00000040L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN2_MASK__CI__VI 0x00000080L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SN3_MASK__CI__VI 0x00000100L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_SPARE_MASK__CI__VI 0x00000018L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_WAKE_MASK__CI__VI 0x00000400L
#define CLOCK_POWER_CONTROL_5__Nb_Load_Line_Trim_MASK__CI__VI 0x0000001cL
#define CLOCK_POWER_CONTROL_5__Nb_Offset_Trim_MASK__CI__VI 0x00000003L
#define CLOCK_POWER_CONTROL_5__Nb_Psi1_MASK__CI__VI 0x00000020L
#define CLOCK_POWER_CONTROL_5__Nb_Tfn_MASK__CI__VI 0x00000040L
#define CLOCK_POWER_CONTROL_5__RESERVED_MASK__CI__VI 0xffffff80L
#define CMON_REGION_LOWER__CMON_REGION_31_0_MASK__SI__CI 0xffffffffL
#define CMON_REGION_UPPER__CMON_REGION_40_32_MASK__SI__CI 0x000001ffL
#define CMON_REG__ADC_DOUT_MASK__SI 0x3ff00000L
#define CMON_REG__ADC_MAX_MASK__SI 0x000003ffL
#define CMON_REG__ADC_MIN_MASK__SI 0x000ffc00L
#define CM_ARB_READ_CTL__ARB_TYPE_MASK__SI 0x00000001L
#define CM_ARB_READ_CTL__MAX_REQ_MASK__SI 0x00000600L
#define CM_ARB_READ_CTL__PRIORITY_ONE_MASK__SI 0x00000018L
#define CM_ARB_READ_CTL__PRIORITY_THREE_MASK__SI 0x00000180L
#define CM_ARB_READ_CTL__PRIORITY_TWO_MASK__SI 0x00000060L
#define CM_ARB_READ_CTL__PRIORITY_ZERO_MASK__SI 0x00000006L
#define CM_ARB_WRITE_CTL__ARB_TYPE_MASK__SI 0x00000001L
#define CM_ARB_WRITE_CTL__PRIORITY_ONE_MASK__SI 0x00000018L
#define CM_ARB_WRITE_CTL__PRIORITY_TWO_MASK__SI 0x00000060L
#define CM_ARB_WRITE_CTL__PRIORITY_ZERO_MASK__SI 0x00000006L
#define CM_BITPLANE_MODE__CM_BITPLANE_COLSKIP_MASK__SI 0x00000002L
#define CM_BITPLANE_MODE__CM_BITPLANE_MODE_MASK__SI 0x00000001L
#define CM_BLK_STAT__DB_READ_MASK__SI 0xff000000L
#define CM_BLK_STAT__IT_DONE_MASK__SI 0x0000ff00L
#define CM_BLK_STAT__MP_DONE_MASK__SI 0x00ff0000L
#define CM_BLK_STAT__RE_DONE_MASK__SI 0x000000ffL
#define CM_BUF_EMPTY__COLOC_BUF_EMPTY_MASK__SI 0x000f0000L
#define CM_BUF_EMPTY__CURRENT_BUF_EMPTY_MASK__SI 0x000000ffL
#define CM_BUF_EMPTY__TOP_BUF_EMPTY_MASK__SI 0x0000ff00L
#define CM_COLOC_ADR__COLOC_ADR_MASK__SI 0x3fffffc0L
#define CM_COLOC_LOC__COLOC_MB_NR_ONE_MASK__SI 0x0fffc000L
#define CM_COLOC_LOC__COLOC_MB_NR_ZERO_MASK__SI 0x00003fffL
#define CM_COLOC_SCAN_INFO__CURRENT_MB_NR_MASK__SI 0x3fff0000L
#define CM_COLOC_SCAN_INFO__MB_X_MASK__SI 0x000000ffL
#define CM_COLOC_SCAN_INFO__MB_Y_MASK__SI 0x0000ff00L
#define CM_COLOC_STAT__COLOC_STAT_MASK__SI 0x00003fffL
#define CM_CTL__CTXT_FMT_MASK__SI 0x000000c0L
#define CM_CTL__MEM_TIMEOUT_TIME_MASK__SI 0x0ff00000L
#define CM_CTL__NSG_MODE_MASK__SI 0x00000030L
#define CM_CTL__STANDARD_MASK__SI 0x0000000fL
#define CM_CTL__STD_VERSION_MASK__SI 0x00000f00L
#define CM_CTL__SW_MRST_MASK__SI 0x40000000L
#define CM_CTL__SW_RRST_MASK__SI 0x20000000L
#define CM_CTL__SW_SRST_MASK__SI 0x80000000L
#define CM_CTXT_ADR__CTXT_ADR_MASK__SI 0x3fffffc0L
#define CM_CTXT_FMO_MBNR__MB_NR_MASK__SI 0x00003fffL
#define CM_CTXT_TOP_FMO__D_OR_B_MASK__SI 0x00008000L
#define CM_CTXT_TOP_FMO__MB_NR_MASK__SI 0x00003fffL
#define CM_CTXT_TOP_PREFETCH__NUM_TOP_PREFETCH_MASK__SI 0x00000007L
#define CM_CURRENT_STAT__CURRENT_NOT_COMMIT_MASK__SI 0x000000ffL
#define CM_CURRENT_STAT__CURRENT_STAT_MASK__SI 0x003fff00L
#define CM_DEBUG_INT_STAT__BITPLANE_ERR_MASK__SI 0x00000200L
#define CM_DEBUG_INT_STAT__BOGUS_ADDRESS_MASK__SI 0x00000010L
#define CM_DEBUG_INT_STAT__BUFNUM_ERR_MASK__SI 0x00000008L
#define CM_DEBUG_INT_STAT__DONE_MASK__SI 0x00000001L
#define CM_DEBUG_INT_STAT__MEM_RD_FIFO_OVERFLOW_MASK__SI 0x00000040L
#define CM_DEBUG_INT_STAT__MEM_RD_FIFO_UNDERFLOW_MASK__SI 0x00000020L
#define CM_DEBUG_INT_STAT__MEM_RD_TIMEOUT_MASK__SI 0x00000002L
#define CM_DEBUG_INT_STAT__MEM_WR_FIFO_OVERFLOW_MASK__SI 0x00000100L
#define CM_DEBUG_INT_STAT__MEM_WR_FIFO_UNDERFLOW_MASK__SI 0x00000080L
#define CM_DEBUG_INT_STAT__MEM_WR_TIMEOUT_MASK__SI 0x00000004L
#define CM_FW_ADR__ADR_MASK__SI 0x00000fffL
#define CM_FW_CTL__ACCESS_MODE_MASK__SI 0x00000001L
#define CM_FW_CTL__AUTO_INC_MASK__SI 0x00000002L
#define CM_FW_LOWER_DAT__DAT_MASK__SI 0xffffffffL
#define CM_FW_UPPER_DAT__DAT_MASK__SI 0xffffffffL
#define CM_HW_DEBUG__DAT_MASK__SI 0xffffffffL
#define CM_INIT_TOP_BUF_NUM__TOP_BUF_NUM_MASK__SI 0x00000007L
#define CM_INT_EN__BITPLANE_ERR_MASK__SI 0x00000200L
#define CM_INT_EN__BOGUS_ADDRESS_MASK__SI 0x00000010L
#define CM_INT_EN__BUFNUM_ERR_MASK__SI 0x00000008L
#define CM_INT_EN__DONE_EN_MASK__SI 0x00000001L
#define CM_INT_EN__MEM_RD_FIFO_OVERFLOW_MASK__SI 0x00000040L
#define CM_INT_EN__MEM_RD_FIFO_UNDERFLOW_MASK__SI 0x00000020L
#define CM_INT_EN__MEM_RD_TIMEOUT_MASK__SI 0x00000002L
#define CM_INT_EN__MEM_WR_FIFO_OVERFLOW_MASK__SI 0x00000100L
#define CM_INT_EN__MEM_WR_FIFO_UNDERFLOW_MASK__SI 0x00000080L
#define CM_INT_EN__MEM_WR_TIMEOUT_MASK__SI 0x00000004L
#define CM_INT_STAT__BITPLANE_ERR_MASK__SI 0x00000200L
#define CM_INT_STAT__BOGUS_ADDRESS_MASK__SI 0x00000010L
#define CM_INT_STAT__BUFNUM_ERR_MASK__SI 0x00000008L
#define CM_INT_STAT__DONE_MASK__SI 0x00000001L
#define CM_INT_STAT__MEM_RD_FIFO_OVERFLOW_MASK__SI 0x00000040L
#define CM_INT_STAT__MEM_RD_FIFO_UNDERFLOW_MASK__SI 0x00000020L
#define CM_INT_STAT__MEM_RD_TIMEOUT_MASK__SI 0x00000002L
#define CM_INT_STAT__MEM_WR_FIFO_OVERFLOW_MASK__SI 0x00000100L
#define CM_INT_STAT__MEM_WR_FIFO_UNDERFLOW_MASK__SI 0x00000080L
#define CM_INT_STAT__MEM_WR_TIMEOUT_MASK__SI 0x00000004L
#define CM_LMA_ADR__ADR_MASK__SI 0x000003ffL
#define CM_LMA_CTL__ACCESS_MODE_MASK__SI 0x00000001L
#define CM_LMA_CTL__AUTO_INC_MASK__SI 0x00000040L
#define CM_LMA_CTL__LMA_DEBUG_MASK__SI 0x00000080L
#define CM_LMA_CTL__MEMORY_SELECT_MASK__SI 0x0000003eL
#define CM_LMA_DAT__DAT_MASK__SI 0xffffffffL
#define CM_QWORD8_BOTTOM__QWORD8_BOTTOM_MASK__SI 0xffffffffL
#define CM_QWORD8_TOP__QWORD8_TOP_MASK__SI 0xffffffffL
#define CM_RELEASE__CURR_BUF_NUM_MASK__SI 0x00000007L
#define CM_SLICE_INFO__COLOC_CFG_MASK__SI 0x0000001eL
#define CM_SLICE_INFO__MBAFF_FRAME_FLAG_MASK__SI 0x00000001L
#define CM_SPS_INFO__PIC_HEIGHT_MASK__SI 0x0000ff00L
#define CM_SPS_INFO__PIC_SIZE_MASK__SI 0x3fff0000L
#define CM_SPS_INFO__PIC_WIDTH_MASK__SI 0x000000ffL
#define CM_SRAM_RM_CTL__CM_M328X064H1M04S00_RME_MASK__SI 0x00000010L
#define CM_SRAM_RM_CTL__CM_M328X064H1M04S00_RM_MASK__SI 0x0000000fL
#define CM_STAT__READING_CTXT_BUSY_MASK__SI 0x00000002L
#define CM_STAT__WRITING_CTXT_BUSY_MASK__SI 0x00000001L
#define CM_TOP_STAT__TOP_STAT_MASK__SI 0x00003fffL
#define CNB_PWRMGT_CNTL__DPM_ENABLED_MASK__CI__VI 0x00000010L
#define CNB_PWRMGT_CNTL__FORCE_NB_PS1_MASK__CI__VI 0x00000008L
#define CNB_PWRMGT_CNTL__GNB_SLOW_MASK__CI__VI 0x00000004L
#define CNB_PWRMGT_CNTL__GNB_SLOW_MODE_MASK__CI__VI 0x00000003L
#define CNB_PWRMGT_CNTL__SPARE_MASK__CI__VI 0xffffffe0L
#define COHER_DEST_BASE_0__DEST_BASE_256B_MASK 0xffffffffL
#define COHER_DEST_BASE_1__DEST_BASE_256B_MASK 0xffffffffL
#define COHER_DEST_BASE_2__DEST_BASE_256B_MASK 0xffffffffL
#define COHER_DEST_BASE_3__DEST_BASE_256B_MASK 0xffffffffL
#define COHER_DEST_BASE_HI_0__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COHER_DEST_BASE_HI_1__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COHER_DEST_BASE_HI_2__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COHER_DEST_BASE_HI_3__DEST_BASE_HI_256B_MASK__CI__VI 0xffffffffL
#define COLOR_MATRIX_COEF_1_1__COLOR_MATRIX_COEF_1_1_MASK__SI 0x0001ffffL
#define COLOR_MATRIX_COEF_1_1__COLOR_MATRIX_SIGN_1_1_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_1_2__COLOR_MATRIX_COEF_1_2_MASK__SI 0x0000ffffL
#define COLOR_MATRIX_COEF_1_2__COLOR_MATRIX_SIGN_1_2_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_1_3__COLOR_MATRIX_COEF_1_3_MASK__SI 0x0000ffffL
#define COLOR_MATRIX_COEF_1_3__COLOR_MATRIX_SIGN_1_3_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_1_4__COLOR_MATRIX_COEF_1_4_MASK__SI 0x07ffff00L
#define COLOR_MATRIX_COEF_1_4__COLOR_MATRIX_SIGN_1_4_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_2_1__COLOR_MATRIX_COEF_2_1_MASK__SI 0x0000ffffL
#define COLOR_MATRIX_COEF_2_1__COLOR_MATRIX_SIGN_2_1_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_2_2__COLOR_MATRIX_COEF_2_2_MASK__SI 0x0001ffffL
#define COLOR_MATRIX_COEF_2_2__COLOR_MATRIX_SIGN_2_2_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_2_3__COLOR_MATRIX_COEF_2_3_MASK__SI 0x0000ffffL
#define COLOR_MATRIX_COEF_2_3__COLOR_MATRIX_SIGN_2_3_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_2_4__COLOR_MATRIX_COEF_2_4_MASK__SI 0x07ffff00L
#define COLOR_MATRIX_COEF_2_4__COLOR_MATRIX_SIGN_2_4_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_3_1__COLOR_MATRIX_COEF_3_1_MASK__SI 0x0000ffffL
#define COLOR_MATRIX_COEF_3_1__COLOR_MATRIX_SIGN_3_1_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_3_2__COLOR_MATRIX_COEF_3_2_MASK__SI 0x0000ffffL
#define COLOR_MATRIX_COEF_3_2__COLOR_MATRIX_SIGN_3_2_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_3_3__COLOR_MATRIX_COEF_3_3_MASK__SI 0x0001ffffL
#define COLOR_MATRIX_COEF_3_3__COLOR_MATRIX_SIGN_3_3_MASK__SI 0x80000000L
#define COLOR_MATRIX_COEF_3_4__COLOR_MATRIX_COEF_3_4_MASK__SI 0x07ffff00L
#define COLOR_MATRIX_COEF_3_4__COLOR_MATRIX_SIGN_3_4_MASK__SI 0x80000000L
#define COLOR_SPACE_CONVERT__COLOR_SUBSAMPLE_CRCB_MODE_MASK__SI 0x00000003L
#define COMMAND__AD_STEPPING_MASK 0x00000080L
#define COMMAND__BUS_MASTER_EN_MASK 0x00000004L
#define COMMAND__FAST_B2B_EN_MASK 0x00000200L
#define COMMAND__INT_DIS_MASK 0x00000400L
#define COMMAND__IO_ACCESS_EN_MASK 0x00000001L
#define COMMAND__MEM_ACCESS_EN_MASK 0x00000002L
#define COMMAND__MEM_WRITE_INVALIDATE_EN_MASK 0x00000010L
#define COMMAND__PAL_SNOOP_EN_MASK 0x00000020L
#define COMMAND__PARITY_ERROR_RESPONSE_MASK 0x00000040L
#define COMMAND__SERR_EN_MASK 0x00000100L
#define COMMAND__SPECIAL_CYCLE_EN_MASK 0x00000008L
#define COMPUTE_DIM_X__SIZE_MASK 0xffffffffL
#define COMPUTE_DIM_Y__SIZE_MASK 0xffffffffL
#define COMPUTE_DIM_Z__SIZE_MASK 0xffffffffL
#define COMPUTE_DISPATCH_INITIATOR__COMPUTE_SHADER_EN_MASK 0x00000001L
#define COMPUTE_DISPATCH_INITIATOR__DATA_ATC_MASK__CI__VI 0x00001000L
#define COMPUTE_DISPATCH_INITIATOR__DISPATCH_CACHE_CNTL_MASK__CI__VI 0x00000380L
#define COMPUTE_DISPATCH_INITIATOR__FORCE_START_AT_000_MASK 0x00000004L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_ENBL_MASK 0x00000008L
#define COMPUTE_DISPATCH_INITIATOR__ORDERED_APPEND_MODE_MASK__CI__VI 0x00000010L
#define COMPUTE_DISPATCH_INITIATOR__ORDER_MODE_MASK__CI__VI 0x00000040L
#define COMPUTE_DISPATCH_INITIATOR__PARTIAL_TG_EN_MASK 0x00000002L
#define COMPUTE_DISPATCH_INITIATOR__RESTORE_MASK__CI__VI 0x00004000L
#define COMPUTE_DISPATCH_INITIATOR__SCALAR_L1_INV_VOL_MASK__CI__VI 0x00000400L
#define COMPUTE_DISPATCH_INITIATOR__USE_THREAD_DIMENSIONS_MASK__CI__VI 0x00000020L
#define COMPUTE_DISPATCH_INITIATOR__VECTOR_L1_INV_VOL_MASK__CI__VI 0x00000800L
#define COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK__SI 0x00000fffL
#define COMPUTE_MISC_RESERVED__RESERVED2_MASK__CI__VI 0x00000004L
#define COMPUTE_MISC_RESERVED__RESERVED3_MASK__CI__VI 0x00000008L
#define COMPUTE_MISC_RESERVED__RESERVED4_MASK__CI__VI 0x00000010L
#define COMPUTE_MISC_RESERVED__SEND_SEID_MASK__CI__VI 0x00000003L
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_FULL_MASK 0x0000ffffL
#define COMPUTE_NUM_THREAD_X__NUM_THREAD_PARTIAL_MASK 0xffff0000L
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_FULL_MASK 0x0000ffffL
#define COMPUTE_NUM_THREAD_Y__NUM_THREAD_PARTIAL_MASK 0xffff0000L
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_FULL_MASK 0x0000ffffL
#define COMPUTE_NUM_THREAD_Z__NUM_THREAD_PARTIAL_MASK 0xffff0000L
#define COMPUTE_PERFCOUNT_ENABLE__PERFCOUNT_ENABLE_MASK__CI__VI 0x00000001L
#define COMPUTE_PGM_HI__DATA_MASK 0x000000ffL
#define COMPUTE_PGM_HI__INST_ATC_MASK__CI__VI 0x00000100L
#define COMPUTE_PGM_LO__DATA_MASK 0xffffffffL
#define COMPUTE_PGM_RSRC1__BULKY_MASK__CI__VI 0x01000000L
#define COMPUTE_PGM_RSRC1__CDBG_USER_MASK__CI__VI 0x02000000L
#define COMPUTE_PGM_RSRC1__DEBUG_MODE_MASK 0x00400000L
#define COMPUTE_PGM_RSRC1__DX10_CLAMP_MASK 0x00200000L
#define COMPUTE_PGM_RSRC1__FLOAT_MODE_MASK 0x000ff000L
#define COMPUTE_PGM_RSRC1__IEEE_MODE_MASK 0x00800000L
#define COMPUTE_PGM_RSRC1__PRIORITY_MASK 0x00000c00L
#define COMPUTE_PGM_RSRC1__PRIV_MASK 0x00100000L
#define COMPUTE_PGM_RSRC1__SGPRS_MASK 0x000003c0L
#define COMPUTE_PGM_RSRC1__VGPRS_MASK 0x0000003fL
#define COMPUTE_PGM_RSRC2__EXCP_EN_MASK 0x7f000000L
#define COMPUTE_PGM_RSRC2__EXCP_EN_MSB_MASK__CI__VI 0x00006000L
#define COMPUTE_PGM_RSRC2__LDS_SIZE_MASK 0x00ff8000L
#define COMPUTE_PGM_RSRC2__SCRATCH_EN_MASK 0x00000001L
#define COMPUTE_PGM_RSRC2__TGID_X_EN_MASK 0x00000080L
#define COMPUTE_PGM_RSRC2__TGID_Y_EN_MASK 0x00000100L
#define COMPUTE_PGM_RSRC2__TGID_Z_EN_MASK 0x00000200L
#define COMPUTE_PGM_RSRC2__TG_SIZE_EN_MASK 0x00000400L
#define COMPUTE_PGM_RSRC2__TIDIG_COMP_CNT_MASK 0x00001800L
#define COMPUTE_PGM_RSRC2__TRAP_PRESENT_MASK 0x00000040L
#define COMPUTE_PGM_RSRC2__USER_SGPR_MASK 0x0000003eL
#define COMPUTE_PIPELINESTAT_ENABLE__PIPELINESTAT_ENABLE_MASK__CI__VI 0x00000001L
#define COMPUTE_RESOURCE_LIMITS__CU_GROUP_COUNT_MASK__CI__VI 0x07000000L
#define COMPUTE_RESOURCE_LIMITS__FORCE_SIMD_DIST_MASK__CI__VI 0x00800000L
#define COMPUTE_RESOURCE_LIMITS__LOCK_THRESHOLD_MASK 0x003f0000L
#define COMPUTE_RESOURCE_LIMITS__SIMD_DEST_CNTL_MASK 0x00400000L
#define COMPUTE_RESOURCE_LIMITS__TG_PER_CU_MASK 0x0000f000L
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK__CI__VI 0x000003ffL
#define COMPUTE_RESOURCE_LIMITS__WAVES_PER_SH_MASK__SI 0x0000003fL
#define COMPUTE_RESTART_X__RESTART_MASK__CI__VI 0xffffffffL
#define COMPUTE_RESTART_Y__RESTART_MASK__CI__VI 0xffffffffL
#define COMPUTE_RESTART_Z__RESTART_MASK__CI__VI 0xffffffffL
#define COMPUTE_START_X__START_MASK 0xffffffffL
#define COMPUTE_START_Y__START_MASK 0xffffffffL
#define COMPUTE_START_Z__START_MASK 0xffffffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH0_CU_EN_MASK 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE0__SH1_CU_EN_MASK 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH0_CU_EN_MASK 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE1__SH1_CU_EN_MASK 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH0_CU_EN_MASK__CI__VI 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE2__SH1_CU_EN_MASK__CI__VI 0xffff0000L
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH0_CU_EN_MASK__CI__VI 0x0000ffffL
#define COMPUTE_STATIC_THREAD_MGMT_SE3__SH1_CU_EN_MASK__CI__VI 0xffff0000L
#define COMPUTE_TBA_HI__DATA_MASK 0x000000ffL
#define COMPUTE_TBA_LO__DATA_MASK 0xffffffffL
#define COMPUTE_THREAD_TRACE_ENABLE__THREAD_TRACE_ENABLE_MASK__CI__VI 0x00000001L
#define COMPUTE_TMA_HI__DATA_MASK 0x000000ffL
#define COMPUTE_TMA_LO__DATA_MASK 0xffffffffL
#define COMPUTE_TMPRING_SIZE__WAVESIZE_MASK 0x01fff000L
#define COMPUTE_TMPRING_SIZE__WAVES_MASK 0x00000fffL
#define COMPUTE_USER_DATA_0__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_10__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_11__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_12__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_13__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_14__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_15__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_1__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_2__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_3__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_4__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_5__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_6__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_7__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_8__DATA_MASK 0xffffffffL
#define COMPUTE_USER_DATA_9__DATA_MASK 0xffffffffL
#define COMPUTE_VMID__DATA_MASK 0x0000000fL
#define CONFIG_APER_SIZE__APER_SIZE_MASK 0xffffffffL
#define CONFIG_CNTL__CFG_VGA_RAM_EN_MASK 0x00000001L
#define CONFIG_CNTL__GENMO_MONO_ADDRESS_B_MASK 0x00000004L
#define CONFIG_CNTL__GRPH_ADRSEL_MASK 0x00000018L
#define CONFIG_CNTL__VGA_DIS_MASK 0x00000002L
#define CONFIG_F0_BASE__F0_BASE_MASK 0xffffffffL
#define CONFIG_MEMSIZE__CONFIG_MEMSIZE_MASK 0xffffffffL
#define CONFIG_REG_APER_SIZE__REG_APER_SIZE_MASK 0x000fffffL
#define CORB_CONTROL__CORB_MEMORY_ERROR_INTERRUPT_ENABLE_MASK__SI 0x00000001L
#define CORB_CONTROL__ENABLE_CORB_DMA_ENGINE_MASK__SI 0x00000002L
#define CORB_LOWER_BASE_ADDRESS__CORB_LOWER_BASE_ADDRESS_MASK__SI 0xffffff80L
#define CORB_LOWER_BASE_ADDRESS__CORB_LOWER_BASE_UNIMPLEMENTED_BITS_MASK__SI 0x0000007fL
#define CORB_READ_POINTER__CORB_READ_POINTER_MASK__SI 0x000000ffL
#define CORB_READ_POINTER__CORB_READ_POINTER_RESET_MASK__SI 0x00008000L
#define CORB_SIZE__CORB_SIZE_CAPABILITY_MASK__SI 0x000000f0L
#define CORB_SIZE__CORB_SIZE_MASK__SI 0x00000003L
#define CORB_STATUS__CORB_MEMORY_ERROR_INDICATION_MASK__SI 0x00000001L
#define CORB_UPPER_BASE_ADDRESS__CORB_UPPER_BASE_ADDRESS_MASK__SI 0xffffffffL
#define CORB_WRITE_POINTER__CORB_WRITE_POINTER_MASK__SI 0x000000ffL
#define CORE_PERF_BOOST_CONTROL__Apm_Master_En_MASK__CI__VI 0x00000080L
#define CORE_PERF_BOOST_CONTROL__Boost_Lock_MASK__CI__VI 0x80000000L
#define CORE_PERF_BOOST_CONTROL__Boost_Source_MASK__CI__VI 0x00000003L
#define CORE_PERF_BOOST_CONTROL__Num_Boost_States_MASK__CI__VI 0x0000001cL
#define CORE_PERF_BOOST_CONTROL__RESERVED_1_MASK__CI__VI 0x00000060L
#define CORE_PERF_BOOST_CONTROL__RESERVED_MASK__CI__VI 0x0fffff00L
#define CORE_PERF_BOOST_CONTROL__Tdp_Limit_Pstate_MASK__CI__VI 0x70000000L
#define CPC1_CONFIG__CPC1_RDREQ_URG_MASK__CI 0x00000f00L
#define CPC1_CONFIG__CPC1_REQ_TRAN_MASK__CI 0x00010000L
#define CPC2_CONFIG__CPC2_RDREQ_URG_MASK__CI 0x00000f00L
#define CPC2_CONFIG__CPC2_REQ_TRAN_MASK__CI 0x00010000L
#define CPC_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CPC_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CPC_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CPC_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CPC_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CPC_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CPC_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CPC_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CPC_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CPC_INT_CNTX_ID__CNTX_ID_MASK__CI 0x0000ffffL
#define CPC_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CPC_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CPC_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CPC_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CPC_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CPC_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CPC_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CPC_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CPC_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CPC_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CPC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x0000003fL
#define CPC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0000fc00L
#define CPC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CPC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define CPC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define CPC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define CPF_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x0000003fL
#define CPF_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0000fc00L
#define CPF_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CPF_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define CPF_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define CPF_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPF_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define CPG_CONFIG__CPG_RDREQ_URG_MASK__CI 0x00000f00L
#define CPG_CONFIG__CPG_REQ_TRAN_MASK__CI 0x00010000L
#define CPG_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x0000003fL
#define CPG_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0000fc00L
#define CPG_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define CPG_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define CPG_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define CPG_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define CPG_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define CPU_INT_ARGUMENT__DATA_MASK__CI__VI 0xffffffffL
#define CPU_INT_REQ__INT_TOGGLE_MASK__CI__VI 0x00000001L
#define CPU_INT_REQ__SERVICE_INDEX_MASK__CI__VI 0x0001fffeL
#define CPU_INT_RESPONSE__DATA_MASK__CI__VI 0xffffffffL
#define CPU_INT_STATUS__INT_ACK_MASK__CI__VI 0x00000001L
#define CPU_INT_STATUS__INT_DONE_MASK__CI__VI 0x00000002L
#define CPU_TDP_LIMIT_0__Cmp_Unit_Tdp_Limit_0_MASK__CI__VI 0x00ff0000L
#define CPU_TDP_LIMIT_0__Node_Tdp_Limit_MASK__CI__VI 0x00000fffL
#define CPU_TDP_LIMIT_0__RESERVED_1_MASK__CI__VI 0x0000f000L
#define CPU_TDP_LIMIT_0__RESERVED_MASK__CI__VI 0xff000000L
#define CPU_TDP_LIMIT_1__Cmp_Unit_Tdp_Limit_1_MASK__CI__VI 0x000000ffL
#define CPU_TDP_LIMIT_1__RESERVED_MASK__CI__VI 0xffffff00L
#define CPU_TDP_RUN_AVG__RESERVED_MASK__CI__VI 0xfc000000L
#define CPU_TDP_RUN_AVG__Run_Avg_Range_MASK__CI__VI 0x0000000fL
#define CPU_TDP_RUN_AVG__Tdp_Run_Avg_Acc_Cap_MASK__CI__VI 0x03fffff0L
#define CP_APPEND_ADDR_HI__COMMAND_MASK 0xe0000000L
#define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK__CI__VI 0x00010000L
#define CP_APPEND_ADDR_HI__CS_PS_SEL_MASK__SI 0x00030000L
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_APPEND_ADDR_HI__MEM_ADDR_HI_MASK__SI 0x000000ffL
#define CP_APPEND_ADDR_LO__MEM_ADDR_LO_MASK 0xfffffffcL
#define CP_APPEND_DATA__DATA_MASK 0xffffffffL
#define CP_APPEND_LAST_CS_FENCE__LAST_FENCE_MASK 0xffffffffL
#define CP_APPEND_LAST_PS_FENCE__LAST_FENCE_MASK 0xffffffffL
#define CP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK 0xffffffffL
#define CP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK 0xffffffffL
#define CP_BUSY_STAT__CE_PARSING_PACKETS_MASK 0x00400000L
#define CP_BUSY_STAT__COHER_CNT_NEQ_ZERO_MASK 0x00000040L
#define CP_BUSY_STAT__CS_CONTEXT_BUSY_MASK__SI 0x00010000L
#define CP_BUSY_STAT__EOP_DONE_BUSY_MASK 0x00040000L
#define CP_BUSY_STAT__GFX_CONTEXT_BUSY_MASK 0x00008000L
#define CP_BUSY_STAT__INDR1_FETCHING_DATA_MASK__SI 0x00000004L
#define CP_BUSY_STAT__INDR2_FETCHING_DATA_MASK__SI 0x00000008L
#define CP_BUSY_STAT__ME_PARSER_BUSY_MASK 0x00020000L
#define CP_BUSY_STAT__ME_PARSING_PACKETS_MASK 0x00000100L
#define CP_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK__SI 0x00000800L
#define CP_BUSY_STAT__PENDING_CMD_BUFFERS_MASK__SI 0x00000020L
#define CP_BUSY_STAT__PFP_PARSING_PACKETS_MASK 0x00000080L
#define CP_BUSY_STAT__PIPE_STATS_BUSY_MASK 0x00100000L
#define CP_BUSY_STAT__RCIU_CE_BUSY_MASK 0x00200000L
#define CP_BUSY_STAT__RCIU_ME_BUSY_MASK 0x00000400L
#define CP_BUSY_STAT__RCIU_PFP_BUSY_MASK 0x00000200L
#define CP_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK 0x00000001L
#define CP_BUSY_STAT__RING_FETCHING_DATA_MASK__SI 0x00000002L
#define CP_BUSY_STAT__SEM_CMDFIFO_NOT_EMPTY_MASK 0x00001000L
#define CP_BUSY_STAT__SEM_FAILED_AND_HOLDING_MASK 0x00002000L
#define CP_BUSY_STAT__SEM_POLLING_FOR_PASS_MASK 0x00004000L
#define CP_BUSY_STAT__STATE_FETCHING_DATA_MASK__SI 0x00000010L
#define CP_BUSY_STAT__STRM_OUT_BUSY_MASK 0x00080000L
#define CP_CEQ1_AVAIL__CEQ_CNT_IB1_MASK 0x07ff0000L
#define CP_CEQ1_AVAIL__CEQ_CNT_RING_MASK 0x000007ffL
#define CP_CEQ2_AVAIL__CEQ_CNT_IB2_MASK 0x000007ffL
#define CP_CE_COMPARE_COUNT__COMPARE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_CE_COUNTER__CONST_ENGINE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_CE_DE_COUNT__DRAW_ENGINE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_CE_F32_INTERRUPT__CE_F32_INT_2_MASK__CI__VI 0x00000004L
#define CP_CE_F32_INTERRUPT__CE_F32_INT_3_MASK__CI__VI 0x00000008L
#define CP_CE_F32_INTERRUPT__ECC_ERROR_INT_MASK__CI__VI 0x00000001L
#define CP_CE_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK__CI__VI 0x00000002L
#define CP_CE_HEADER_DUMP__CE_HEADER_DUMP_MASK 0xffffffffL
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_CE_IB1_BASE_HI__IB1_BASE_HI_MASK__SI 0x000000ffL
#define CP_CE_IB1_BASE_LO__IB1_BASE_LO_MASK 0xfffffffcL
#define CP_CE_IB1_BUFSZ__IB1_BUFSZ_MASK 0x000fffffL
#define CP_CE_IB1_OFFSET__IB1_OFFSET_MASK__CI__VI 0x000fffffL
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_CE_IB2_BASE_HI__IB2_BASE_HI_MASK__SI 0x000000ffL
#define CP_CE_IB2_BASE_LO__IB2_BASE_LO_MASK 0xfffffffcL
#define CP_CE_IB2_BUFSZ__IB2_BUFSZ_MASK 0x000fffffL
#define CP_CE_IB2_OFFSET__IB2_OFFSET_MASK__CI__VI 0x000fffffL
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_CE_INIT_BASE_HI__INIT_BASE_HI_MASK__SI 0x000000ffL
#define CP_CE_INIT_BASE_LO__INIT_BASE_LO_MASK 0xffffffe0L
#define CP_CE_INIT_BUFSZ__INIT_BUFSZ_MASK 0x00000fffL
#define CP_CE_INTR_ROUTINE_START__IR_START_MASK__CI__VI 0x000007ffL
#define CP_CE_PRGRM_CNTR_START__IP_START_MASK__CI__VI 0x000007ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_RPTR_INDIRECT1_MASK 0x000003ffL
#define CP_CE_ROQ_IB1_STAT__CEQ_WPTR_INDIRECT1_MASK 0x03ff0000L
#define CP_CE_ROQ_IB2_STAT__CEQ_RPTR_INDIRECT2_MASK 0x000003ffL
#define CP_CE_ROQ_IB2_STAT__CEQ_WPTR_INDIRECT2_MASK 0x03ff0000L
#define CP_CE_ROQ_RB_STAT__CEQ_RPTR_PRIMARY_MASK 0x000003ffL
#define CP_CE_ROQ_RB_STAT__CEQ_WPTR_PRIMARY_MASK 0x03ff0000L
#define CP_CE_UCODE_ADDR__UCODE_ADDR_MASK 0x00000fffL
#define CP_CE_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL
#define CP_CMD_DATA__CMD_DATA_MASK 0xffffffffL
#define CP_CMD_INDEX__CMD_INDEX_MASK 0x000007ffL
#define CP_CMD_INDEX__CMD_ME_SEL_MASK__CI__VI 0x00003000L
#define CP_CNTL__NOT_USED_MASK__SI 0x00000001L
#define CP_CNTX_STAT__ACTIVE_CS0_CONTEXTS_MASK__SI 0x000000ffL
#define CP_CNTX_STAT__ACTIVE_GFX_CONTEXTS_MASK 0x0ff00000L
#define CP_CNTX_STAT__ACTIVE_HP3D_CONTEXTS_MASK__CI__VI 0x000000ffL
#define CP_CNTX_STAT__APPEND_CNTX_ACTIVE_MASK__SI 0x000ff000L
#define CP_CNTX_STAT__CURRENT_CS0_CONTEXT_MASK__SI 0x00000700L
#define CP_CNTX_STAT__CURRENT_GFX_CONTEXT_MASK 0x70000000L
#define CP_CNTX_STAT__CURRENT_HP3D_CONTEXT_MASK__CI__VI 0x00000700L
#define CP_COHER_BASE_HI__COHER_BASE_HI_256B_MASK__CI__VI 0x000000ffL
#define CP_COHER_BASE__COHER_BASE_256B_MASK 0xffffffffL
#define CP_COHER_CNTL2__VMID_MASK__SI 0x0000000fL
#define CP_COHER_CNTL__CB0_DEST_BASE_ENA_MASK 0x00000040L
#define CP_COHER_CNTL__CB1_DEST_BASE_ENA_MASK 0x00000080L
#define CP_COHER_CNTL__CB2_DEST_BASE_ENA_MASK 0x00000100L
#define CP_COHER_CNTL__CB3_DEST_BASE_ENA_MASK 0x00000200L
#define CP_COHER_CNTL__CB4_DEST_BASE_ENA_MASK 0x00000400L
#define CP_COHER_CNTL__CB5_DEST_BASE_ENA_MASK 0x00000800L
#define CP_COHER_CNTL__CB6_DEST_BASE_ENA_MASK 0x00001000L
#define CP_COHER_CNTL__CB7_DEST_BASE_ENA_MASK 0x00002000L
#define CP_COHER_CNTL__CB_ACTION_ENA_MASK 0x02000000L
#define CP_COHER_CNTL__DB_ACTION_ENA_MASK 0x04000000L
#define CP_COHER_CNTL__DB_DEST_BASE_ENA_MASK 0x00004000L
#define CP_COHER_CNTL__DEST_BASE_0_ENA_MASK 0x00000001L
#define CP_COHER_CNTL__DEST_BASE_1_ENA_MASK 0x00000002L
#define CP_COHER_CNTL__DEST_BASE_2_ENA_MASK 0x00080000L
#define CP_COHER_CNTL__DEST_BASE_3_ENA_MASK 0x00200000L
#define CP_COHER_CNTL__SH_ICACHE_ACTION_ENA_MASK 0x20000000L
#define CP_COHER_CNTL__SH_KCACHE_ACTION_ENA_MASK 0x08000000L
#define CP_COHER_CNTL__SH_KCACHE_VOL_ACTION_ENA_MASK__CI__VI 0x10000000L
#define CP_COHER_CNTL__TCL1_ACTION_ENA_MASK 0x00400000L
#define CP_COHER_CNTL__TCL1_VOL_ACTION_ENA_MASK__CI__VI 0x00008000L
#define CP_COHER_CNTL__TC_ACTION_ENA_MASK 0x00800000L
#define CP_COHER_CNTL__TC_VOL_ACTION_ENA_MASK__CI 0x00010000L
#define CP_COHER_CNTL__TC_WB_ACTION_ENA_MASK__CI__VI 0x00040000L
#define CP_COHER_SIZE_HI__COHER_SIZE_HI_256B_MASK__CI__VI 0x000000ffL
#define CP_COHER_SIZE__COHER_SIZE_256B_MASK 0xffffffffL
#define CP_COHER_START_DELAY__START_DELAY_COUNT_MASK 0x0000003fL
#define CP_COHER_STATUS__MATCHING_GFX_CNTX_MASK 0x000000ffL
#define CP_COHER_STATUS__MEID_MASK__CI__VI 0x03000000L
#define CP_COHER_STATUS__PHASE1_STATUS_MASK 0x40000000L
#define CP_COHER_STATUS__STATUS_MASK 0x80000000L
#define CP_CONFIG__CP_RDREQ_URG_MASK__SI 0x00000f00L
#define CP_CONFIG__CP_REQ_TRAN_MASK__SI 0x00010000L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_PIPE_CNTX_MASK__CI__VI 0x00000070L
#define CP_CONTEXT_CNTL__ME0PIPE0_MAX_WD_CNTX_MASK__CI__VI 0x00000007L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_PIPE_CNTX_MASK__CI__VI 0x00700000L
#define CP_CONTEXT_CNTL__ME0PIPE1_MAX_WD_CNTX_MASK__CI__VI 0x00070000L
#define CP_CPC_BUSY_STAT__MEC1_DMA_BUSY_MASK__CI__VI 0x00000100L
#define CP_CPC_BUSY_STAT__MEC1_EOP_QUEUE_BUSY_MASK__CI__VI 0x00000010L
#define CP_CPC_BUSY_STAT__MEC1_IB_QUEUE_BUSY_MASK__CI__VI 0x00000040L
#define CP_CPC_BUSY_STAT__MEC1_IQ_QUEUE_BUSY_MASK__CI__VI 0x00000020L
#define CP_CPC_BUSY_STAT__MEC1_LOAD_BUSY_MASK__CI__VI 0x00000001L
#define CP_CPC_BUSY_STAT__MEC1_MESSAGE_BUSY_MASK__CI__VI 0x00000008L
#define CP_CPC_BUSY_STAT__MEC1_MUTEX_BUSY_MASK__CI__VI 0x00000004L
#define CP_CPC_BUSY_STAT__MEC1_PARTIAL_FLUSH_BUSY_MASK__CI__VI 0x00000200L
#define CP_CPC_BUSY_STAT__MEC1_PIPE0_BUSY_MASK__CI__VI 0x00000400L
#define CP_CPC_BUSY_STAT__MEC1_PIPE1_BUSY_MASK__CI__VI 0x00000800L
#define CP_CPC_BUSY_STAT__MEC1_PIPE2_BUSY_MASK__CI__VI 0x00001000L
#define CP_CPC_BUSY_STAT__MEC1_PIPE3_BUSY_MASK__CI__VI 0x00002000L
#define CP_CPC_BUSY_STAT__MEC1_SEMAPOHRE_BUSY_MASK__CI__VI 0x00000002L
#define CP_CPC_BUSY_STAT__MEC1_TC_BUSY_MASK__CI__VI 0x00000080L
#define CP_CPC_BUSY_STAT__MEC2_DMA_BUSY_MASK__CI__VI 0x01000000L
#define CP_CPC_BUSY_STAT__MEC2_EOP_QUEUE_BUSY_MASK__CI__VI 0x00100000L
#define CP_CPC_BUSY_STAT__MEC2_IB_QUEUE_BUSY_MASK__CI__VI 0x00400000L
#define CP_CPC_BUSY_STAT__MEC2_IQ_QUEUE_BUSY_MASK__CI__VI 0x00200000L
#define CP_CPC_BUSY_STAT__MEC2_LOAD_BUSY_MASK__CI__VI 0x00010000L
#define CP_CPC_BUSY_STAT__MEC2_MESSAGE_BUSY_MASK__CI__VI 0x00080000L
#define CP_CPC_BUSY_STAT__MEC2_MUTEX_BUSY_MASK__CI__VI 0x00040000L
#define CP_CPC_BUSY_STAT__MEC2_PARTIAL_FLUSH_BUSY_MASK__CI__VI 0x02000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE0_BUSY_MASK__CI__VI 0x04000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE1_BUSY_MASK__CI__VI 0x08000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE2_BUSY_MASK__CI__VI 0x10000000L
#define CP_CPC_BUSY_STAT__MEC2_PIPE3_BUSY_MASK__CI__VI 0x20000000L
#define CP_CPC_BUSY_STAT__MEC2_SEMAPOHRE_BUSY_MASK__CI__VI 0x00020000L
#define CP_CPC_BUSY_STAT__MEC2_TC_BUSY_MASK__CI__VI 0x00800000L
#define CP_CPC_DEBUG_CNTL__DEBUG_INDX_MASK__CI__VI 0x0000007fL
#define CP_CPC_DEBUG_DATA__DEBUG_DATA_MASK__CI__VI 0xffffffffL
#define CP_CPC_DEBUG__CS_STATE_FILT_DISABLE_MASK__CI__VI 0x20000000L
#define CP_CPC_DEBUG__DEBUG_BUS_SELECT_BITS_MASK__CI__VI 0x0000003fL
#define CP_CPC_DEBUG__EVENT_FILT_DISABLE_MASK__CI__VI 0x04000000L
#define CP_CPC_DEBUG__INTERRUPT_DISABLE_MASK__CI__VI 0x00400000L
#define CP_CPC_DEBUG__ME2_UCODE_RAM_ENABLE_MASK__CI__VI 0x80000000L
#define CP_CPC_DEBUG__OVERFLOW_BUSY_DISABLE_MASK__CI__VI 0x02000000L
#define CP_CPC_DEBUG__PRIV_VIOLATION_CNTL_MASK__CI__VI 0x18000000L
#define CP_CPC_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK__CI__VI 0x01000000L
#define CP_CPC_DEBUG__VMID_VIOLATION_CNTL_MASK__CI__VI 0x00008000L
#define CP_CPC_GRBM_FREE_COUNT__FREE_COUNT_MASK__CI__VI 0x0000003fL
#define CP_CPC_HALT_HYST_COUNT__COUNT_MASK__CI__VI 0x0000000fL
#define CP_CPC_MC_CNTL__PACK_DELAY_CNT_MASK__CI 0x0000001fL
#define CP_CPC_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK__CI__VI 0x0000ffffL
#define CP_CPC_SCRATCH_DATA__SCRATCH_DATA_MASK__CI__VI 0xffffffffL
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK__CI 0x000000ffL
#define CP_CPC_STALLED_STAT1__MEC1_DECODING_PACKET_MASK__CI__VI 0x00000100L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_MC_READ_MASK__CI 0x00000800L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_MC_WR_ACK_MASK__CI 0x00001000L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_MASK__CI__VI 0x00000200L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_RCIU_READ_MASK__CI__VI 0x00000400L
#define CP_CPC_STALLED_STAT1__MEC1_WAIT_ON_ROQ_DATA_MASK__CI__VI 0x00002000L
#define CP_CPC_STALLED_STAT1__MEC2_DECODING_PACKET_MASK__CI__VI 0x00010000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_MC_READ_MASK__CI 0x00080000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_MC_WR_ACK_MASK__CI 0x00100000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_MASK__CI__VI 0x00020000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_RCIU_READ_MASK__CI__VI 0x00040000L
#define CP_CPC_STALLED_STAT1__MEC2_WAIT_ON_ROQ_DATA_MASK__CI__VI 0x00200000L
#define CP_CPC_STALLED_STAT1__MIU_RDREQ_FREE_STALL_MASK__CI 0x00000001L
#define CP_CPC_STALLED_STAT1__MIU_WRREQ_FREE_STALL_MASK__CI 0x00000002L
#define CP_CPC_STALLED_STAT1__RCIU_PRIV_VIOLATION_MASK__CI__VI 0x00000010L
#define CP_CPC_STALLED_STAT1__RCIU_TX_FREE_STALL_MASK__CI__VI 0x00000008L
#define CP_CPC_STALLED_STAT1__TCIU_TX_FREE_STALL_MASK__CI__VI 0x00000040L
#define CP_CPC_STATUS__CPC_BUSY_MASK__CI__VI 0x80000000L
#define CP_CPC_STATUS__CPF_CPC_BUSY_MASK__CI__VI 0x40000000L
#define CP_CPC_STATUS__CPG_CPC_BUSY_MASK__CI__VI 0x20000000L
#define CP_CPC_STATUS__DC0_BUSY_MASK__CI__VI 0x00000004L
#define CP_CPC_STATUS__DC1_BUSY_MASK__CI__VI 0x00000008L
#define CP_CPC_STATUS__MEC1_BUSY_MASK__CI__VI 0x00000001L
#define CP_CPC_STATUS__MEC2_BUSY_MASK__CI__VI 0x00000002L
#define CP_CPC_STATUS__MIU_RDREQ_BUSY_MASK__CI 0x00000100L
#define CP_CPC_STATUS__MIU_WRREQ_BUSY_MASK__CI 0x00000200L
#define CP_CPC_STATUS__QU_BUSY_MASK__CI__VI 0x00001000L
#define CP_CPC_STATUS__RCIU1_BUSY_MASK__CI__VI 0x00000010L
#define CP_CPC_STATUS__RCIU2_BUSY_MASK__CI__VI 0x00000020L
#define CP_CPC_STATUS__ROQ1_BUSY_MASK__CI__VI 0x00000040L
#define CP_CPC_STATUS__ROQ2_BUSY_MASK__CI__VI 0x00000080L
#define CP_CPC_STATUS__SCRATCH_RAM_BUSY_MASK__CI__VI 0x00000800L
#define CP_CPC_STATUS__TCIU_BUSY_MASK__CI__VI 0x00000400L
#define CP_CPF_BUSY_STAT__CSF_ARBITER_BUSY_MASK__CI__VI 0x00000080L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR1_BUSY_MASK__CI__VI 0x00000020L
#define CP_CPF_BUSY_STAT__CSF_CE_INDR2_BUSY_MASK__CI__VI 0x00000040L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT1_BUSY_MASK__CI__VI 0x00000004L
#define CP_CPF_BUSY_STAT__CSF_INDIRECT2_BUSY_MASK__CI__VI 0x00000008L
#define CP_CPF_BUSY_STAT__CSF_INPUT_BUSY_MASK__CI__VI 0x00000100L
#define CP_CPF_BUSY_STAT__CSF_RING_BUSY_MASK__CI__VI 0x00000002L
#define CP_CPF_BUSY_STAT__CSF_STATE_BUSY_MASK__CI__VI 0x00000010L
#define CP_CPF_BUSY_STAT__HPD_PROCESSING_EOP_BUSY_MASK__CI__VI 0x00000800L
#define CP_CPF_BUSY_STAT__HQD_CONSUMED_RPTR_BUSY_MASK__CI__VI 0x00400000L
#define CP_CPF_BUSY_STAT__HQD_DISPATCH_BUSY_MASK__CI__VI 0x00001000L
#define CP_CPF_BUSY_STAT__HQD_DMA_OFFLOAD_BUSY_MASK__CI__VI 0x00004000L
#define CP_CPF_BUSY_STAT__HQD_EOP_FETCHER_BUSY_MASK__CI__VI 0x00200000L
#define CP_CPF_BUSY_STAT__HQD_FETCHER_ARB_BUSY_MASK__CI__VI 0x00800000L
#define CP_CPF_BUSY_STAT__HQD_IB_BUSY_MASK__CI__VI 0x80000000L
#define CP_CPF_BUSY_STAT__HQD_IB_FETCHER_BUSY_MASK__CI__VI 0x00080000L
#define CP_CPF_BUSY_STAT__HQD_IQ_FETCHER_BUSY_MASK__CI__VI 0x00100000L
#define CP_CPF_BUSY_STAT__HQD_IQ_TIMER_BUSY_MASK__CI__VI 0x00002000L
#define CP_CPF_BUSY_STAT__HQD_MESSAGE_BUSY_MASK__CI__VI 0x00020000L
#define CP_CPF_BUSY_STAT__HQD_PQ_BUSY_MASK__CI__VI 0x40000000L
#define CP_CPF_BUSY_STAT__HQD_PQ_FETCHER_BUSY_MASK__CI__VI 0x00040000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_ALIGN_BUSY_MASK__CI__VI 0x01000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_EOP_BUSY_MASK__CI__VI 0x02000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IB_BUSY_MASK__CI__VI 0x10000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_IQ_BUSY_MASK__CI__VI 0x04000000L
#define CP_CPF_BUSY_STAT__HQD_ROQ_PQ_BUSY_MASK__CI__VI 0x08000000L
#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK__CI__VI 0x00010000L
#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK__CI__VI 0x00008000L
#define CP_CPF_BUSY_STAT__HQD_WPTR_POLL_BUSY_MASK__CI__VI 0x20000000L
#define CP_CPF_BUSY_STAT__OUTSTANDING_READ_TAGS_MASK__CI__VI 0x00000200L
#define CP_CPF_BUSY_STAT__REG_BUS_FIFO_BUSY_MASK__CI__VI 0x00000001L
#define CP_CPF_DEBUG_CNTL__DEBUG_INDX_MASK__CI__VI 0x0000007fL
#define CP_CPF_DEBUG_DATA__DEBUG_DATA_MASK__CI__VI 0xffffffffL
#define CP_CPF_DEBUG__DEBUG_BUS_SELECT_BITS_MASK__CI__VI 0x0000003fL
#define CP_CPF_DEBUG__OVERFLOW_BUSY_DISABLE_MASK__CI__VI 0x02000000L
#define CP_CPF_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK__CI__VI 0x01000000L
#define CP_CPF_STALLED_STAT1__INDR1_FETCHING_DATA_MASK__CI__VI 0x00000002L
#define CP_CPF_STALLED_STAT1__INDR2_FETCHING_DATA_MASK__CI__VI 0x00000004L
#define CP_CPF_STALLED_STAT1__MIU_WAITING_ON_RDREQ_FREE_MASK__CI 0x00000010L
#define CP_CPF_STALLED_STAT1__RING_FETCHING_DATA_MASK__CI__VI 0x00000001L
#define CP_CPF_STALLED_STAT1__STATE_FETCHING_DATA_MASK__CI__VI 0x00000008L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_FREE_MASK__CI__VI 0x00000020L
#define CP_CPF_STALLED_STAT1__TCIU_WAITING_ON_TAGS_MASK__CI__VI 0x00000040L
#define CP_CPF_STATUS__CPC_CPF_BUSY_MASK__CI__VI 0x40000000L
#define CP_CPF_STATUS__CPF_BUSY_MASK__CI__VI 0x80000000L
#define CP_CPF_STATUS__CSF_BUSY_MASK__CI__VI 0x00000002L
#define CP_CPF_STATUS__HQD_BUSY_MASK__CI__VI 0x00008000L
#define CP_CPF_STATUS__INTERRUPT_BUSY_MASK__CI__VI 0x00002000L
#define CP_CPF_STATUS__MIU_RDREQ_BUSY_MASK__CI 0x00000004L
#define CP_CPF_STATUS__MIU_WRREQ_BUSY_MASK__CI 0x00000008L
#define CP_CPF_STATUS__POST_WPTR_GFX_BUSY_MASK__CI__VI 0x00000001L
#define CP_CPF_STATUS__ROQ_ALIGN_BUSY_MASK__CI__VI 0x00000010L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT1_BUSY_MASK__CI__VI 0x00000400L
#define CP_CPF_STATUS__ROQ_CE_INDIRECT2_BUSY_MASK__CI__VI 0x00000800L
#define CP_CPF_STATUS__ROQ_CE_RING_BUSY_MASK__CI__VI 0x00000200L
#define CP_CPF_STATUS__ROQ_INDIRECT1_BUSY_MASK__CI__VI 0x00000040L
#define CP_CPF_STATUS__ROQ_INDIRECT2_BUSY_MASK__CI__VI 0x00000080L
#define CP_CPF_STATUS__ROQ_RING_BUSY_MASK__CI__VI 0x00000020L
#define CP_CPF_STATUS__ROQ_STATE_BUSY_MASK__CI__VI 0x00000100L
#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK__CI__VI 0x00001000L
#define CP_CPF_STATUS__TCIU_BUSY_MASK__CI__VI 0x00004000L
#define CP_CSF_CNTL__FETCH_BUFFER_DEPTH_MASK 0x0000000fL
#define CP_CSF_STAT__BUFFER_SLOTS_ALLOCATED_MASK 0x0000000fL
#define CP_DEBUG_CNTL__CP_DEBUG_INDX_MASK__SI 0x0000007fL
#define CP_DEBUG_CNTL__DEBUG_INDX_MASK__CI__VI 0x0000007fL
#define CP_DEBUG_DATA__DATA_MASK__SI 0xffffffffL
#define CP_DEBUG_DATA__DEBUG_DATA_MASK__CI__VI 0xffffffffL
#define CP_DEBUG__BUSY_EXTENDER_MASK__CI__VI 0x00180000L
#define CP_DEBUG__CS_PIPELINE_RESET_DISABLE_MASK__CI__VI 0x40000000L
#define CP_DEBUG__CS_STATE_FILT_DISABLE_MASK__CI__VI 0x20000000L
#define CP_DEBUG__DEBUG_BUS_FLOP_EN_MASK__CI__VI 0x00000040L
#define CP_DEBUG__DEBUG_BUS_SELECT_BITS_MASK 0x0000003fL
#define CP_DEBUG__EVENT_FILT_DISABLE_MASK__CI__VI 0x04000000L
#define CP_DEBUG__INTERRUPT_DISABLE_MASK__CI__VI 0x00400000L
#define CP_DEBUG__OVERFLOW_BUSY_DISABLE_MASK 0x02000000L
#define CP_DEBUG__PREDICATE_DISABLE_MASK 0x00800000L
#define CP_DEBUG__PREFETCH_PASS_NOPS_MASK__SI 0x04000000L
#define CP_DEBUG__PRIV_VIOLATION_CNTL_MASK 0x18000000L
#define CP_DEBUG__SURFSYNC_CNTX_RDADDR_MASK 0x00070000L
#define CP_DEBUG__UNDERFLOW_BUSY_DISABLE_MASK 0x01000000L
#define CP_DEBUG__VMID_VIOLATION_CNTL_MASK 0x00008000L
#define CP_DEVICE_ID__DEVICE_ID_MASK__CI__VI 0x000000ffL
#define CP_DE_CE_COUNT__CONST_ENGINE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_DE_DE_COUNT__DRAW_ENGINE_COUNT_MASK__CI__VI 0xffffffffL
#define CP_DE_LAST_INVAL_COUNT__LAST_INVAL_COUNT_MASK__CI__VI 0xffffffffL
#define CP_DFY_ADDR_HI__ADDR_HI_MASK__CI__VI 0xffffffffL
#define CP_DFY_ADDR_LO__ADDR_LO_MASK__CI__VI 0xffffffe0L
#define CP_DFY_CNTL__ATC_MASK__CI 0x00000800L
#define CP_DFY_CNTL__POLICY_MASK__CI 0x00000300L
#define CP_DFY_CNTL__VOL_MASK__CI 0x00000400L
#define CP_DFY_DATA_0__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_10__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_11__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_12__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_13__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_14__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_15__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_1__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_2__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_3__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_4__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_5__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_6__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_7__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_8__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_DATA_9__DATA_MASK__CI__VI 0xffffffffL
#define CP_DFY_STAT__BURST_COUNT_MASK__CI__VI 0x0000ffffL
#define CP_DFY_STAT__BUSY_MASK__CI__VI 0x80000000L
#define CP_DFY_STAT__TAGS_PENDING_MASK__CI 0x00ff0000L
#define CP_DMA_CNTL__BUFFER_DEPTH_MASK 0x000f0000L
#define CP_DMA_CNTL__MIN_AVAILSZ_MASK 0x00000030L
#define CP_DMA_CNTL__PIO_COUNT_MASK 0xc0000000L
#define CP_DMA_CNTL__PIO_FIFO_EMPTY_MASK 0x10000000L
#define CP_DMA_CNTL__PIO_FIFO_FULL_MASK 0x20000000L
#define CP_DMA_ME_COMMAND__BYTE_COUNT_MASK 0x001fffffL
#define CP_DMA_ME_COMMAND__DAIC_MASK 0x20000000L
#define CP_DMA_ME_COMMAND__DAS_MASK 0x08000000L
#define CP_DMA_ME_COMMAND__DIS_WC_MASK 0x00200000L
#define CP_DMA_ME_COMMAND__DST_SWAP_MASK 0x03000000L
#define CP_DMA_ME_COMMAND__RAW_WAIT_MASK 0x40000000L
#define CP_DMA_ME_COMMAND__SAIC_MASK 0x10000000L
#define CP_DMA_ME_COMMAND__SAS_MASK 0x04000000L
#define CP_DMA_ME_COMMAND__SRC_SWAP_MASK 0x00c00000L
#define CP_DMA_ME_CONTROL__DST_ATC_MASK__CI__VI 0x01000000L
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK__CI 0x06000000L
#define CP_DMA_ME_CONTROL__DST_SELECT_MASK__CI__VI 0x00300000L
#define CP_DMA_ME_CONTROL__DST_VOLATILE_MASK__CI 0x08000000L
#define CP_DMA_ME_CONTROL__SRC_ATC_MASK__CI__VI 0x00001000L
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK__CI 0x00006000L
#define CP_DMA_ME_CONTROL__SRC_SELECT_MASK__CI__VI 0x60000000L
#define CP_DMA_ME_CONTROL__SRC_VOLATILE_MASK__CI 0x00008000L
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_ME_DST_ADDR_HI__DST_ADDR_HI_MASK__SI 0x000000ffL
#define CP_DMA_ME_DST_ADDR__DST_ADDR_MASK 0xffffffffL
#define CP_DMA_ME_SRC_ADDR_HI__DST_SELECT_MASK__SI 0x00300000L
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_ME_SRC_ADDR_HI__SRC_ADDR_HI_MASK__SI 0x000000ffL
#define CP_DMA_ME_SRC_ADDR_HI__SRC_SELECT_MASK__SI 0x60000000L
#define CP_DMA_ME_SRC_ADDR__SRC_ADDR_MASK 0xffffffffL
#define CP_DMA_PFP_COMMAND__BYTE_COUNT_MASK 0x001fffffL
#define CP_DMA_PFP_COMMAND__DAIC_MASK 0x20000000L
#define CP_DMA_PFP_COMMAND__DAS_MASK 0x08000000L
#define CP_DMA_PFP_COMMAND__DIS_WC_MASK 0x00200000L
#define CP_DMA_PFP_COMMAND__DST_SWAP_MASK 0x03000000L
#define CP_DMA_PFP_COMMAND__RAW_WAIT_MASK 0x40000000L
#define CP_DMA_PFP_COMMAND__SAIC_MASK 0x10000000L
#define CP_DMA_PFP_COMMAND__SAS_MASK 0x04000000L
#define CP_DMA_PFP_COMMAND__SRC_SWAP_MASK 0x00c00000L
#define CP_DMA_PFP_CONTROL__DST_ATC_MASK__CI__VI 0x01000000L
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK__CI 0x06000000L
#define CP_DMA_PFP_CONTROL__DST_SELECT_MASK__CI__VI 0x00300000L
#define CP_DMA_PFP_CONTROL__DST_VOLATILE_MASK__CI 0x08000000L
#define CP_DMA_PFP_CONTROL__SRC_ATC_MASK__CI__VI 0x00001000L
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK__CI 0x00006000L
#define CP_DMA_PFP_CONTROL__SRC_SELECT_MASK__CI__VI 0x60000000L
#define CP_DMA_PFP_CONTROL__SRC_VOLATILE_MASK__CI 0x00008000L
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_PFP_DST_ADDR_HI__DST_ADDR_HI_MASK__SI 0x000000ffL
#define CP_DMA_PFP_DST_ADDR__DST_ADDR_MASK 0xffffffffL
#define CP_DMA_PFP_SRC_ADDR_HI__DST_SELECT_MASK__SI 0x00300000L
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_ADDR_HI_MASK__SI 0x000000ffL
#define CP_DMA_PFP_SRC_ADDR_HI__SRC_SELECT_MASK__SI 0x60000000L
#define CP_DMA_PFP_SRC_ADDR__SRC_ADDR_MASK 0xffffffffL
#define CP_DMA_PIO_COMMAND__BYTE_COUNT_MASK 0x001fffffL
#define CP_DMA_PIO_COMMAND__DAIC_MASK 0x20000000L
#define CP_DMA_PIO_COMMAND__DAS_MASK 0x08000000L
#define CP_DMA_PIO_COMMAND__DIS_WC_MASK 0x00200000L
#define CP_DMA_PIO_COMMAND__DST_SWAP_MASK 0x03000000L
#define CP_DMA_PIO_COMMAND__RAW_WAIT_MASK 0x40000000L
#define CP_DMA_PIO_COMMAND__SAIC_MASK 0x10000000L
#define CP_DMA_PIO_COMMAND__SAS_MASK 0x04000000L
#define CP_DMA_PIO_COMMAND__SRC_SWAP_MASK 0x00c00000L
#define CP_DMA_PIO_CONTROL__DST_ATC_MASK__CI__VI 0x01000000L
#define CP_DMA_PIO_CONTROL__DST_CACHE_POLICY_MASK__CI 0x06000000L
#define CP_DMA_PIO_CONTROL__DST_SELECT_MASK__CI__VI 0x00300000L
#define CP_DMA_PIO_CONTROL__DST_VOLATILE_MASK__CI 0x08000000L
#define CP_DMA_PIO_CONTROL__SRC_ATC_MASK__CI__VI 0x00001000L
#define CP_DMA_PIO_CONTROL__SRC_CACHE_POLICY_MASK__CI 0x00006000L
#define CP_DMA_PIO_CONTROL__SRC_SELECT_MASK__CI__VI 0x60000000L
#define CP_DMA_PIO_CONTROL__SRC_VOLATILE_MASK__CI 0x00008000L
#define CP_DMA_PIO_DST_ADDR_HI__DST_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_PIO_DST_ADDR_HI__DST_ADDR_HI_MASK__SI 0x000000ffL
#define CP_DMA_PIO_DST_ADDR__DST_ADDR_MASK 0xffffffffL
#define CP_DMA_PIO_SRC_ADDR_HI__DST_SELECT_MASK__SI 0x00300000L
#define CP_DMA_PIO_SRC_ADDR_HI__SRC_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_DMA_PIO_SRC_ADDR_HI__SRC_ADDR_HI_MASK__SI 0x000000ffL
#define CP_DMA_PIO_SRC_ADDR_HI__SRC_SELECT_MASK__SI 0x60000000L
#define CP_DMA_PIO_SRC_ADDR__SRC_ADDR_MASK 0xffffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_MASK 0x03ffffffL
#define CP_DMA_READ_TAGS__DMA_READ_TAG_VALID_MASK 0x10000000L
#define CP_ECC_FIRSTOCCURRENCE_RING0__INTERFACE_MASK__SI__CI 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE_RING0__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE_RING0__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE_RING0__VMID_MASK__SI__CI 0x000f0000L
#define CP_ECC_FIRSTOCCURRENCE_RING1__INTERFACE_MASK__SI__CI 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE_RING1__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE_RING1__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE_RING1__VMID_MASK__SI__CI 0x000f0000L
#define CP_ECC_FIRSTOCCURRENCE_RING2__INTERFACE_MASK__SI__CI 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE_RING2__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE_RING2__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE_RING2__VMID_MASK__SI__CI 0x000f0000L
#define CP_ECC_FIRSTOCCURRENCE__INTERFACE_MASK 0x00000003L
#define CP_ECC_FIRSTOCCURRENCE__REQUEST_CLIENT_MASK__SI__CI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE__RING_ID_MASK__SI__CI 0x00003c00L
#define CP_ECC_FIRSTOCCURRENCE__VMID_MASK 0x000f0000L
#define CP_ENDIAN_SWAP__ENDIAN_SWAP_MASK__CI__VI 0x00000003L
#define CP_EOP_DONE_ADDR_HI__ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_EOP_DONE_ADDR_HI__EOP_DONE_ADDR_HI_MASK__SI 0x000000ffL
#define CP_EOP_DONE_ADDR_HI__EOP_DONE_DATA_SEL_MASK__SI 0xe0000000L
#define CP_EOP_DONE_ADDR_HI__EOP_DONE_INT_SEL_MASK__SI 0x03000000L
#define CP_EOP_DONE_ADDR_LO__ADDR_LO_MASK__CI__VI 0xfffffffcL
#define CP_EOP_DONE_ADDR_LO__ADDR_SWAP_MASK__CI 0x00000003L
#define CP_EOP_DONE_ADDR_LO__EOP_DONE_ADDR_LO_MASK__SI 0xfffffffcL
#define CP_EOP_DONE_ADDR_LO__EOP_DONE_ADDR_SWAP_MASK__SI 0x00000003L
#define CP_EOP_DONE_DATA_CNTL__CNTX_ID_MASK__CI__VI 0x0000ffffL
#define CP_EOP_DONE_DATA_CNTL__DATA_SEL_MASK__CI__VI 0xe0000000L
#define CP_EOP_DONE_DATA_CNTL__DST_SEL_MASK__CI__VI 0x00030000L
#define CP_EOP_DONE_DATA_CNTL__INT_SEL_MASK__CI__VI 0x07000000L
#define CP_EOP_DONE_DATA_HI__DATA_HI_MASK__CI__VI 0xffffffffL
#define CP_EOP_DONE_DATA_HI__EOP_DONE_DATA_HI_MASK__SI 0xffffffffL
#define CP_EOP_DONE_DATA_LO__DATA_LO_MASK__CI__VI 0xffffffffL
#define CP_EOP_DONE_DATA_LO__EOP_DONE_DATA_LO_MASK__SI 0xffffffffL
#define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL_MASK__CI 0x06000000L
#define CP_EOP_DONE_EVENT_CNTL__EOP_VOLATILE_MASK__CI 0x08000000L
#define CP_EOP_DONE_EVENT_CNTL__WBINV_ACTION_ENA_MASK__CI__VI 0x0003f000L
#define CP_EOP_DONE_EVENT_CNTL__WBINV_TC_OP_MASK__CI__VI 0x0000007fL
#define CP_EOP_LAST_FENCE_HI__LAST_FENCE_HI_MASK 0xffffffffL
#define CP_EOP_LAST_FENCE_LO__LAST_FENCE_LO_MASK 0xffffffffL
#define CP_FETCHER_SOURCE__ME_SRC_MASK__CI 0x00000001L
#define CP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK 0xffffffffL
#define CP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK 0xffffffffL
#define CP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK 0xffffffffL
#define CP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK 0xffffffffL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_GDS_MASK 0x00003f00L
#define CP_GRBM_FREE_COUNT__FREE_COUNT_MASK 0x0000003fL
#define CP_GRBM_FREE_COUNT__FREE_COUNT_PFP_MASK 0x003f0000L
#define CP_HPD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK__CI 0x000000ffL
#define CP_HPD_EOP_BASE_ADDR__BASE_ADDR_MASK__CI 0xffffffffL
#define CP_HPD_EOP_CONTROL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_HPD_EOP_CONTROL__EOP_ATC_MASK__CI 0x00800000L
#define CP_HPD_EOP_CONTROL__EOP_SIZE_MASK__CI 0x0000003fL
#define CP_HPD_EOP_CONTROL__EOP_VOLATILE_MASK__CI 0x04000000L
#define CP_HPD_EOP_CONTROL__PEND_Q_SEM_MASK__CI 0x70000000L
#define CP_HPD_EOP_CONTROL__PEND_SIG_SEM_MASK__CI 0x80000000L
#define CP_HPD_EOP_CONTROL__PROCESSING_EOPIB_MASK__CI 0x00002000L
#define CP_HPD_EOP_CONTROL__PROCESSING_EOP_MASK__CI 0x00000100L
#define CP_HPD_EOP_CONTROL__PROCESSING_QID_MASK__CI 0x00000e00L
#define CP_HPD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK__CI 0x00004000L
#define CP_HPD_EOP_CONTROL__PROCESS_EOP_EN_MASK__CI 0x00001000L
#define CP_HPD_EOP_VMID__VMID_MASK__CI 0x0000000fL
#define CP_HPD_ROQ_OFFSETS__IB_OFFSET_MASK__CI__VI 0x003f0000L
#define CP_HPD_ROQ_OFFSETS__IQ_OFFSET_MASK__CI__VI 0x00000007L
#define CP_HPD_ROQ_OFFSETS__PQ_OFFSET_MASK__CI__VI 0x00003f00L
#define CP_HQD_ACTIVE__ACTIVE_MASK__CI__VI 0x00000001L
#define CP_HQD_ATOMIC0_PREOP_HI__ATOMIC0_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_HQD_ATOMIC0_PREOP_LO__ATOMIC0_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_HQD_ATOMIC1_PREOP_HI__ATOMIC1_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_HQD_ATOMIC1_PREOP_LO__ATOMIC1_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_INT_MASK__CI__VI 0x00000100L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK__CI 0x00000003L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK__CI__VI 0x00000010L
#define CP_HQD_DMA_OFFLOAD__DMA_OFFLOAD_MASK__CI__VI 0x00000001L
#define CP_HQD_HQ_SCHEDULER0__DEQUEUE_RETRY_CNT_MASK__CI 0x0000000cL
#define CP_HQD_HQ_SCHEDULER0__DEQUEUE_STATUS_MASK__CI 0x00000003L
#define CP_HQD_HQ_SCHEDULER0__PG_ACTIVATED_MASK__CI 0x00000200L
#define CP_HQD_HQ_SCHEDULER0__RSVR_31_10_MASK__CI 0xfffffc00L
#define CP_HQD_HQ_SCHEDULER0__RSV_6_4_MASK__CI 0x00000070L
#define CP_HQD_HQ_SCHEDULER0__SCRATCH_RAM_INIT_MASK__CI 0x00000080L
#define CP_HQD_HQ_SCHEDULER0__TCL2_DIRTY_MASK__CI 0x00000100L
#define CP_HQD_HQ_SCHEDULER1__SCHEDULER_MASK__CI__VI 0xffffffffL
#define CP_HQD_IB_BASE_ADDR_HI__IB_BASE_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_HQD_IB_BASE_ADDR__IB_BASE_ADDR_MASK__CI__VI 0xfffffffcL
#define CP_HQD_IB_CONTROL__IB_ATC_MASK__CI__VI 0x00800000L
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK__CI 0x03000000L
#define CP_HQD_IB_CONTROL__IB_PRIV_STATE_MASK__CI__VI 0x40000000L
#define CP_HQD_IB_CONTROL__IB_SIZE_MASK__CI__VI 0x000fffffL
#define CP_HQD_IB_CONTROL__IB_VOLATILE_MASK__CI 0x04000000L
#define CP_HQD_IB_CONTROL__MIN_IB_AVAIL_SIZE_MASK__CI__VI 0x00300000L
#define CP_HQD_IB_CONTROL__PROCESSING_IB_MASK__CI__VI 0x80000000L
#define CP_HQD_IB_RPTR__CONSUMED_OFFSET_MASK__CI__VI 0x000fffffL
#define CP_HQD_IQ_RPTR__OFFSET_MASK__CI__VI 0x0000003fL
#define CP_HQD_IQ_TIMER__ACTIVE_MASK__CI__VI 0x80000000L
#define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_HQD_IQ_TIMER__INTERRUPT_SIZE_MASK__CI__VI 0x003f0000L
#define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK__CI__VI 0x00003000L
#define CP_HQD_IQ_TIMER__IQ_ATC_MASK__CI__VI 0x00800000L
#define CP_HQD_IQ_TIMER__IQ_VOLATILE_MASK__CI 0x04000000L
#define CP_HQD_IQ_TIMER__PROCESSING_IQ_MASK__CI__VI 0x40000000L
#define CP_HQD_IQ_TIMER__PROCESS_IQ_EN_MASK__CI__VI 0x20000000L
#define CP_HQD_IQ_TIMER__RETRY_TYPE_MASK__CI__VI 0x00000700L
#define CP_HQD_IQ_TIMER__WAIT_TIME_MASK__CI__VI 0x000000ffL
#define CP_HQD_MSG_TYPE__ACTION_MASK__CI 0x00000003L
#define CP_HQD_PERSISTENT_STATE__DISP_ACTIVE_MASK__CI__VI 0x80000000L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_REQ_MASK__CI__VI 0x00000001L
#define CP_HQD_PERSISTENT_STATE__PRELOAD_SIZE_MASK__CI__VI 0x0003ff00L
#define CP_HQD_PIPE_PRIORITY__PIPE_PRIORITY_MASK__CI__VI 0x00000003L
#define CP_HQD_PQ_BASE_HI__ADDR_HI_MASK__CI__VI 0x000000ffL
#define CP_HQD_PQ_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK__CI 0x00030000L
#define CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK__CI__VI 0x80000000L
#define CP_HQD_PQ_CONTROL__MIN_AVAIL_SIZE_MASK__CI__VI 0x00300000L
#define CP_HQD_PQ_CONTROL__NO_UPDATE_RPTR_MASK__CI__VI 0x08000000L
#define CP_HQD_PQ_CONTROL__PQ_ATC_MASK__CI__VI 0x00800000L
#define CP_HQD_PQ_CONTROL__PQ_VOLATILE_MASK__CI 0x04000000L
#define CP_HQD_PQ_CONTROL__PRIV_STATE_MASK__CI__VI 0x40000000L
#define CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK__CI__VI 0x0000003fL
#define CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK__CI__VI 0x20000000L
#define CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK__CI__VI 0x00003f00L
#define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK__CI__VI 0x10000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK__CI__VI 0x40000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK__CI__VI 0x80000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK__CI__VI 0x007ffffcL
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SCHD_HIT_MASK__CI__VI 0x20000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK__CI__VI 0x10000000L
#define CP_HQD_PQ_RPTR_REPORT_ADDR_HI__RPTR_REPORT_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_HQD_PQ_RPTR_REPORT_ADDR__RPTR_REPORT_ADDR_MASK__CI__VI 0xfffffffcL
#define CP_HQD_PQ_RPTR__CONSUMED_OFFSET_MASK__CI__VI 0xffffffffL
#define CP_HQD_PQ_WPTR_POLL_ADDR_HI__WPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_HQD_PQ_WPTR_POLL_ADDR__WPTR_ADDR_MASK__CI__VI 0xfffffffcL
#define CP_HQD_PQ_WPTR__OFFSET_MASK__CI__VI 0xffffffffL
#define CP_HQD_QUANTUM__QUANTUM_DURATION_MASK__CI__VI 0x00003f00L
#define CP_HQD_QUANTUM__QUANTUM_EN_MASK__CI__VI 0x00000001L
#define CP_HQD_QUANTUM__QUANTUM_SCALE_MASK__CI__VI 0x00000010L
#define CP_HQD_QUEUE_PRIORITY__PRIORITY_LEVEL_MASK__CI__VI 0x0000000fL
#define CP_HQD_SEMA_CMD__RESULT_MASK__CI__VI 0x00000006L
#define CP_HQD_SEMA_CMD__RETRY_MASK__CI__VI 0x00000001L
#define CP_HQD_VMID__IB_VMID_MASK__CI__VI 0x00000f00L
#define CP_HQD_VMID__VMID_MASK__CI__VI 0x0000000fL
#define CP_HQD_VMID__VQID_MASK__CI__VI 0x03ff0000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL0_MASK__CI__VI 0x00000003L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL10_MASK__CI__VI 0x00300000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL11_MASK__CI__VI 0x00c00000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL12_MASK__CI__VI 0x03000000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL13_MASK__CI__VI 0x0c000000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL14_MASK__CI__VI 0x30000000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL15_MASK__CI__VI 0xc0000000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL1_MASK__CI__VI 0x0000000cL
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL2_MASK__CI__VI 0x00000030L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL3_MASK__CI__VI 0x000000c0L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL4_MASK__CI__VI 0x00000300L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL5_MASK__CI__VI 0x00000c00L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL6_MASK__CI__VI 0x00003000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL7_MASK__CI__VI 0x0000c000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL8_MASK__CI__VI 0x00030000L
#define CP_HYP_REG_PRIV_LEVEL_A__PRIV_LEVEL9_MASK__CI__VI 0x000c0000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL16_MASK__CI__VI 0x00000003L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL17_MASK__CI__VI 0x0000000cL
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL18_MASK__CI__VI 0x00000030L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL19_MASK__CI__VI 0x000000c0L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL20_MASK__CI__VI 0x00000300L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL21_MASK__CI__VI 0x00000c00L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL22_MASK__CI__VI 0x00003000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL23_MASK__CI__VI 0x0000c000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL24_MASK__CI__VI 0x00030000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL25_MASK__CI__VI 0x000c0000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL26_MASK__CI__VI 0x00300000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL27_MASK__CI__VI 0x00c00000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL28_MASK__CI__VI 0x03000000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL29_MASK__CI__VI 0x0c000000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL30_MASK__CI__VI 0x30000000L
#define CP_HYP_REG_PRIV_LEVEL_B__PRIV_LEVEL31_MASK__CI__VI 0xc0000000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL32_MASK__CI__VI 0x00000003L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL33_MASK__CI__VI 0x0000000cL
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL34_MASK__CI__VI 0x00000030L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL35_MASK__CI__VI 0x000000c0L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL36_MASK__CI__VI 0x00000300L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL37_MASK__CI__VI 0x00000c00L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL38_MASK__CI__VI 0x00003000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL39_MASK__CI__VI 0x0000c000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL40_MASK__CI__VI 0x00030000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL41_MASK__CI__VI 0x000c0000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL42_MASK__CI__VI 0x00300000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL43_MASK__CI__VI 0x00c00000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL44_MASK__CI__VI 0x03000000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL45_MASK__CI__VI 0x0c000000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL46_MASK__CI__VI 0x30000000L
#define CP_HYP_REG_PRIV_LEVEL_C__PRIV_LEVEL47_MASK__CI__VI 0xc0000000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL48_MASK__CI__VI 0x00000003L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL49_MASK__CI__VI 0x0000000cL
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL50_MASK__CI__VI 0x00000030L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL51_MASK__CI__VI 0x000000c0L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL52_MASK__CI__VI 0x00000300L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL53_MASK__CI__VI 0x00000c00L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL54_MASK__CI__VI 0x00003000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL55_MASK__CI__VI 0x0000c000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL56_MASK__CI__VI 0x00030000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL57_MASK__CI__VI 0x000c0000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL58_MASK__CI__VI 0x00300000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL59_MASK__CI__VI 0x00c00000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL60_MASK__CI__VI 0x03000000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL61_MASK__CI__VI 0x0c000000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL62_MASK__CI__VI 0x30000000L
#define CP_HYP_REG_PRIV_LEVEL_D__PRIV_LEVEL63_MASK__CI__VI 0xc0000000L
#define CP_IB1_BASE_HI__IB1_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_IB1_BASE_HI__IB1_BASE_HI_MASK__SI 0x000000ffL
#define CP_IB1_BASE_LO__IB1_BASE_LO_MASK 0xfffffffcL
#define CP_IB1_BUFSZ__IB1_BUFSZ_MASK 0x000fffffL
#define CP_IB1_OFFSET__IB1_OFFSET_MASK 0x000fffffL
#define CP_IB1_PREAMBLE_BEGIN__IB1_PREAMBLE_BEGIN_MASK 0x000fffffL
#define CP_IB1_PREAMBLE_END__IB1_PREAMBLE_END_MASK 0x000fffffL
#define CP_IB1_PRIV_BASE_HI__IB1_PRIV_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_IB1_PRIV_BASE_HI__IB1_PRIV_BASE_HI_MASK__SI 0x000000ffL
#define CP_IB1_PRIV_BASE_LO__IB1_PRIV_BASE_LO_MASK 0xfffffffcL
#define CP_IB1_PRIV_BUFSZ__IB1_PRIV_BUFSZ_MASK 0x000fffffL
#define CP_IB2_BASE_HI__IB2_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_IB2_BASE_HI__IB2_BASE_HI_MASK__SI 0x000000ffL
#define CP_IB2_BASE_LO__IB2_BASE_LO_MASK 0xfffffffcL
#define CP_IB2_BUFSZ__IB2_BUFSZ_MASK 0x000fffffL
#define CP_IB2_OFFSET__IB2_OFFSET_MASK 0x000fffffL
#define CP_IB2_PREAMBLE_BEGIN__IB2_PREAMBLE_BEGIN_MASK 0x000fffffL
#define CP_IB2_PREAMBLE_END__IB2_PREAMBLE_END_MASK 0x000fffffL
#define CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL_RING0__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING0__CP_RINGID0_INT_ENABLE_MASK__SI 0x80000000L
#define CP_INT_CNTL_RING0__CP_RINGID1_INT_ENABLE_MASK__SI 0x40000000L
#define CP_INT_CNTL_RING0__CP_RINGID2_INT_ENABLE_MASK__SI 0x20000000L
#define CP_INT_CNTL_RING0__GDS_ALLOC_ERROR_INT_ENABLE_MASK__SI 0x00008000L
#define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL_RING0__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL_RING0__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING0__SEM_SIG_INCOMPLETE_INT_ENABLE_MASK__SI 0x00010000L
#define CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL_RING0__WAITMEM_SEM_INT_ENABLE_MASK__SI 0x00200000L
#define CP_INT_CNTL_RING0__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING1__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL_RING1__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL_RING1__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING1__CP_RINGID0_INT_ENABLE_MASK__SI 0x80000000L
#define CP_INT_CNTL_RING1__CP_RINGID1_INT_ENABLE_MASK__SI 0x40000000L
#define CP_INT_CNTL_RING1__CP_RINGID2_INT_ENABLE_MASK__SI 0x20000000L
#define CP_INT_CNTL_RING1__GDS_ALLOC_ERROR_INT_ENABLE_MASK__SI 0x00008000L
#define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL_RING1__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL_RING1__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL_RING1__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING1__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL_RING1__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL_RING1__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING1__SEM_SIG_INCOMPLETE_INT_ENABLE_MASK__SI 0x00010000L
#define CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL_RING1__WAITMEM_SEM_INT_ENABLE_MASK__SI 0x00200000L
#define CP_INT_CNTL_RING1__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL_RING2__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL_RING2__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL_RING2__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL_RING2__CP_RINGID0_INT_ENABLE_MASK__SI 0x80000000L
#define CP_INT_CNTL_RING2__CP_RINGID1_INT_ENABLE_MASK__SI 0x40000000L
#define CP_INT_CNTL_RING2__CP_RINGID2_INT_ENABLE_MASK__SI 0x20000000L
#define CP_INT_CNTL_RING2__GDS_ALLOC_ERROR_INT_ENABLE_MASK__SI 0x00008000L
#define CP_INT_CNTL_RING2__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL_RING2__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL_RING2__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL_RING2__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL_RING2__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL_RING2__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL_RING2__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL_RING2__SEM_SIG_INCOMPLETE_INT_ENABLE_MASK__SI 0x00010000L
#define CP_INT_CNTL_RING2__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL_RING2__WAITMEM_SEM_INT_ENABLE_MASK__SI 0x00200000L
#define CP_INT_CNTL_RING2__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_CNTL__CNTX_BUSY_INT_ENABLE_MASK 0x00080000L
#define CP_INT_CNTL__CNTX_EMPTY_INT_ENABLE_MASK 0x00100000L
#define CP_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK 0x00004000L
#define CP_INT_CNTL__CP_RINGID0_INT_ENABLE_MASK__SI 0x80000000L
#define CP_INT_CNTL__CP_RINGID1_INT_ENABLE_MASK__SI 0x40000000L
#define CP_INT_CNTL__CP_RINGID2_INT_ENABLE_MASK__SI 0x20000000L
#define CP_INT_CNTL__GDS_ALLOC_ERROR_INT_ENABLE_MASK__SI 0x00008000L
#define CP_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK 0x01000000L
#define CP_INT_CNTL__PRIV_INSTR_INT_ENABLE_MASK 0x00400000L
#define CP_INT_CNTL__PRIV_REG_INT_ENABLE_MASK 0x00800000L
#define CP_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK 0x08000000L
#define CP_INT_CNTL__SEM_SIG_INCOMPLETE_INT_ENABLE_MASK__SI 0x00010000L
#define CP_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK 0x04000000L
#define CP_INT_CNTL__WAITMEM_SEM_INT_ENABLE_MASK__SI 0x00200000L
#define CP_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK 0x00020000L
#define CP_INT_STATUS_RING0__CNTX_BUSY_INT_STAT_MASK__SI__CI 0x00080000L
#define CP_INT_STATUS_RING0__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS_RING0__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING0__CP_RINGID0_INT_STAT_MASK__SI 0x80000000L
#define CP_INT_STATUS_RING0__CP_RINGID1_INT_STAT_MASK__SI 0x40000000L
#define CP_INT_STATUS_RING0__CP_RINGID2_INT_STAT_MASK__SI 0x20000000L
#define CP_INT_STATUS_RING0__GDS_ALLOC_ERROR_INT_STAT_MASK__SI 0x00008000L
#define CP_INT_STATUS_RING0__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS_RING0__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS_RING0__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS_RING0__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING0__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS_RING0__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS_RING0__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING0__SEM_SIG_INCOMPLETE_INT_STAT_MASK__SI 0x00010000L
#define CP_INT_STATUS_RING0__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS_RING0__WAITMEM_SEM_INT_STAT_MASK__SI 0x00200000L
#define CP_INT_STATUS_RING0__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING1__CNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS_RING1__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS_RING1__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING1__CP_RINGID0_INT_STAT_MASK__SI 0x80000000L
#define CP_INT_STATUS_RING1__CP_RINGID1_INT_STAT_MASK__SI 0x40000000L
#define CP_INT_STATUS_RING1__CP_RINGID2_INT_STAT_MASK__SI 0x20000000L
#define CP_INT_STATUS_RING1__GDS_ALLOC_ERROR_INT_STAT_MASK__SI 0x00008000L
#define CP_INT_STATUS_RING1__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS_RING1__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS_RING1__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS_RING1__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING1__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS_RING1__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS_RING1__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING1__SEM_SIG_INCOMPLETE_INT_STAT_MASK__SI 0x00010000L
#define CP_INT_STATUS_RING1__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS_RING1__WAITMEM_SEM_INT_STAT_MASK__SI 0x00200000L
#define CP_INT_STATUS_RING1__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS_RING2__CNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS_RING2__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS_RING2__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS_RING2__CP_RINGID0_INT_STAT_MASK__SI 0x80000000L
#define CP_INT_STATUS_RING2__CP_RINGID1_INT_STAT_MASK__SI 0x40000000L
#define CP_INT_STATUS_RING2__CP_RINGID2_INT_STAT_MASK__SI 0x20000000L
#define CP_INT_STATUS_RING2__GDS_ALLOC_ERROR_INT_STAT_MASK__SI 0x00008000L
#define CP_INT_STATUS_RING2__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS_RING2__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS_RING2__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS_RING2__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS_RING2__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS_RING2__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS_RING2__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS_RING2__SEM_SIG_INCOMPLETE_INT_STAT_MASK__SI 0x00010000L
#define CP_INT_STATUS_RING2__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS_RING2__WAITMEM_SEM_INT_STAT_MASK__SI 0x00200000L
#define CP_INT_STATUS_RING2__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STATUS__CNTX_BUSY_INT_STAT_MASK 0x00080000L
#define CP_INT_STATUS__CNTX_EMPTY_INT_STAT_MASK 0x00100000L
#define CP_INT_STATUS__CP_ECC_ERROR_INT_STAT_MASK 0x00004000L
#define CP_INT_STATUS__CP_RINGID0_INT_STAT_MASK__SI 0x80000000L
#define CP_INT_STATUS__CP_RINGID1_INT_STAT_MASK__SI 0x40000000L
#define CP_INT_STATUS__CP_RINGID2_INT_STAT_MASK__SI 0x20000000L
#define CP_INT_STATUS__GDS_ALLOC_ERROR_INT_STAT_MASK__SI 0x00008000L
#define CP_INT_STATUS__GENERIC0_INT_STAT_MASK__CI__VI 0x80000000L
#define CP_INT_STATUS__GENERIC1_INT_STAT_MASK__CI__VI 0x40000000L
#define CP_INT_STATUS__GENERIC2_INT_STAT_MASK__CI__VI 0x20000000L
#define CP_INT_STATUS__OPCODE_ERROR_INT_STAT_MASK 0x01000000L
#define CP_INT_STATUS__PRIV_INSTR_INT_STAT_MASK 0x00400000L
#define CP_INT_STATUS__PRIV_REG_INT_STAT_MASK 0x00800000L
#define CP_INT_STATUS__RESERVED_BIT_ERROR_INT_STAT_MASK 0x08000000L
#define CP_INT_STATUS__SEM_SIG_INCOMPLETE_INT_STAT_MASK__SI 0x00010000L
#define CP_INT_STATUS__TIME_STAMP_INT_STAT_MASK 0x04000000L
#define CP_INT_STATUS__WAITMEM_SEM_INT_STAT_MASK__SI 0x00200000L
#define CP_INT_STATUS__WRM_POLL_TIMEOUT_INT_STAT_MASK 0x00020000L
#define CP_INT_STAT_DEBUG__CNTX_BUSY_INT_ASSERTED_MASK 0x00080000L
#define CP_INT_STAT_DEBUG__CNTX_EMPTY_INT_ASSERTED_MASK 0x00100000L
#define CP_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK 0x00004000L
#define CP_INT_STAT_DEBUG__CP_RINGID0_INT_ASSERTED_MASK__SI 0x80000000L
#define CP_INT_STAT_DEBUG__CP_RINGID1_INT_ASSERTED_MASK__SI 0x40000000L
#define CP_INT_STAT_DEBUG__CP_RINGID2_INT_ASSERTED_MASK__SI 0x20000000L
#define CP_INT_STAT_DEBUG__GDS_ALLOC_ERROR_INT_ASSERTED_MASK__SI 0x00008000L
#define CP_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK__CI__VI 0x80000000L
#define CP_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK__CI__VI 0x40000000L
#define CP_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK__CI__VI 0x20000000L
#define CP_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK 0x01000000L
#define CP_INT_STAT_DEBUG__PRIV_INSTR_INT_ASSERTED_MASK 0x00400000L
#define CP_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK 0x00800000L
#define CP_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK 0x08000000L
#define CP_INT_STAT_DEBUG__SEM_SIG_INCOMPLETE_INT_ASSERTED_MASK__SI 0x00010000L
#define CP_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK 0x04000000L
#define CP_INT_STAT_DEBUG__WAITMEM_SEM_INT_ASSERTED_MASK__SI 0x00200000L
#define CP_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK 0x00020000L
#define CP_IQ_WAIT_TIME1__ATOMIC_OFFLOAD_MASK__CI__VI 0x0000ff00L
#define CP_IQ_WAIT_TIME1__GWS_MASK__CI__VI 0xff000000L
#define CP_IQ_WAIT_TIME1__IB_OFFLOAD_MASK__CI__VI 0x000000ffL
#define CP_IQ_WAIT_TIME1__WRM_OFFLOAD_MASK__CI__VI 0x00ff0000L
#define CP_IQ_WAIT_TIME2__DEQ_RETRY_MASK__CI__VI 0xff000000L
#define CP_IQ_WAIT_TIME2__QUE_SLEEP_MASK__CI__VI 0x000000ffL
#define CP_IQ_WAIT_TIME2__SCH_WAVE_MASK__CI__VI 0x0000ff00L
#define CP_IQ_WAIT_TIME2__SEM_REARM_MASK__CI__VI 0x00ff0000L
#define CP_MAX_CONTEXT__MAX_CONTEXT_MASK__CI__VI 0x00000007L
#define CP_MC_PACK_DELAY_CNT__PACK_DELAY_CNT_MASK__SI__CI 0x0000001fL
#define CP_MC_RD_RETURN_TAGS__READ_RETURN_NACK_MASK__SI 0x00030000L
#define CP_MC_RD_RETURN_TAGS__READ_RETURN_TAG_MASK__SI 0x0000ffffL
#define CP_MC_TAG_CNTL__TAG_RAM_INDEX_MASK__CI 0x0000003fL
#define CP_MC_TAG_CNTL__TAG_RAM_SEL_MASK__CI 0x00030000L
#define CP_MC_TAG_DATA__TAG_RAM_DATA_MASK__CI 0xffffffffL
#define CP_ME0_PIPE0_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME0_PIPE0_VMID__VMID_MASK__CI__VI 0x0000000fL
#define CP_ME0_PIPE1_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME0_PIPE1_VMID__VMID_MASK__CI__VI 0x0000000fL
#define CP_ME0_PIPE2_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK__CI__VI 0x000000ffL
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK__CI__VI 0x0000ff00L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK__CI__VI 0x00ff0000L
#define CP_ME0_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK__CI__VI 0xff000000L
#define CP_ME1_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK__CI__VI 0x00004000L
#define CP_ME1_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK__CI__VI 0x00002000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK__CI__VI 0x80000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK__CI__VI 0x40000000L
#define CP_ME1_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK__CI__VI 0x20000000L
#define CP_ME1_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK__CI__VI 0x01000000L
#define CP_ME1_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK__CI__VI 0x00800000L
#define CP_ME1_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK__CI__VI 0x08000000L
#define CP_ME1_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK__CI__VI 0x04000000L
#define CP_ME1_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE0_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME1_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE1_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME1_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE2_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME1_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME1_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME1_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME1_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME1_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME1_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME1_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME1_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME1_PIPE3_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK__CI__VI 0x000000ffL
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK__CI__VI 0x0000ff00L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK__CI__VI 0x00ff0000L
#define CP_ME1_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK__CI__VI 0xff000000L
#define CP_ME2_INT_STAT_DEBUG__CP_ECC_ERROR_INT_ASSERTED_MASK__CI__VI 0x00004000L
#define CP_ME2_INT_STAT_DEBUG__DEQUEUE_REQUEST_INT_ASSERTED_MASK__CI__VI 0x00002000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC0_INT_ASSERTED_MASK__CI__VI 0x80000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC1_INT_ASSERTED_MASK__CI__VI 0x40000000L
#define CP_ME2_INT_STAT_DEBUG__GENERIC2_INT_ASSERTED_MASK__CI__VI 0x20000000L
#define CP_ME2_INT_STAT_DEBUG__OPCODE_ERROR_INT_ASSERTED_MASK__CI__VI 0x01000000L
#define CP_ME2_INT_STAT_DEBUG__PRIV_REG_INT_ASSERTED_MASK__CI__VI 0x00800000L
#define CP_ME2_INT_STAT_DEBUG__RESERVED_BIT_ERROR_INT_ASSERTED_MASK__CI__VI 0x08000000L
#define CP_ME2_INT_STAT_DEBUG__TIME_STAMP_INT_ASSERTED_MASK__CI__VI 0x04000000L
#define CP_ME2_INT_STAT_DEBUG__WRM_POLL_TIMEOUT_INT_ASSERTED_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE0_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE0_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE0_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE0_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE0_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE0_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE0_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE0_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE0_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE0_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE0_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE0_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE0_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE0_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE0_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE0_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME2_PIPE1_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE1_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE1_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE1_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE1_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE1_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE1_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE1_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE1_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE1_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE1_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE1_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE1_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE1_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE1_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE1_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE1_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME2_PIPE2_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE2_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE2_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE2_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE2_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE2_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE2_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE2_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE2_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE2_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE2_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE2_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE2_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE2_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE2_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE2_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE2_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME2_PIPE3_INT_CNTL__CP_ECC_ERROR_INT_ENABLE_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE3_INT_CNTL__DEQUEUE_REQUEST_INT_ENABLE_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC0_INT_ENABLE_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC1_INT_ENABLE_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE3_INT_CNTL__GENERIC2_INT_ENABLE_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE3_INT_CNTL__OPCODE_ERROR_INT_ENABLE_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE3_INT_CNTL__PRIV_REG_INT_ENABLE_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE3_INT_CNTL__RESERVED_BIT_ERROR_INT_ENABLE_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE3_INT_CNTL__TIME_STAMP_INT_ENABLE_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE3_INT_CNTL__WRM_POLL_TIMEOUT_INT_ENABLE_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE3_INT_STATUS__CP_ECC_ERROR_INT_STATUS_MASK__CI__VI 0x00004000L
#define CP_ME2_PIPE3_INT_STATUS__DEQUEUE_REQUEST_INT_STATUS_MASK__CI__VI 0x00002000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC0_INT_STATUS_MASK__CI__VI 0x80000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC1_INT_STATUS_MASK__CI__VI 0x40000000L
#define CP_ME2_PIPE3_INT_STATUS__GENERIC2_INT_STATUS_MASK__CI__VI 0x20000000L
#define CP_ME2_PIPE3_INT_STATUS__OPCODE_ERROR_INT_STATUS_MASK__CI__VI 0x01000000L
#define CP_ME2_PIPE3_INT_STATUS__PRIV_REG_INT_STATUS_MASK__CI__VI 0x00800000L
#define CP_ME2_PIPE3_INT_STATUS__RESERVED_BIT_ERROR_INT_STATUS_MASK__CI__VI 0x08000000L
#define CP_ME2_PIPE3_INT_STATUS__TIME_STAMP_INT_STATUS_MASK__CI__VI 0x04000000L
#define CP_ME2_PIPE3_INT_STATUS__WRM_POLL_TIMEOUT_INT_STATUS_MASK__CI__VI 0x00020000L
#define CP_ME2_PIPE3_PRIORITY__PRIORITY_MASK__CI__VI 0x00000003L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY1_CNT_MASK__CI__VI 0x000000ffL
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2A_CNT_MASK__CI__VI 0x0000ff00L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY2B_CNT_MASK__CI__VI 0x00ff0000L
#define CP_ME2_PIPE_PRIORITY_CNTS__PRIORITY3_CNT_MASK__CI__VI 0xff000000L
#define CP_MEC1_F32_INTERRUPT__ECC_ROQ_FED_INT_MASK__CI 0x00000001L
#define CP_MEC1_F32_INTERRUPT__MEC_F32_INT_3_MASK__CI 0x00000008L
#define CP_MEC1_F32_INTERRUPT__PRIV_REG_INT_MASK__CI__VI 0x00000002L
#define CP_MEC1_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK__CI__VI 0x00000004L
#define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK__CI 0x00000fffL
#define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK__CI 0x00000fffL
#define CP_MEC2_F32_INTERRUPT__ECC_ROQ_FED_INT_MASK__CI 0x00000001L
#define CP_MEC2_F32_INTERRUPT__MEC_F32_INT_3_MASK__CI 0x00000008L
#define CP_MEC2_F32_INTERRUPT__PRIV_REG_INT_MASK__CI__VI 0x00000002L
#define CP_MEC2_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK__CI__VI 0x00000004L
#define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK__CI 0x00000fffL
#define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK__CI 0x00000fffL
#define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE_MASK__CI__VI 0x00000010L
#define CP_MEC_CNTL__MEC_ME1_HALT_MASK__CI__VI 0x40000000L
#define CP_MEC_CNTL__MEC_ME1_STEP_MASK__CI__VI 0x80000000L
#define CP_MEC_CNTL__MEC_ME2_HALT_MASK__CI__VI 0x10000000L
#define CP_MEC_CNTL__MEC_ME2_STEP_MASK__CI__VI 0x20000000L
#define CP_MEC_ME1_HEADER_DUMP__HEADER_DUMP_MASK__CI__VI 0xffffffffL
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK__CI 0x00001fffL
#define CP_MEC_ME1_UCODE_DATA__UCODE_DATA_MASK__CI__VI 0xffffffffL
#define CP_MEC_ME2_HEADER_DUMP__HEADER_DUMP_MASK__CI__VI 0xffffffffL
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK__CI 0x00001fffL
#define CP_MEC_ME2_UCODE_DATA__UCODE_DATA_MASK__CI__VI 0xffffffffL
#define CP_MEM_SLP_CNTL__CP_MEM_DS_EN_MASK 0x00000002L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK 0x00000001L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_OFF_DELAY_MASK 0x00ff0000L
#define CP_MEM_SLP_CNTL__CP_MEM_LS_ON_DELAY_MASK 0x0000ff00L
#define CP_MEM_SLP_CNTL__RESERVED1_MASK 0xff000000L
#define CP_MEQ_AVAIL__MEQ_CNT_MASK 0x000003ffL
#define CP_MEQ_STAT__MEQ_RPTR_MASK 0x000003ffL
#define CP_MEQ_STAT__MEQ_WPTR_MASK 0x03ff0000L
#define CP_MEQ_STQ_THRESHOLD__STQ_START_MASK__CI__VI 0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ1_START_MASK 0x000000ffL
#define CP_MEQ_THRESHOLDS__MEQ2_START_MASK 0x0000ff00L
#define CP_ME_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_ME_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_ME_CNTL__CE_HALT_MASK 0x01000000L
#define CP_ME_CNTL__CE_INVALIDATE_ICACHE_MASK__CI__VI 0x00000010L
#define CP_ME_CNTL__CE_STEP_MASK 0x02000000L
#define CP_ME_CNTL__ME_HALT_MASK 0x10000000L
#define CP_ME_CNTL__ME_INVALIDATE_ICACHE_MASK__CI__VI 0x00000100L
#define CP_ME_CNTL__ME_STEP_MASK 0x20000000L
#define CP_ME_CNTL__PFP_HALT_MASK 0x04000000L
#define CP_ME_CNTL__PFP_INVALIDATE_ICACHE_MASK__CI__VI 0x00000040L
#define CP_ME_CNTL__PFP_STEP_MASK 0x08000000L
#define CP_ME_F32_INTERRUPT__ECC_ERROR_INT_MASK__CI__VI 0x00000001L
#define CP_ME_F32_INTERRUPT__ME_F32_INT_2_MASK__CI__VI 0x00000004L
#define CP_ME_F32_INTERRUPT__ME_F32_INT_3_MASK__CI__VI 0x00000008L
#define CP_ME_F32_INTERRUPT__TIME_STAMP_INT_MASK__CI__VI 0x00000002L
#define CP_ME_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_ME_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_ME_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_ME_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_ME_HEADER_DUMP__ME_HEADER_DUMP_MASK 0xffffffffL
#define CP_ME_INTR_ROUTINE_START__IR_START_MASK__CI 0x000007ffL
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_ME_MC_RADDR_HI__ME_MC_RADDR_HI_MASK__SI 0x000000ffL
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_LO_MASK 0xfffffffcL
#define CP_ME_MC_RADDR_LO__ME_MC_RADDR_SWAP_MASK 0x00000003L
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_ME_MC_WADDR_HI__ME_MC_WADDR_HI_MASK__SI 0x000000ffL
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_LO_MASK 0xfffffffcL
#define CP_ME_MC_WADDR_LO__ME_MC_WADDR_SWAP_MASK 0x00000003L
#define CP_ME_MC_WDATA_HI__ME_MC_WDATA_HI_MASK 0xffffffffL
#define CP_ME_MC_WDATA_LO__ME_MC_WDATA_LO_MASK 0xffffffffL
#define CP_ME_PREEMPTION__ME_CNTXSW_PREEMPTION_MASK__SI__CI 0x00000001L
#define CP_ME_PRGRM_CNTR_START__IP_START_MASK__CI 0x000007ffL
#define CP_ME_RAM_DATA__ME_RAM_DATA_MASK 0xffffffffL
#define CP_MQD_BASE_ADDR_HI__BASE_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_MQD_BASE_ADDR__BASE_ADDR_MASK__CI__VI 0xfffffffcL
#define CP_MQD_CONTROL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_MQD_CONTROL__MQD_ATC_MASK__CI__VI 0x00800000L
#define CP_MQD_CONTROL__MQD_VOLATILE_MASK__CI 0x04000000L
#define CP_MQD_CONTROL__PRIV_STATE_MASK__CI__VI 0x00000100L
#define CP_MQD_CONTROL__VMID_MASK__CI__VI 0x0000000fL
#define CP_NUM_PRIM_NEEDED_COUNT0_HI__NUM_PRIM_NEEDED_CNT0_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT0_LO__NUM_PRIM_NEEDED_CNT0_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT1_HI__NUM_PRIM_NEEDED_CNT1_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT1_LO__NUM_PRIM_NEEDED_CNT1_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT2_HI__NUM_PRIM_NEEDED_CNT2_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT2_LO__NUM_PRIM_NEEDED_CNT2_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT3_HI__NUM_PRIM_NEEDED_CNT3_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_NEEDED_COUNT3_LO__NUM_PRIM_NEEDED_CNT3_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT0_HI__NUM_PRIM_WRITTEN_CNT0_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT0_LO__NUM_PRIM_WRITTEN_CNT0_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT1_HI__NUM_PRIM_WRITTEN_CNT1_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT1_LO__NUM_PRIM_WRITTEN_CNT1_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT2_HI__NUM_PRIM_WRITTEN_CNT2_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT2_LO__NUM_PRIM_WRITTEN_CNT2_LO_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT3_HI__NUM_PRIM_WRITTEN_CNT3_HI_MASK 0xffffffffL
#define CP_NUM_PRIM_WRITTEN_COUNT3_LO__NUM_PRIM_WRITTEN_CNT3_LO_MASK 0xffffffffL
#define CP_PA_CINVOC_COUNT_HI__CINVOC_COUNT_HI_MASK 0xffffffffL
#define CP_PA_CINVOC_COUNT_LO__CINVOC_COUNT_LO_MASK 0xffffffffL
#define CP_PA_CPRIM_COUNT_HI__CPRIM_COUNT_HI_MASK 0xffffffffL
#define CP_PA_CPRIM_COUNT_LO__CPRIM_COUNT_LO_MASK 0xffffffffL
#define CP_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK__SI 0x0000ffffL
#define CP_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK__SI 0xffffffffL
#define CP_PERFCOUNTER_SELECT__PERF_SEL_MASK__SI 0x0000003fL
#define CP_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK 0x00000300L
#define CP_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x00000400L
#define CP_PERFMON_CNTL__PERFMON_STATE_MASK 0x0000000fL
#define CP_PERFMON_CNTL__SPM_PERFMON_STATE_MASK__CI__VI 0x000000f0L
#define CP_PERFMON_CNTX_CNTL__PERFMON_ENABLE_MASK 0x80000000L
#define CP_PFP_ATOMIC_PREOP_HI__ATOMIC_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_PFP_ATOMIC_PREOP_LO__ATOMIC_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_PFP_F32_INTERRUPT__ECC_ERROR_INT_MASK__CI__VI 0x00000001L
#define CP_PFP_F32_INTERRUPT__PFP_F32_INT_3_MASK__CI__VI 0x00000008L
#define CP_PFP_F32_INTERRUPT__PRIV_REG_INT_MASK__CI__VI 0x00000002L
#define CP_PFP_F32_INTERRUPT__RESERVED_BIT_ERR_INT_MASK__CI__VI 0x00000004L
#define CP_PFP_GDS_ATOMIC0_PREOP_HI__GDS_ATOMIC0_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_PFP_GDS_ATOMIC0_PREOP_LO__GDS_ATOMIC0_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_PFP_GDS_ATOMIC1_PREOP_HI__GDS_ATOMIC1_PREOP_HI_MASK__CI__VI 0xffffffffL
#define CP_PFP_GDS_ATOMIC1_PREOP_LO__GDS_ATOMIC1_PREOP_LO_MASK__CI__VI 0xffffffffL
#define CP_PFP_HEADER_DUMP__PFP_HEADER_DUMP_MASK 0xffffffffL
#define CP_PFP_IB_CONTROL__IB_EN_MASK__CI__VI 0x000000ffL
#define CP_PFP_IB_CONTROL__IB_EN_MASK__SI 0x00000001L
#define CP_PFP_INTR_ROUTINE_START__IR_START_MASK__CI 0x000007ffL
#define CP_PFP_LOAD_CONTROL__CNTX_REG_EN_MASK 0x00000002L
#define CP_PFP_LOAD_CONTROL__CONFIG_REG_EN_MASK 0x00000001L
#define CP_PFP_LOAD_CONTROL__SH_CS_REG_EN_MASK 0x01000000L
#define CP_PFP_LOAD_CONTROL__SH_GFX_REG_EN_MASK 0x00010000L
#define CP_PFP_LOAD_CONTROL__UCONFIG_REG_EN_MASK__CI 0x00008000L
#define CP_PFP_PRGRM_CNTR_START__IP_START_MASK__CI 0x000007ffL
#define CP_PFP_UCODE_DATA__UCODE_DATA_MASK 0xffffffffL
#define CP_PIPEID__PIPE_ID_MASK__CI__VI 0x00000003L
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_PIPE_STATS_ADDR_HI__PIPE_STATS_ADDR_HI_MASK__SI 0xffffffffL
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_LO_MASK 0xfffffffcL
#define CP_PIPE_STATS_ADDR_LO__PIPE_STATS_ADDR_SWAP_MASK__SI__CI 0x00000003L
#define CP_PQ_WPTR_POLL_CNTL1__QUEUE_MASK_MASK__CI__VI 0xffffffffL
#define CP_PQ_WPTR_POLL_CNTL__EN_MASK__CI__VI 0x80000000L
#define CP_PQ_WPTR_POLL_CNTL__PERIOD_MASK__CI__VI 0x000000ffL
#define CP_PQ_WPTR_POLL_CNTL__POLL_ACTIVE_MASK__CI__VI 0x40000000L
#define CP_PRIV_VIOLATION_ADDR__PRIV_VIOLATION_ADDR_MASK 0x0000ffffL
#define CP_PRT_LOD_STATS_CNTL0__BU_SIZE_MASK__CI__VI 0xffffffffL
#define CP_PRT_LOD_STATS_CNTL1__BASE_LO_MASK__CI__VI 0xffffffffL
#define CP_PRT_LOD_STATS_CNTL2__BASE_HI_MASK__CI__VI 0x00000003L
#define CP_PRT_LOD_STATS_CNTL2__INTERVAL_MASK__CI__VI 0x000003fcL
#define CP_PRT_LOD_STATS_CNTL2__MC_ENDIAN_SWAP_MASK__CI 0x00300000L
#define CP_PRT_LOD_STATS_CNTL2__MC_PRIV_MODE_MASK__CI 0x00400000L
#define CP_PRT_LOD_STATS_CNTL2__MC_VMID_MASK__CI__VI 0x07800000L
#define CP_PRT_LOD_STATS_CNTL2__REPORT_AND_RESET_MASK__CI__VI 0x00080000L
#define CP_PRT_LOD_STATS_CNTL2__RESET_CNT_MASK__CI__VI 0x0003fc00L
#define CP_PRT_LOD_STATS_CNTL2__RESET_FORCE_MASK__CI__VI 0x00040000L
#define CP_PWR_CNTL__GFX_CLK_HALT_MASK__CI 0x00000001L
#define CP_PWR_CNTL__TCIU_HALT_MASK__SI 0x00000001L
#define CP_QUEUE_THRESHOLDS__ROQ_IB1_START_MASK 0x0000003fL
#define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x00003f00L
#define CP_RB0_BASE_HI__RB_BASE_HI_MASK__CI__VI 0x000000ffL
#define CP_RB0_BASE__RB_BASE_MASK 0xffffffffL
#define CP_RB0_CNTL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_RB0_CNTL__ENA_WPTR_POLL_MASK__SI 0x01000000L
#define CP_RB0_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB0_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB0_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB0_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB0_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L
#define CP_RB0_CNTL__RB_VOLATILE_MASK__CI 0x04000000L
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB0_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI 0x000000ffL
#define CP_RB0_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL
#define CP_RB0_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x00000003L
#define CP_RB0_RPTR__RB_RPTR_MASK 0x000fffffL
#define CP_RB0_WPTR__RB_WPTR_MASK 0x000fffffL
#define CP_RB1_BASE_HI__RB_BASE_HI_MASK__CI__VI 0x000000ffL
#define CP_RB1_BASE__RB_BASE_MASK 0xffffffffL
#define CP_RB1_CNTL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_RB1_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB1_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB1_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB1_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB1_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB1_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L
#define CP_RB1_CNTL__RB_VOLATILE_MASK__CI 0x04000000L
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB1_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI 0x000000ffL
#define CP_RB1_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL
#define CP_RB1_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x00000003L
#define CP_RB1_RPTR__RB_RPTR_MASK 0x000fffffL
#define CP_RB1_WPTR__RB_WPTR_MASK 0x000fffffL
#define CP_RB2_BASE__RB_BASE_MASK 0xffffffffL
#define CP_RB2_CNTL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_RB2_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB2_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB2_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB2_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB2_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB2_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L
#define CP_RB2_CNTL__RB_VOLATILE_MASK__CI 0x04000000L
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB2_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI 0x000000ffL
#define CP_RB2_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL
#define CP_RB2_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x00000003L
#define CP_RB2_RPTR__RB_RPTR_MASK 0x000fffffL
#define CP_RB2_WPTR__RB_WPTR_MASK 0x000fffffL
#define CP_RB_BASE__RB_BASE_MASK 0xffffffffL
#define CP_RB_CNTL__CACHE_POLICY_MASK__CI 0x03000000L
#define CP_RB_CNTL__ENA_WPTR_POLL_MASK__SI 0x01000000L
#define CP_RB_CNTL__MIN_AVAILSZ_MASK 0x00300000L
#define CP_RB_CNTL__MIN_IB_AVAILSZ_MASK 0x00c00000L
#define CP_RB_CNTL__RB_BLKSZ_MASK 0x00003f00L
#define CP_RB_CNTL__RB_BUFSZ_MASK 0x0000003fL
#define CP_RB_CNTL__RB_NO_UPDATE_MASK 0x08000000L
#define CP_RB_CNTL__RB_RPTR_WR_ENA_MASK 0x80000000L
#define CP_RB_CNTL__RB_VOLATILE_MASK__CI 0x04000000L
#define CP_RB_OFFSET__RB_OFFSET_MASK 0x000fffffL
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK__SI 0x000000ffL
#define CP_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xfffffffcL
#define CP_RB_RPTR_ADDR__RB_RPTR_SWAP_MASK 0x00000003L
#define CP_RB_RPTR_WR__RB_RPTR_WR_MASK 0x000fffffL
#define CP_RB_RPTR__RB_RPTR_MASK 0x000fffffL
#define CP_RB_VMID__RB0_VMID_MASK 0x0000000fL
#define CP_RB_VMID__RB1_VMID_MASK 0x00000f00L
#define CP_RB_VMID__RB2_VMID_MASK 0x000f0000L
#define CP_RB_WPTR_DELAY__PRE_WRITE_LIMIT_MASK 0xf0000000L
#define CP_RB_WPTR_DELAY__PRE_WRITE_TIMER_MASK 0x0fffffffL
#define CP_RB_WPTR_POLL_ADDR_HI__OBSOLETE_MASK__CI 0x000000ffL
#define CP_RB_WPTR_POLL_ADDR_HI__RB_WPTR_POLL_ADDR_HI_MASK__SI__VI 0x000000ffL
#define CP_RB_WPTR_POLL_ADDR_LO__OBSOLETE_MASK__CI 0xfffffffcL
#define CP_RB_WPTR_POLL_ADDR_LO__RB_WPTR_POLL_ADDR_LO_MASK__SI__VI 0xfffffffcL
#define CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK 0xffff0000L
#define CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY_MASK 0x0000ffffL
#define CP_RB_WPTR__RB_WPTR_MASK 0x000fffffL
#define CP_RING0_PRIORITY__PRIORITY_MASK 0x00000003L
#define CP_RING1_PRIORITY__PRIORITY_MASK 0x00000003L
#define CP_RING2_PRIORITY__PRIORITY_MASK 0x00000003L
#define CP_RINGID__RINGID_MASK 0x00000003L
#define CP_RING_PRIORITY_CNTS__PRIORITY1_CNT_MASK 0x000000ffL
#define CP_RING_PRIORITY_CNTS__PRIORITY2A_CNT_MASK 0x0000ff00L
#define CP_RING_PRIORITY_CNTS__PRIORITY2B_CNT_MASK 0x00ff0000L
#define CP_RING_PRIORITY_CNTS__PRIORITY3_CNT_MASK 0xff000000L
#define CP_ROQ1_THRESHOLDS__R0_IB1_START_MASK 0x00ff0000L
#define CP_ROQ1_THRESHOLDS__R1_IB1_START_MASK 0xff000000L
#define CP_ROQ1_THRESHOLDS__RB1_START_MASK 0x000000ffL
#define CP_ROQ1_THRESHOLDS__RB2_START_MASK 0x0000ff00L
#define CP_ROQ2_AVAIL__ROQ_CNT_IB2_MASK 0x000007ffL
#define CP_ROQ2_THRESHOLDS__R0_IB2_START_MASK 0x0000ff00L
#define CP_ROQ2_THRESHOLDS__R1_IB2_START_MASK 0x00ff0000L
#define CP_ROQ2_THRESHOLDS__R2_IB1_START_MASK 0x000000ffL
#define CP_ROQ2_THRESHOLDS__R2_IB2_START_MASK 0xff000000L
#define CP_ROQ_AVAIL__ROQ_CNT_IB1_MASK 0x07ff0000L
#define CP_ROQ_AVAIL__ROQ_CNT_RING_MASK 0x000007ffL
#define CP_ROQ_IB1_STAT__ROQ_RPTR_INDIRECT1_MASK 0x000003ffL
#define CP_ROQ_IB1_STAT__ROQ_WPTR_INDIRECT1_MASK 0x03ff0000L
#define CP_ROQ_IB2_STAT__ROQ_RPTR_INDIRECT2_MASK 0x000003ffL
#define CP_ROQ_IB2_STAT__ROQ_WPTR_INDIRECT2_MASK 0x03ff0000L
#define CP_ROQ_RB_STAT__ROQ_RPTR_PRIMARY_MASK 0x000003ffL
#define CP_ROQ_RB_STAT__ROQ_WPTR_PRIMARY_MASK 0x03ff0000L
#define CP_ROQ_THRESHOLDS__IB1_START_MASK__CI__VI 0x000000ffL
#define CP_ROQ_THRESHOLDS__IB2_START_MASK__CI__VI 0x0000ff00L
#define CP_SCRATCH_DATA__SCRATCH_DATA_MASK 0xffffffffL
#define CP_SCRATCH_INDEX__SCRATCH_INDEX_MASK 0x000000ffL
#define CP_SC_PSINVOC_COUNT0_HI__PSINVOC_COUNT0_HI_MASK 0xffffffffL
#define CP_SC_PSINVOC_COUNT0_LO__PSINVOC_COUNT0_LO_MASK 0xffffffffL
#define CP_SC_PSINVOC_COUNT1_HI__OBSOLETE_MASK__CI__VI 0xffffffffL
#define CP_SC_PSINVOC_COUNT1_HI__PSINVOC_COUNT1_HI_MASK__SI 0xffffffffL
#define CP_SC_PSINVOC_COUNT1_LO__OBSOLETE_MASK__CI__VI 0xffffffffL
#define CP_SC_PSINVOC_COUNT1_LO__PSINVOC_COUNT1_LO_MASK__SI 0xffffffffL
#define CP_SEM_INCOMPLETE_TIMER_CNTL__SIGNAL_TIMER_CNTL_MASK__SI 0x0000ffffL
#define CP_SEM_WAIT_TIMER__SEM_WAIT_TIMER_MASK 0xffffffffL
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_SIG_SEM_ADDR_HI__SEM_ADDR_HI_MASK__SI 0x000000ffL
#define CP_SIG_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK 0x03000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SELECT_MASK 0xe0000000L
#define CP_SIG_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK 0x00100000L
#define CP_SIG_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x00010000L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_LO_MASK 0xfffffff8L
#define CP_SIG_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK 0x00000003L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_CE_BUFFER_FLAG_MASK 0x00000400L
#define CP_STALLED_STAT1__ME_HAS_ACTIVE_DE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT1__ME_STALLED_ON_ATOMIC_RTN_DATA_MASK 0x00002000L
#define CP_STALLED_STAT1__ME_STALLED_ON_TC_WR_CONFIRM_MASK 0x00001000L
#define CP_STALLED_STAT1__ME_WAITING_ON_MC_READ_DATA_MASK__SI__CI 0x00004000L
#define CP_STALLED_STAT1__ME_WAITING_ON_REG_READ_DATA_MASK 0x00008000L
#define CP_STALLED_STAT1__MIU_WAITING_ON_RDREQ_FREE_MASK__SI__CI 0x00010000L
#define CP_STALLED_STAT1__MIU_WAITING_ON_WRREQ_FREE_MASK__SI__CI 0x00020000L
#define CP_STALLED_STAT1__RBIU_TO_DMA_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT1__RBIU_TO_EOPD_NOT_RDY_TO_RCV_MASK__SI 0x00000040L
#define CP_STALLED_STAT1__RBIU_TO_MEMWR_NOT_RDY_TO_RCV_MASK 0x00000010L
#define CP_STALLED_STAT1__RBIU_TO_PSTAT_NOT_RDY_TO_RCV_MASK__SI 0x00000200L
#define CP_STALLED_STAT1__RBIU_TO_SEM_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT1__RBIU_TO_STRMO_NOT_RDY_TO_RCV_MASK__SI 0x00000100L
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK__CI__VI 0x20000000L
#define CP_STALLED_STAT1__RCIU_HALTED_BY_REG_VIOLATION_MASK__SI 0x10000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_APPEND_READ_MASK__CI__VI 0x10000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_DMA_READ_MASK 0x08000000L
#define CP_STALLED_STAT1__RCIU_STALLED_ON_ME_READ_MASK 0x04000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GDS_FREE_MASK 0x00800000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_GRBM_FREE_MASK 0x01000000L
#define CP_STALLED_STAT1__RCIU_WAITING_ON_VGT_FREE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_ACTIVE_PARTITION_MASK 0x10000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_CS_DONE_MASK 0x02000000L
#define CP_STALLED_STAT2__APPEND_RDY_WAIT_ON_PS_DONE_MASK 0x04000000L
#define CP_STALLED_STAT2__APPEND_WAITING_TO_SEND_MEMWRITE_MASK 0x20000000L
#define CP_STALLED_STAT2__APPEND_WAIT_ON_WR_CONFIRM_MASK 0x08000000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_SC_EOP_DONE_MASK 0x00200000L
#define CP_STALLED_STAT2__EOPD_FIFO_NEEDS_WR_CONFIRM_MASK 0x00400000L
#define CP_STALLED_STAT2__GFX_CNTX_NOT_AVAIL_TO_ME_MASK 0x00000800L
#define CP_STALLED_STAT2__MEQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00010000L
#define CP_STALLED_STAT2__ME_RCIU_NOT_RDY_TO_RCV_MASK 0x00001000L
#define CP_STALLED_STAT2__ME_TO_CONST_NOT_RDY_TO_RCV_MASK 0x00002000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_PFP_MASK 0x00004000L
#define CP_STALLED_STAT2__ME_WAITING_DATA_FROM_STQ_MASK 0x00040000L
#define CP_STALLED_STAT2__ME_WAITING_ON_PARTIAL_FLUSH_MASK 0x00008000L
#define CP_STALLED_STAT2__ME_WAIT_ON_AVAIL_BUFFER_MASK 0x00000400L
#define CP_STALLED_STAT2__ME_WAIT_ON_CE_COUNTER_MASK 0x00000200L
#define CP_STALLED_STAT2__PFP_HALTED_BY_INSTR_VIOLATION_MASK__SI 0x00000008L
#define CP_STALLED_STAT2__PFP_MIU_READ_PENDING_MASK__SI__CI 0x00000040L
#define CP_STALLED_STAT2__PFP_RCIU_READ_PENDING_MASK 0x00000020L
#define CP_STALLED_STAT2__PFP_STALLED_ON_ATOMIC_RTN_DATA_MASK__CI__VI 0x00100000L
#define CP_STALLED_STAT2__PFP_STALLED_ON_TC_WR_CONFIRM_MASK__CI__VI 0x00080000L
#define CP_STALLED_STAT2__PFP_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT2__PFP_TO_MEQ_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT2__PFP_TO_MIU_WRITE_NOT_RDY_TO_RCV_MASK__SI__CI 0x00000080L
#define CP_STALLED_STAT2__PFP_TO_RCIU_NOT_RDY_TO_RCV_MASK 0x00000004L
#define CP_STALLED_STAT2__PFP_TO_VGT_WRITES_PENDING_MASK 0x00000010L
#define CP_STALLED_STAT2__PFP_WAITING_ON_BUFFER_DATA_MASK 0x00000100L
#define CP_STALLED_STAT2__PIPE_STATS_WR_DATA_PENDING_MASK 0x01000000L
#define CP_STALLED_STAT2__STQ_TO_ME_NOT_RDY_TO_RCV_MASK 0x00020000L
#define CP_STALLED_STAT2__STRMO_WR_OF_PRIM_DATA_PENDING_MASK 0x00800000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_ALL_CLEAN_MASK 0x80000000L
#define CP_STALLED_STAT2__SURF_SYNC_NEEDS_IDLE_CNTXS_MASK 0x40000000L
#define CP_STALLED_STAT3__CE_HALTED_BY_INSTR_VIOLATION_MASK__SI 0x00000200L
#define CP_STALLED_STAT3__CE_TO_CSF_NOT_RDY_TO_RCV_MASK 0x00000001L
#define CP_STALLED_STAT3__CE_TO_INC_FIFO_NOT_RDY_TO_RCV_MASK 0x00000040L
#define CP_STALLED_STAT3__CE_TO_MIU_WRITE_NOT_RDY_TO_RCV_MASK__SI__CI 0x00000100L
#define CP_STALLED_STAT3__CE_TO_RAM_DUMP_NOT_RDY_MASK 0x00000010L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV_MASK 0x00000002L
#define CP_STALLED_STAT3__CE_TO_RAM_INIT_NOT_RDY_MASK 0x00000008L
#define CP_STALLED_STAT3__CE_TO_RAM_WRITE_NOT_RDY_MASK 0x00000020L
#define CP_STALLED_STAT3__CE_TO_WR_FIFO_NOT_RDY_TO_RCV_MASK 0x00000080L
#define CP_STALLED_STAT3__CE_WAITING_ON_BUFFER_DATA_MASK 0x00000400L
#define CP_STALLED_STAT3__CE_WAITING_ON_CE_BUFFER_FLAG_MASK 0x00000800L
#define CP_STALLED_STAT3__CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER_MASK 0x00000004L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_MASK 0x00001000L
#define CP_STALLED_STAT3__CE_WAITING_ON_DE_COUNTER_UNDERFLOW_MASK 0x00002000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_FREE_MASK 0x00004000L
#define CP_STALLED_STAT3__TCIU_WAITING_ON_TAGS_MASK 0x00008000L
#define CP_STAT__CE_BUSY_MASK 0x04000000L
#define CP_STAT__CPC_CPG_BUSY_MASK__CI__VI 0x02000000L
#define CP_STAT__CP_BUSY_MASK 0x80000000L
#define CP_STAT__CSF_ARBITER_BUSY_MASK__SI 0x00000020L
#define CP_STAT__CSF_BUSY_MASK__SI 0x00000040L
#define CP_STAT__CSF_INDIRECT1_BUSY_MASK__SI 0x00000004L
#define CP_STAT__CSF_INDIRECT2_BUSY_MASK__SI 0x00000008L
#define CP_STAT__CSF_RING_BUSY_MASK__SI 0x00000001L
#define CP_STAT__CSF_STATE_BUSY_MASK__SI 0x00000010L
#define CP_STAT__CSF_WPTR_POLL_BUSY_MASK__SI 0x00000002L
#define CP_STAT__DC_BUSY_MASK__CI__VI 0x00002000L
#define CP_STAT__DMA_BUSY_MASK 0x00400000L
#define CP_STAT__INTERRUPT_BUSY_MASK 0x00100000L
#define CP_STAT__MEQ_BUSY_MASK 0x00010000L
#define CP_STAT__ME_BUSY_MASK 0x00020000L
#define CP_STAT__MIU_RDREQ_BUSY_MASK__SI__CI 0x00000080L
#define CP_STAT__MIU_WRREQ_BUSY_MASK__SI__CI 0x00000100L
#define CP_STAT__PFP_BUSY_MASK 0x00008000L
#define CP_STAT__QUERY_BUSY_MASK 0x00040000L
#define CP_STAT__RCIU_BUSY_MASK 0x00800000L
#define CP_STAT__ROQ_ALIGN_BUSY_MASK__SI 0x00004000L
#define CP_STAT__ROQ_CE_INDIRECT1_BUSY_MASK 0x20000000L
#define CP_STAT__ROQ_CE_INDIRECT2_BUSY_MASK 0x40000000L
#define CP_STAT__ROQ_CE_RING_BUSY_MASK 0x10000000L
#define CP_STAT__ROQ_INDIRECT1_BUSY_MASK 0x00000400L
#define CP_STAT__ROQ_INDIRECT2_BUSY_MASK 0x00000800L
#define CP_STAT__ROQ_RING_BUSY_MASK 0x00000200L
#define CP_STAT__ROQ_STATE_BUSY_MASK 0x00001000L
#define CP_STAT__SCRATCH_RAM_BUSY_MASK 0x01000000L
#define CP_STAT__SEMAPHORE_BUSY_MASK 0x00080000L
#define CP_STAT__SURFACE_PROBE_BUSY_MASK__SI 0x02000000L
#define CP_STAT__SURFACE_SYNC_BUSY_MASK 0x00200000L
#define CP_STAT__TCIU_BUSY_MASK 0x08000000L
#define CP_STQ_AVAIL__STQ_CNT_MASK 0x000001ffL
#define CP_STQ_STAT__STQ_RPTR_MASK 0x000003ffL
#define CP_STQ_STAT__STQ_WPTR_MASK__SI 0x03ff0000L
#define CP_STQ_THRESHOLDS__STQ0_START_MASK 0x000000ffL
#define CP_STQ_THRESHOLDS__STQ1_START_MASK 0x0000ff00L
#define CP_STQ_THRESHOLDS__STQ2_START_MASK 0x00ff0000L
#define CP_STQ_WR_STAT__STQ_WPTR_MASK__CI__VI 0x000003ffL
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_STREAM_OUT_ADDR_HI__STREAM_OUT_ADDR_HI_MASK__SI 0xffffffffL
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_LO_MASK 0xfffffffcL
#define CP_STREAM_OUT_ADDR_LO__STREAM_OUT_ADDR_SWAP_MASK__SI__CI 0x00000003L
#define CP_STRMOUT_CNTL__OFFSET_UPDATE_DONE_MASK 0x00000001L
#define CP_ST_BASE_HI__ST_BASE_HI_MASK__CI__VI 0x0000ffffL
#define CP_ST_BASE_HI__ST_BASE_HI_MASK__SI 0x000000ffL
#define CP_ST_BASE_LO__ST_BASE_LO_MASK 0xfffffffcL
#define CP_ST_BUFSZ__ST_BUFSZ_MASK 0x000fffffL
#define CP_VGT_CSINVOC_COUNT_HI__CSINVOC_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_CSINVOC_COUNT_LO__CSINVOC_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_DSINVOC_COUNT_HI__DSINVOC_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_DSINVOC_COUNT_LO__DSINVOC_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_GSINVOC_COUNT_HI__GSINVOC_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_GSINVOC_COUNT_LO__GSINVOC_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_GSPRIM_COUNT_HI__GSPRIM_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_GSPRIM_COUNT_LO__GSPRIM_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_HSINVOC_COUNT_HI__HSINVOC_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_HSINVOC_COUNT_LO__HSINVOC_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_IAPRIM_COUNT_HI__IAPRIM_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_IAPRIM_COUNT_LO__IAPRIM_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_IAVERT_COUNT_HI__IAVERT_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_IAVERT_COUNT_LO__IAVERT_COUNT_LO_MASK 0xffffffffL
#define CP_VGT_VSINVOC_COUNT_HI__VSINVOC_COUNT_HI_MASK 0xffffffffL
#define CP_VGT_VSINVOC_COUNT_LO__VSINVOC_COUNT_LO_MASK 0xffffffffL
#define CP_VMID_PREEMPT__PREEMPT_REQUEST_MASK__CI__VI 0x0000ffffL
#define CP_VMID_PREEMPT__PREEMPT_STATUS_MASK__CI 0xffff0000L
#define CP_VMID_RESET__RESET_REQUEST_MASK__CI__VI 0x0000ffffL
#define CP_VMID_RESET__RESET_STATUS_MASK__CI__VI 0xffff0000L
#define CP_VMID__VMID_MASK 0x0000000fL
#define CP_WAIT_REG_MEM_TIMEOUT__WAIT_REG_MEM_TIMEOUT_MASK 0xffffffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK__CI__VI 0x0000ffffL
#define CP_WAIT_SEM_ADDR_HI__SEM_ADDR_HI_MASK__SI 0x000000ffL
#define CP_WAIT_SEM_ADDR_HI__SEM_CLIENT_CODE_MASK 0x03000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SELECT_MASK 0xe0000000L
#define CP_WAIT_SEM_ADDR_HI__SEM_SIGNAL_TYPE_MASK 0x00100000L
#define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x00010000L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO_MASK 0xfffffff8L
#define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_SWAP_MASK 0x00000003L
#define CP_WAIT_SEM_STATUS__WAIT_PENDING_MASK__CI 0x00000004L
#define CP_WAIT_SEM_STATUS__WAIT_STATUS_MASK__CI 0x00000003L
#define CRT00__H_TOTAL_MASK__SI 0x000000ffL
#define CRT01__H_DISP_END_MASK__SI 0x000000ffL
#define CRT02__H_BLANK_START_MASK__SI 0x000000ffL
#define CRT03__CR10CR11_R_DIS_B_MASK__SI 0x00000080L
#define CRT03__H_BLANK_END_MASK__SI 0x0000001fL
#define CRT03__H_DE_SKEW_MASK__SI 0x00000060L
#define CRT04__H_SYNC_START_MASK__SI 0x000000ffL
#define CRT05__H_BLANK_END_B5_MASK__SI 0x00000080L
#define CRT05__H_SYNC_END_MASK__SI 0x0000001fL
#define CRT05__H_SYNC_SKEW_MASK__SI 0x00000060L
#define CRT06__V_TOTAL_MASK__SI 0x000000ffL
#define CRT07__LINE_CMP_B8_MASK__SI 0x00000010L
#define CRT07__V_BLANK_START_B8_MASK__SI 0x00000008L
#define CRT07__V_DISP_END_B8_MASK__SI 0x00000002L
#define CRT07__V_DISP_END_B9_MASK__SI 0x00000040L
#define CRT07__V_SYNC_START_B8_MASK__SI 0x00000004L
#define CRT07__V_SYNC_START_B9_MASK__SI 0x00000080L
#define CRT07__V_TOTAL_B8_MASK__SI 0x00000001L
#define CRT07__V_TOTAL_B9_MASK__SI 0x00000020L
#define CRT08__BYTE_PAN_MASK__SI 0x00000060L
#define CRT08__ROW_SCAN_START_MASK__SI 0x0000001fL
#define CRT09__DOUBLE_CHAR_HEIGHT_MASK__SI 0x00000080L
#define CRT09__LINE_CMP_B9_MASK__SI 0x00000040L
#define CRT09__MAX_ROW_SCAN_MASK__SI 0x0000001fL
#define CRT09__V_BLANK_START_B9_MASK__SI 0x00000020L
#define CRT0A__CURSOR_DISABLE_MASK__SI 0x00000020L
#define CRT0A__CURSOR_START_MASK__SI 0x0000001fL
#define CRT0B__CURSOR_END_MASK__SI 0x0000001fL
#define CRT0B__CURSOR_SKEW_MASK__SI 0x00000060L
#define CRT0C__DISP_START_MASK__SI 0x000000ffL
#define CRT0D__DISP_START_MASK__SI 0x000000ffL
#define CRT0E__CURSOR_LOC_HI_MASK__SI 0x000000ffL
#define CRT0F__CURSOR_LOC_LO_MASK__SI 0x000000ffL
#define CRT10__V_SYNC_START_MASK__SI 0x000000ffL
#define CRT11__C0T7_WR_ONLY_MASK__SI 0x00000080L
#define CRT11__SEL5_REFRESH_CYC_MASK__SI 0x00000040L
#define CRT11__V_INTR_CLR_MASK__SI 0x00000010L
#define CRT11__V_INTR_EN_MASK__SI 0x00000020L
#define CRT11__V_SYNC_END_MASK__SI 0x0000000fL
#define CRT12__V_DISP_END_MASK__SI 0x000000ffL
#define CRT13__DISP_PITCH_MASK__SI 0x000000ffL
#define CRT14__ADDR_CNT_BY4_MASK__SI 0x00000020L
#define CRT14__DOUBLE_WORD_MASK__SI 0x00000040L
#define CRT14__UNDRLN_LOC_MASK__SI 0x0000001fL
#define CRT15__V_BLANK_START_MASK__SI 0x000000ffL
#define CRT16__V_BLANK_END_MASK__SI 0x000000ffL
#define CRT17__ADDR_CNT_BY2_MASK__SI 0x00000008L
#define CRT17__BYTE_MODE_MASK__SI 0x00000040L
#define CRT17__CRTC_SYNC_EN_MASK__SI 0x00000080L
#define CRT17__RA0_AS_A13B_MASK__SI 0x00000001L
#define CRT17__RA1_AS_A14B_MASK__SI 0x00000002L
#define CRT17__VCOUNT_BY2_MASK__SI 0x00000004L
#define CRT17__WRAP_A15TOA0_MASK__SI 0x00000020L
#define CRT18__LINE_CMP_MASK__SI 0x000000ffL
#define CRT1E__GRPH_DEC_RD1_MASK__SI 0x00000002L
#define CRT1F__GRPH_DEC_RD0_MASK__SI 0x000000ffL
#define CRT22__GRPH_LATCH_DATA_MASK__SI 0x000000ffL
#define CRTC0_PIXEL_RATE_CNTL__CRTC0_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC0_PIXEL_RATE_CNTL__DP_DTO0_ENABLE_MASK__SI 0x00000002L
#define CRTC1_PIXEL_RATE_CNTL__CRTC1_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC1_PIXEL_RATE_CNTL__DP_DTO1_ENABLE_MASK__SI 0x00000002L
#define CRTC2_PIXEL_RATE_CNTL__CRTC2_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC2_PIXEL_RATE_CNTL__DP_DTO2_ENABLE_MASK__SI 0x00000002L
#define CRTC3_PIXEL_RATE_CNTL__CRTC3_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC3_PIXEL_RATE_CNTL__DP_DTO3_ENABLE_MASK__SI 0x00000002L
#define CRTC4_PIXEL_RATE_CNTL__CRTC4_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC4_PIXEL_RATE_CNTL__DP_DTO4_ENABLE_MASK__SI 0x00000002L
#define CRTC5_PIXEL_RATE_CNTL__CRTC5_PIXEL_RATE_SOURCE_MASK__SI 0x00000001L
#define CRTC5_PIXEL_RATE_CNTL__DP_DTO5_ENABLE_MASK__SI 0x00000002L
#define CRTC8_DATA__VCRTC_DATA_MASK__SI 0x000000ffL
#define CRTC8_IDX__VCRTC_IDX_MASK__SI 0x0000003fL
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_ALLOW_STOP_OFF_V_CNT_MASK__SI 0x000000ffL
#define CRTC_ALLOW_STOP_OFF_V_CNT__CRTC_DISABLE_ALLOW_STOP_OFF_V_CNT_MASK__SI 0x00010000L
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_B_CB_MASK__SI 0x000003ffL
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_G_Y_MASK__SI 0x000ffc00L
#define CRTC_BLACK_COLOR__CRTC_BLACK_COLOR_R_CR_MASK__SI 0x3ff00000L
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DATA_EN_MASK__SI 0x00000100L
#define CRTC_BLANK_CONTROL__CRTC_BLANK_DE_MODE_MASK__SI 0x00010000L
#define CRTC_BLANK_CONTROL__CRTC_CURRENT_BLANK_STATE_MASK__SI 0x00000001L
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_BLUE_CB_MASK__SI 0x000003ffL
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_GREEN_Y_MASK__SI 0x000ffc00L
#define CRTC_BLANK_DATA_COLOR__CRTC_BLANK_DATA_COLOR_RED_CR_MASK__SI 0x3ff00000L
#define CRTC_CONTROL__CRTC_CURRENT_MASTER_EN_STATE_MASK__SI 0x00010000L
#define CRTC_CONTROL__CRTC_DISABLE_POINT_CNTL_MASK__SI 0x00000300L
#define CRTC_CONTROL__CRTC_DISP_READ_REQUEST_DISABLE_MASK__SI 0x01000000L
#define CRTC_CONTROL__CRTC_FIELD_NUMBER_CNTL_MASK__SI 0x00002000L
#define CRTC_CONTROL__CRTC_HBLANK_EARLY_CONTROL_MASK__SI 0x00700000L
#define CRTC_CONTROL__CRTC_MASTER_EN_MASK__SI 0x00000001L
#define CRTC_CONTROL__CRTC_PREFETCH_EN_MASK__SI 0x10000000L
#define CRTC_CONTROL__CRTC_SOF_PULL_EN_MASK__SI 0x20000000L
#define CRTC_CONTROL__CRTC_START_POINT_CNTL_MASK__SI 0x00001000L
#define CRTC_CONTROL__CRTC_SYNC_RESET_SEL_MASK__SI 0x00000010L
#define CRTC_COUNT_CONTROL__CRTC_HORZ_COUNT_BY2_EN_MASK__SI 0x00000001L
#define CRTC_COUNT_CONTROL__CRTC_HORZ_REPETITION_COUNT_MASK__SI 0x0000001eL
#define CRTC_COUNT_RESET__CRTC_RESET_FRAME_COUNT_MASK__SI 0x00000001L
#define CRTC_DEBUG_01__ID48_CRTC_BLANK_MASK__SI 0x08000000L
#define CRTC_DEBUG_01__ID48_CRTC_DATA_ACTIVE_MASK__SI 0x04000000L
#define CRTC_DEBUG_01__ID48_CRTC_FREEZE_MASK__SI 0x20000000L
#define CRTC_DEBUG_01__ID48_CRTC_HSYNC_A_MASK__SI 0x01000000L
#define CRTC_DEBUG_01__ID48_CRTC_HSYNC_B_MASK__SI 0x40000000L
#define CRTC_DEBUG_01__ID48_CRTC_H_COUNT_MASK__SI 0x00000fffL
#define CRTC_DEBUG_01__ID48_CRTC_STEREOSYNC_MASK__SI 0x10000000L
#define CRTC_DEBUG_01__ID48_CRTC_VSYNC_A_MASK__SI 0x02000000L
#define CRTC_DEBUG_01__ID48_CRTC_VSYNC_B_MASK__SI 0x80000000L
#define CRTC_DEBUG_01__ID48_CRTC_V_COUNT_MASK__SI 0x00fff000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_EOL_MASK__SI 0x00004000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_HALF_H_TOTAL_MASK__SI 0x00010000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_HTOTAL_BY_8_MASK__SI 0x00020000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_ACTIVE_END_MASK__SI 0x00000400L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_ACTIVE_START_MASK__SI 0x00000200L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_BLANK_END_MASK__SI 0x00000080L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_BLANK_START_MASK__SI 0x00000040L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_CAPTURESTART_A_MASK__SI 0x00001000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_CAPTURESTART_B_MASK__SI 0x00002000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_SYNC_A_END_MASK__SI 0x00000002L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_SYNC_A_START_MASK__SI 0x00000001L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_SYNC_B_END_MASK__SI 0x00000010L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_SYNC_B_START_MASK__SI 0x00000008L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_H_TV_FRAMESTART_MASK__SI 0x00040000L
#define CRTC_DEBUG_02__ID49_CRTC_EVENT_SOL_MASK__SI 0x00008000L
#define CRTC_DEBUG_02__ID49_CRTC_H_ACTIVE_MASK__SI 0x00000800L
#define CRTC_DEBUG_02__ID49_CRTC_H_BLANK_MASK__SI 0x00000100L
#define CRTC_DEBUG_02__ID49_CRTC_H_COUNT_ADV_EN_MASK__SI 0x00080000L
#define CRTC_DEBUG_02__ID49_CRTC_H_COUNT_MASK__SI 0xfff00000L
#define CRTC_DEBUG_02__ID49_CRTC_H_SYNC_A_MASK__SI 0x00000004L
#define CRTC_DEBUG_02__ID49_CRTC_H_SYNC_B_MASK__SI 0x00000020L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_END_LINE_MASK__SI 0x00020000L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_HALF_H_TOTAL_MASK__SI 0x00000008L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_START_LINE_MASK__SI 0x00010000L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_ACTIVE_END_MASK__SI 0x00000200L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_ACTIVE_START_MASK__SI 0x00000100L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_BLANK_END_MASK__SI 0x00000040L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_BLANK_START_MASK__SI 0x00000020L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_CAPTURESTART_A_MASK__SI 0x00000800L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_CAPTURESTART_B_MASK__SI 0x00008000L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_SYNC_A_END_MASK__SI 0x00000002L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_SYNC_A_START_MASK__SI 0x00000001L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_SYNC_B_END_MASK__SI 0x00002000L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_SYNC_B_START_MASK__SI 0x00001000L
#define CRTC_DEBUG_03__ID4A_CRTC_EVENT_V_TV_FRAMESTART_MASK__SI 0x00040000L
#define CRTC_DEBUG_03__ID4A_CRTC_FIELD_NUMBER_EARLY_MASK__SI 0x00000004L
#define CRTC_DEBUG_03__ID4A_CRTC_V_ACTIVE_MASK__SI 0x00000400L
#define CRTC_DEBUG_03__ID4A_CRTC_V_BLANK_MASK__SI 0x00000080L
#define CRTC_DEBUG_03__ID4A_CRTC_V_COUNT_MASK__SI 0xfff00000L
#define CRTC_DEBUG_03__ID4A_CRTC_V_SYNC_A_MASK__SI 0x00000010L
#define CRTC_DEBUG_03__ID4A_CRTC_V_SYNC_B_MASK__SI 0x00004000L
#define CRTC_DEBUG_03__ID4A_CRTC_V_UPDATE_MASK__SI 0x00080000L
#define CRTC_DEBUG_04__ID4B_CRTC_BLANK_EN_MASK__SI 0x00800000L
#define CRTC_DEBUG_04__ID4B_CRTC_BLANK_MASK__SI 0x08000000L
#define CRTC_DEBUG_04__ID4B_CRTC_CRTC_EN_MASK__SI 0x00001000L
#define CRTC_DEBUG_04__ID4B_CRTC_DATA_ACTIVE_MASK__SI 0x40000000L
#define CRTC_DEBUG_04__ID4B_CRTC_EVENT_HALF_H_TOTAL_MASK__SI 0x00000004L
#define CRTC_DEBUG_04__ID4B_CRTC_EVENT_V_BLANK_START_MASK__SI 0x00000010L
#define CRTC_DEBUG_04__ID4B_CRTC_EVENT_V_TOTAL_MASK__SI 0x00000008L
#define CRTC_DEBUG_04__ID4B_CRTC_FIELD_NUMBER_EARLY_MASK__SI 0x00008000L
#define CRTC_DEBUG_04__ID4B_CRTC_FIELD_NUMBER_MASK__SI 0x00010000L
#define CRTC_DEBUG_04__ID4B_CRTC_FORCE_NEXT_FIELD_EVEN_MASK__SI 0x00004000L
#define CRTC_DEBUG_04__ID4B_CRTC_FORCE_NEXT_FIELD_ODD_MASK__SI 0x00002000L
#define CRTC_DEBUG_04__ID4B_CRTC_FREEZE_MASK__SI 0x01000000L
#define CRTC_DEBUG_04__ID4B_CRTC_H_BLANK_MASK__SI 0x02000000L
#define CRTC_DEBUG_04__ID4B_CRTC_H_DATA_ACTIVE_MASK__SI 0x10000000L
#define CRTC_DEBUG_04__ID4B_CRTC_H_TV_FRAMESTART_MASK__SI 0x00100000L
#define CRTC_DEBUG_04__ID4B_CRTC_H_UPDATE_EVENT_MASK__SI 0x00000001L
#define CRTC_DEBUG_04__ID4B_CRTC_INTERLACE_SELECT_MASK__SI 0x00020000L
#define CRTC_DEBUG_04__ID4B_CRTC_READ_REQUEST_MASK__SI 0x80000000L
#define CRTC_DEBUG_04__ID4B_CRTC_STEREOSYNC_OUTPUT_MASK__SI 0x00000200L
#define CRTC_DEBUG_04__ID4B_CRTC_STEREOSYNC_SELECT_MASK__SI 0x00000100L
#define CRTC_DEBUG_04__ID4B_CRTC_STEREO_CURRENT_EYE_MASK__SI 0x00000400L
#define CRTC_DEBUG_04__ID4B_CRTC_TV_FRAMESTART_FREQ_COUNT_MASK__SI 0x000c0000L
#define CRTC_DEBUG_04__ID4B_CRTC_TV_FRAMESTART_MASK__SI 0x00400000L
#define CRTC_DEBUG_04__ID4B_CRTC_V_BLANK_MASK__SI 0x04000000L
#define CRTC_DEBUG_04__ID4B_CRTC_V_DATA_ACTIVE_MASK__SI 0x20000000L
#define CRTC_DEBUG_04__ID4B_CRTC_V_TV_FRAMESTART_MASK__SI 0x00200000L
#define CRTC_DEBUG_04__ID4B_CRTC_V_UPDATE_EVENT_MASK__SI 0x00000002L
#define CRTC_DEBUG_04__ID4B_CRTC_V_UPDATE_MODE_1_MASK__SI 0x00000020L
#define CRTC_DEBUG_04__ID4B_CRTC_V_UPDATE_MODE_2_MASK__SI 0x00000040L
#define CRTC_DEBUG_04__ID4B_CRTC_V_UPDATE_MODE_3_MASK__SI 0x00000080L
#define CRTC_DEBUG_05__ID4C_CRTC_BLANK_DATA_EN_UPDATE_ENABLE_MASK__SI 0x08000000L
#define CRTC_DEBUG_05__ID4C_CRTC_BLANK_EN_MASK__SI 0x10000000L
#define CRTC_DEBUG_05__ID4C_CRTC_CRTCREGS_DISP_READ_REQUEST_DIS_MASK__SI 0x20000000L
#define CRTC_DEBUG_05__ID4C_CRTC_CRTC_EN_MASK__SI 0x00400000L
#define CRTC_DEBUG_05__ID4C_CRTC_CURRENT_CRTC_STATE_MASK__SI 0x00300000L
#define CRTC_DEBUG_05__ID4C_CRTC_CURRENT_STATE_SM_PCLK_MASK__SI 0x00000200L
#define CRTC_DEBUG_05__ID4C_CRTC_CURRENT_STATE_SM_SCLK_MASK__SI 0x00000c00L
#define CRTC_DEBUG_05__ID4C_CRTC_DISP_READ_REQUEST_DIS_MASK__SI 0x40000000L
#define CRTC_DEBUG_05__ID4C_CRTC_EVENT_H_SYNC_A_START_MASK__SI 0x01000000L
#define CRTC_DEBUG_05__ID4C_CRTC_EVENT_V_BLANK_START_MASK__SI 0x02000000L
#define CRTC_DEBUG_05__ID4C_CRTC_EXTEND_CRTC_EN_MASK__SI 0x00800000L
#define CRTC_DEBUG_05__ID4C_CRTC_H_SYNC_A_POL_MASK__SI 0x00008000L
#define CRTC_DEBUG_05__ID4C_CRTC_OVERSCAN_COLOR_EN_MASK__SI 0x00020000L
#define CRTC_DEBUG_05__ID4C_CRTC_RESET_SM_SCLK_MASK__SI 0x00000004L
#define CRTC_DEBUG_05__ID4C_CRTC_SYNC_POLARITY_SEL_MASK__SI 0x00004000L
#define CRTC_DEBUG_05__ID4C_CRTC_TIMING_SEL_MASK__SI 0x00040000L
#define CRTC_DEBUG_05__ID4C_CRTC_TOP_OVERSCAN_ODD_MASK__SI 0x00001000L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_DONE_MASK__SI 0x00000008L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_ENABLE_MASK__SI 0x00080000L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_ENABLE_PCLK_MASK__SI 0x00000100L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_ENABLE_SCLK_MASK__SI 0x00000020L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_EVENT_MASK__SI 0x00000080L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_INSTANTLY_MASK__SI 0x00000040L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_LOCK_ORED_MASK__SI 0x00000002L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_PENDING_MASK__SI 0x00000010L
#define CRTC_DEBUG_05__ID4C_CRTC_UPDATE_VGA_CUR_BUF_MASK__SI 0x04000000L
#define CRTC_DEBUG_05__ID4C_CRTC_V_SYNC_A_POL_MASK__SI 0x00010000L
#define CRTC_DEBUG_05__ID4C_CRTC_V_SYNC_A_SEL_MASK__SI 0x00002000L
#define CRTC_DEBUG_05__ID4C_CRTC_V_UPDATE_MASK__SI 0x80000000L
#define CRTC_DEBUG_05__ID4C_CRTC_WTRIG_ORED_MASK__SI 0x00000001L
#define CRTC_DEBUG_06__ID4D_CRTC_AUTO_FORCE_VSYNC_NEXT_LINE_MASK__SI 0x00008000L
#define CRTC_DEBUG_06__ID4D_CRTC_FIELD_NUMBER_EARLY_MASK__SI 0x80000000L
#define CRTC_DEBUG_06__ID4D_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_PCLK_MASK__SI 0x00004000L
#define CRTC_DEBUG_06__ID4D_CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_SCLK_MASK__SI 0x00000080L
#define CRTC_DEBUG_06__ID4D_CRTC_FORCE_VSYNC_NEXT_LINE_MASK__SI 0x00010000L
#define CRTC_DEBUG_06__ID4D_CRTC_FORCE_VSYNC_NEXT_LINE_OCCURRED_MASK__SI 0x00020000L
#define CRTC_DEBUG_06__ID4D_CRTC_FRAME_COUNT_MASK__SI 0x00000e00L
#define CRTC_DEBUG_06__ID4D_CRTC_H_SYNC_A_MASK__SI 0x00040000L
#define CRTC_DEBUG_06__ID4D_CRTC_INTERLACE_FORCE_NEXT_FIELD_EVEN_PCLK_MASK__SI 0x04000000L
#define CRTC_DEBUG_06__ID4D_CRTC_INTERLACE_FORCE_NEXT_FIELD_EVEN_SCLK_MASK__SI 0x02000000L
#define CRTC_DEBUG_06__ID4D_CRTC_INTERLACE_FORCE_NEXT_FIELD_ODD_PCLK_MASK__SI 0x01000000L
#define CRTC_DEBUG_06__ID4D_CRTC_INTERLACE_FORCE_NEXT_FIELD_ODD_SCLK_MASK__SI 0x00000100L
#define CRTC_DEBUG_06__ID4D_CRTC_LATCH_IN_COUNT_MASK__SI 0x10000000L
#define CRTC_DEBUG_06__ID4D_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_PCLK_MASK__SI 0x00002000L
#define CRTC_DEBUG_06__ID4D_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_SCLK_MASK__SI 0x00001000L
#define CRTC_DEBUG_06__ID4D_CRTC_RBBMIF_READ_READY_MASK__SI 0x40000000L
#define CRTC_DEBUG_06__ID4D_CRTC_READ_READY_COUNT_MASK__SI 0x20000000L
#define CRTC_DEBUG_06__ID4D_CRTC_RESET_FRAME_COUNT_PCLK_MASK__SI 0x00000020L
#define CRTC_DEBUG_06__ID4D_CRTC_RESET_FRAME_COUNT_SCLK_MASK__SI 0x00000010L
#define CRTC_DEBUG_06__ID4D_CRTC_RTRIG_PRE_COUNT_MASK__SI 0x08000000L
#define CRTC_DEBUG_06__ID4D_CRTC_SNAPSHOT_CLEAR_PCLK_MASK__SI 0x00000008L
#define CRTC_DEBUG_06__ID4D_CRTC_SNAPSHOT_CLEAR_SCLK_MASK__SI 0x00000004L
#define CRTC_DEBUG_06__ID4D_CRTC_SNAPSHOT_MANUAL_TRIGGER_PCLK_MASK__SI 0x00000002L
#define CRTC_DEBUG_06__ID4D_CRTC_SNAPSHOT_MANUAL_TRIGGER_SCLK_MASK__SI 0x00000001L
#define CRTC_DEBUG_06__ID4D_CRTC_SNAPSHOT_OCCURRED_MASK__SI 0x00000040L
#define CRTC_DEBUG_06__ID4D_CRTC_V_COUNT_MASK__SI 0x00f00000L
#define CRTC_DEBUG_06__ID4D_CRTC_V_SYNC_A_MASK__SI 0x00080000L
#define CRTC_DEBUG_07__ID55_CRTC_VTOTAL_MAX_MASK__SI 0x03ffe000L
#define CRTC_DEBUG_07__ID55_CRTC_VTOTAL_MIN_MASK__SI 0x00001fffL
#define CRTC_DEBUG_08__ID56_CRTC_FBC_SURFACE_INV_EVENT_MASK__SI 0x00000100L
#define CRTC_DEBUG_08__ID56_CRTC_LOCK_VCOUNT_ON_EVENT_MASK__SI 0x00000020L
#define CRTC_DEBUG_08__ID56_CRTC_LOCK_VCOUNT_ON_VSYNC_MASK__SI 0x00000010L
#define CRTC_DEBUG_08__ID56_CRTC_MC_HIT_REGION_EVENT_MASK__SI 0x00000080L
#define CRTC_DEBUG_08__ID56_CRTC_MC_MEM_WRITE_EVENT_MASK__SI 0x00000040L
#define CRTC_DEBUG_08__ID56_CRTC_VSYNC_NOM_INT_MASK__SI 0x00000400L
#define CRTC_DEBUG_08__ID56_CRTC_VSYNC_NOM_MASK__SI 0x00000200L
#define CRTC_DEBUG_08__ID56_CRTC_VTOTAL_MIN_EVENT_INT_MASK__SI 0x00000008L
#define CRTC_DEBUG_08__ID56_CRTC_VTOTAL_MIN_EVENT_MASK__SI 0x00000004L
#define CRTC_DEBUG_08__ID56_CRTC_VTOTAL_TRIG_OCCURED_MASK__SI 0x00000002L
#define CRTC_DEBUG_08__ID56_CRTC_V_TOTAL_MIN_TRIG_MASK__SI 0x00000001L
#define CRTC_DEBUG_BITS__CRTC_DEBUG_BITS_MASK__SI 0xffffffffL
#define CRTC_DEBUG__ID4E_CRTC_FORCE_H_COUNT_MASK__SI 0x40000000L
#define CRTC_DEBUG__ID4E_CRTC_FORCE_V_COUNT_MASK__SI 0x00008000L
#define CRTC_DEBUG__ID4E_CRTC_H_COUNT_MASK__SI 0x3fc00000L
#define CRTC_DEBUG__ID4E_CRTC_TRIG_A_DELAY_COUNT_MASK__SI 0x000007c0L
#define CRTC_DEBUG__ID4E_CRTC_TRIG_A_FALLING_EDGE_MASK__SI 0x00000008L
#define CRTC_DEBUG__ID4E_CRTC_TRIG_A_FREQUENCY_COUNT_MASK__SI 0x00000030L
#define CRTC_DEBUG__ID4E_CRTC_TRIG_A_MASK__SI 0x00000001L
#define CRTC_DEBUG__ID4E_CRTC_TRIG_A_RISING_EDGE_MASK__SI 0x00000004L
#define CRTC_DEBUG__ID4E_CRTC_TRIG_B_MASK__SI 0x00000002L
#define CRTC_DEBUG__ID4E_CRTC_V_COUNT_MASK__SI 0x003f0000L
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_BLANK_DATA_DOUBLE_BUFFER_EN_MASK__SI 0x00010000L
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_INSTANTLY_MASK__SI 0x00000100L
#define CRTC_DOUBLE_BUFFER_CONTROL__CRTC_UPDATE_PENDING_MASK__SI 0x00000001L
#define CRTC_DOUT_INTERFACE_01__ID43_CRTC_DOUT_BLANK_MASK__SI 0x00000002L
#define CRTC_DOUT_INTERFACE_01__ID43_CRTC_DOUT_DATA_ACTIVE_MASK__SI 0x00000001L
#define CRTC_DOUT_INTERFACE_01__ID43_CRTC_DOUT_DATA_B_MASK__SI 0xffc00000L
#define CRTC_DOUT_INTERFACE_01__ID43_CRTC_DOUT_DATA_G_MASK__SI 0x003ff000L
#define CRTC_DOUT_INTERFACE_01__ID43_CRTC_DOUT_DATA_R_MASK__SI 0x00000ffcL
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_BLANK_MASK__SI 0x00000010L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_CAPTURESTART_A_MASK__SI 0x00000004L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_CAPTURESTART_B_MASK__SI 0x00000400L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_DATA_ACTIVE_MASK__SI 0x00000008L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_FIELD_NUMBER_MASK__SI 0x00000040L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_FREEZE_MASK__SI 0x00000080L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_HSYNC_A_MASK__SI 0x00000001L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_HSYNC_B_MASK__SI 0x00000100L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_STEREOSYNC_MASK__SI 0x00000020L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_VSYNC_A_MASK__SI 0x00000002L
#define CRTC_DOUT_INTERFACE_02__ID45_CRTC_DOUT_VSYNC_B_MASK__SI 0x00000200L
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CLK_DIV_MASK__SI 0x0000001eL
#define CRTC_DTMTEST_CNTL__CRTC_DTMTEST_CRTC_EN_MASK__SI 0x00000001L
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_HORZ_COUNT_MASK__SI 0x1fff0000L
#define CRTC_DTMTEST_STATUS_POSITION__CRTC_DTMTEST_VERT_COUNT_MASK__SI 0x00001fffL
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_GRANULARITY_MASK__SI 0x00010000L
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_INPUT_STATUS_MASK__SI 0x01000000L
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_POLARITY_MASK__SI 0x00000100L
#define CRTC_FLOW_CONTROL__CRTC_FLOW_CONTROL_SOURCE_SELECT_MASK__SI 0x0000001fL
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_CLEAR_MASK__SI 0x01000000L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_MODE_MASK__SI 0x00000003L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_OCCURRED_MASK__SI 0x00010000L
#define CRTC_FORCE_COUNT_NOW_CNTL__CRTC_FORCE_COUNT_NOW_TRIG_SEL_MASK__SI 0x00000100L
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_END_MASK__SI 0x1fff0000L
#define CRTC_H_BLANK_START_END__CRTC_H_BLANK_START_MASK__SI 0x00001fffL
#define CRTC_H_SYNC_A_CNTL__CRTC_COMP_SYNC_A_EN_MASK__SI 0x00010000L
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_CUTOFF_MASK__SI 0x00020000L
#define CRTC_H_SYNC_A_CNTL__CRTC_H_SYNC_A_POL_MASK__SI 0x00000001L
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_END_MASK__SI 0x1fff0000L
#define CRTC_H_SYNC_A__CRTC_H_SYNC_A_START_MASK__SI 0x00001fffL
#define CRTC_H_SYNC_B_CNTL__CRTC_COMP_SYNC_B_EN_MASK__SI 0x00010000L
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_CUTOFF_MASK__SI 0x00020000L
#define CRTC_H_SYNC_B_CNTL__CRTC_H_SYNC_B_POL_MASK__SI 0x00000001L
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_END_MASK__SI 0x1fff0000L
#define CRTC_H_SYNC_B__CRTC_H_SYNC_B_START_MASK__SI 0x00001fffL
#define CRTC_H_TOTAL__CRTC_H_TOTAL_MASK__SI 0x00001fffL
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_ENABLE_MASK__SI 0x00000001L
#define CRTC_INTERLACE_CONTROL__CRTC_INTERLACE_FORCE_NEXT_FIELD_MASK__SI 0x00030000L
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_CURRENT_FIELD_MASK__SI 0x00000001L
#define CRTC_INTERLACE_STATUS__CRTC_INTERLACE_NEXT_FIELD_MASK__SI 0x00000002L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_MSK_MASK__SI 0x00000100L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_COUNT_NOW_INT_TYPE_MASK__SI 0x00000200L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_MSK_MASK__SI 0x00010000L
#define CRTC_INTERRUPT_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_INT_TYPE_MASK__SI 0x00020000L
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_MSK_MASK__SI 0x00000001L
#define CRTC_INTERRUPT_CONTROL__CRTC_SNAPSHOT_INT_TYPE_MASK__SI 0x00000002L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_MSK_MASK__SI 0x01000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGA_INT_TYPE_MASK__SI 0x04000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_MSK_MASK__SI 0x02000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_TRIGB_INT_TYPE_MASK__SI 0x08000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_MSK_MASK__SI 0x10000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_VSYNC_NOM_INT_TYPE_MASK__SI 0x20000000L
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK__SI 0x00000010L
#define CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_TYPE_MASK__SI 0x00000020L
#define CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE_MASK__SI 0x00000001L
#define CRTC_MASTER_EN__CRTC_MASTER_EN_MASK__SI 0x00000001L
#define CRTC_MVP_INBAND_CNTL_INSERT_TIMER__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_TIMER_MASK__SI         \
  0x000000ffL
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_CNTL_CHAR_INSERT_MASK__SI 0xffffff00L
#define CRTC_MVP_INBAND_CNTL_INSERT__CRTC_MVP_INBAND_OUT_MODE_MASK__SI 0x00000003L
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_CLEAR_MASK__SI 0x00100000L
#define CRTC_MVP_STATUS__CRTC_AFR_HSYNC_SWITCH_DONE_OCCURRED_MASK__SI 0x00000010L
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_CLEAR_MASK__SI 0x00010000L
#define CRTC_MVP_STATUS__CRTC_FLIP_NOW_OCCURRED_MASK__SI 0x00000001L
#define CRTC_NOM_VERT_POSITION__CRTC_VERT_COUNT_NOM_MASK__SI 0x00001fffL
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_BLUE_MASK__SI 0x000003ffL
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_GREEN_MASK__SI 0x000ffc00L
#define CRTC_OVERSCAN_COLOR__CRTC_OVERSCAN_COLOR_RED_MASK__SI 0x3ff00000L
#define CRTC_PIXCLK_DTO_MODULO__CRTC_PIXCLK_DTO_MODULO_MASK__SI 0xffffffffL
#define CRTC_PIXCLK_DTO_PHASE__CRTC_PIXCLK_DTO_PHASE_MASK__SI 0xffffffffL
#define CRTC_PIXEL_DATA_READBACK__CRTC_PIXEL_DATA_BLUE_CB_MASK__SI 0x000003ffL
#define CRTC_PIXEL_DATA_READBACK__CRTC_PIXEL_DATA_GREEN_Y_MASK__SI 0x000ffc00L
#define CRTC_PIXEL_DATA_READBACK__CRTC_PIXEL_DATA_RED_CR_MASK__SI 0x3ff00000L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_END_LINE_MASK__SI 0x00000010L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_EOL_MASK__SI 0x00000008L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_HTOTAL_BY_8_MASK__SI 0x00000080L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_INTERLACE_SELECT_MASK__SI 0x00000100L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_READ_REQUEST_DIS_MASK__SI 0x00000001L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_READ_REQUEST_MASK__SI 0x00000002L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_SOL_MASK__SI 0x00000020L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_START_LINE_MASK__SI 0x00000004L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_STEREO_SELECT_MASK__SI 0x00000200L
#define CRTC_SCL_INTERFACE__ID42_CRTC_SCL_V_UPDATE_MASK__SI 0x00000040L
#define CRTC_SNAPSHOT_CONTROL__CRTC_AUTO_SNAPSHOT_TRIG_SEL_MASK__SI 0x00000003L
#define CRTC_SNAPSHOT_FRAME__CRTC_SNAPSHOT_FRAME_COUNT_MASK__SI 0x00ffffffL
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_HORZ_COUNT_MASK__SI 0x1fff0000L
#define CRTC_SNAPSHOT_POSITION__CRTC_SNAPSHOT_VERT_COUNT_MASK__SI 0x00001fffL
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_CLEAR_MASK__SI 0x00000002L
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_MANUAL_TRIGGER_MASK__SI 0x00000004L
#define CRTC_SNAPSHOT_STATUS__CRTC_SNAPSHOT_OCCURRED_MASK__SI 0x00000001L
#define CRTC_START_LINE_CONTROL__CRTC_INTERLACE_START_LINE_EARLY_MASK__SI 0x00000100L
#define CRTC_START_LINE_CONTROL__CRTC_PROGRESSIVE_START_LINE_EARLY_MASK__SI 0x00000001L
#define CRTC_STATUS_FRAME_COUNT__CRTC_FRAME_COUNT_MASK__SI 0x00ffffffL
#define CRTC_STATUS_HV_COUNT__CRTC_HV_COUNT_MASK__SI 0x1fffffffL
#define CRTC_STATUS_POSITION__CRTC_HORZ_COUNT_MASK__SI 0x1fff0000L
#define CRTC_STATUS_POSITION__CRTC_VERT_COUNT_MASK__SI 0x00001fffL
#define CRTC_STATUS_VF_COUNT__CRTC_VF_COUNT_MASK__SI 0x1fffffffL
#define CRTC_STATUS__CRTC_H_ACTIVE_DISP_MASK__SI 0x00020000L
#define CRTC_STATUS__CRTC_H_BLANK_MASK__SI 0x00010000L
#define CRTC_STATUS__CRTC_H_SYNC_A_MASK__SI 0x00040000L
#define CRTC_STATUS__CRTC_V_ACTIVE_DISP_MASK__SI 0x00000002L
#define CRTC_STATUS__CRTC_V_BLANK_MASK__SI 0x00000001L
#define CRTC_STATUS__CRTC_V_START_LINE_MASK__SI 0x00000010L
#define CRTC_STATUS__CRTC_V_SYNC_A_MASK__SI 0x00000004L
#define CRTC_STATUS__CRTC_V_UPDATE_MASK__SI 0x00000008L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_EN_MASK__SI 0x01000000L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_OUTPUT_POLARITY_MASK__SI 0x00000100L
#define CRTC_STEREO_CONTROL__CRTC_STEREO_SYNC_SELECT_POLARITY_MASK__SI 0x00010000L
#define CRTC_STEREO_FORCE_NEXT_EYE__CRTC_STEREO_FORCE_NEXT_EYE_MASK__SI 0x00000003L
#define CRTC_STEREO_STATUS__CRTC_STEREO_CURRENT_EYE_MASK__SI 0x00000001L
#define CRTC_STEREO_STATUS__CRTC_STEREO_FORCE_NEXT_EYE_PENDING_MASK__SI 0x03000000L
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_OUTPUT_MASK__SI 0x00000100L
#define CRTC_STEREO_STATUS__CRTC_STEREO_SYNC_SELECT_MASK__SI 0x00010000L
#define CRTC_TEST_DEBUG_DATA__CRTC_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define CRTC_TEST_DEBUG_INDEX__CRTC_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_DATA_MASK__SI 0x0000ffffL
#define CRTC_TEST_PATTERN_COLOR__CRTC_TEST_PATTERN_MASK_MASK__SI 0x003f0000L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_COLOR_FORMAT_MASK__SI 0xff000000L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_DYNAMIC_RANGE_MASK__SI 0x00010000L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_EN_MASK__SI 0x00000001L
#define CRTC_TEST_PATTERN_CONTROL__CRTC_TEST_PATTERN_MODE_MASK__SI 0x00000700L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_HRES_MASK__SI 0x0000f000L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC0_MASK__SI 0x0000000fL
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_INC1_MASK__SI 0x000000f0L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_RAMP0_OFFSET_MASK__SI 0xffff0000L
#define CRTC_TEST_PATTERN_PARAMETERS__CRTC_TEST_PATTERN_VRES_MASK__SI 0x00000f00L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_CLEAR_MASK__SI 0x80000000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_DELAY_MASK__SI 0x1f000000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FALLING_EDGE_DETECT_CNTL_MASK__SI 0x00030000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_FREQUENCY_SELECT_MASK__SI 0x00300000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_INPUT_STATUS_MASK__SI 0x00000200L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_OCCURRED_MASK__SI 0x00000800L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_SELECT_MASK__SI 0x00000070L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_POLARITY_STATUS_MASK__SI 0x00000400L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RESYNC_BYPASS_EN_MASK__SI 0x00000100L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_RISING_EDGE_DETECT_CNTL_MASK__SI 0x00003000L
#define CRTC_TRIGA_CNTL__CRTC_TRIGA_SOURCE_SELECT_MASK__SI 0x0000000fL
#define CRTC_TRIGA_MANUAL_TRIG__CRTC_TRIGA_MANUAL_TRIG_MASK__SI 0x00000001L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_CLEAR_MASK__SI 0x80000000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_DELAY_MASK__SI 0x1f000000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FALLING_EDGE_DETECT_CNTL_MASK__SI 0x00030000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_FREQUENCY_SELECT_MASK__SI 0x00300000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_INPUT_STATUS_MASK__SI 0x00000200L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_OCCURRED_MASK__SI 0x00000800L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_SELECT_MASK__SI 0x00000070L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_POLARITY_STATUS_MASK__SI 0x00000400L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RESYNC_BYPASS_EN_MASK__SI 0x00000100L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_RISING_EDGE_DETECT_CNTL_MASK__SI 0x00003000L
#define CRTC_TRIGB_CNTL__CRTC_TRIGB_SOURCE_SELECT_MASK__SI 0x0000000fL
#define CRTC_TRIGB_MANUAL_TRIG__CRTC_TRIGB_MANUAL_TRIG_MASK__SI 0x00000001L
#define CRTC_UPDATE_LOCK__CRTC_UPDATE_LOCK_MASK__SI 0x00000001L
#define CRTC_VBI_END__CRTC_VBI_H_END_MASK__SI 0x1fff0000L
#define CRTC_VBI_END__CRTC_VBI_V_END_MASK__SI 0x00001fffL
#define CRTC_VERT_SYNC_CONTROL__CRTC_AUTO_FORCE_VSYNC_MODE_MASK__SI 0x00030000L
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_CLEAR_MASK__SI 0x00000100L
#define CRTC_VERT_SYNC_CONTROL__CRTC_FORCE_VSYNC_NEXT_LINE_OCCURRED_MASK__SI 0x00000001L
#define CRTC_VGA_INTERFACE__ID46_CRTC_VGA_CUR_BUF_MASK__SI 0x00000100L
#define CRTC_VGA_INTERFACE__ID46_CRTC_VGA_NODISPLAY_MASK__SI 0x00000400L
#define CRTC_VGA_INTERFACE__ID46_CRTC_VGA_RENDER_SYNC_MASK__SI 0x00000200L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_BUF_CNTL_MASK__SI 0x00000080L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_CRTC_EN_MASK__SI 0x00000001L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_DISP_EN_MASK__SI 0x00000002L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_MODE_EN_MASK__SI 0x00000004L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_OVERSCAN_COLOR_EN_MASK__SI 0x00000010L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_SYNC_POLARITY_SEL_MASK__SI 0x00000020L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_TIMING_SEL_MASK__SI 0x00000008L
#define CRTC_VGA_INTERFACE__ID46_VGA_CRTC_V_SYNC_SEL_MASK__SI 0x00000040L
#define CRTC_VGA_PARAMETER_CAPTURE_MODE__CRTC_VGA_PARAMETER_CAPTURE_MODE_MASK__SI 0x00000001L
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_INT_CLEAR_MASK__SI 0x00000010L
#define CRTC_VSYNC_NOM_INT_STATUS__CRTC_VSYNC_NOM_MASK__SI 0x00000001L
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_END_MASK__SI 0x1fff0000L
#define CRTC_V_BLANK_START_END__CRTC_V_BLANK_START_MASK__SI 0x00001fffL
#define CRTC_V_SYNC_A_CNTL__CRTC_V_SYNC_A_POL_MASK__SI 0x00000001L
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_END_MASK__SI 0x1fff0000L
#define CRTC_V_SYNC_A__CRTC_V_SYNC_A_START_MASK__SI 0x00001fffL
#define CRTC_V_SYNC_B_CNTL__CRTC_V_SYNC_B_POL_MASK__SI 0x00000001L
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_END_MASK__SI 0x1fff0000L
#define CRTC_V_SYNC_B__CRTC_V_SYNC_B_START_MASK__SI 0x00001fffL
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_ON_EVENT_MASK__SI 0x00000100L
#define CRTC_V_TOTAL_CONTROL__CRTC_FORCE_LOCK_TO_MASTER_VSYNC_MASK__SI 0x00001000L
#define CRTC_V_TOTAL_CONTROL__CRTC_SET_V_TOTAL_MIN_MASK_MASK__SI 0xffff0000L
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MAX_SEL_MASK__SI 0x00000010L
#define CRTC_V_TOTAL_CONTROL__CRTC_V_TOTAL_MIN_SEL_MASK__SI 0x00000001L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_ACK_MASK__SI 0x00000100L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__SI 0x00000010L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MASK__SI 0x00000001L
#define CRTC_V_TOTAL_INT_STATUS__CRTC_SET_V_TOTAL_MIN_EVENT_OCCURED_MSK_MASK__SI 0x00001000L
#define CRTC_V_TOTAL_MAX__CRTC_V_TOTAL_MAX_MASK__SI 0x00001fffL
#define CRTC_V_TOTAL_MIN__CRTC_V_TOTAL_MIN_MASK__SI 0x00001fffL
#define CRTC_V_TOTAL__CRTC_V_TOTAL_MASK__SI 0x00001fffL
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK__SI 0x00000100L
#define CRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_OCCURRED_MASK__SI 0x00000001L
#define CSPRIV_CONNECT__DOORBELL_OFFSET_MASK__CI__VI 0x001fffffL
#define CSPRIV_CONNECT__QUEUE_ID_MASK__CI__VI 0x00e00000L
#define CSPRIV_CONNECT__UNORD_DISP_MASK__CI__VI 0x80000000L
#define CSPRIV_CONNECT__VMID_MASK__CI__VI 0x3c000000L
#define CSPRIV_THREAD_TRACE_EVENT__EVENT_ID_MASK__CI__VI 0x0000001fL
#define CSPRIV_THREAD_TRACE_TG0__TGID_X_MASK__CI__VI 0xffffffffL
#define CSPRIV_THREAD_TRACE_TG1__TGID_Y_MASK__CI__VI 0xffffffffL
#define CSPRIV_THREAD_TRACE_TG2__TGID_Z_MASK__CI__VI 0xffffffffL
#define CSPRIV_THREAD_TRACE_TG3__FIRST_TG_MASK__CI__VI 0x10000000L
#define CSPRIV_THREAD_TRACE_TG3__LAST_TG_MASK__CI__VI 0x08000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_X_FLAG_MASK__CI__VI 0x01000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Y_FLAG_MASK__CI__VI 0x02000000L
#define CSPRIV_THREAD_TRACE_TG3__PARTIAL_Z_FLAG_MASK__CI__VI 0x04000000L
#define CSPRIV_THREAD_TRACE_TG3__THREADS_IN_GROUP_MASK__CI__VI 0x00fff000L
#define CSPRIV_THREAD_TRACE_TG3__WAVE_ID_BASE_MASK__CI__VI 0x00000fffL
#define CS_COPY_STATE__SRC_STATE_ID_MASK 0x00000007L
#define CURRENT_PG_STATUS__ACP_PG_status_MASK__CI__VI 0x00000001L
#define CURRENT_PG_STATUS__CHUB_PG_status_MASK__CI__VI 0x00001000L
#define CURRENT_PG_STATUS__DC_pipe0_PG_status_MASK__CI__VI 0x00000020L
#define CURRENT_PG_STATUS__DC_pipe1_PG_status_MASK__CI__VI 0x00000040L
#define CURRENT_PG_STATUS__DC_pipe2_PG_status_MASK__CI__VI 0x00000080L
#define CURRENT_PG_STATUS__DC_pipe3_PG_status_MASK__CI__VI 0x00000100L
#define CURRENT_PG_STATUS__DC_pipe4_PG_status_MASK__CI__VI 0x00000200L
#define CURRENT_PG_STATUS__DC_pipe5_PG_status_MASK__CI__VI 0x00000400L
#define CURRENT_PG_STATUS__IOMMU_PG_status_MASK__CI__VI 0x00000800L
#define CURRENT_PG_STATUS__MC_PG_status_MASK__CI__VI 0x00002000L
#define CURRENT_PG_STATUS__PCIE_PG_status_MASK__CI__VI 0x00000010L
#define CURRENT_PG_STATUS__SAM_PG_status_MASK__CI__VI 0x00000008L
#define CURRENT_PG_STATUS__SDMA_PG_status_MASK__CI__VI 0x00004000L
#define CURRENT_PG_STATUS__UVD_PG_status_MASK__CI__VI 0x00000004L
#define CURRENT_PG_STATUS__VCE_PG_status_MASK__CI__VI 0x00000002L
#define CUR_COLOR1__CUR_COLOR1_BLUE_MASK__SI 0x000000ffL
#define CUR_COLOR1__CUR_COLOR1_GREEN_MASK__SI 0x0000ff00L
#define CUR_COLOR1__CUR_COLOR1_RED_MASK__SI 0x00ff0000L
#define CUR_COLOR2__CUR_COLOR2_BLUE_MASK__SI 0x000000ffL
#define CUR_COLOR2__CUR_COLOR2_GREEN_MASK__SI 0x0000ff00L
#define CUR_COLOR2__CUR_COLOR2_RED_MASK__SI 0x00ff0000L
#define CUR_CONTROL__CURSOR_2X_MAGNIFY_MASK__SI 0x00010000L
#define CUR_CONTROL__CURSOR_EN_MASK__SI 0x00000001L
#define CUR_CONTROL__CURSOR_FORCE_MC_ON_MASK__SI 0x00100000L
#define CUR_CONTROL__CURSOR_MODE_MASK__SI 0x00000300L
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_X_MASK__SI 0x003f0000L
#define CUR_HOT_SPOT__CURSOR_HOT_SPOT_Y_MASK__SI 0x0000003fL
#define CUR_POSITION__CURSOR_X_POSITION_MASK__SI 0x1fff0000L
#define CUR_POSITION__CURSOR_Y_POSITION_MASK__SI 0x00001fffL
#define CUR_SIZE__CURSOR_HEIGHT_MASK__SI 0x0000003fL
#define CUR_SIZE__CURSOR_WIDTH_MASK__SI 0x003f0000L
#define CUR_SURFACE_ADDRESS_HIGH__CURSOR_SURFACE_ADDRESS_HIGH_MASK__SI 0x000000ffL
#define CUR_SURFACE_ADDRESS__CURSOR_SURFACE_ADDRESS_MASK__SI 0xffffffffL
#define CUR_UPDATE__CURSOR_DISABLE_MULTIPLE_UPDATE_MASK__SI 0x01000000L
#define CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK__SI 0x00010000L
#define CUR_UPDATE__CURSOR_UPDATE_PENDING_MASK__SI 0x00000001L
#define CUR_UPDATE__CURSOR_UPDATE_TAKEN_MASK__SI 0x00000002L
#define D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK__SI 0x00000001L
#define D1VGA_CONTROL__D1VGA_OVERSCAN_COLOR_EN_MASK__SI 0x00010000L
#define D1VGA_CONTROL__D1VGA_ROTATE_MASK__SI 0x03000000L
#define D1VGA_CONTROL__D1VGA_SYNC_POLARITY_SELECT_MASK__SI 0x00000200L
#define D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK__SI 0x00000100L
#define D1_PROTECTION__D1_DP_ENC_REQUIRED_MASK__SI 0x00000002L
#define D1_PROTECTION__D1_NO_DVO_OUT_MASK__SI 0x00000004L
#define D1_PROTECTION__D1_NO_LVDS_OUT_MASK__SI 0x00000010L
#define D1_PROTECTION__D1_NO_SDVO_OUT_MASK__SI 0x00000008L
#define D1_PROTECTION__D1_NO_VGA_OUT_MASK__SI 0x00000020L
#define D1_PROTECTION__D1_TMDS_ENC_REQUIRED_MASK__SI 0x00000001L
#define D2VGA_CONTROL__D2VGA_MODE_ENABLE_MASK__SI 0x00000001L
#define D2VGA_CONTROL__D2VGA_OVERSCAN_COLOR_EN_MASK__SI 0x00010000L
#define D2VGA_CONTROL__D2VGA_ROTATE_MASK__SI 0x03000000L
#define D2VGA_CONTROL__D2VGA_SYNC_POLARITY_SELECT_MASK__SI 0x00000200L
#define D2VGA_CONTROL__D2VGA_TIMING_SELECT_MASK__SI 0x00000100L
#define D2_PROTECTION__D2_DP_ENC_REQUIRED_MASK__SI 0x00000002L
#define D2_PROTECTION__D2_NO_DVO_OUT_MASK__SI 0x00000004L
#define D2_PROTECTION__D2_NO_LVDS_OUT_MASK__SI 0x00000010L
#define D2_PROTECTION__D2_NO_SDVO_OUT_MASK__SI 0x00000008L
#define D2_PROTECTION__D2_NO_VGA_OUT_MASK__SI 0x00000020L
#define D2_PROTECTION__D2_TMDS_ENC_REQUIRED_MASK__SI 0x00000001L
#define D3VGA_CONTROL__D3VGA_MODE_ENABLE_MASK__SI 0x00000001L
#define D3VGA_CONTROL__D3VGA_OVERSCAN_COLOR_EN_MASK__SI 0x00010000L
#define D3VGA_CONTROL__D3VGA_ROTATE_MASK__SI 0x03000000L
#define D3VGA_CONTROL__D3VGA_SYNC_POLARITY_SELECT_MASK__SI 0x00000200L
#define D3VGA_CONTROL__D3VGA_TIMING_SELECT_MASK__SI 0x00000100L
#define D3_PROTECTION__D3_DP_ENC_REQUIRED_MASK__SI 0x00000002L
#define D3_PROTECTION__D3_NO_DVO_OUT_MASK__SI 0x00000004L
#define D3_PROTECTION__D3_NO_LVDS_OUT_MASK__SI 0x00000010L
#define D3_PROTECTION__D3_NO_SDVO_OUT_MASK__SI 0x00000008L
#define D3_PROTECTION__D3_NO_VGA_OUT_MASK__SI 0x00000020L
#define D3_PROTECTION__D3_TMDS_ENC_REQUIRED_MASK__SI 0x00000001L
#define D4VGA_CONTROL__D4VGA_MODE_ENABLE_MASK__SI 0x00000001L
#define D4VGA_CONTROL__D4VGA_OVERSCAN_COLOR_EN_MASK__SI 0x00010000L
#define D4VGA_CONTROL__D4VGA_ROTATE_MASK__SI 0x03000000L
#define D4VGA_CONTROL__D4VGA_SYNC_POLARITY_SELECT_MASK__SI 0x00000200L
#define D4VGA_CONTROL__D4VGA_TIMING_SELECT_MASK__SI 0x00000100L
#define D4_PROTECTION__D4_DP_ENC_REQUIRED_MASK__SI 0x00000002L
#define D4_PROTECTION__D4_NO_DVO_OUT_MASK__SI 0x00000004L
#define D4_PROTECTION__D4_NO_LVDS_OUT_MASK__SI 0x00000010L
#define D4_PROTECTION__D4_NO_SDVO_OUT_MASK__SI 0x00000008L
#define D4_PROTECTION__D4_NO_VGA_OUT_MASK__SI 0x00000020L
#define D4_PROTECTION__D4_TMDS_ENC_REQUIRED_MASK__SI 0x00000001L
#define D5VGA_CONTROL__D5VGA_MODE_ENABLE_MASK__SI 0x00000001L
#define D5VGA_CONTROL__D5VGA_OVERSCAN_COLOR_EN_MASK__SI 0x00010000L
#define D5VGA_CONTROL__D5VGA_ROTATE_MASK__SI 0x03000000L
#define D5VGA_CONTROL__D5VGA_SYNC_POLARITY_SELECT_MASK__SI 0x00000200L
#define D5VGA_CONTROL__D5VGA_TIMING_SELECT_MASK__SI 0x00000100L
#define D5_PROTECTION__D5_DP_ENC_REQUIRED_MASK__SI 0x00000002L
#define D5_PROTECTION__D5_NO_DVO_OUT_MASK__SI 0x00000004L
#define D5_PROTECTION__D5_NO_LVDS_OUT_MASK__SI 0x00000010L
#define D5_PROTECTION__D5_NO_SDVO_OUT_MASK__SI 0x00000008L
#define D5_PROTECTION__D5_NO_VGA_OUT_MASK__SI 0x00000020L
#define D5_PROTECTION__D5_TMDS_ENC_REQUIRED_MASK__SI 0x00000001L
#define D6VGA_CONTROL__D6VGA_MODE_ENABLE_MASK__SI 0x00000001L
#define D6VGA_CONTROL__D6VGA_OVERSCAN_COLOR_EN_MASK__SI 0x00010000L
#define D6VGA_CONTROL__D6VGA_ROTATE_MASK__SI 0x03000000L
#define D6VGA_CONTROL__D6VGA_SYNC_POLARITY_SELECT_MASK__SI 0x00000200L
#define D6VGA_CONTROL__D6VGA_TIMING_SELECT_MASK__SI 0x00000100L
#define D6_PROTECTION__D6_DP_ENC_REQUIRED_MASK__SI 0x00000002L
#define D6_PROTECTION__D6_NO_DVO_OUT_MASK__SI 0x00000004L
#define D6_PROTECTION__D6_NO_LVDS_OUT_MASK__SI 0x00000010L
#define D6_PROTECTION__D6_NO_SDVO_OUT_MASK__SI 0x00000008L
#define D6_PROTECTION__D6_NO_VGA_OUT_MASK__SI 0x00000020L
#define D6_PROTECTION__D6_TMDS_ENC_REQUIRED_MASK__SI 0x00000001L
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_POWERUP_COUNTER_MASK__SI 0x000000ffL
#define DAC_AUTODETECT_CONTROL2__DAC_AUTODETECT_TESTMODE_MASK__SI 0x00000100L
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_IN_DELAY_MASK__SI 0x000000ffL
#define DAC_AUTODETECT_CONTROL3__DAC_AUTODET_COMPARATOR_OUT_DELAY_MASK__SI 0x0000ff00L
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_CHECK_MASK_MASK__SI 0x00070000L
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_FRAME_TIME_COUNTER_MASK__SI 0x0000ff00L
#define DAC_AUTODETECT_CONTROL__DAC_AUTODETECT_MODE_MASK__SI 0x00000003L
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_ACK_MASK__SI 0x00000001L
#define DAC_AUTODETECT_INT_CONTROL__DAC_AUTODETECT_INT_ENABLE_MASK__SI 0x00010000L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_BLUE_SENSE_MASK__SI 0x03000000L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_CONNECT_MASK__SI 0x00000010L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_GREEN_SENSE_MASK__SI 0x00030000L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_RED_SENSE_MASK__SI 0x00000300L
#define DAC_AUTODETECT_STATUS__DAC_AUTODETECT_STATUS_MASK__SI 0x00000001L
#define DAC_AUTO_CALIB_CONTROL__DAC_CAL_COMPLETE_MASK__SI 0x10000000L
#define DAC_AUTO_CALIB_CONTROL__DAC_CAL_DACADJ_EN_MASK__SI 0x00000004L
#define DAC_AUTO_CALIB_CONTROL__DAC_CAL_EN_MASK__SI 0x00000002L
#define DAC_AUTO_CALIB_CONTROL__DAC_CAL_INITB_MASK__SI 0x00000001L
#define DAC_AUTO_CALIB_CONTROL__DAC_CAL_MASK_MASK__SI 0x00700000L
#define DAC_AUTO_CALIB_CONTROL__DAC_CAL_WAIT_ADJUST_MASK__SI 0x00003ff0L
#define DAC_BGADJ_CONTROL__DAC_BGADJ_SRC_MASK__SI 0x00000030L
#define DAC_BGADJ_CONTROL__DAC_BGADJ_TESTEN_MASK__SI 0x00000001L
#define DAC_COMPARATOR_ENABLE__DAC_B_ASYNC_ENABLE_MASK__SI 0x00040000L
#define DAC_COMPARATOR_ENABLE__DAC_COMP_DDET_REF_EN_MASK__SI 0x00000001L
#define DAC_COMPARATOR_ENABLE__DAC_COMP_SDET_REF_EN_MASK__SI 0x00000100L
#define DAC_COMPARATOR_ENABLE__DAC_G_ASYNC_ENABLE_MASK__SI 0x00020000L
#define DAC_COMPARATOR_ENABLE__DAC_R_ASYNC_ENABLE_MASK__SI 0x00010000L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_BLUE_MASK__SI 0x00000002L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_GREEN_MASK__SI 0x00000004L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_MASK__SI 0x00000001L
#define DAC_COMPARATOR_OUTPUT__DAC_COMPARATOR_OUTPUT_RED_MASK__SI 0x00000008L
#define DAC_CONTROL__DAC_DFORCE_EN_MASK__SI 0x00000001L
#define DAC_CONTROL__DAC_TV_ENABLE_MASK__SI 0x00000100L
#define DAC_CONTROL__DAC_ZSCALE_SHIFT_MASK__SI 0x00010000L
#define DAC_CRC_CONTROL__DAC_CRC_FIELD_MASK__SI 0x00000001L
#define DAC_CRC_CONTROL__DAC_CRC_ONLY_BLANKb_MASK__SI 0x00000100L
#define DAC_CRC_EN__DAC_CRC_CONT_EN_MASK__SI 0x00010000L
#define DAC_CRC_EN__DAC_CRC_EN_MASK__SI 0x00000001L
#define DAC_CRC_SIG_CONTROL_MASK__DAC_CRC_SIG_CONTROL_MASK_MASK__SI 0x0000003fL
#define DAC_CRC_SIG_CONTROL__DAC_CRC_SIG_CONTROL_MASK__SI 0x0000003fL
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_BLUE_MASK_MASK__SI 0x000003ffL
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_GREEN_MASK_MASK__SI 0x000ffc00L
#define DAC_CRC_SIG_RGB_MASK__DAC_CRC_SIG_RED_MASK_MASK__SI 0x3ff00000L
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_BLUE_MASK__SI 0x000003ffL
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_GREEN_MASK__SI 0x000ffc00L
#define DAC_CRC_SIG_RGB__DAC_CRC_SIG_RED_MASK__SI 0x3ff00000L
#define DAC_DATA__DAC_DATA_MASK__SI 0x0000003fL
#define DAC_DEBUG1__DOUT_DAC_BLANKb_MASK__SI 0x00000002L
#define DAC_DEBUG1__DOUT_DAC_BLUE_MASK__SI 0x00000ffcL
#define DAC_DEBUG1__DOUT_DAC_GREEN_MASK__SI 0x003ff000L
#define DAC_DEBUG1__DOUT_DAC_PIXCLK_MASK__SI 0x00000001L
#define DAC_DEBUG1__DOUT_DAC_RED_MASK__SI 0xffc00000L
#define DAC_DEBUG2__DOUT_DAC_AUTODETECT_BGSLEEP_PU_OR_MASK__SI 0x00008000L
#define DAC_DEBUG2__DOUT_DAC_AUTODETECT_DAC_PIN_PD_OR_MASK__SI 0x00020000L
#define DAC_DEBUG2__DOUT_DAC_AUTODETECT_DAC_PIN_PU_OR_MASK__SI 0x00010000L
#define DAC_DEBUG2__DOUT_DAC_AUTODETECT_STATE_MASK__SI 0x00007000L
#define DAC_DEBUG2__DOUT_DAC_BDACPD_MASK__SI 0x04000000L
#define DAC_DEBUG2__DOUT_DAC_BGSLEEP_MASK__SI 0x02000000L
#define DAC_DEBUG2__DOUT_DAC_BLANKb_MASK__SI 0x00000002L
#define DAC_DEBUG2__DOUT_DAC_CAPTURE_START_MASK__SI 0x00000040L
#define DAC_DEBUG2__DOUT_DAC_DATA_SOURCE_ENABLED_MASK__SI 0x00200000L
#define DAC_DEBUG2__DOUT_DAC_DETECT_MASK__SI 0x20000000L
#define DAC_DEBUG2__DOUT_DAC_FIELD_NUMBER_MASK__SI 0x00000080L
#define DAC_DEBUG2__DOUT_DAC_GDACPD_MASK__SI 0x08000000L
#define DAC_DEBUG2__DOUT_DAC_HSYNC_EN_MASK__SI 0x00000008L
#define DAC_DEBUG2__DOUT_DAC_HSYNC_MASK__SI 0x00000004L
#define DAC_DEBUG2__DOUT_DAC_MON_2_MASK__SI 0x80000000L
#define DAC_DEBUG2__DOUT_DAC_MON_3_MASK__SI 0x40000000L
#define DAC_DEBUG2__DOUT_DAC_NBLANK_MASK__SI 0x00800000L
#define DAC_DEBUG2__DOUT_DAC_PEDESTAL_MASK__SI 0x01000000L
#define DAC_DEBUG2__DOUT_DAC_PIXCLK_MASK__SI 0x00000001L
#define DAC_DEBUG2__DOUT_DAC_PIXCLKa_MASK__SI 0x00400000L
#define DAC_DEBUG2__DOUT_DAC_RDACPD_MASK__SI 0x10000000L
#define DAC_DEBUG2__DOUT_DAC_SCLK_MASK__SI 0x00000800L
#define DAC_DEBUG2__DOUT_DAC_SOURCE_SEL_MASK__SI 0x00000600L
#define DAC_DEBUG2__DOUT_DAC_STEREOSYNC_MASK__SI 0x00000100L
#define DAC_DEBUG2__DOUT_DAC_VSYNC_EN_MASK__SI 0x00000020L
#define DAC_DEBUG2__DOUT_DAC_VSYNC_MASK__SI 0x00000010L
#define DAC_DEBUG2__DOUT_DAC_iBDACDET_from_macro_MASK__SI 0x00040000L
#define DAC_DEBUG2__DOUT_DAC_iGDACDET_from_macro_MASK__SI 0x00080000L
#define DAC_DEBUG2__DOUT_DAC_iRDACDET_from_macro_MASK__SI 0x00100000L
#define DAC_DEBUG3__DAC_DEBUG3_MASK__SI 0xffffffffL
#define DAC_DFT_CONFIG__DAC_DFT_CONFIG_MASK__SI 0xffffffffL
#define DAC_ENABLE__DAC_ENABLE_MASK__SI 0x00000001L
#define DAC_FORCE_DATA__DAC_FORCE_DATA_MASK__SI 0x000003ffL
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_EN_MASK__SI 0x00000001L
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_ON_BLANKb_ONLY_MASK__SI 0x01000000L
#define DAC_FORCE_OUTPUT_CNTL__DAC_FORCE_DATA_SEL_MASK__SI 0x00000700L
#define DAC_MACRO_CNTL__DAC_ANALOG_MONITOR_MASK__SI 0x0f000000L
#define DAC_MACRO_CNTL__DAC_BANDGAP_ADJUSTMENT_MASK__SI 0x003f0000L
#define DAC_MACRO_CNTL__DAC_COREMON_MASK__SI 0x10000000L
#define DAC_MACRO_CNTL__DAC_WHITE_FINE_CONTROL_MASK__SI 0x00003f00L
#define DAC_MACRO_CNTL__DAC_WHITE_LEVEL_MASK__SI 0x00000003L
#define DAC_MASK__DAC_MASK_MASK__SI 0x000000ffL
#define DAC_POWERDOWN__DAC_POWERDOWN_BLUE_MASK__SI 0x00000100L
#define DAC_POWERDOWN__DAC_POWERDOWN_GREEN_MASK__SI 0x00010000L
#define DAC_POWERDOWN__DAC_POWERDOWN_MASK__SI 0x00000001L
#define DAC_POWERDOWN__DAC_POWERDOWN_RED_MASK__SI 0x01000000L
#define DAC_PWR_CNTL__DAC_BG_MODE_MASK__SI 0x00000003L
#define DAC_PWR_CNTL__DAC_PWRCNTL_MASK__SI 0x00030000L
#define DAC_R_INDEX__DAC_R_INDEX_MASK__SI 0x000000ffL
#define DAC_SOURCE_SELECT__DAC_SOURCE_SELECT_MASK__SI 0x00000007L
#define DAC_SOURCE_SELECT__DAC_TV_SELECT_MASK__SI 0x00000008L
#define DAC_STEREOSYNC_SELECT__DAC_STEREOSYNC_SELECT_MASK__SI 0x00000007L
#define DAC_SYNC_TRISTATE_CONTROL__DAC_HSYNCA_TRISTATE_MASK__SI 0x00000001L
#define DAC_SYNC_TRISTATE_CONTROL__DAC_SYNCA_TRISTATE_MASK__SI 0x00010000L
#define DAC_SYNC_TRISTATE_CONTROL__DAC_VSYNCA_TRISTATE_MASK__SI 0x00000100L
#define DAC_TEST_ENABLE__DAC_TEST_ENABLE_MASK__SI 0x00000001L
#define DAC_W_INDEX__DAC_W_INDEX_MASK__SI 0x000000ffL
#define DATA_FORMAT__ALLOW_REQ_MODE_1_2_MASK__SI 0x10000000L
#define DATA_FORMAT__ALWAYS_SCL_RTS_HI_MASK__SI 0x00000100L
#define DATA_FORMAT__INTERLEAVE_EN_MASK__SI 0x00000001L
#define DATA_FORMAT__PREFETCH_MASK__SI 0x00001000L
#define DATA_FORMAT__REQUEST_MODE_MASK__SI 0x03000000L
#define DATA_FORMAT__RESET_REQ_AT_EOL_MASK__SI 0x00000010L
#define DATA_FORMAT__SOF_READ_PT_MASK__SI 0x001f0000L
#define DBG_BUS_OUT1__DBG_BUS_OUT_MASK 0x00ffffffL
#define DBG_BUS_OUT1__DBG_CNTL_OUT_MASK 0x01000000L
#define DBG_BYPASS_SRBM_ACCESS__DBG_APER_AD_MASK__CI 0x0000001eL
#define DBG_BYPASS_SRBM_ACCESS__DBG_BYPASS_SRBM_ACCESS_EN_MASK__CI 0x00000001L
#define DBG_CHAIN_CONTROL__DBG_BLOCK_SEL_MASK 0x000000ffL
#define DBG_CHAIN_CONTROL__DBG_CHAN_SEL_MASK 0x00800000L
#define DBG_CHAIN_CONTROL__DBG_CONTROL_LOAD_MASK 0x01000000L
#define DBG_CHAIN_CONTROL__DBG_GROUP_SEL_MASK 0x0001f000L
#define DBG_CHAIN_CONTROL__DBG_MUX_SEL_MASK 0x00400000L
#define DBG_CHAIN_CONTROL__DBG_OUTPUT_SEL_MASK 0x00380000L
#define DBG_FBC_COMP_DEBUG__DBG_FBC_COMP_DEBUG_MASK__SI 0x00000fffL
#define DBG_FBC_CTL23__DBG_FBC_CTL2_MASK__SI 0x00000fffL
#define DBG_FBC_CTL23__DBG_FBC_CTL3_MASK__SI 0x00fff000L
#define DBG_FBC_DECOMP_CTL_DEBUG__DBG_FBC_DECOMP_CTL_DEBUG_MASK__SI 0x00000fffL
#define DBW_CHROMA_BOT_ADDR__DBW_UV_BOT_BASE_MASK__SI 0xffffffffL
#define DBW_CHROMA_TOP_ADDR__DBW_UV_TOP_BASE_MASK__SI 0xffffffffL
#define DBW_LUMA_BOT_ADDR__DBW_Y_BOT_BASE_MASK__SI 0xffffffffL
#define DBW_LUMA_TOP_ADDR__DBW_Y_TOP_BASE_MASK__SI 0xffffffffL
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_ENABLE_MASK 0x00000001L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET0_MASK 0x00000300L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET1_MASK 0x00000c00L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET2_MASK 0x00003000L
#define DB_ALPHA_TO_MASK__ALPHA_TO_MASK_OFFSET3_MASK 0x0000c000L
#define DB_ALPHA_TO_MASK__OFFSET_ROUND_MASK 0x00010000L
#define DB_BUF_SIZE__HEIGHT_MASK__SI 0x0ff00000L
#define DB_BUF_SIZE__PITCH_MASK__SI 0x00000ff0L
#define DB_CF_DAT__DAT_MASK__SI 0x003fffffL
#define DB_CGTT_CLK_CTRL_0__OFF_HYSTERESIS_MASK 0x00000ff0L
#define DB_CGTT_CLK_CTRL_0__ON_DELAY_MASK 0x0000000fL
#define DB_CGTT_CLK_CTRL_0__RESERVED_MASK 0x00fff000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE0_MASK 0x80000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE1_MASK 0x40000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE2_MASK 0x20000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE3_MASK 0x10000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE4_MASK 0x08000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE5_MASK 0x04000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE6_MASK 0x02000000L
#define DB_CGTT_CLK_CTRL_0__SOFT_OVERRIDE7_MASK 0x01000000L
#define DB_COUNT_CONTROL__DBFAIL_ENABLE_MASK__CI__VI 0x00f00000L
#define DB_COUNT_CONTROL__PERFECT_ZPASS_COUNTS_MASK 0x00000002L
#define DB_COUNT_CONTROL__SAMPLE_RATE_MASK 0x00000070L
#define DB_COUNT_CONTROL__SFAIL_ENABLE_MASK__CI__VI 0x000f0000L
#define DB_COUNT_CONTROL__SLICE_EVEN_ENABLE_MASK__CI__VI 0x0f000000L
#define DB_COUNT_CONTROL__SLICE_ODD_ENABLE_MASK__CI__VI 0xf0000000L
#define DB_COUNT_CONTROL__ZFAIL_ENABLE_MASK__CI__VI 0x0000f000L
#define DB_COUNT_CONTROL__ZPASS_ENABLE_MASK__CI__VI 0x00000f00L
#define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x00000001L
#define DB_CREDIT_LIMIT__DB_CB_LQUAD_CREDITS_MASK 0x00001c00L
#define DB_CREDIT_LIMIT__DB_CB_TILE_CREDITS_MASK 0x7f000000L
#define DB_CREDIT_LIMIT__DB_SC_QUAD_CREDITS_MASK 0x000003e0L
#define DB_CREDIT_LIMIT__DB_SC_TILE_CREDITS_MASK 0x0000001fL
#define DB_CTL__CTXT_FMT_MASK__SI 0x000000c0L
#define DB_CTL__DB_BIG_ENDIAN_MASK__SI 0x00000400L
#define DB_CTL__MEM_TIMEOUT_TIME_MASK__SI 0x0ff00000L
#define DB_CTL__NSG_MODE_MASK__SI 0x00000030L
#define DB_CTL__STANDARD_MASK__SI 0x0000000fL
#define DB_CTL__STD_VERSION_MASK__SI 0x0003c000L
#define DB_CTL__SW_MEM_RST_MASK__SI 0x10000000L
#define DB_CTL__SW_MRST_MASK__SI 0x40000000L
#define DB_CTL__SW_RRST_MASK__SI 0x20000000L
#define DB_CTL__SW_SRST_MASK__SI 0x80000000L
#define DB_CTL__TILE_FMT_MASK__SI 0x00001000L
#define DB_CTL__USE_DB_VC1_SP_CONTEXT_MASK__SI 0x00000800L
#define DB_CTL__UV_FMT_MASK__SI 0x00002000L
#define DB_CTL__VC1_PROFILE_MASK__SI 0x00000300L
#define DB_DBG_CTL__DBG_ALL_TOP_WRITES_MASK__SI 0x00000004L
#define DB_DBG_CTL__DBG_DIS_STAGEA_MASK__SI 0x00000001L
#define DB_DBG_CTL__DBG_DIS_STAGEB_MASK__SI 0x00000002L
#define DB_DBG_STAT__STATE_DBFSM_MASK__SI 0x0000001fL
#define DB_DBG_STAT__TEST_DEBUG_REG_MASK__SI 0x0007ffe0L
#define DB_DEBUG2__ALLOW_COMPZ_BYTE_MASKING_MASK 0x00000001L
#define DB_DEBUG2__CLK_OFF_DELAY_MASK 0x00003e00L
#define DB_DEBUG2__DISABLE_DTT_DATA_FORWARDING_MASK 0x00040000L
#define DB_DEBUG2__DISABLE_HTILE_BASE_MATCH_STATE_LOAD_MASK__SI 0x40000000L
#define DB_DEBUG2__DISABLE_HTILE_PAIRED_PIPES_MASK 0x00010000L
#define DB_DEBUG2__DISABLE_NULL_EOT_FORWARDING_MASK 0x00020000L
#define DB_DEBUG2__DISABLE_PREZL_CB_STALL_REZ_MASK 0x00000100L
#define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_MASK 0x00000020L
#define DB_DEBUG2__DISABLE_PREZL_LPF_STALL_REZ_MASK 0x00000080L
#define DB_DEBUG2__DISABLE_PREZL_VIEWPORT_STALL_MASK 0x20000000L
#define DB_DEBUG2__DISABLE_QUAD_COHERENCY_STALL_MASK 0x00080000L
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK__CI__VI 0x40000000L
#define DB_DEBUG2__DISABLE_SINGLE_STENCIL_QUAD_SUMM_MASK__SI 0x80000000L
#define DB_DEBUG2__DISABLE_TC_MASK_L0_CACHE_MASK 0x00000004L
#define DB_DEBUG2__DISABLE_TC_ZRANGE_L0_CACHE_MASK 0x00000002L
#define DB_DEBUG2__DISABLE_TILE_COVERED_FOR_PS_ITER_MASK 0x00004000L
#define DB_DEBUG2__DISABLE_WRITE_STALL_ON_RDWR_CONFLICT_MASK__CI__VI 0x80000000L
#define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM_MASK 0x00000010L
#define DB_DEBUG2__DTR_ROUND_ROBIN_ARB_MASK 0x00000008L
#define DB_DEBUG2__ENABLE_PREZL_CB_STALL_MASK 0x00000040L
#define DB_DEBUG2__ENABLE_PREZ_OF_REZ_SUMM_MASK 0x10000000L
#define DB_DEBUG2__ENABLE_SUBTILE_GROUPING_MASK 0x00008000L
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK__CI__VI 0x00010000L
#define DB_DEBUG3__ALLOW_RF2P_RW_COLLISION_MASK__SI 0x00020000L
#define DB_DEBUG3__DB_EXTRA_DEBUG3_MASK__CI 0xc0000000L
#define DB_DEBUG3__DB_EXTRA_DEBUG3_MASK__SI 0xfc000000L
#define DB_DEBUG3__DISABLE_DI_DT_STALL_MASK__CI__VI 0x02000000L
#define DB_DEBUG3__DISABLE_EQAA_A2M_PERF_OPT_MASK__CI__VI 0x01000000L
#define DB_DEBUG3__DISABLE_HIZ_ON_VPORT_CLAMP_MASK 0x00000010L
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK__CI__VI 0x00100000L
#define DB_DEBUG3__DISABLE_HZ_TC_WRITE_COMBINE_MASK__SI 0x00200000L
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK__CI__VI 0x00002000L
#define DB_DEBUG3__DISABLE_OP_DF_BYPASS_MASK__SI 0x00004000L
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK__CI__VI 0x00008000L
#define DB_DEBUG3__DISABLE_OP_DF_DIRECT_FEEDBACK_MASK__SI 0x00010000L
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK__CI__VI 0x00004000L
#define DB_DEBUG3__DISABLE_OP_DF_WRITE_COMBINE_MASK__SI 0x00008000L
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK__CI__VI 0x00040000L
#define DB_DEBUG3__DISABLE_OP_S_DATA_FORWARDING_MASK__SI 0x00080000L
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK__CI__VI 0x00001000L
#define DB_DEBUG3__DISABLE_OP_Z_DATA_FORWARDING_MASK__SI 0x00002000L
#define DB_DEBUG3__DISABLE_OVERRASTERIZATION_FIX_MASK__CI__VI 0x08000000L
#define DB_DEBUG3__DISABLE_PC_WC_ZF_COLLISION_DETECTION_FIX_MASK__SI 0x01000000L
#define DB_DEBUG3__DISABLE_RAM_READ_SUPPRESION_ON_FWD_MASK__CI__VI 0x00800000L
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK__CI__VI 0x00000400L
#define DB_DEBUG3__DISABLE_RECOMP_TO_1ZPLANE_WITHOUT_FASTOP_MASK__SI 0x00000800L
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK__CI__VI 0x00000200L
#define DB_DEBUG3__DISABLE_REDUNDANT_PLANE_FLUSHES_OPT_MASK__SI 0x00000400L
#define DB_DEBUG3__DISABLE_TCP_CAM_BYPASS_MASK 0x00000080L
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK__CI__VI 0x00080000L
#define DB_DEBUG3__DISABLE_TC_UPDATE_WRITE_COMBINE_MASK__SI 0x00100000L
#define DB_DEBUG3__DISABLE_TL_SSO_NULL_SUPPRESSION_MASK 0x00000008L
#define DB_DEBUG3__DISABLE_ZCMP_DIRTY_SUPPRESSION_MASK 0x00000100L
#define DB_DEBUG3__DISALLOW_REG_READS_IF_HARVESTED_MASK__SI 0x02000000L
#define DB_DEBUG3__DONT_DELETE_CONTEXT_SUSPEND_MASK__CI__VI 0x20000000L
#define DB_DEBUG3__DONT_INSERT_CONTEXT_SUSPEND_MASK__CI__VI 0x10000000L
#define DB_DEBUG3__ENABLE_DB_PROCESS_RESET_MASK__CI__VI 0x04000000L
#define DB_DEBUG3__ENABLE_HIZ_TILE_ZRANGE_FOR_SRC_QTILES_MASK__SI 0x00000200L
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK__CI__VI 0x00000800L
#define DB_DEBUG3__ENABLE_INCOHERENT_EQAA_READS_MASK__SI 0x00001000L
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK__CI__VI 0x00200000L
#define DB_DEBUG3__ENABLE_RECOMP_ZDIRTY_SUPPRESSION_OPT_MASK__SI 0x00400000L
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK__CI__VI 0x00400000L
#define DB_DEBUG3__ENABLE_TC_MA_ROUND_ROBIN_ARB_MASK__SI 0x00800000L
#define DB_DEBUG3__EQAA_INTERPOLATE_COMP_Z_MASK 0x00000020L
#define DB_DEBUG3__EQAA_INTERPOLATE_SRC_Z_MASK 0x00000040L
#define DB_DEBUG3__FORCE_DB_IS_GOOD_MASK 0x00000004L
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK__CI__VI 0x00020000L
#define DB_DEBUG3__SLOW_PREZ_TO_A2M_OMASK_RATE_MASK__SI 0x00040000L
#define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK__CI 0xfffffff0L
#define DB_DEBUG4__DB_EXTRA_DEBUG4_MASK__SI__VI 0xffffffc0L
#define DB_DEBUG4__DISABLE_PARTIAL_CONVERTED_FROM_SINGLE_FIX_MASK__SI 0x00000010L
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK__CI__VI 0x00000008L
#define DB_DEBUG4__DISABLE_PREZ_POSTZ_DTILE_CONFLICT_STALL_MASK__SI 0x00000020L
#define DB_DEBUG4__DISABLE_QC_STENCIL_MASK_SUMMATION_MASK 0x00000002L
#define DB_DEBUG4__DISABLE_QC_Z_MASK_SUMMATION_MASK 0x00000001L
#define DB_DEBUG4__DISABLE_RESUMM_TO_SINGLE_STENCIL_MASK 0x00000004L
#define DB_DEBUG4__DISABLE_REZ_SINGLE_STENCIL_FIX_MASK__SI 0x00000008L
#define DB_DEBUG_INT_STAT__CTXT_TIMEOUT_MASK__SI 0x00000008L
#define DB_DEBUG_INT_STAT__DBFSM_DONE_MASK__SI 0x00000001L
#define DB_DEBUG_INT_STAT__ERRDET_MASK__SI 0x00000010L
#define DB_DEBUG_INT_STAT__MEM_TIMEOUT_MASK__SI 0x00000004L
#define DB_DEBUG_INT_STAT__PKT_ERR_MASK__SI 0x00000002L
#define DB_DEBUG__DEBUG_DEPTH_COMPRESS_DISABLE_MASK 0x00000002L
#define DB_DEBUG__DEBUG_FAST_STENCIL_DISABLE_MASK 0x00008000L
#define DB_DEBUG__DEBUG_FAST_Z_DISABLE_MASK 0x00004000L
#define DB_DEBUG__DEBUG_FORCE_DEPTH_READ_MASK 0x00000040L
#define DB_DEBUG__DEBUG_FORCE_FULL_Z_RANGE_MASK 0x00180000L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE0_MASK 0x00000c00L
#define DB_DEBUG__DEBUG_FORCE_HIS_ENABLE1_MASK 0x00003000L
#define DB_DEBUG__DEBUG_FORCE_HIZ_ENABLE_MASK 0x00000300L
#define DB_DEBUG__DEBUG_FORCE_STENCIL_READ_MASK 0x00000080L
#define DB_DEBUG__DEBUG_NOOP_CULL_DISABLE_MASK 0x00010000L
#define DB_DEBUG__DEBUG_STENCIL_COMPRESS_DISABLE_MASK 0x00000001L
#define DB_DEBUG__DECOMPRESS_AFTER_N_ZPLANES_MASK 0x0f000000L
#define DB_DEBUG__DEPTH_CACHE_FORCE_MISS_MASK 0x00040000L
#define DB_DEBUG__DISABLE_DEPTH_SURFACE_SYNC_MASK 0x40000000L
#define DB_DEBUG__DISABLE_HTILE_SURFACE_SYNC_MASK 0x80000000L
#define DB_DEBUG__DISABLE_SUMM_SQUADS_MASK 0x00020000L
#define DB_DEBUG__DISABLE_VPORT_ZPLANE_OPTIMIZATION_MASK 0x00800000L
#define DB_DEBUG__FETCH_FULL_STENCIL_TILE_MASK 0x00000008L
#define DB_DEBUG__FETCH_FULL_Z_TILE_MASK 0x00000004L
#define DB_DEBUG__FORCE_MISS_IF_NOT_INFLIGHT_MASK 0x20000000L
#define DB_DEBUG__FORCE_Z_MODE_MASK 0x00000030L
#define DB_DEBUG__NEVER_FREE_Z_ONLY_MASK 0x00200000L
#define DB_DEBUG__ONE_FREE_IN_FLIGHT_MASK 0x10000000L
#define DB_DEBUG__ZPASS_COUNTS_LOOK_AT_PIPE_STAT_EVENTS_MASK 0x00400000L
#define DB_DEPTH_BOUNDS_MAX__MAX_MASK 0xffffffffL
#define DB_DEPTH_BOUNDS_MIN__MIN_MASK 0xffffffffL
#define DB_DEPTH_CLEAR__DEPTH_CLEAR_MASK 0xffffffffL
#define DB_DEPTH_CONTROL__BACKFACE_ENABLE_MASK 0x00000080L
#define DB_DEPTH_CONTROL__DEPTH_BOUNDS_ENABLE_MASK 0x00000008L
#define DB_DEPTH_CONTROL__DISABLE_COLOR_WRITES_ON_DEPTH_PASS_MASK 0x80000000L
#define DB_DEPTH_CONTROL__ENABLE_COLOR_WRITES_ON_DEPTH_FAIL_MASK 0x40000000L
#define DB_DEPTH_CONTROL__STENCILFUNC_BF_MASK 0x00700000L
#define DB_DEPTH_CONTROL__STENCILFUNC_MASK 0x00000700L
#define DB_DEPTH_CONTROL__STENCIL_ENABLE_MASK 0x00000001L
#define DB_DEPTH_CONTROL__ZFUNC_MASK 0x00000070L
#define DB_DEPTH_CONTROL__Z_ENABLE_MASK 0x00000002L
#define DB_DEPTH_CONTROL__Z_WRITE_ENABLE_MASK 0x00000004L
#define DB_DEPTH_INFO__ADDR5_SWIZZLE_MASK_MASK 0x0000000fL
#define DB_DEPTH_INFO__ARRAY_MODE_MASK__CI__VI 0x000000f0L
#define DB_DEPTH_INFO__BANK_HEIGHT_MASK__CI__VI 0x00018000L
#define DB_DEPTH_INFO__BANK_WIDTH_MASK__CI__VI 0x00006000L
#define DB_DEPTH_INFO__MACRO_TILE_ASPECT_MASK__CI__VI 0x00060000L
#define DB_DEPTH_INFO__NUM_BANKS_MASK__CI__VI 0x00180000L
#define DB_DEPTH_INFO__PIPE_CONFIG_MASK__CI__VI 0x00001f00L
#define DB_DEPTH_SIZE__HEIGHT_TILE_MAX_MASK 0x003ff800L
#define DB_DEPTH_SIZE__PITCH_TILE_MAX_MASK 0x000007ffL
#define DB_DEPTH_SLICE__SLICE_TILE_MAX_MASK 0x003fffffL
#define DB_DEPTH_VIEW__SLICE_MAX_MASK 0x00ffe000L
#define DB_DEPTH_VIEW__SLICE_START_MASK 0x000007ffL
#define DB_DEPTH_VIEW__STENCIL_READ_ONLY_MASK 0x02000000L
#define DB_DEPTH_VIEW__Z_READ_ONLY_MASK 0x01000000L
#define DB_EQAA__ALPHA_TO_MASK_EQAA_DISABLE_MASK 0x00200000L
#define DB_EQAA__ALPHA_TO_MASK_NUM_SAMPLES_MASK 0x00007000L
#define DB_EQAA__ENABLE_POSTZ_OVERRASTERIZATION_MASK 0x08000000L
#define DB_EQAA__HIGH_QUALITY_INTERSECTIONS_MASK 0x00010000L
#define DB_EQAA__INCOHERENT_EQAA_READS_MASK 0x00020000L
#define DB_EQAA__INTERPOLATE_COMP_Z_MASK 0x00040000L
#define DB_EQAA__INTERPOLATE_SRC_Z_MASK 0x00080000L
#define DB_EQAA__MASK_EXPORT_NUM_SAMPLES_MASK 0x00000700L
#define DB_EQAA__MAX_ANCHOR_SAMPLES_MASK 0x00000007L
#define DB_EQAA__OVERRASTERIZATION_AMOUNT_MASK 0x07000000L
#define DB_EQAA__PS_ITER_SAMPLES_MASK 0x00000070L
#define DB_EQAA__STATIC_ANCHOR_ASSOCIATIONS_MASK 0x00100000L
#define DB_ERRCONCEAL_CONTROL__ERRCONCEAL_CB_REPVAL_MASK__SI 0x00000ff0L
#define DB_ERRCONCEAL_CONTROL__ERRCONCEAL_CR_REPVAL_MASK__SI 0x000ff000L
#define DB_ERRCONCEAL_CONTROL__ERRCONCEAL_FADE_BLACK_MASK__SI 0x00000008L
#define DB_ERRCONCEAL_CONTROL__ERRCONCEAL_MODE_MASK__SI 0x00000007L
#define DB_ERRDET_CONTROL__ERR_AIDB_ENABLE_MASK__SI 0x02000000L
#define DB_ERRDET_CONTROL__ERR_AIDB_THRESH_MASK__SI 0x0000ffffL
#define DB_ERRDET_CONTROL__ERR_CONCEAL_ENABLE_MASK__SI 0x04000000L
#define DB_ERRDET_CONTROL__ERR_GREY_THRESH_MASK__SI 0x01ff0000L
#define DB_ERRDET__ERR_FOUND_MASK__SI 0x00010000L
#define DB_ERRDET__ERR_TYPE_MASK__SI 0x00020000L
#define DB_ERRDET__ERR_X_COORD_MASK__SI 0x000000ffL
#define DB_ERRDET__ERR_Y_COORD_MASK__SI 0x0000ff00L
#define DB_FIFO_DEPTH1__LTILE_PROBE_FIFO_DEPTH_MASK 0x1fe00000L
#define DB_FIFO_DEPTH1__MCC_DEPTH_MASK 0x0000fc00L
#define DB_FIFO_DEPTH1__MI_RDREQ_FIFO_DEPTH_MASK 0x0000001fL
#define DB_FIFO_DEPTH1__MI_WRREQ_FIFO_DEPTH_MASK 0x000003e0L
#define DB_FIFO_DEPTH1__QC_DEPTH_MASK 0x001f0000L
#define DB_FIFO_DEPTH2__EQUAD_FIFO_DEPTH_MASK 0x000000ffL
#define DB_FIFO_DEPTH2__ETILE_OP_FIFO_DEPTH_MASK 0x00007f00L
#define DB_FIFO_DEPTH2__LQUAD_FIFO_DEPTH_MASK 0x01ff8000L
#define DB_FIFO_DEPTH2__LTILE_OP_FIFO_DEPTH_MASK 0xfe000000L
#define DB_FREE_CACHELINES__FREE_DTILE_DEPTH_MASK 0x0000007fL
#define DB_FREE_CACHELINES__FREE_HTILE_DEPTH_MASK 0x01e00000L
#define DB_FREE_CACHELINES__FREE_PLANE_DEPTH_MASK 0x00003f80L
#define DB_FREE_CACHELINES__FREE_Z_DEPTH_MASK 0x001fc000L
#define DB_FREE_CACHELINES__QUAD_READ_REQS_MASK 0xfe000000L
#define DB_GREY_LEVELS__CBCR_HI_MASK__SI 0x0000ff00L
#define DB_GREY_LEVELS__CBCR_LO_MASK__SI 0x000000ffL
#define DB_GREY_LEVELS__LUMA_HI_MASK__SI 0xff000000L
#define DB_GREY_LEVELS__LUMA_LO_MASK__SI 0x00ff0000L
#define DB_HTILE_DATA_BASE__BASE_256B_MASK 0xffffffffL
#define DB_HTILE_SURFACE__DST_OUTSIDE_ZERO_TO_ONE_MASK 0x00010000L
#define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x00000002L
#define DB_HTILE_SURFACE__HTILE_USES_PRELOAD_WIN_MASK 0x00000004L
#define DB_HTILE_SURFACE__LINEAR_MASK 0x00000001L
#define DB_HTILE_SURFACE__PREFETCH_HEIGHT_MASK 0x0000fc00L
#define DB_HTILE_SURFACE__PREFETCH_WIDTH_MASK 0x000003f0L
#define DB_HTILE_SURFACE__PRELOAD_MASK 0x00000008L
#define DB_HW_DEBUG__DB_HW_DEBUG_MASK__SI 0xffffffffL
#define DB_INTRA_HOR_ADR__INTRA_HOR_ADR_MASK__SI 0xffffffc0L
#define DB_INT_EN__CTXT_TIMEOUT_EN_MASK__SI 0x00000008L
#define DB_INT_EN__DBFSM_DONE_EN_MASK__SI 0x00000001L
#define DB_INT_EN__ERRDET_EN_MASK__SI 0x00000010L
#define DB_INT_EN__MEM_TIMEOUT_EN_MASK__SI 0x00000004L
#define DB_INT_EN__PKT_ERR_EN_MASK__SI 0x00000002L
#define DB_INT_STAT__CTXT_TIMEOUT_MASK__SI 0x00000008L
#define DB_INT_STAT__DBFSM_DONE_MASK__SI 0x00000001L
#define DB_INT_STAT__ERRDET_MASK__SI 0x00000010L
#define DB_INT_STAT__MEM_TIMEOUT_MASK__SI 0x00000004L
#define DB_INT_STAT__PKT_ERR_MASK__SI 0x00000002L
#define DB_LMA_ADR__ADR_MASK__SI 0x000000ffL
#define DB_LMA_CTL__ACCESS_MODE_MASK__SI 0x00000001L
#define DB_LMA_CTL__AUTO_INC_MASK__SI 0x00000040L
#define DB_LMA_CTL__MEMORY_SELECT_MASK__SI 0x0000003eL
#define DB_LMA_DAT__DAT_MASK__SI 0xffffffffL
#define DB_LUMA_ADR__LUMA_ADR_MASK__SI 0xffffffc0L
#define DB_OCCLUSION_COUNT0_HI__COUNT_HI_MASK__CI__VI 0x7fffffffL
#define DB_OCCLUSION_COUNT0_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_OCCLUSION_COUNT1_HI__COUNT_HI_MASK__CI__VI 0x7fffffffL
#define DB_OCCLUSION_COUNT1_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_OCCLUSION_COUNT2_HI__COUNT_HI_MASK__CI__VI 0x7fffffffL
#define DB_OCCLUSION_COUNT2_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_OCCLUSION_COUNT3_HI__COUNT_HI_MASK__CI__VI 0x7fffffffL
#define DB_OCCLUSION_COUNT3_LOW__COUNT_LOW_MASK__CI__VI 0xffffffffL
#define DB_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define DB_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define DB_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define DB_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define DB_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define DB_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define DB_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER2_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define DB_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define DB_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define DB_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define DB_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define DB_PERFCOUNTER3_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define DB_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define DB_PRELOAD_CONTROL__MAX_X_MASK 0x00ff0000L
#define DB_PRELOAD_CONTROL__MAX_Y_MASK 0xff000000L
#define DB_PRELOAD_CONTROL__START_X_MASK 0x000000ffL
#define DB_PRELOAD_CONTROL__START_Y_MASK 0x0000ff00L
#define DB_READ_DEBUG_0__BUSY_DATA0_MASK 0xffffffffL
#define DB_READ_DEBUG_1__BUSY_DATA1_MASK 0xffffffffL
#define DB_READ_DEBUG_2__BUSY_DATA2_MASK 0xffffffffL
#define DB_READ_DEBUG_3__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_4__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_5__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_6__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_7__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_8__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_9__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_A__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_B__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_C__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_D__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_E__DEBUG_DATA_MASK 0xffffffffL
#define DB_READ_DEBUG_F__DEBUG_DATA_MASK 0xffffffffL
#define DB_RENDER_CONTROL__COPY_CENTROID_MASK 0x00000080L
#define DB_RENDER_CONTROL__COPY_SAMPLE_MASK 0x00000f00L
#define DB_RENDER_CONTROL__DEPTH_CLEAR_ENABLE_MASK 0x00000001L
#define DB_RENDER_CONTROL__DEPTH_COMPRESS_DISABLE_MASK 0x00000040L
#define DB_RENDER_CONTROL__DEPTH_COPY_MASK 0x00000004L
#define DB_RENDER_CONTROL__RESUMMARIZE_ENABLE_MASK 0x00000010L
#define DB_RENDER_CONTROL__STENCIL_CLEAR_ENABLE_MASK 0x00000002L
#define DB_RENDER_CONTROL__STENCIL_COMPRESS_DISABLE_MASK 0x00000020L
#define DB_RENDER_CONTROL__STENCIL_COPY_MASK 0x00000008L
#define DB_RENDER_OVERRIDE2__DECOMPRESS_Z_ON_FLUSH_MASK 0x00000100L
#define DB_RENDER_OVERRIDE2__DEPTH_BOUNDS_HIER_DEPTH_DISABLE_MASK 0x00000400L
#define DB_RENDER_OVERRIDE2__DISABLE_COLOR_ON_VALIDATION_MASK 0x00000080L
#define DB_RENDER_OVERRIDE2__DISABLE_FAST_PASS_MASK__CI__VI 0x00800000L
#define DB_RENDER_OVERRIDE2__DISABLE_REG_SNOOP_MASK 0x00000200L
#define DB_RENDER_OVERRIDE2__DISABLE_SMEM_EXPCLEAR_OPTIMIZATION_MASK 0x00000040L
#define DB_RENDER_OVERRIDE2__DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION_MASK 0x00000020L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_BF_MASK__CI__VI 0x001c0000L
#define DB_RENDER_OVERRIDE2__HIS_SFUNC_FF_MASK__CI__VI 0x00038000L
#define DB_RENDER_OVERRIDE2__HIZ_ZFUNC_MASK__CI__VI 0x00007000L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_CONTROL_MASK 0x00000003L
#define DB_RENDER_OVERRIDE2__PARTIAL_SQUAD_LAUNCH_COUNTDOWN_MASK 0x0000001cL
#define DB_RENDER_OVERRIDE2__PRESERVE_SRESULTS_MASK__CI__VI 0x00400000L
#define DB_RENDER_OVERRIDE2__PRESERVE_ZRANGE_MASK__CI__VI 0x00200000L
#define DB_RENDER_OVERRIDE2__SEPARATE_HIZS_FUNC_ENABLE_MASK__CI__VI 0x00000800L
#define DB_RENDER_OVERRIDE__DISABLE_FULLY_COVERED_MASK 0x00040000L
#define DB_RENDER_OVERRIDE__DISABLE_TILE_RATE_TILES_MASK 0x04000000L
#define DB_RENDER_OVERRIDE__DISABLE_VIEWPORT_CLAMP_MASK 0x00010000L
#define DB_RENDER_OVERRIDE__FAST_STENCIL_DISABLE_MASK 0x00000100L
#define DB_RENDER_OVERRIDE__FAST_Z_DISABLE_MASK 0x00000080L
#define DB_RENDER_OVERRIDE__FORCE_COLOR_KILL_MASK 0x00000400L
#define DB_RENDER_OVERRIDE__FORCE_FULL_Z_RANGE_MASK 0x00006000L
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE0_MASK 0x0000000cL
#define DB_RENDER_OVERRIDE__FORCE_HIS_ENABLE1_MASK 0x00000030L
#define DB_RENDER_OVERRIDE__FORCE_HIZ_ENABLE_MASK 0x00000003L
#define DB_RENDER_OVERRIDE__FORCE_QC_SMASK_CONFLICT_MASK 0x00008000L
#define DB_RENDER_OVERRIDE__FORCE_SHADER_Z_ORDER_MASK 0x00000040L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_DIRTY_MASK 0x10000000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_READ_MASK 0x00001000L
#define DB_RENDER_OVERRIDE__FORCE_STENCIL_VALID_MASK 0x40000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_DIRTY_MASK 0x08000000L
#define DB_RENDER_OVERRIDE__FORCE_Z_LIMIT_SUMM_MASK 0x00180000L
#define DB_RENDER_OVERRIDE__FORCE_Z_READ_MASK 0x00000800L
#define DB_RENDER_OVERRIDE__FORCE_Z_VALID_MASK 0x20000000L
#define DB_RENDER_OVERRIDE__IGNORE_SC_ZRANGE_MASK 0x00020000L
#define DB_RENDER_OVERRIDE__MAX_TILES_IN_DTT_MASK 0x03e00000L
#define DB_RENDER_OVERRIDE__NOOP_CULL_DISABLE_MASK 0x00000200L
#define DB_RENDER_OVERRIDE__PRESERVE_COMPRESSION_MASK 0x80000000L
#define DB_RING_CONTROL__COUNTER_CONTROL_MASK__CI__VI 0x00000003L
#define DB_SHADER_CONTROL__ALPHA_TO_MASK_DISABLE_MASK 0x00000800L
#define DB_SHADER_CONTROL__CONSERVATIVE_Z_EXPORT_MASK 0x00006000L
#define DB_SHADER_CONTROL__COVERAGE_TO_MASK_ENABLE_MASK 0x00000080L
#define DB_SHADER_CONTROL__DEPTH_BEFORE_SHADER_MASK 0x00001000L
#define DB_SHADER_CONTROL__EXEC_ON_HIER_FAIL_MASK 0x00000200L
#define DB_SHADER_CONTROL__EXEC_ON_NOOP_MASK 0x00000400L
#define DB_SHADER_CONTROL__KILL_ENABLE_MASK 0x00000040L
#define DB_SHADER_CONTROL__MASK_EXPORT_ENABLE_MASK 0x00000100L
#define DB_SHADER_CONTROL__STENCIL_OP_VAL_EXPORT_ENABLE_MASK 0x00000004L
#define DB_SHADER_CONTROL__STENCIL_TEST_VAL_EXPORT_ENABLE_MASK 0x00000002L
#define DB_SHADER_CONTROL__Z_EXPORT_ENABLE_MASK 0x00000001L
#define DB_SHADER_CONTROL__Z_ORDER_MASK 0x00000030L
#define DB_SLICE_INFO__LOOPFILTER_MASK__SI 0x00002000L
#define DB_SLICE_INFO__MBAFF_FRAME_FLAG_MASK__SI 0x00000040L
#define DB_SLICE_INFO__PICTURE_STRUCTURE_MASK__SI 0x00000038L
#define DB_SLICE_INFO__PQUANT_MASK__SI 0x00001f80L
#define DB_SLICE_INFO__SLICE_TYPE_MASK__SI 0x00000007L
#define DB_SPS_INFO__CHROMA_FORMAT_IDC_MASK__SI 0x00200000L
#define DB_SPS_INFO__MAX_X_MB_MASK__SI 0x00000ff0L
#define DB_SPS_INFO__MAX_Y_MB_MASK__SI 0x000ff000L
#define DB_SRAM_RM_CTL__DB_M032X064R2M01S00_RME_MASK__SI 0x00000010L
#define DB_SRAM_RM_CTL__DB_M032X064R2M01S00_RM_MASK__SI 0x0000000fL
#define DB_SRAM_RM_CTL__DB_M088X064R2M01S00_RME_MASK__SI 0x00004000L
#define DB_SRAM_RM_CTL__DB_M088X064R2M01S00_RM_MASK__SI 0x00003c00L
#define DB_SRAM_RM_CTL__DB_M096X032R2M02S00_RME_MASK__SI 0x00000200L
#define DB_SRAM_RM_CTL__DB_M096X032R2M02S00_RM_MASK__SI 0x000001e0L
#define DB_SRAM_RM_CTL__DB_WRM_MASK__SI 0x00078000L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREFUNC0_MASK 0x00000007L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREMASK0_MASK 0x000ff000L
#define DB_SRESULTS_COMPARE_STATE0__COMPAREVALUE0_MASK 0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE0__ENABLE0_MASK 0x01000000L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREFUNC1_MASK 0x00000007L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREMASK1_MASK 0x000ff000L
#define DB_SRESULTS_COMPARE_STATE1__COMPAREVALUE1_MASK 0x00000ff0L
#define DB_SRESULTS_COMPARE_STATE1__ENABLE1_MASK 0x01000000L
#define DB_STAT__BUSY_MASK__SI 0x00000001L
#define DB_STAT__MEM_BUSY_MASK__SI 0x00000002L
#define DB_STENCILREFMASK_BF__STENCILMASK_BF_MASK 0x0000ff00L
#define DB_STENCILREFMASK_BF__STENCILOPVAL_BF_MASK 0xff000000L
#define DB_STENCILREFMASK_BF__STENCILTESTVAL_BF_MASK 0x000000ffL
#define DB_STENCILREFMASK_BF__STENCILWRITEMASK_BF_MASK 0x00ff0000L
#define DB_STENCILREFMASK__STENCILMASK_MASK 0x0000ff00L
#define DB_STENCILREFMASK__STENCILOPVAL_MASK 0xff000000L
#define DB_STENCILREFMASK__STENCILTESTVAL_MASK 0x000000ffL
#define DB_STENCILREFMASK__STENCILWRITEMASK_MASK 0x00ff0000L
#define DB_STENCIL_CLEAR__CLEAR_MASK 0x000000ffL
#define DB_STENCIL_CONTROL__STENCILFAIL_BF_MASK 0x0000f000L
#define DB_STENCIL_CONTROL__STENCILFAIL_MASK 0x0000000fL
#define DB_STENCIL_CONTROL__STENCILZFAIL_BF_MASK 0x00f00000L
#define DB_STENCIL_CONTROL__STENCILZFAIL_MASK 0x00000f00L
#define DB_STENCIL_CONTROL__STENCILZPASS_BF_MASK 0x000f0000L
#define DB_STENCIL_CONTROL__STENCILZPASS_MASK 0x000000f0L
#define DB_STENCIL_INFO__ALLOW_EXPCLEAR_MASK 0x08000000L
#define DB_STENCIL_INFO__FORMAT_MASK 0x00000001L
#define DB_STENCIL_INFO__TILE_MODE_INDEX_MASK 0x00700000L
#define DB_STENCIL_INFO__TILE_SPLIT_MASK__CI__VI 0x0000e000L
#define DB_STENCIL_INFO__TILE_STENCIL_DISABLE_MASK 0x20000000L
#define DB_STENCIL_READ_BASE__BASE_256B_MASK 0xffffffffL
#define DB_STENCIL_WRITE_BASE__BASE_256B_MASK 0xffffffffL
#define DB_SUBTILE_CONTROL__MSAA16_X_MASK 0x00030000L
#define DB_SUBTILE_CONTROL__MSAA16_Y_MASK 0x000c0000L
#define DB_SUBTILE_CONTROL__MSAA1_X_MASK 0x00000003L
#define DB_SUBTILE_CONTROL__MSAA1_Y_MASK 0x0000000cL
#define DB_SUBTILE_CONTROL__MSAA2_X_MASK 0x00000030L
#define DB_SUBTILE_CONTROL__MSAA2_Y_MASK 0x000000c0L
#define DB_SUBTILE_CONTROL__MSAA4_X_MASK 0x00000300L
#define DB_SUBTILE_CONTROL__MSAA4_Y_MASK 0x00000c00L
#define DB_SUBTILE_CONTROL__MSAA8_X_MASK 0x00003000L
#define DB_SUBTILE_CONTROL__MSAA8_Y_MASK 0x0000c000L
#define DB_TOP_Y_PIC__TOP_Y_PIC_MASK__SI 0x000000ffL
#define DB_UPROC_STAT__PKT_COUNT_MASK__SI 0x000000ffL
#define DB_UPROC_STAT__PKT_LEVEL_MASK__SI 0x00000f00L
#define DB_UPROC_STAT__PKT_OFLOW_MASK__SI 0x00001000L
#define DB_UPROC_STAT__PKT_UFLOW_MASK__SI 0x00002000L
#define DB_VC1_SP_CONTEXT__INTRA_CURR_MASK__SI 0x0000007eL
#define DB_VC1_SP_CONTEXT__INTRA_TOP_MASK__SI 0x00000780L
#define DB_VC1_SP_CONTEXT__INTRA_ULEFT_MASK__SI 0x00007800L
#define DB_VC1_SP_CONTEXT__OVERLAP_MASK__SI 0x00000001L
#define DB_WATERMARKS__AUTO_FLUSH_HTILE_MASK 0x40000000L
#define DB_WATERMARKS__AUTO_FLUSH_QUAD_MASK 0x80000000L
#define DB_WATERMARKS__DEPTH_CACHELINE_FREE_MASK 0x07f00000L
#define DB_WATERMARKS__DEPTH_FLUSH_MASK 0x000007e0L
#define DB_WATERMARKS__DEPTH_FREE_MASK 0x0000001fL
#define DB_WATERMARKS__DEPTH_PENDING_FREE_MASK 0x000f8000L
#define DB_WATERMARKS__EARLY_Z_PANIC_DISABLE_MASK 0x08000000L
#define DB_WATERMARKS__FORCE_SUMMARIZE_MASK 0x00007800L
#define DB_WATERMARKS__LATE_Z_PANIC_DISABLE_MASK 0x10000000L
#define DB_WATERMARKS__RE_Z_PANIC_DISABLE_MASK 0x20000000L
#define DB_ZPASS_COUNT_HI__COUNT_HI_MASK 0x7fffffffL
#define DB_ZPASS_COUNT_LOW__COUNT_LOW_MASK 0xffffffffL
#define DB_Z_INFO__ALLOW_EXPCLEAR_MASK 0x08000000L
#define DB_Z_INFO__FORMAT_MASK 0x00000003L
#define DB_Z_INFO__NUM_SAMPLES_MASK 0x0000000cL
#define DB_Z_INFO__READ_SIZE_MASK 0x10000000L
#define DB_Z_INFO__TILE_MODE_INDEX_MASK 0x00700000L
#define DB_Z_INFO__TILE_SPLIT_MASK__CI__VI 0x0000e000L
#define DB_Z_INFO__TILE_SURFACE_ENABLE_MASK 0x20000000L
#define DB_Z_INFO__ZRANGE_PRECISION_MASK 0x80000000L
#define DB_Z_READ_BASE__BASE_256B_MASK 0xffffffffL
#define DB_Z_WRITE_BASE__BASE_256B_MASK 0xffffffffL
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_DBG_BASE_MASK__SI 0x00100000L
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_DBG_DIV_MASK__SI 0x70000000L
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_DBG_EN_MASK__SI 0x00010000L
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_DBG_MULTI_MASK__SI 0x03000000L
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_FS_DIV_SEL_MASK__SI 0x00000070L
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_USE_512FBR_DTO_MASK__SI 0x00000008L
#define DCCG_AUDIO_DTO0_CNTL__DCCG_AUDIO_DTO0_WALLCLOCK_RATIO_MASK__SI 0x00000003L
#define DCCG_AUDIO_DTO0_LOAD__DCCG_AUDIO_DTO0_LOAD_MASK__SI 0x80000000L
#define DCCG_AUDIO_DTO0_LOAD__DCCG_AUDIO_DTO0_LOAD_VALUE_MASK__SI 0x00ffffffL
#define DCCG_AUDIO_DTO0_MODULE__DCCG_AUDIO_DTO0_MODULE_MASK__SI 0x00ffffffL
#define DCCG_AUDIO_DTO0_PHASE__DCCG_AUDIO_DTO0_PHASE_MASK__SI 0x00ffffffL
#define DCCG_AUDIO_DTO_SELECT__DCCG_AUDIO_DTO_SEL_MASK__SI 0x00000007L
#define DCCG_CG_PLL_PIXCLK_SEL__DCCG_CG_PLL_PIXCLK_SEL_MASK__SI 0x00000001L
#define DCCG_DEBUG_01__IDA0_P1PLL_FB_DIV_CHANGED_MASK__SI 0x00000008L
#define DCCG_DEBUG_01__IDA0_P1PLL_FB_DIV_CONV_MASK__SI 0x00fff000L
#define DCCG_DEBUG_01__IDA0_P1PLL_FB_DIV_FRACT_CONV_MASK__SI 0x0f000000L
#define DCCG_DEBUG_01__IDA0_P1PLL_HSYNC_MASK__SI 0x10000000L
#define DCCG_DEBUG_01__IDA0_P1PLL_REF_DIV_CHANGED_MASK__SI 0x00000004L
#define DCCG_DEBUG_01__IDA0_P1PLL_UPDATE_ACK_MASK__SI 0x00000200L
#define DCCG_DEBUG_01__IDA0_P1PLL_UPDATE_CURRENT_STATE_MASK__SI 0x00000060L
#define DCCG_DEBUG_01__IDA0_P1PLL_UPDATE_ENABLE_MASK__SI 0x00000080L
#define DCCG_DEBUG_01__IDA0_P1PLL_UPDATE_PENDING_MASK__SI 0x00000010L
#define DCCG_DEBUG_01__IDA0_P1PLL_UPDATE_REQ_MASK__SI 0x00000100L
#define DCCG_DEBUG_01__IDA0_P1PLL_VGA_TIMING_MODE_MASK__SI 0x00000002L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_12_MASK__SI 0x00001000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_13_MASK__SI 0x00002000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_ANTI_RUN_CLK_MASK__SI 0x20000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_CALIB_B_PCOUNT_MASK__SI 0x04000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_CALIB_B_PVCO_CAL1_MASK__SI 0x08000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_CALIB_B_PVCO_CAL2_MASK__SI 0x10000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_CALIB_PLL_CALIB_DONE_MASK__SI 0x02000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_DIVUP_UPDATE_ACK_MASK__SI 0x00000200L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_DIVUP_UPDATE_REQ_MASK__SI 0x00000100L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_FB_ALLOW_UPDATE_MASK__SI 0x00080000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_FB_CURRENT_STATE_MASK__SI 0x00070000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_FB_SLIP_ACK_FRACT_FB_MASK__SI 0x00008000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_FB_START_SLIP_FRACT_FB_MASK__SI 0x00004000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_PDIV_HSYNC_DIV_DONE_MASK__SI 0x00200000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_PDIV_HSYNC_MASK__SI 0x00400000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_PDIV_POST_DIV_VAL0_MASK__SI 0x00100000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_PDIV_PPLL_HSYNC_MASK__SI 0x00800000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_PDIV_STATE_MASK__SI 0x01000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_REFDIV_PLL_LOCKED_REG_MASK__SI 0x00000400L
#define DCCG_DEBUG_02__IDA1_P1PLL_DEBUG_REFDIV_SAFE_TO_UPDATE_MASK__SI 0x00000800L
#define DCCG_DEBUG_02__IDA1_P1PLL_PFD_DOWN_MASK__SI 0x80000000L
#define DCCG_DEBUG_02__IDA1_P1PLL_PFD_UP_MASK__SI 0x40000000L
#define DCCG_DEBUG_03__IDA2_P2PLL_FB_DIV_CHANGED_MASK__SI 0x00000008L
#define DCCG_DEBUG_03__IDA2_P2PLL_FB_DIV_CONV_MASK__SI 0x00fff000L
#define DCCG_DEBUG_03__IDA2_P2PLL_FB_DIV_FRACT_CONV_MASK__SI 0x0f000000L
#define DCCG_DEBUG_03__IDA2_P2PLL_HSYNC_MASK__SI 0x10000000L
#define DCCG_DEBUG_03__IDA2_P2PLL_REF_DIV_CHANGED_MASK__SI 0x00000004L
#define DCCG_DEBUG_03__IDA2_P2PLL_UPDATE_ACK_MASK__SI 0x00000200L
#define DCCG_DEBUG_03__IDA2_P2PLL_UPDATE_CURRENT_STATE_MASK__SI 0x00000060L
#define DCCG_DEBUG_03__IDA2_P2PLL_UPDATE_ENABLE_MASK__SI 0x00000080L
#define DCCG_DEBUG_03__IDA2_P2PLL_UPDATE_PENDING_MASK__SI 0x00000010L
#define DCCG_DEBUG_03__IDA2_P2PLL_UPDATE_REQ_MASK__SI 0x00000100L
#define DCCG_DEBUG_03__IDA2_P2PLL_VGA_TIMING_MODE_MASK__SI 0x00000002L
#define DCCG_DEBUG_04__IDA1_P2PLL_DEBUG_12_MASK__SI 0x00001000L
#define DCCG_DEBUG_04__IDA1_P2PLL_DEBUG_13_MASK__SI 0x00002000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_ANTI_RUN_CLK_MASK__SI 0x20000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_CALIB_B_PCOUNT_MASK__SI 0x04000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_CALIB_B_PVCO_CAL1_MASK__SI 0x08000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_CALIB_B_PVCO_CAL2_MASK__SI 0x10000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_CALIB_PLL_CALIB_DONE_MASK__SI 0x02000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_DIVUP_UPDATE_ACK_MASK__SI 0x00000200L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_DIVUP_UPDATE_REQ_MASK__SI 0x00000100L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_FB_ALLOW_UPDATE_MASK__SI 0x00080000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_FB_CURRENT_STATE_MASK__SI 0x00070000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_FB_SLIP_ACK_FRACT_FB_MASK__SI 0x00008000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_FB_START_SLIP_FRACT_FB_MASK__SI 0x00004000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_PDIV_HSYNC_DIV_DONE_MASK__SI 0x00200000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_PDIV_HSYNC_MASK__SI 0x00400000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_PDIV_POST_DIV_VAL0_MASK__SI 0x00100000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_PDIV_PPLL_HSYNC_MASK__SI 0x00800000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_PDIV_STATE_MASK__SI 0x01000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_REFDIV_PLL_LOCKED_REG_MASK__SI 0x00000400L
#define DCCG_DEBUG_04__IDA3_P2PLL_DEBUG_REFDIV_SAFE_TO_UPDATE_MASK__SI 0x00000800L
#define DCCG_DEBUG_04__IDA3_P2PLL_PFD_DOWN_MASK__SI 0x80000000L
#define DCCG_DEBUG_04__IDA3_P2PLL_PFD_UP_MASK__SI 0x40000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_CLK_PRE_RUN_MASK__SI 0x00000010L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_CLK_RUN_MASK__SI 0x00000040L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_CLK_RUN_REG_MASK__SI 0x00000020L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_CLK_SRC_MUX_SEL_MASK__SI 0x00000001L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_GLITCH_END_MASK__SI 0x00000008L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_SRC_SEL_CHANGE_MASK__SI 0x00000002L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC1_STOP_FOR_GLITCH_MASK__SI 0x00000004L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_CLK_PRE_RUN_MASK__SI 0x00000800L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_CLK_RUN_MASK__SI 0x00002000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_CLK_RUN_REG_MASK__SI 0x00001000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_CLK_SRC_MUX_SEL_MASK__SI 0x00000080L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_GLITCH_END_MASK__SI 0x00000400L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_SRC_SEL_CHANGE_MASK__SI 0x00000100L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_CRTC2_STOP_FOR_GLITCH_MASK__SI 0x00000200L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_DEFAULT_MVP_CLK_A_MASK__SI 0x00080000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_DEFAULT_MVP_CLK_B_MASK__SI 0x08000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_INPUT_MVP_CLK_A_DUPLICATE_MASK__SI 0x01000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_INPUT_MVP_CLK_A_MASK__SI 0x00010000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_INPUT_MVP_CLK_B_DUPLICATE_MASK__SI 0x02000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_INPUT_MVP_CLK_B_MASK__SI 0x00020000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_MULTI_CHAIN_SCAN_MODE_MASK__SI 0x00008000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_MVP_CLK_A_MASK__SI 0x00800000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_MVP_CLK_A_MUX_SEL_MASK__SI 0x00600000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_MVP_CLK_B_MASK__SI 0x80000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_MVP_CLK_B_MUX_SEL_MASK__SI 0x60000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_PCLK_CRTC1_DUPLICATE_MASK__SI 0x10000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_PCLK_CRTC1_MASK__SI 0x00100000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_SINGLE_CHAIN_SCAN_MODE_MASK__SI 0x00004000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_TEST_TCK_DUPLICATE_MASK__SI 0x04000000L
#define DCCG_DEBUG_05__IDA4_PIXCLKGEN_TEST_TCK_MASK__SI 0x00040000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_DACA_CLK_SRC_MASK__SI 0x00000100L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_DACB_CLK_SRC_MASK__SI 0x00000800L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_DVOA_CLK_SRC_MASK__SI 0x00800000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_HDMI0_CLK_SRC_MASK__SI 0x00100000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_HDMI1_CLK_SRC_MASK__SI 0x04000000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_LVTMA_CLK_SRC_MASK__SI 0x00010000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_CRTC1_CLOCK_ON_MASK__SI 0x00000008L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_CRTC1_ENABLE_IN_TV_MODE_MASK__SI 0x00000004L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_CRTC1_ENABLE_MASK__SI 0x00000001L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_CRTC2_CLOCK_ON_MASK__SI 0x00000080L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_CRTC2_ENABLE_IN_TV_MODE_MASK__SI 0x00000040L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_CRTC2_ENABLE_MASK__SI 0x00000010L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_DACA_CLOCK_ON_MASK__SI 0x00000400L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_DACA_ENABLE_MASK__SI 0x00000200L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_DACB_CLOCK_ON_MASK__SI 0x00002000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_DACB_ENABLE_MASK__SI 0x00001000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_DVOA_CLOCK_ON_MASK__SI 0x02000000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_DVOA_ENABLE_MASK__SI 0x01000000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_HDMI0_CLOCK_ON_MASK__SI 0x00400000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_HDMI0_ENABLE_MASK__SI 0x00200000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_HDMI1_CLOCK_ON_MASK__SI 0x10000000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_HDMI1_ENABLE_MASK__SI 0x08000000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_LVTMA_CLOCK_ON_MASK__SI 0x00080000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_LVTMA_ENABLE_MASK__SI 0x00020000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_TMDSA_CLOCK_ON_MASK__SI 0x00040000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_PCLK_TMDSA_ENABLE_MASK__SI 0x00008000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_TMDSA_CLK_SRC_MASK__SI 0x00004000L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_TVCLK_CRTC1_ENABLE_MASK__SI 0x00000002L
#define DCCG_DEBUG_06__IDA5_PIXCLKGEN_TVCLK_CRTC2_ENABLE_MASK__SI 0x00000020L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_DISP_CLK_G_SCL1_CLOCK_ON_MASK__SI 0x00000200L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_DISP_CLK_G_SCL2_CLOCK_ON_MASK__SI 0x00000800L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_DISP_CLK_R_CLOCK_ON_MASK__SI 0x00000020L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_DISP_CLK_R_RBBMIF_CLOCK_ON_MASK__SI 0x00000008L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_DISP_CLK_R_TVOUT_CLOCK_ON_MASK__SI 0x00000080L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_GATED_DISP_CLK_SCL1_BUSY_MASK__SI 0x00000100L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_GATED_DISP_CLK_SCL2_BUSY_MASK__SI 0x00000400L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_GATED_REGCLK_DISP_BUSY_MASK__SI 0x00000010L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_GATED_REGCLK_TVOUT_BUSY_MASK__SI 0x00000040L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_PM_DISABLE_MASK__SI 0x00000001L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_RBBM_REGCLK_ACTIVE_MASK__SI 0x00000002L
#define DCCG_DEBUG_07__IDA6_DISP_CLK_GATER_R_RBBMIF_BUSY_MASK__SI 0x00000004L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_DISPOUT_SOFT_RESET_MASK__SI 0x00000400L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_G_SCL1_RST_MASK__SI 0x00000040L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_G_SCL2_RST_MASK__SI 0x00000200L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_P_ALU_RST_MASK__SI 0x00000008L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_P_DCO_RST_MASK__SI 0x00000001L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_P_DISPOUT_RST_MASK__SI 0x00000800L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_P_SCL1_RST_MASK__SI 0x00000020L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_P_SCL2_RST_MASK__SI 0x00000100L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_R_RBBMIF_RST_MASK__SI 0x00001000L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_R_RST_MASK__SI 0x00002000L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_R_TVOUT_RST_MASK__SI 0x00000002L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_SCALER_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_SCL1_SOFT_RESET_MASK__SI 0x00000010L
#define DCCG_DEBUG_08__IDA7_DISP_CLK_SCL2_SOFT_RESET_MASK__SI 0x00000080L
#define DCCG_DEBUG_08__IDA7_PCLK_HDMI1_RST_MASK__SI 0x00010000L
#define DCCG_DEBUG_08__IDA7_PCLK_HDMI1_SOFT_RESET_MASK__SI 0x00008000L
#define DCCG_DEBUG_08__IDA7_RBBM_DISP_SOFT_RESET_MASK__SI 0x00004000L
#define DCCG_DEBUG_09__IDA8_DVO_EN_MASK__SI 0x08000000L
#define DCCG_DEBUG_09__IDA8_DVO_ON_COUNT_MASK__SI 0x70000000L
#define DCCG_DEBUG_09__IDA8_DVO_SETTINGS_CHANGED_MASK__SI 0x00800000L
#define DCCG_DEBUG_09__IDA8_DVO_SETTING_COUNT_MASK__SI 0x07000000L
#define DCCG_DEBUG_09__IDA8_PCLK_CRTC1_RST_MASK__SI 0x00001000L
#define DCCG_DEBUG_09__IDA8_PCLK_CRTC1_SOFT_RESET_MASK__SI 0x00000001L
#define DCCG_DEBUG_09__IDA8_PCLK_CRTC2_RST_MASK__SI 0x00002000L
#define DCCG_DEBUG_09__IDA8_PCLK_CRTC2_SOFT_RESET_MASK__SI 0x00000002L
#define DCCG_DEBUG_09__IDA8_PCLK_DACA_RST_MASK__SI 0x00004000L
#define DCCG_DEBUG_09__IDA8_PCLK_DACA_SOFT_RESET_MASK__SI 0x00000004L
#define DCCG_DEBUG_09__IDA8_PCLK_DACB_RST_MASK__SI 0x00008000L
#define DCCG_DEBUG_09__IDA8_PCLK_DACB_SOFT_RESET_MASK__SI 0x00000008L
#define DCCG_DEBUG_09__IDA8_PCLK_DVOA_RST_MASK__SI 0x00200000L
#define DCCG_DEBUG_09__IDA8_PCLK_DVOA_SOFT_RESET_MASK__SI 0x00000200L
#define DCCG_DEBUG_09__IDA8_PCLK_HDMI0_RST_MASK__SI 0x00100000L
#define DCCG_DEBUG_09__IDA8_PCLK_HDMI0_SOFT_RESET_MASK__SI 0x00000100L
#define DCCG_DEBUG_09__IDA8_PCLK_LVTMA_DSYNC_RST_MASK__SI 0x00080000L
#define DCCG_DEBUG_09__IDA8_PCLK_LVTMA_DSYNC_SOFT_RESET_MASK__SI 0x00000080L
#define DCCG_DEBUG_09__IDA8_PCLK_LVTMA_RST_MASK__SI 0x00040000L
#define DCCG_DEBUG_09__IDA8_PCLK_LVTMA_SOFT_RESET_MASK__SI 0x00000040L
#define DCCG_DEBUG_09__IDA8_PCLK_TMDSA_DSYNC_RST_MASK__SI 0x00020000L
#define DCCG_DEBUG_09__IDA8_PCLK_TMDSA_DSYNC_SOFT_RESET_MASK__SI 0x00000020L
#define DCCG_DEBUG_09__IDA8_PCLK_TMDSA_RST_MASK__SI 0x00010000L
#define DCCG_DEBUG_09__IDA8_PCLK_TMDSA_SOFT_RESET_MASK__SI 0x00000010L
#define DCCG_DEBUG_09__IDA8_PIX1CLK_RST_MASK__SI 0x00000400L
#define DCCG_DEBUG_09__IDA8_PIX2CLK_RST_MASK__SI 0x00000800L
#define DCCG_DEBUG_09__IDA8_RST_DVOCLK_D_MASK__SI 0x00400000L
#define DCCG_DEBUG_09__IDA8_SOFT_RST_DVOCLK_MASK__SI 0x80000000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_DVOCLK_RESET_MASK__SI 0x00001000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_MVP_CLK_A_MASK__SI 0x00008000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_MVP_CLK_A_RST_MASK__SI 0x00004000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_MVP_CLK_B_MASK__SI 0x00040000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_MVP_CLK_B_RST_MASK__SI 0x00020000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_PRE_MVP_CLK_A_RST_MASK__SI 0x00002000L
#define DCCG_DEBUG_10__IDA9_CLK_RESET_PRE_MVP_CLK_B_RST_MASK__SI 0x00010000L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_CLK_SRC_SEL_MASK__SI 0x00000001L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_DVOCLKC_IN_PHASE_MASK__SI 0x00000004L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_DVOCLKD_IN_PHASE_MASK__SI 0x00000008L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_DVOCLK_C_CLOCK_ON_MASK__SI 0x00000010L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_DVOCLK_D_CLOCK_ON_MASK__SI 0x00000020L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_SINGLE_CHANNEL_DDR_MASK__SI 0x00000002L
#define DCCG_DEBUG_10__IDA9_DVOCLKGEN_TEST_MODE_MASK__SI 0x00000040L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_DENOMINATOR_COUNT_MASK__SI 0xff000000L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_DTO_EN_MASK__SI 0x00000010L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_PCLK_TV_RST_MASK__SI 0x00000008L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_TV_CLK_SRC_SEL_MASK__SI 0x00000004L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_TV_DATA_SRC_SEL_MASK__SI 0x00000001L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_TV_EN_MASK__SI 0x00000002L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_TV_VCLK_EN_MASK__SI 0x00000020L
#define DCCG_DEBUG_11__IDAA_TVCLKGEN_UPSAMPLER_PHASE_MASK__SI 0x00ff0000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_CLOCKING_MODE_MASK__SI 0x03000000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX1CLK_ONE_SHOT_STOP_MASK__SI 0x00000004L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX1CLK_RUN_CLK_MASK__SI 0x00000002L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX1CLK_RUN_CLOCK_COUNT_MASK__SI 0x00000ff0L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX1CLK_TRIGGER_EVENT_OCCURRED_MASK__SI 0x00000008L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX1CLK_WTRIG_PRE_DCCG_ONE_SHOT_RUN_CLK_MASK__SI 0x08000000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX1CLK_WTRIG_RUN_CLK_CURRENT_CLK_MASK__SI 0x00000001L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX2CLK_ONE_SHOT_STOP_MASK__SI 0x00004000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX2CLK_RUN_CLK_MASK__SI 0x00002000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX2CLK_RUN_CLOCK_COUNT_MASK__SI 0x00ff0000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX2CLK_TRIGGER_EVENT_OCCURRED_MASK__SI 0x00008000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX2CLK_WTRIG_PRE_DCCG_ONE_SHOT_RUN_CLK_MASK__SI 0x20000000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_PIX2CLK_WTRIG_RUN_CLK_CURRENT_CLK_MASK__SI 0x00001000L
#define DCCG_DEBUG_12__IDAB_ONESHOT_TRIGGER_EN_MASK__SI 0x04000000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKC_COARSE_SKEW_MASK__SI 0x03c00000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKC_DLY_0_MASK__SI 0x20000000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKC_FINE_SKEW_MASK__SI 0x1c000000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKC_MASK__SI 0x40000000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKD_COARSE_SKEW_MASK__SI 0x0000000fL
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKD_DLY_0_MASK__SI 0x00000080L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKD_FINE_SKEW_MASK__SI 0x00000070L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_DVOCLKD_MASK__SI 0x00000100L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_COARSE_ADJUST_EN_MASK__SI 0x00000400L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_COARSE_SKEW_MASK__SI 0x0000f000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_DLY_0_MASK__SI 0x00100000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_FINE_ADJUST_EN_MASK__SI 0x00000800L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_FINE_SKEW_MASK__SI 0x00070000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_IN_PHASE_MASK__SI 0x00080000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_MVP_DVOCLKC_MASK__SI 0x00200000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_TST_DVOCLK_DUPLICATE_MASK__SI 0x80000000L
#define DCCG_DEBUG_13__IDAF_DVOCLKGEN_TST_DVOCLK_MASK__SI 0x00000200L
#define DCCG_DEBUG_BLOCK_ID__DCCG_DEBUG_BLOCK_ID_MASK__SI 0xffffffffL
#define DCCG_DEBUG__DCCG_DEBUG_MASK__SI 0xffffffffL
#define DCCG_GATE_DISABLE_CNTL__DACACLK_GATE_DISABLE_MASK__SI 0x00000010L
#define DCCG_GATE_DISABLE_CNTL__DACBCLK_GATE_DISABLE_MASK__SI 0x00000020L
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_DCCG_GATE_DISABLE_MASK__SI 0x00000001L
#define DCCG_GATE_DISABLE_CNTL__DISPCLK_R_DCCG_GATE_DISABLE_MASK__SI 0x00000002L
#define DCCG_GATE_DISABLE_CNTL__DVOACLK_GATE_DISABLE_MASK__SI 0x00000040L
#define DCCG_GATE_DISABLE_CNTL__PCLK_TV_GATE_DISABLE_MASK__SI 0x00010000L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKA_GATE_DISABLE_MASK__SI 0x00000100L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKB_GATE_DISABLE_MASK__SI 0x00000200L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKC_GATE_DISABLE_MASK__SI 0x00000400L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKD_GATE_DISABLE_MASK__SI 0x00000800L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKE_GATE_DISABLE_MASK__SI 0x00001000L
#define DCCG_GATE_DISABLE_CNTL__SYMCLKF_GATE_DISABLE_MASK__SI 0x00002000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_INV_MASK__SI 0x00010000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICA_SEL_MASK__SI 0x000000ffL
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_INV_MASK__SI 0x01000000L
#define DCCG_TEST_CLK_SEL__DCCG_TEST_CLK_GENERICB_SEL_MASK__SI 0x0000ff00L
#define DCCG_TEST_DEBUG_DATA__DCCG_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DCCG_TEST_DEBUG_INDEX__DCCG_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DCCG_VPCLK_CNTL__DCCG_VPCLK_POL_MASK__SI 0x00000001L
#define DCDEBUG_BUS_CLK1_SEL__DCDEBUG_BUS_CLK1_SEL_MASK__SI 0xffffffffL
#define DCDEBUG_BUS_CLK2_SEL__DCDEBUG_BUS_CLK2_SEL_MASK__SI 0xffffffffL
#define DCDEBUG_BUS_CLK3_SEL__DCDEBUG_BUS_CLK3_SEL_MASK__SI 0xffffffffL
#define DCDEBUG_BUS_CLK4_SEL__DCDEBUG_BUS_CLK4_SEL_MASK__SI 0xffffffffL
#define DCDEBUG_DATA_TRIGGER_MASK__DCDEBUG_DATA_TRIGGER_MASK_MASK__SI 0xffffffffL
#define DCDEBUG_DATA_TRIGGER_PATTERN__DCDEBUG_DATA_TRIGGER_PATTERN_MASK__SI 0xffffffffL
#define DCDEBUG_EDGE_TRIGGER_MASK__DCDEBUG_EDGE_TRIGGER_MASK_MASK__SI 0xffffffffL
#define DCDEBUG_EDGE_TRIGGER_PATTERN__DCDEBUG_EDGE_TRIGGER_PATTERN_MASK__SI 0xffffffffL
#define DCDEBUG_OUT_CNTL__DCDEBUG_BLOCK_SEL_MASK__SI 0x0000001fL
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_EN_MASK__SI 0x00000020L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_PIN_SEL_MASK__SI 0x00000040L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_SEL_MASK__SI 0x00300000L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_EN_MASK__SI 0x00000080L
#define DCDEBUG_OUT_CNTL__DCDEBUG_OUT_TEST_DATA_MASK__SI 0x000fff00L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_EN_MASK__SI 0x00001000L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_PIN_SEL_MASK__SI 0x0000000fL
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE1_REGBIT_SEL_MASK__SI 0x000001f0L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_EN_MASK__SI 0x10000000L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_PIN_SEL_MASK__SI 0x000f0000L
#define DCDEBUG_OUT_PIN_OVERRIDE__DCDEBUG_OUT_OVERRIDE2_REGBIT_SEL_MASK__SI 0x01f00000L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_EXTERNAL_TRIGGER_IN_EN_MASK__SI 0x00010000L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_EXTERNAL_TRIGGER_IN_PIN_MASK__SI 0x00f00000L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_EXTERNAL_TRIGGER_IN_POL_MASK__SI 0x00020000L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_TRIGGER_EN_MASK__SI 0x00000001L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_TRIGGER_INT_EN_MASK__SI 0x00000100L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_TRIGGER_ONE_SHOT_CLOCK_MASK__SI 0x00000030L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_TRIGGER_STATUS_OUT_EN_MASK__SI 0x01000000L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_TRIGGER_STATUS_OUT_PIN_MASK__SI 0xf0000000L
#define DCDEBUG_TRIGGER_CNTL__DCDEBUG_TRIGGER_STATUS_OUT_POL_MASK__SI 0x02000000L
#define DCDEBUG_TRIGGER_STAT__DCDEBUG_TRIGGER_ACK_MASK__SI 0x00000002L
#define DCDEBUG_TRIGGER_STAT__DCDEBUG_TRIGGER_STATUS_MASK__SI 0x00000001L
#define DCDEBUG_TRIGGER_STAT__DCDEBUG_TRIGGER_STATUS_STICKY_MASK__SI 0x00000010L
#define DCFE0_CLOCK_ENABLE__DCFE0_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DCFE1_CLOCK_ENABLE__DCFE1_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DCFE2_CLOCK_ENABLE__DCFE2_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DCFE3_CLOCK_ENABLE__DCFE3_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DCFE4_CLOCK_ENABLE__DCFE4_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DCFE5_CLOCK_ENABLE__DCFE5_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_MASK__SI 0x00008000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_PREMUX_MASK__SI 0x00004000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_A0_REG_MASK__SI 0x00002000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_MASK__SI 0x00100000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_PREMUX_MASK__SI 0x00080000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_EN_REG_MASK__SI 0x00010000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MASK_REG_MASK__SI 0x00400000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_MUX_MASK__SI 0x00200000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_MASK__SI 0x08000000L
#define DCIO_DEBUG1__DOUT_DCIO_DVOCNTL1_SEL0_PREMUX_MASK__SI 0x04000000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_CLK_TRISTATE_MASK__SI 0x00040000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_ENABLE_MASK__SI 0x00800000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_HSYNC_TRISTATE_MASK__SI 0x00020000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_RATE_SEL_MASK__SI 0x02000000L
#define DCIO_DEBUG1__DOUT_DCIO_DVO_VSYNC_TRISTATE_MASK__SI 0x01000000L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCLK_C_MASK__SI 0x00001000L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_MASK__SI 0x000000c0L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_A0_REG_MASK__SI 0x00000003L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_MASK__SI 0x00000c00L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_EN_REG_MASK__SI 0x00000030L
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_MASK_REG_MASK__SI 0x0000000cL
#define DCIO_DEBUG1__DOUT_DCIO_MVP_DVOCNTL_SEL0_MASK__SI 0x00000300L
#define DCIO_DEBUG2__DCIO_DEBUG2_MASK__SI 0xffffffffL
#define DCIO_DEBUG3__DCIO_DEBUG3_MASK__SI 0xffffffffL
#define DCIO_DEBUG4__DCIO_DEBUG4_MASK__SI 0xffffffffL
#define DCIO_DEBUG5__DCIO_DEBUG5_MASK__SI 0xffffffffL
#define DCIO_DEBUG6__DCIO_DEBUG6_MASK__SI 0xffffffffL
#define DCIO_DEBUG7__DCIO_DEBUG7_MASK__SI 0xffffffffL
#define DCIO_DEBUG__DCIO_DEBUG_MASK__SI 0xffffffffL
#define DCIO_IMPCAL_CNTL_AB__CALR_CNTL_OVERRIDE_MASK__SI 0x0000000fL
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_ARB_STATE_MASK__SI 0x00007000L
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_RESET_PM_MASK_MASK__SI 0x00000010L
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_SOFT_RESET_MASK__SI 0x00000020L
#define DCIO_IMPCAL_CNTL_AB__IMPCAL_STATUS_MASK__SI 0x00000300L
#define DCIO_IMPCAL_CNTL_CD__CALR_CNTL_OVERRIDE_MASK__SI 0x0000000fL
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_ARB_STATE_MASK__SI 0x00007000L
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_RESET_PM_MASK_MASK__SI 0x00000010L
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_SOFT_RESET_MASK__SI 0x00000020L
#define DCIO_IMPCAL_CNTL_CD__IMPCAL_STATUS_MASK__SI 0x00000300L
#define DCIO_IMPCAL_CNTL_EF__CALR_CNTL_OVERRIDE_MASK__SI 0x0000000fL
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_ARB_STATE_MASK__SI 0x00007000L
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_RESET_PM_MASK_MASK__SI 0x00000010L
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_SOFT_RESET_MASK__SI 0x00000020L
#define DCIO_IMPCAL_CNTL_EF__IMPCAL_STATUS_MASK__SI 0x00000300L
#define DCI_TEST_DEBUG_DATA__DCI_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DCI_TEST_DEBUG_INDEX__DCI_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DCPLL_CNTL__DCPLL_ANTI_GLITCH_RESET_MASK__SI 0x00002000L
#define DCPLL_CNTL__DCPLL_BYPASS_CAL_MASK__SI 0x00000004L
#define DCPLL_CNTL__DCPLL_CALIB_DONE_MASK__SI 0x00100000L
#define DCPLL_CNTL__DCPLL_CALREF_MASK__SI 0x00000300L
#define DCPLL_CNTL__DCPLL_CAL_BYPASS_REFDIV_MASK__SI 0x00000400L
#define DCPLL_CNTL__DCPLL_DEBUG_SIGNALS_ENABLE_MASK__SI 0x00004000L
#define DCPLL_CNTL__DCPLL_DIFF_REC_ENABLE_MASK__SI 0x00001000L
#define DCPLL_CNTL__DCPLL_DIRECT_CLOCK_2X_MASK__SI 0x80000000L
#define DCPLL_CNTL__DCPLL_DVOCLK_SRC_MASK__SI 0x40000000L
#define DCPLL_CNTL__DCPLL_LOCKED_MASK__SI 0x00200000L
#define DCPLL_CNTL__DCPLL_LOCK_FREQ_SEL_MASK__SI 0x00080000L
#define DCPLL_CNTL__DCPLL_LVTMCLK_SRC_MASK__SI 0x0c000000L
#define DCPLL_CNTL__DCPLL_PCIE_REFCLK_DISABLE_MASK__SI 0x00000800L
#define DCPLL_CNTL__DCPLL_PIXCLK_SRC_MASK__SI 0x30000000L
#define DCPLL_CNTL__DCPLL_PWRMGT_TURN_OFF_PLL_MASK__SI 0x00010000L
#define DCPLL_CNTL__DCPLL_RESET_MASK__SI 0x00000001L
#define DCPLL_CNTL__DCPLL_SLEEP_MASK__SI 0x00000002L
#define DCPLL_CNTL__DCPLL_TIMING_MODE_STATUS_MASK__SI 0x03000000L
#define DCPLL_CNTL__DCPLL_VCOREF_MASK__SI 0x00000030L
#define DCPLL_DEBUG_CLK_SEL__DCPLL_DEBUG_CLK_SEL_MASK__SI 0x00000700L
#define DCPLL_DISPCLK_DTO_CNTL__DCPLL_DISPCLK_DTO_DIS_MASK__SI 0x00001000L
#define DCPLL_DISPCLK_DTO_CNTL__DCPLL_DISPCLK_DTO_PHASE_MASK__SI 0x000001ffL
#define DCPLL_FB_DIV__DCPLL_FB_DIV_FRACTION_CNTL_MASK__SI 0x00000030L
#define DCPLL_FB_DIV__DCPLL_FB_DIV_FRACTION_MASK__SI 0x0000000fL
#define DCPLL_FB_DIV__DCPLL_FB_DIV_MASK__SI 0x0fff0000L
#define DCPLL_PLL_CNTL__DCPLL_CP_MASK__SI 0x00000f00L
#define DCPLL_PLL_CNTL__DCPLL_IBIAS_MASK__SI 0xff000000L
#define DCPLL_PLL_CNTL__DCPLL_LF_MODE_MASK__SI 0x001ff000L
#define DCPLL_PLL_CNTL__DCPLL_PLL_CTL_MASK__SI 0x0000001fL
#define DCPLL_POST_DIV_SRC__DCPLL_POST_DIV_SRC_MASK__SI 0x00000001L
#define DCPLL_POST_DIV__DCPLL_POST_DIV_MASK__SI 0x0000007fL
#define DCPLL_REF_DIV_SRC__DCPLL_REF_DIV_SRC_MASK__SI 0x00000007L
#define DCPLL_REF_DIV__DCPLL_CALIBRATION_REF_DIV_MASK__SI 0x0000f000L
#define DCPLL_REF_DIV__DCPLL_REF_DIV_MASK__SI 0x000003ffL
#define DCPLL_UNLOCK_DETECT_CNTL__DCPLL_UNLOCK_DETECT_ENABLE_MASK__SI 0x00000001L
#define DCPLL_UNLOCK_DETECT_CNTL__DCPLL_UNLOCK_DOWN_CNTL_MASK__SI 0x00000f00L
#define DCPLL_UNLOCK_DETECT_CNTL__DCPLL_UNLOCK_DUTY_CYCLE_SELECT_MASK__SI 0x00000002L
#define DCPLL_UNLOCK_DETECT_CNTL__DCPLL_UNLOCK_STICKY_CLEAR_MASK__SI 0x00000008L
#define DCPLL_UNLOCK_DETECT_CNTL__DCPLL_UNLOCK_STICKY_STATUS_MASK__SI 0x00000004L
#define DCPLL_UNLOCK_DETECT_CNTL__DCPLL_UNLOCK_UP_CNTL_MASK__SI 0x000000f0L
#define DCPLL_UPDATE_CNTL__DCPLL_UPDATE_PENDING_MASK__SI 0x00000001L
#define DCPLL_UPDATE_CNTL__DCPLL_UPDATE_POINT_MASK__SI 0x00000100L
#define DCPLL_UPDATE_LOCK__DCPLL_UPDATE_LOCK_MASK__SI 0x00000001L
#define DCPLL_VREG_CNTL__DCPLL_VREG_BIAS_MASK__SI 0x0f000000L
#define DCPLL_VREG_CNTL__DCPLL_VREG_CNTL_MASK__SI 0x00000003L
#define DCPLL_VREG_CNTL__DCPLL_VREG_POWER_DOWN_MASK__SI 0x20000000L
#define DCP_CONTROL__MAX_REQ_BUF_SIZE_MASK__SI 0x0000000fL
#define DCP_CRC_CONTROL__DCP_CRC_ENABLE_MASK__SI 0x00000001L
#define DCP_CRC_CONTROL__DCP_CRC_LINE_SEL_MASK__SI 0x00000300L
#define DCP_CRC_CONTROL__DCP_CRC_SOURCE_SEL_MASK__SI 0x0000001cL
#define DCP_CRC_CURRENT__DCP_CRC_CURRENT_MASK__SI 0xffffffffL
#define DCP_CRC_LAST__DCP_CRC_LAST_MASK__SI 0xffffffffL
#define DCP_CRC_MASK__DCP_CRC_MASK_MASK__SI 0xffffffffL
#define DCP_DEBUG_ID__DCP_DEBUG_ID_MASK__SI 0xffffffffL
#define DCP_DEBUG__DCP_DEBUG_MASK__SI 0xffffffffL
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_20BPP_MASK__SI 0x0000000fL
#define DCP_LB_DATA_GAP_BETWEEN_CHUNK__DCP_LB_GAP_BETWEEN_CHUNK_30BPP_MASK__SI 0x000000f0L
#define DCP_MULTI_CHIP_CNTL__LOG2_NUM_CHIPS_MASK__SI 0x00000007L
#define DCP_MULTI_CHIP_CNTL__MULTI_CHIP_TILE_SIZE_MASK__SI 0x00000018L
#define DCP_RBBMIF_RDWR_TIMEOUT__AZ_RBBMIF_RD_WR_TIMEOUT_DIS_MASK__SI 0x00000004L
#define DCP_RBBMIF_RDWR_TIMEOUT__DCP_RBBMIF_RD_WR_TIMEOUT_DIS_MASK__SI 0x00000001L
#define DCP_RBBMIF_RDWR_TIMEOUT__VGA_RBBMIF_RD_WR_TIMEOUT_DIS_MASK__SI 0x00000002L
#define DCP_TEST_DEBUG_DATA__DCP_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DCP_TEST_DEBUG_INDEX__DCP_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DCP_TILING_CONFIG__BANK_SWAPS_MASK__SI 0x00003800L
#define DCP_TILING_CONFIG__BANK_TILING_MASK__SI 0x00000030L
#define DCP_TILING_CONFIG__GROUP_SIZE_MASK__SI 0x000000c0L
#define DCP_TILING_CONFIG__PIPE_TILING_MASK__SI 0x0000000eL
#define DCP_TILING_CONFIG__ROW_TILING_MASK__SI 0x00000700L
#define DCP_TILING_CONFIG__SAMPLE_SPLIT_MASK__SI 0x0000c000L
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_CLEAR_MASK__SI 0x00000100L
#define DC_ABM1_ACE_CNTL_MISC__ABM1_ACE_REG_WR_MISSED_FRAME_MASK__SI 0x00000001L
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_OFFSET_0_MASK__SI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_0__ABM1_ACE_SLOPE_0_MASK__SI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_OFFSET_1_MASK__SI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_1__ABM1_ACE_SLOPE_1_MASK__SI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_OFFSET_2_MASK__SI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_2__ABM1_ACE_SLOPE_2_MASK__SI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_OFFSET_3_MASK__SI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_3__ABM1_ACE_SLOPE_3_MASK__SI 0x00007fffL
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_OFFSET_4_MASK__SI 0x07ff0000L
#define DC_ABM1_ACE_OFFSET_SLOPE_4__ABM1_ACE_SLOPE_4_MASK__SI 0x00007fffL
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_1_MASK__SI 0x000003ffL
#define DC_ABM1_ACE_THRES_12__ABM1_ACE_THRES_2_MASK__SI 0x03ff0000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_DBUF_REG_UPDATE_PENDING_MASK__SI 0x40000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_IGNORE_MASTER_LOCK_EN_MASK__SI 0x10000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_READBACK_DB_REG_VALUE_EN_MASK__SI 0x20000000L
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_3_MASK__SI 0x000003ffL
#define DC_ABM1_ACE_THRES_34__ABM1_ACE_THRES_4_MASK__SI 0x03ff0000L
#define DC_ABM1_BL_MASTER_LOCK__ABM1_BL_MASTER_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_CNTL__ABM1_EN_MASK__SI 0x00000001L
#define DC_ABM1_CNTL__ABM1_SOURCE_SELECT_MASK__SI 0x00000100L
#define DC_ABM1_DEBUG_MISC__ABM1_BL_FORCE_INTERRUPT_MASK__SI 0x00010000L
#define DC_ABM1_DEBUG_MISC__ABM1_HG_FORCE_INTERRUPT_MASK__SI 0x00000001L
#define DC_ABM1_DEBUG_MISC__ABM1_LS_FORCE_INTERRUPT_MASK__SI 0x00000100L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_IN_PROGRESS_MASK__SI 0x00000004L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_CLEAR_MASK__SI 0x80000000L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_BL_REG_READ_MISSED_FRAME_MASK__SI 0x00000400L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_IN_PROGRESS_MASK__SI 0x00000001L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_CLEAR_MASK__SI 0x00010000L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_HG_REG_READ_MISSED_FRAME_MASK__SI 0x00000100L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_IN_PROGRESS_MASK__SI 0x00000002L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_CLEAR_MASK__SI 0x01000000L
#define DC_ABM1_HGLS_REG_READ_PROGRESS__ABM1_LS_REG_READ_MISSED_FRAME_MASK__SI 0x00000200L
#define DC_ABM1_HG_BIN_17_24_SHIFT_INDEX__ABM1_HG_BIN_17_24_SHIFT_INDEX_MASK__SI 0xffffffffL
#define DC_ABM1_HG_BIN_1_32_SHIFT_FLAG__ABM1_HG_BIN_1_32_SHIFT_FLAG_MASK__SI 0xffffffffL
#define DC_ABM1_HG_BIN_1_8_SHIFT_INDEX__ABM1_HG_BIN_1_8_SHIFT_INDEX_MASK__SI 0xffffffffL
#define DC_ABM1_HG_BIN_25_32_SHIFT_INDEX__ABM1_HG_BIN_25_32_SHIFT_INDEX_MASK__SI 0xffffffffL
#define DC_ABM1_HG_BIN_9_16_SHIFT_INDEX__ABM1_HG_BIN_9_16_SHIFT_INDEX_MASK__SI 0xffffffffL
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_READBACK_DB_REG_VALUE_EN_MASK__SI 0x08000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_FRAME_START_DISP_SEL_MASK__SI 0x20000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_AT_FRAME_START_MASK__SI 0x10000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_DBUF_HGLS_REG_UPDATE_PENDING_MASK__SI 0x40000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_IGNORE_MASTER_LOCK_EN_MASK__SI 0x04000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HGLS_REG_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_BIN_BITWIDTH_SIZE_SEL_MASK__SI 0x00030000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_FINE_MODE_BIN_SEL_MASK__SI 0x00001000L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_NUM_OF_BINS_SEL_MASK__SI 0x00000003L
#define DC_ABM1_HG_MISC_CTRL__ABM1_HG_VMAX_SEL_MASK__SI 0x00000100L
#define DC_ABM1_HG_MISC_CTRL__ABM1_OVR_SCAN_PIXEL_PROCESS_EN_MASK__SI 0x00100000L
#define DC_ABM1_HG_RESULT_10__ABM1_HG_RESULT_10_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_11__ABM1_HG_RESULT_11_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_12__ABM1_HG_RESULT_12_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_13__ABM1_HG_RESULT_13_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_14__ABM1_HG_RESULT_14_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_15__ABM1_HG_RESULT_15_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_16__ABM1_HG_RESULT_16_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_17__ABM1_HG_RESULT_17_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_18__ABM1_HG_RESULT_18_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_19__ABM1_HG_RESULT_19_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_1__ABM1_HG_RESULT_1_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_20__ABM1_HG_RESULT_20_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_21__ABM1_HG_RESULT_21_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_22__ABM1_HG_RESULT_22_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_23__ABM1_HG_RESULT_23_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_24__ABM1_HG_RESULT_24_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_2__ABM1_HG_RESULT_2_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_3__ABM1_HG_RESULT_3_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_4__ABM1_HG_RESULT_4_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_5__ABM1_HG_RESULT_5_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_6__ABM1_HG_RESULT_6_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_7__ABM1_HG_RESULT_7_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_8__ABM1_HG_RESULT_8_MASK__SI 0xffffffffL
#define DC_ABM1_HG_RESULT_9__ABM1_HG_RESULT_9_MASK__SI 0xffffffffL
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK__SI        \
  0x00ff0000L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK__SI 0x00000002L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_COUNT_EN_MASK__SI 0x00000001L
#define DC_ABM1_HG_SAMPLE_RATE__ABM1_HG_SAMPLE_RATE_FRAME_COUNT_MASK__SI 0x0000ff00L
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_HGLS_REG_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_B_MASK__SI 0x0000000fL
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_G_MASK__SI 0x00000f00L
#define DC_ABM1_IPCSC_COEFF_SEL__ABM1_IPCSC_COEFF_SEL_R_MASK__SI 0x000f0000L
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MAX_LUMA_MASK__SI 0x03ff0000L
#define DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__ABM1_LS_FILTERED_MIN_LUMA_MASK__SI 0x000003ffL
#define DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__ABM1_LS_MAX_PIXEL_VALUE_COUNT_MASK__SI 0x00ffffffL
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MAX_LUMA_MASK__SI 0x03ff0000L
#define DC_ABM1_LS_MIN_MAX_LUMA__ABM1_LS_MIN_LUMA_MASK__SI 0x000003ffL
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_HGLS_REG_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MAX_PIXEL_VALUE_THRES_MASK__SI 0x03ff0000L
#define DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__ABM1_LS_MIN_PIXEL_VALUE_THRES_MASK__SI 0x000003ffL
#define DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__ABM1_LS_MIN_PIXEL_VALUE_COUNT_MASK__SI 0x00ffffffL
#define DC_ABM1_LS_OVR_SCAN_BIN__ABM1_LS_OVR_SCAN_BIN_MASK__SI 0x00ffffffL
#define DC_ABM1_LS_PIXEL_COUNT__ABM1_LS_PIXEL_COUNT_MASK__SI 0x00ffffffL
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_HGLS_REG_LOCK_MASK__SI 0x80000000L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_INITIAL_SAMPLE_RATE_COUNT_VALUE_WHEN_RESET_MASK__SI        \
  0x00ff0000L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_RESET_SAMPLE_RATE_FRAME_COUNTER_MASK__SI 0x00000002L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_COUNT_EN_MASK__SI 0x00000001L
#define DC_ABM1_LS_SAMPLE_RATE__ABM1_LS_SAMPLE_RATE_FRAME_COUNT_MASK__SI 0x0000ff00L
#define DC_ABM1_LS_SUM_OF_LUMA__ABM1_LS_SUM_OF_LUMA_MASK__SI 0xffffffffL
#define DC_DISPCLK_PERFCOUNTER0_HI__DC_DISPCLK_PERFCOUNTER0_HI_MASK__SI 0x0000ffffL
#define DC_DISPCLK_PERFCOUNTER0_LOW__DC_DISPCLK_PERFCOUNTER0_LOW_MASK__SI 0xffffffffL
#define DC_DISPCLK_PERFCOUNTER0_SELECT__DC_DISPCLK_PERFCOUNTER0_MODE_MASK__SI 0x00030000L
#define DC_DISPCLK_PERFCOUNTER0_SELECT__DC_DISPCLK_PERFCOUNTER0_SELECT_MASK__SI 0x000001ffL
#define DC_DISPCLK_PERFCOUNTER1_HI__DC_DISPCLK_PERFCOUNTER1_HI_MASK__SI 0x0000ffffL
#define DC_DISPCLK_PERFCOUNTER1_LOW__DC_DISPCLK_PERFCOUNTER1_LOW_MASK__SI 0xffffffffL
#define DC_DISPCLK_PERFCOUNTER1_SELECT__DC_DISPCLK_PERFCOUNTER1_MODE_MASK__SI 0x00030000L
#define DC_DISPCLK_PERFCOUNTER1_SELECT__DC_DISPCLK_PERFCOUNTER1_SELECT_MASK__SI 0x000001ffL
#define DC_DMCU_SCRATCH__DMCU_SCRATCH_MASK__SI 0xffffffffL
#define DC_DOUT_DEBUG_MUX_CNTL__DAC_MUX_SELECT_MASK__SI 0x00000001L
#define DC_DOUT_DEBUG_MUX_CNTL__DC_I2C_MUX_SELECT_MASK__SI 0x001f0000L
#define DC_DOUT_DEBUG_MUX_CNTL__TMDS_DVO_MUX_SELECT_MASK__SI 0x00000300L
#define DC_FID_CNT__FID_ON_MARK_MASK__SI 0x00007fffL
#define DC_GENERICA__GENERICA_EN_MASK__SI 0x00000001L
#define DC_GENERICA__GENERICA_SEL_MASK__SI 0x00000f00L
#define DC_GENERICB__GENERICB_EN_MASK__SI 0x00000001L
#define DC_GENERICB__GENERICB_SEL_MASK__SI 0x00000f00L
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1CLK_A_MASK__SI 0x00000001L
#define DC_GPIO_DDC1_A__DC_GPIO_DDC1DATA_A_MASK__SI 0x00000100L
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1CLK_EN_MASK__SI 0x00000001L
#define DC_GPIO_DDC1_EN__DC_GPIO_DDC1DATA_EN_MASK__SI 0x00000100L
#define DC_GPIO_DDC1_MASK__AUX1_POL_MASK__SI 0x00100000L
#define DC_GPIO_DDC1_MASK__AUX_PAD1_MODE_MASK__SI 0x00010000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_MASK_MASK__SI 0x00000001L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_PD_EN_MASK__SI 0x00000010L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_RECV_MASK__SI 0x00000040L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1CLK_STR_MASK__SI 0x0f000000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_PD_EN_MASK__SI 0x00001000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_DDC1_MASK__DC_GPIO_DDC1DATA_STR_MASK__SI 0xf0000000L
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1CLK_Y_MASK__SI 0x00000001L
#define DC_GPIO_DDC1_Y__DC_GPIO_DDC1DATA_Y_MASK__SI 0x00000100L
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2CLK_A_MASK__SI 0x00000001L
#define DC_GPIO_DDC2_A__DC_GPIO_DDC2DATA_A_MASK__SI 0x00000100L
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2CLK_EN_MASK__SI 0x00000001L
#define DC_GPIO_DDC2_EN__DC_GPIO_DDC2DATA_EN_MASK__SI 0x00000100L
#define DC_GPIO_DDC2_MASK__AUX2_POL_MASK__SI 0x00100000L
#define DC_GPIO_DDC2_MASK__AUX_PAD2_MODE_MASK__SI 0x00010000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_MASK_MASK__SI 0x00000001L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_PD_EN_MASK__SI 0x00000010L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_RECV_MASK__SI 0x00000040L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2CLK_STR_MASK__SI 0x0f000000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_PD_EN_MASK__SI 0x00001000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_DDC2_MASK__DC_GPIO_DDC2DATA_STR_MASK__SI 0xf0000000L
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2CLK_Y_MASK__SI 0x00000001L
#define DC_GPIO_DDC2_Y__DC_GPIO_DDC2DATA_Y_MASK__SI 0x00000100L
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3CLK_A_MASK__SI 0x00000001L
#define DC_GPIO_DDC3_A__DC_GPIO_DDC3DATA_A_MASK__SI 0x00000100L
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3CLK_EN_MASK__SI 0x00000001L
#define DC_GPIO_DDC3_EN__DC_GPIO_DDC3DATA_EN_MASK__SI 0x00000100L
#define DC_GPIO_DDC3_MASK__AUX3_POL_MASK__SI 0x00100000L
#define DC_GPIO_DDC3_MASK__AUX_PAD3_MODE_MASK__SI 0x00010000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_MASK_MASK__SI 0x00000001L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_PD_EN_MASK__SI 0x00000010L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_RECV_MASK__SI 0x00000040L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3CLK_STR_MASK__SI 0x0f000000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_PD_EN_MASK__SI 0x00001000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_DDC3_MASK__DC_GPIO_DDC3DATA_STR_MASK__SI 0xf0000000L
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3CLK_Y_MASK__SI 0x00000001L
#define DC_GPIO_DDC3_Y__DC_GPIO_DDC3DATA_Y_MASK__SI 0x00000100L
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4CLK_A_MASK__SI 0x00000001L
#define DC_GPIO_DDC4_A__DC_GPIO_DDC4DATA_A_MASK__SI 0x00000100L
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4CLK_EN_MASK__SI 0x00000001L
#define DC_GPIO_DDC4_EN__DC_GPIO_DDC4DATA_EN_MASK__SI 0x00000100L
#define DC_GPIO_DDC4_MASK__AUX4_POL_MASK__SI 0x00100000L
#define DC_GPIO_DDC4_MASK__AUX_PAD4_MODE_MASK__SI 0x00010000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_MASK_MASK__SI 0x00000001L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_PD_EN_MASK__SI 0x00000010L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_RECV_MASK__SI 0x00000040L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4CLK_STR_MASK__SI 0x0f000000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_PD_EN_MASK__SI 0x00001000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_DDC4_MASK__DC_GPIO_DDC4DATA_STR_MASK__SI 0xf0000000L
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4CLK_Y_MASK__SI 0x00000001L
#define DC_GPIO_DDC4_Y__DC_GPIO_DDC4DATA_Y_MASK__SI 0x00000100L
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5CLK_A_MASK__SI 0x00000001L
#define DC_GPIO_DDC5_A__DC_GPIO_DDC5DATA_A_MASK__SI 0x00000100L
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5CLK_EN_MASK__SI 0x00000001L
#define DC_GPIO_DDC5_EN__DC_GPIO_DDC5DATA_EN_MASK__SI 0x00000100L
#define DC_GPIO_DDC5_MASK__AUX5_POL_MASK__SI 0x00100000L
#define DC_GPIO_DDC5_MASK__AUX_PAD5_MODE_MASK__SI 0x00010000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_MASK_MASK__SI 0x00000001L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_PD_EN_MASK__SI 0x00000010L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_RECV_MASK__SI 0x00000040L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5CLK_STR_MASK__SI 0x0f000000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_PD_EN_MASK__SI 0x00001000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_DDC5_MASK__DC_GPIO_DDC5DATA_STR_MASK__SI 0xf0000000L
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5CLK_Y_MASK__SI 0x00000001L
#define DC_GPIO_DDC5_Y__DC_GPIO_DDC5DATA_Y_MASK__SI 0x00000100L
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6CLK_A_MASK__SI 0x00000001L
#define DC_GPIO_DDC6_A__DC_GPIO_DDC6DATA_A_MASK__SI 0x00000100L
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6CLK_EN_MASK__SI 0x00000001L
#define DC_GPIO_DDC6_EN__DC_GPIO_DDC6DATA_EN_MASK__SI 0x00000100L
#define DC_GPIO_DDC6_MASK__AUX6_POL_MASK__SI 0x00100000L
#define DC_GPIO_DDC6_MASK__AUX_PAD6_MODE_MASK__SI 0x00010000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_MASK_MASK__SI 0x00000001L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_PD_EN_MASK__SI 0x00000010L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_RECV_MASK__SI 0x00000040L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6CLK_STR_MASK__SI 0x0f000000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_PD_EN_MASK__SI 0x00001000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_DDC6_MASK__DC_GPIO_DDC6DATA_STR_MASK__SI 0xf0000000L
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6CLK_Y_MASK__SI 0x00000001L
#define DC_GPIO_DDC6_Y__DC_GPIO_DDC6DATA_Y_MASK__SI 0x00000100L
#define DC_GPIO_DEBUG__DC_GPIO_MACRO_DEBUG_MASK__SI 0x00000300L
#define DC_GPIO_DEBUG__DC_GPIO_VIP_DEBUG_MASK__SI 0x00000001L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCLK_A_MASK__SI 0x10000000L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVOCNTL_A_MASK__SI 0x07000000L
#define DC_GPIO_DVODATA_A__DC_GPIO_DVODATA_A_MASK__SI 0x00ffffffL
#define DC_GPIO_DVODATA_A__DC_GPIO_MVP_DVOCNTL_A_MASK__SI 0xc0000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCLK_EN_MASK__SI 0x10000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVOCNTL_EN_MASK__SI 0x07000000L
#define DC_GPIO_DVODATA_EN__DC_GPIO_DVODATA_EN_MASK__SI 0x00ffffffL
#define DC_GPIO_DVODATA_EN__DC_GPIO_MVP_DVOCNTL_EN_MASK__SI 0xc0000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCLK_MASK_MASK__SI 0x10000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVOCNTL_MASK_MASK__SI 0x07000000L
#define DC_GPIO_DVODATA_MASK__DC_GPIO_DVODATA_MASK_MASK__SI 0x00ffffffL
#define DC_GPIO_DVODATA_MASK__DC_GPIO_MVP_DVOCNTL_MASK_MASK__SI 0xc0000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCLK_Y_MASK__SI 0x10000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVOCNTL_Y_MASK__SI 0x07000000L
#define DC_GPIO_DVODATA_Y__DC_GPIO_DVODATA_Y_MASK__SI 0x00ffffffL
#define DC_GPIO_DVODATA_Y__DC_GPIO_MVP_DVOCNTL_Y_MASK__SI 0xc0000000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICA_A_MASK__SI 0x00000001L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICB_A_MASK__SI 0x00000100L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICC_A_MASK__SI 0x00010000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICD_A_MASK__SI 0x00100000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICE_A_MASK__SI 0x00200000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICF_A_MASK__SI 0x00400000L
#define DC_GPIO_GENERIC_A__DC_GPIO_GENERICG_A_MASK__SI 0x00800000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICA_EN_MASK__SI 0x00000001L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICB_EN_MASK__SI 0x00000100L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICC_EN_MASK__SI 0x00010000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICD_EN_MASK__SI 0x00100000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICE_EN_MASK__SI 0x00200000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICF_EN_MASK__SI 0x00400000L
#define DC_GPIO_GENERIC_EN__DC_GPIO_GENERICG_EN_MASK__SI 0x00800000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_MASK_MASK__SI 0x00000001L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_PD_DIS_MASK__SI 0x00000002L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICA_RECV_MASK__SI 0x00000004L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_MASK_MASK__SI 0x00000010L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_PD_DIS_MASK__SI 0x00000020L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICB_RECV_MASK__SI 0x00000040L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_MASK_MASK__SI 0x00000100L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_PD_DIS_MASK__SI 0x00000200L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICC_RECV_MASK__SI 0x00000400L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_MASK_MASK__SI 0x00001000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_PD_DIS_MASK__SI 0x00002000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICD_RECV_MASK__SI 0x00004000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_MASK_MASK__SI 0x00010000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_PD_DIS_MASK__SI 0x00020000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICE_RECV_MASK__SI 0x00040000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_MASK_MASK__SI 0x00100000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_PD_DIS_MASK__SI 0x00200000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICF_RECV_MASK__SI 0x00400000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_MASK_MASK__SI 0x01000000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_PD_DIS_MASK__SI 0x02000000L
#define DC_GPIO_GENERIC_MASK__DC_GPIO_GENERICG_RECV_MASK__SI 0x04000000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICA_Y_MASK__SI 0x00000001L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICB_Y_MASK__SI 0x00000100L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICC_Y_MASK__SI 0x00010000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICD_Y_MASK__SI 0x00100000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICE_Y_MASK__SI 0x00200000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICF_Y_MASK__SI 0x00400000L
#define DC_GPIO_GENERIC_Y__DC_GPIO_GENERICG_Y_MASK__SI 0x00800000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD1_A_MASK__SI 0x00000001L
#define DC_GPIO_HPD_A__DC_GPIO_HPD2_A_MASK__SI 0x00000100L
#define DC_GPIO_HPD_A__DC_GPIO_HPD3_A_MASK__SI 0x00010000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD4_A_MASK__SI 0x01000000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD5_A_MASK__SI 0x04000000L
#define DC_GPIO_HPD_A__DC_GPIO_HPD6_A_MASK__SI 0x10000000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD1_EN_MASK__SI 0x00000001L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD2_EN_MASK__SI 0x00000100L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD3_EN_MASK__SI 0x00010000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD4_EN_MASK__SI 0x01000000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD5_EN_MASK__SI 0x04000000L
#define DC_GPIO_HPD_EN__DC_GPIO_HPD6_EN_MASK__SI 0x10000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_MASK_MASK__SI 0x00000001L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_PD_DIS_MASK__SI 0x00000010L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD1_RECV_MASK__SI 0x00000040L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD2_MASK_MASK__SI 0x00000100L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD3_MASK_MASK__SI 0x00010000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD4_MASK_MASK__SI 0x01000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD5_MASK_MASK__SI 0x04000000L
#define DC_GPIO_HPD_MASK__DC_GPIO_HPD6_MASK_MASK__SI 0x10000000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD1_Y_MASK__SI 0x00000001L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD2_Y_MASK__SI 0x00000100L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD3_Y_MASK__SI 0x00010000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD4_Y_MASK__SI 0x01000000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD5_Y_MASK__SI 0x04000000L
#define DC_GPIO_HPD_Y__DC_GPIO_HPD6_Y_MASK__SI 0x10000000L
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SN_MASK__SI 0x0f000000L
#define DC_GPIO_PAD_STRENGTH_1__SYNC_STRENGTH_SP_MASK__SI 0xf0000000L
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK__SI 0x000f0000L
#define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SP_MASK__SI 0x00f00000L
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SN_MASK__SI 0x0000000fL
#define DC_GPIO_PAD_STRENGTH_2__STRENGTH_SP_MASK__SI 0x000000f0L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_BLON_A_MASK__SI 0x00000001L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_DIGON_A_MASK__SI 0x00000100L
#define DC_GPIO_PWRSEQ_A__DC_GPIO_ENA_BL_A_MASK__SI 0x00010000L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_BLON_EN_MASK__SI 0x00000001L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_DIGON_EN_MASK__SI 0x00000100L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_ENA_BL_EN_MASK__SI 0x00010000L
#define DC_GPIO_PWRSEQ_EN__DC_GPIO_VARY_BL_GENERICA_EN_MASK__SI 0x00000002L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_MASK_MASK__SI 0x00000001L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_PD_DIS_MASK__SI 0x00000010L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_BLON_RECV_MASK__SI 0x00000040L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_MASK_MASK__SI 0x00000100L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_PD_DIS_MASK__SI 0x00001000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_DIGON_RECV_MASK__SI 0x00004000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_MASK_MASK__SI 0x00010000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_PD_DIS_MASK__SI 0x00100000L
#define DC_GPIO_PWRSEQ_MASK__DC_GPIO_ENA_BL_RECV_MASK__SI 0x00400000L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_BLON_Y_MASK__SI 0x00000001L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_DIGON_Y_MASK__SI 0x00000100L
#define DC_GPIO_PWRSEQ_Y__DC_GPIO_ENA_BL_Y_MASK__SI 0x00010000L
#define DC_GPIO_SYNCA_A__DC_GPIO_HSYNCA_A_MASK__SI 0x00000001L
#define DC_GPIO_SYNCA_A__DC_GPIO_VSYNCA_A_MASK__SI 0x00000100L
#define DC_GPIO_SYNCA_EN__DC_GPIO_HSYNCA_EN_MASK__SI 0x00000001L
#define DC_GPIO_SYNCA_EN__DC_GPIO_VSYNCA_EN_MASK__SI 0x00000100L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_MASK_MASK__SI 0x00000001L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_PD_DIS_MASK__SI 0x00000010L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_HSYNCA_RECV_MASK__SI 0x00000040L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_MASK_MASK__SI 0x00000100L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_PD_DIS_MASK__SI 0x00001000L
#define DC_GPIO_SYNCA_MASK__DC_GPIO_VSYNCA_RECV_MASK__SI 0x00004000L
#define DC_GPIO_SYNCA_Y__DC_GPIO_HSYNCA_Y_MASK__SI 0x00000001L
#define DC_GPIO_SYNCA_Y__DC_GPIO_VSYNCA_Y_MASK__SI 0x00000100L
#define DC_GPIO_SYNCB_A__DC_GPIO_HSYNCB_A_MASK__SI 0x00000001L
#define DC_GPIO_SYNCB_A__DC_GPIO_VSYNCB_A_MASK__SI 0x00000100L
#define DC_GPIO_SYNCB_EN__DC_GPIO_HSYNCB_EN_MASK__SI 0x00000001L
#define DC_GPIO_SYNCB_EN__DC_GPIO_VSYNCB_EN_MASK__SI 0x00000100L
#define DC_GPIO_SYNCB_MASK__DC_GPIO_HSYNCB_MASK_MASK__SI 0x00000001L
#define DC_GPIO_SYNCB_MASK__DC_GPIO_HSYNCB_PD_DIS_MASK__SI 0x00000010L
#define DC_GPIO_SYNCB_MASK__DC_GPIO_HSYNCB_RECV_MASK__SI 0x00000040L
#define DC_GPIO_SYNCB_MASK__DC_GPIO_VSYNCB_MASK_MASK__SI 0x00000100L
#define DC_GPIO_SYNCB_MASK__DC_GPIO_VSYNCB_PD_DIS_MASK__SI 0x00001000L
#define DC_GPIO_SYNCB_MASK__DC_GPIO_VSYNCB_RECV_MASK__SI 0x00004000L
#define DC_GPIO_SYNCB_Y__DC_GPIO_HSYNCB_Y_MASK__SI 0x00000001L
#define DC_GPIO_SYNCB_Y__DC_GPIO_VSYNCB_Y_MASK__SI 0x00000100L
#define DC_GPU_TIMER_READ_CNTL__DC_GPU_TIMER_READ_SELECT_MASK__SI 0x00000007L
#define DC_GPU_TIMER_READ__DC_GPU_TIMER_READ_MASK__SI 0xffffffffL
#define DC_GPU_TIMER_START_POSITION__DC_GPU_TIMER_START_POSITION_P_FLIP_MASK__SI 0x00070000L
#define DC_GPU_TIMER_START_POSITION__DC_GPU_TIMER_START_POSITION_V_UPDATE_MASK__SI 0x00000007L
#define DC_HPD1_CONTROL__DC_HPD1_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD1_CONTROL__DC_HPD1_EN_MASK__SI 0x10000000L
#define DC_HPD1_CONTROL__DC_HPD1_RX_INT_TIMER_MASK__SI 0x03ff0000L
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK__SI 0x00000001L
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK__SI 0x00010000L
#define DC_HPD1_INT_CONTROL__DC_HPD1_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD1_INT_STATUS__DC_HPD1_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD1_INT_STATUS__DC_HPD1_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD1_INT_STATUS__DC_HPD1_SENSE_MASK__SI 0x00000002L
#define DC_HPD2_CONTROL__DC_HPD2_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD2_CONTROL__DC_HPD2_EN_MASK__SI 0x10000000L
#define DC_HPD2_CONTROL__DC_HPD2_RX_INT_TIMER_MASK__SI 0x03ff0000L
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_ACK_MASK__SI 0x00000001L
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_EN_MASK__SI 0x00010000L
#define DC_HPD2_INT_CONTROL__DC_HPD2_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD2_INT_CONTROL__DC_HPD2_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD2_INT_STATUS__DC_HPD2_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD2_INT_STATUS__DC_HPD2_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD2_INT_STATUS__DC_HPD2_SENSE_MASK__SI 0x00000002L
#define DC_HPD3_CONTROL__DC_HPD3_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD3_CONTROL__DC_HPD3_EN_MASK__SI 0x10000000L
#define DC_HPD3_CONTROL__DC_HPD3_RX_INT_TIMER_MASK__SI 0x03ff0000L
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_ACK_MASK__SI 0x00000001L
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_EN_MASK__SI 0x00010000L
#define DC_HPD3_INT_CONTROL__DC_HPD3_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD3_INT_CONTROL__DC_HPD3_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD3_INT_STATUS__DC_HPD3_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD3_INT_STATUS__DC_HPD3_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD3_INT_STATUS__DC_HPD3_SENSE_MASK__SI 0x00000002L
#define DC_HPD4_CONTROL__DC_HPD4_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD4_CONTROL__DC_HPD4_EN_MASK__SI 0x10000000L
#define DC_HPD4_CONTROL__DC_HPD4_RX_INT_TIMER_MASK__SI 0x03ff0000L
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_ACK_MASK__SI 0x00000001L
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_EN_MASK__SI 0x00010000L
#define DC_HPD4_INT_CONTROL__DC_HPD4_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD4_INT_CONTROL__DC_HPD4_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD4_INT_STATUS__DC_HPD4_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD4_INT_STATUS__DC_HPD4_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD4_INT_STATUS__DC_HPD4_SENSE_MASK__SI 0x00000002L
#define DC_HPD5_CONTROL__DC_HPD5_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD5_CONTROL__DC_HPD5_EN_MASK__SI 0x10000000L
#define DC_HPD5_CONTROL__DC_HPD5_RX_INT_TIMER_MASK__SI 0x03ff0000L
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_ACK_MASK__SI 0x00000001L
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_EN_MASK__SI 0x00010000L
#define DC_HPD5_INT_CONTROL__DC_HPD5_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD5_INT_CONTROL__DC_HPD5_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD5_INT_STATUS__DC_HPD5_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD5_INT_STATUS__DC_HPD5_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD5_INT_STATUS__DC_HPD5_SENSE_MASK__SI 0x00000002L
#define DC_HPD6_CONTROL__DC_HPD6_CONNECTION_TIMER_MASK__SI 0x00001fffL
#define DC_HPD6_CONTROL__DC_HPD6_EN_MASK__SI 0x10000000L
#define DC_HPD6_CONTROL__DC_HPD6_RX_INT_TIMER_MASK__SI 0x03ff0000L
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_ACK_MASK__SI 0x00000001L
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_EN_MASK__SI 0x00010000L
#define DC_HPD6_INT_CONTROL__DC_HPD6_INT_POLARITY_MASK__SI 0x00000100L
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_ACK_MASK__SI 0x00100000L
#define DC_HPD6_INT_CONTROL__DC_HPD6_RX_INT_EN_MASK__SI 0x01000000L
#define DC_HPD6_INT_STATUS__DC_HPD6_INT_STATUS_MASK__SI 0x00000001L
#define DC_HPD6_INT_STATUS__DC_HPD6_RX_INT_STATUS_MASK__SI 0x00000100L
#define DC_HPD6_INT_STATUS__DC_HPD6_SENSE_MASK__SI 0x00000002L
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_HW_XFER_MASK__SI 0x00000100L
#define DC_I2C_ARBITRATION__DC_I2C_ABORT_SW_XFER_MASK__SI 0x00001000L
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_DONE_USING_I2C_REG_MASK__SI 0x02000000L
#define DC_I2C_ARBITRATION__DC_I2C_DMCU_USE_I2C_REG_REQ_MASK__SI 0x01000000L
#define DC_I2C_ARBITRATION__DC_I2C_NO_QUEUED_SW_GO_MASK__SI 0x00000010L
#define DC_I2C_ARBITRATION__DC_I2C_NO_RESTART_SW_GO_MASK__SI 0x00000020L
#define DC_I2C_ARBITRATION__DC_I2C_REG_RW_CNTL_STATUS_MASK__SI 0x0000000cL
#define DC_I2C_ARBITRATION__DC_I2C_SW_DONE_USING_I2C_REG_MASK__SI 0x00200000L
#define DC_I2C_ARBITRATION__DC_I2C_SW_PRIORITY_MASK__SI 0x00000003L
#define DC_I2C_ARBITRATION__DC_I2C_SW_USE_I2C_REG_REQ_MASK__SI 0x00100000L
#define DC_I2C_CONTROL__DC_I2C_DBG_REF_SEL_MASK__SI 0x80000000L
#define DC_I2C_CONTROL__DC_I2C_DDC_SELECT_MASK__SI 0x00000700L
#define DC_I2C_CONTROL__DC_I2C_GO_MASK__SI 0x00000001L
#define DC_I2C_CONTROL__DC_I2C_SDVO_ADDR_SEL_MASK__SI 0x00000040L
#define DC_I2C_CONTROL__DC_I2C_SDVO_EN_MASK__SI 0x00000010L
#define DC_I2C_CONTROL__DC_I2C_SEND_RESET_MASK__SI 0x00000004L
#define DC_I2C_CONTROL__DC_I2C_SOFT_RESET_MASK__SI 0x00000002L
#define DC_I2C_CONTROL__DC_I2C_SW_STATUS_RESET_MASK__SI 0x00000008L
#define DC_I2C_CONTROL__DC_I2C_TRANSACTION_COUNT_MASK__SI 0x00300000L
#define DC_I2C_DATA__DC_I2C_DATA_MASK__SI 0x0000ff00L
#define DC_I2C_DATA__DC_I2C_DATA_RW_MASK__SI 0x00000001L
#define DC_I2C_DATA__DC_I2C_INDEX_MASK__SI 0x00ff0000L
#define DC_I2C_DATA__DC_I2C_INDEX_WRITE_MASK__SI 0x80000000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_DONE_MASK__SI 0x00000008L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_REQ_MASK__SI 0x00010000L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_DDC1_HW_STATUS__DC_I2C_DDC1_HW_URG_MASK__SI 0x00020000L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_INTRA_TRANSACTION_DELAY_MASK__SI 0x00ff0000L
#define DC_I2C_DDC1_SETUP__DC_I2C_DDC1_TIME_LIMIT_MASK__SI 0xff000000L
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_PRESCALE_MASK__SI 0xffff0000L
#define DC_I2C_DDC1_SPEED__DC_I2C_DDC1_THRESHOLD_MASK__SI 0x00000003L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_DONE_MASK__SI 0x00000008L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_REQ_MASK__SI 0x00010000L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_DDC2_HW_STATUS__DC_I2C_DDC2_HW_URG_MASK__SI 0x00020000L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_INTRA_TRANSACTION_DELAY_MASK__SI 0x00ff0000L
#define DC_I2C_DDC2_SETUP__DC_I2C_DDC2_TIME_LIMIT_MASK__SI 0xff000000L
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_PRESCALE_MASK__SI 0xffff0000L
#define DC_I2C_DDC2_SPEED__DC_I2C_DDC2_THRESHOLD_MASK__SI 0x00000003L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_DONE_MASK__SI 0x00000008L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_REQ_MASK__SI 0x00010000L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_DDC3_HW_STATUS__DC_I2C_DDC3_HW_URG_MASK__SI 0x00020000L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_INTRA_TRANSACTION_DELAY_MASK__SI 0x00ff0000L
#define DC_I2C_DDC3_SETUP__DC_I2C_DDC3_TIME_LIMIT_MASK__SI 0xff000000L
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_PRESCALE_MASK__SI 0xffff0000L
#define DC_I2C_DDC3_SPEED__DC_I2C_DDC3_THRESHOLD_MASK__SI 0x00000003L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_DONE_MASK__SI 0x00000008L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_REQ_MASK__SI 0x00010000L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_DDC4_HW_STATUS__DC_I2C_DDC4_HW_URG_MASK__SI 0x00020000L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_INTRA_TRANSACTION_DELAY_MASK__SI 0x00ff0000L
#define DC_I2C_DDC4_SETUP__DC_I2C_DDC4_TIME_LIMIT_MASK__SI 0xff000000L
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_PRESCALE_MASK__SI 0xffff0000L
#define DC_I2C_DDC4_SPEED__DC_I2C_DDC4_THRESHOLD_MASK__SI 0x00000003L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_DONE_MASK__SI 0x00000008L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_REQ_MASK__SI 0x00010000L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_DDC5_HW_STATUS__DC_I2C_DDC5_HW_URG_MASK__SI 0x00020000L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_INTRA_TRANSACTION_DELAY_MASK__SI 0x00ff0000L
#define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_TIME_LIMIT_MASK__SI 0xff000000L
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_PRESCALE_MASK__SI 0xffff0000L
#define DC_I2C_DDC5_SPEED__DC_I2C_DDC5_THRESHOLD_MASK__SI 0x00000003L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_DONE_MASK__SI 0x00000008L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_REQ_MASK__SI 0x00010000L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_DDC6_HW_STATUS__DC_I2C_DDC6_HW_URG_MASK__SI 0x00020000L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_INTRA_TRANSACTION_DELAY_MASK__SI 0x00ff0000L
#define DC_I2C_DDC6_SETUP__DC_I2C_DDC6_TIME_LIMIT_MASK__SI 0xff000000L
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_PRESCALE_MASK__SI 0xffff0000L
#define DC_I2C_DDC6_SPEED__DC_I2C_DDC6_THRESHOLD_MASK__SI 0x00000003L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_ACK_MASK__SI 0x00000020L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_INT_MASK__SI 0x00000010L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC1_HW_DONE_MASK_MASK__SI 0x00000040L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_ACK_MASK__SI 0x00000200L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_INT_MASK__SI 0x00000100L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC2_HW_DONE_MASK_MASK__SI 0x00000400L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_ACK_MASK__SI 0x00002000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_INT_MASK__SI 0x00001000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC3_HW_DONE_MASK_MASK__SI 0x00004000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_ACK_MASK__SI 0x00020000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_INT_MASK__SI 0x00010000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC4_HW_DONE_MASK_MASK__SI 0x00040000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_ACK_MASK__SI 0x00200000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_INT_MASK__SI 0x00100000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC5_HW_DONE_MASK_MASK__SI 0x00400000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_ACK_MASK__SI 0x02000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_INT_MASK__SI 0x01000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_DDC6_HW_DONE_MASK_MASK__SI 0x04000000L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_ACK_MASK__SI 0x00000002L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_INT_MASK__SI 0x00000001L
#define DC_I2C_INTERRUPT_CONTROL__DC_I2C_SW_DONE_MASK_MASK__SI 0x00000004L
#define DC_I2C_SW_STATUS__DC_I2C_SW_ABORTED_MASK__SI 0x00000010L
#define DC_I2C_SW_STATUS__DC_I2C_SW_BUFFER_OVERFLOW_MASK__SI 0x00000080L
#define DC_I2C_SW_STATUS__DC_I2C_SW_DONE_MASK__SI 0x00000004L
#define DC_I2C_SW_STATUS__DC_I2C_SW_INTERRUPTED_MASK__SI 0x00000040L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK0_MASK__SI 0x00001000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK1_MASK__SI 0x00002000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK2_MASK__SI 0x00004000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_NACK3_MASK__SI 0x00008000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_REQ_MASK__SI 0x00040000L
#define DC_I2C_SW_STATUS__DC_I2C_SW_SDVO_NACK_MASK__SI 0x00000400L
#define DC_I2C_SW_STATUS__DC_I2C_SW_STATUS_MASK__SI 0x00000003L
#define DC_I2C_SW_STATUS__DC_I2C_SW_STOPPED_ON_NACK_MASK__SI 0x00000100L
#define DC_I2C_SW_STATUS__DC_I2C_SW_TIMEOUT_MASK__SI 0x00000020L
#define DC_I2C_TRANSACTION0__DC_I2C_COUNT0_MASK__SI 0x00ff0000L
#define DC_I2C_TRANSACTION0__DC_I2C_RW0_MASK__SI 0x00000001L
#define DC_I2C_TRANSACTION0__DC_I2C_START0_MASK__SI 0x00001000L
#define DC_I2C_TRANSACTION0__DC_I2C_STOP0_MASK__SI 0x00002000L
#define DC_I2C_TRANSACTION0__DC_I2C_STOP_ON_NACK0_MASK__SI 0x00000100L
#define DC_I2C_TRANSACTION1__DC_I2C_COUNT1_MASK__SI 0x00ff0000L
#define DC_I2C_TRANSACTION1__DC_I2C_RW1_MASK__SI 0x00000001L
#define DC_I2C_TRANSACTION1__DC_I2C_START1_MASK__SI 0x00001000L
#define DC_I2C_TRANSACTION1__DC_I2C_STOP1_MASK__SI 0x00002000L
#define DC_I2C_TRANSACTION1__DC_I2C_STOP_ON_NACK1_MASK__SI 0x00000100L
#define DC_I2C_TRANSACTION2__DC_I2C_COUNT2_MASK__SI 0x00ff0000L
#define DC_I2C_TRANSACTION2__DC_I2C_RW2_MASK__SI 0x00000001L
#define DC_I2C_TRANSACTION2__DC_I2C_START2_MASK__SI 0x00001000L
#define DC_I2C_TRANSACTION2__DC_I2C_STOP2_MASK__SI 0x00002000L
#define DC_I2C_TRANSACTION2__DC_I2C_STOP_ON_NACK2_MASK__SI 0x00000100L
#define DC_I2C_TRANSACTION3__DC_I2C_COUNT3_MASK__SI 0x00ff0000L
#define DC_I2C_TRANSACTION3__DC_I2C_RW3_MASK__SI 0x00000001L
#define DC_I2C_TRANSACTION3__DC_I2C_START3_MASK__SI 0x00001000L
#define DC_I2C_TRANSACTION3__DC_I2C_STOP3_MASK__SI 0x00002000L
#define DC_I2C_TRANSACTION3__DC_I2C_STOP_ON_NACK3_MASK__SI 0x00000100L
#define DC_LB_BLACK_KEYER_B__DC_LB_BLACK_KEYER_B_MASK__SI 0x0000ffc0L
#define DC_LB_BLACK_KEYER_G__DC_LB_BLACK_KEYER_G_MASK__SI 0x0000ffc0L
#define DC_LB_BLACK_KEYER_R__DC_LB_BLACK_KEYER_R_MASK__SI 0x0000ffc0L
#define DC_LB_MEMORY_SPLIT__DC_LB_DISP1_END_ADR_MASK__SI 0x00007ff0L
#define DC_LB_MEMORY_SPLIT__DC_LB_MEMORY_SPLIT_MASK__SI 0x00000003L
#define DC_LB_MEMORY_SPLIT__DC_LB_MEMORY_SPLIT_MODE_MASK__SI 0x00000004L
#define DC_LB_MEMORY_SPLIT__DC_LB_SIZE_3840_MASK__SI 0x10000000L
#define DC_LB_MEMORY_SPLIT__LB_NUM_PARTITIONS_MASK__SI 0x000f0000L
#define DC_LB_MEM_SIZE__DC_LB_MEM_SIZE_MASK__SI 0x000007ffL
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_BLUE_MASK__SI 0x000003ffL
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_GREEN_MASK__SI 0x000ffc00L
#define DC_LUT_30_COLOR__DC_LUT_COLOR_10_RED_MASK__SI 0x3ff00000L
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_DONE_MASK__SI 0x00000002L
#define DC_LUT_AUTOFILL__DC_LUT_AUTOFILL_MASK__SI 0x00000001L
#define DC_LUT_BLACK_OFFSET_BLUE__DC_LUT_BLACK_OFFSET_BLUE_MASK__SI 0x0000ffffL
#define DC_LUT_BLACK_OFFSET_GREEN__DC_LUT_BLACK_OFFSET_GREEN_MASK__SI 0x0000ffffL
#define DC_LUT_BLACK_OFFSET_RED__DC_LUT_BLACK_OFFSET_RED_MASK__SI 0x0000ffffL
#define DC_LUT_CONTROL__DC_LUT_DATA_B_FLOAT_POINT_EN_MASK__SI 0x00000020L
#define DC_LUT_CONTROL__DC_LUT_DATA_B_SIGNED_EN_MASK__SI 0x00000010L
#define DC_LUT_CONTROL__DC_LUT_DATA_G_FLOAT_POINT_EN_MASK__SI 0x00002000L
#define DC_LUT_CONTROL__DC_LUT_DATA_G_SIGNED_EN_MASK__SI 0x00001000L
#define DC_LUT_CONTROL__DC_LUT_DATA_R_FLOAT_POINT_EN_MASK__SI 0x00200000L
#define DC_LUT_CONTROL__DC_LUT_DATA_R_SIGNED_EN_MASK__SI 0x00100000L
#define DC_LUT_CONTROL__DC_LUT_INC_B_MASK__SI 0x0000000fL
#define DC_LUT_CONTROL__DC_LUT_INC_G_MASK__SI 0x00000f00L
#define DC_LUT_CONTROL__DC_LUT_INC_R_MASK__SI 0x000f0000L
#define DC_LUT_PWL_DATA__DC_LUT_BASE_MASK__SI 0x0000ffffL
#define DC_LUT_PWL_DATA__DC_LUT_DELTA_MASK__SI 0xffff0000L
#define DC_LUT_RW_INDEX__DC_LUT_RW_INDEX_MASK__SI 0x000000ffL
#define DC_LUT_RW_MODE__DC_LUT_RW_MODE_MASK__SI 0x00000001L
#define DC_LUT_SEQ_COLOR__DC_LUT_SEQ_COLOR_MASK__SI 0x0000ffffL
#define DC_LUT_WHITE_OFFSET_BLUE__DC_LUT_WHITE_OFFSET_BLUE_MASK__SI 0x0000ffffL
#define DC_LUT_WHITE_OFFSET_GREEN__DC_LUT_WHITE_OFFSET_GREEN_MASK__SI 0x0000ffffL
#define DC_LUT_WHITE_OFFSET_RED__DC_LUT_WHITE_OFFSET_RED_MASK__SI 0x0000ffffL
#define DC_LUT_WRITE_EN_MASK__DC_LUT_WRITE_EN_MASK_MASK__SI 0x00000007L
#define DC_MVP_LB_CONTROL__DC_MVP_DFQ_EN_MASK__SI 0x00040000L
#define DC_MVP_LB_CONTROL__DC_MVP_SPARE_FLOPS_MASK__SI 0x80000000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_IN_CAP_MASK__SI 0x10000000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ONE_MASK__SI 0x00001000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_FORCE_ZERO_MASK__SI 0x00010000L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_OUT_SEL_MASK__SI 0x00000100L
#define DC_MVP_LB_CONTROL__DC_MVP_SWAP_LOCK_STATUS_MASK__SI 0x00100000L
#define DC_MVP_LB_CONTROL__MVP_SWAP_LOCK_IN_MODE_MASK__SI 0x00000003L
#define DC_PAD_EXTERN_SIG__DC_PAD_EXTERN_SIG_SEL_MASK__SI 0x0000000fL
#define DC_PAD_EXTERN_SIG__MVP_PIXEL_SRC_STATUS_MASK__SI 0x00000030L
#define DC_PERFMON_CNTL__PERFMON_RPT_COUNT_MASK__SI 0x0fffff00L
#define DC_PERFMON_CNTL__PERFMON_RUN_ENABLE_SEL_MASK__SI 0x000000f0L
#define DC_PERFMON_CNTL__PERFMON_STATE_MASK__SI 0x00000003L
#define DC_PINSTRAPS__DC_PINSTRAPS_AUDIO_MASK__SI 0x0000c000L
#define DC_PINSTRAPS__DC_PINSTRAPS_CCBYPASS_MASK__SI 0x00010000L
#define DC_PINSTRAPS__DC_PINSTRAPS_SMS_EN_HARD_MASK__SI 0x00002000L
#define DC_PINSTRAPS__DC_PINSTRAPS_SMS_EN_SOFT_MASK__SI 0x00001000L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_64BAR_EN_A_MASK__SI 0x00000004L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_AUDIO_EN_MASK__SI 0x00000010L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_CLK_PM_EN_MASK__SI 0x00000100L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_ECN1P1_DIS_MASK__SI 0x00000002L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_ERR_REPORTING_DIS_MASK__SI 0x00000080L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_IO_BAR_DIS_MASK__SI 0x00000001L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_MSI_DIS_MASK__SI 0x00000040L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_NONLEGACY_DEVICE_TYPE_EN_MASK__SI 0x00000008L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_REG_AP_SIZE_1_MASK__SI 0x00000020L
#define DC_PINSTRAPS__DC_PINSTRAPS_STRAP_BIF_VGA_DIS_MASK__SI 0x00000200L
#define DC_PINSTRAPS__DC_PINSTRAPS_VIP_DEVICE_MASK__SI 0x00000800L
#define DC_PINSTRAPS__DC_PINSTRAPS_VIP_DEVICE_STRAP_DIS_MASK__SI 0x00000400L
#define DC_REF_CLK_CNTL__HSYNCA_OUTPUT_SEL_MASK__SI 0x00000003L
#define DC_REF_CLK_CNTL__HSYNCB_OUTPUT_SEL_MASK__SI 0x00000300L
#define DC_SCLK_PERFCOUNTER0_HI__DC_SCLK_PERFCOUNTER0_HI_MASK__SI 0x0000ffffL
#define DC_SCLK_PERFCOUNTER0_LOW__DC_SCLK_PERFCOUNTER0_LOW_MASK__SI 0xffffffffL
#define DC_SCLK_PERFCOUNTER0_SELECT__DC_SCLK_PERFCOUNTER0_MODE_MASK__SI 0x00030000L
#define DC_SCLK_PERFCOUNTER0_SELECT__DC_SCLK_PERFCOUNTER0_SELECT_MASK__SI 0x000001ffL
#define DC_SCLK_PERFCOUNTER1_HI__DC_SCLK_PERFCOUNTER1_HI_MASK__SI 0x0000ffffL
#define DC_SCLK_PERFCOUNTER1_LOW__DC_SCLK_PERFCOUNTER1_LOW_MASK__SI 0xffffffffL
#define DC_SCLK_PERFCOUNTER1_SELECT__DC_SCLK_PERFCOUNTER1_MODE_MASK__SI 0x00030000L
#define DC_SCLK_PERFCOUNTER1_SELECT__DC_SCLK_PERFCOUNTER1_SELECT_MASK__SI 0x000001ffL
#define DC_STUTTER_CNTL__ALLOW_DISABLE_LB_REQ_IN_STUTTER_MASK__SI 0x00004000L
#define DC_STUTTER_CNTL__DC_ALLOW_NB_PSTATES_FORCE_ONE_MASK__SI 0x02000000L
#define DC_STUTTER_CNTL__DC_MCLK_CHG_ALWAYS_ON_A_MASK__SI 0x00000080L
#define DC_STUTTER_CNTL__DC_MCLK_CHG_ALWAYS_ON_B_MASK__SI 0x00000100L
#define DC_STUTTER_CNTL__DC_MCLK_CHG_ENABLE_A_MASK__SI 0x00000020L
#define DC_STUTTER_CNTL__DC_MCLK_CHG_ENABLE_B_MASK__SI 0x00000040L
#define DC_STUTTER_CNTL__DC_STUTTER_ALWAYS_ON_A_MASK__SI 0x00000004L
#define DC_STUTTER_CNTL__DC_STUTTER_ALWAYS_ON_B_MASK__SI 0x00000008L
#define DC_STUTTER_CNTL__DC_STUTTER_ENABLE_A_MASK__SI 0x00000001L
#define DC_STUTTER_CNTL__DC_STUTTER_ENABLE_B_MASK__SI 0x00000002L
#define DC_STUTTER_CNTL__DC_STUTTER_HTIU_FORCE_ONE_MASK__SI 0x00000010L
#define DC_STUTTER_CNTL__DISABLE_WM_HIGH_IN_VNONACTIVE_MASK__SI 0x00001000L
#define DC_STUTTER_CNTL__DISP_URGENT_WHEN_NOT_ALLOW_STOP_MASK__SI 0x00200000L
#define DC_STUTTER_CNTL__ENABLE_2LINE_IN_COMPRESS_MODE_MASK__SI 0x01000000L
#define DC_STUTTER_CNTL__ENABLE_4LINE_UNCOMPRESS_MODE_MASK__SI 0x00800000L
#define DC_STUTTER_CNTL__IGNORE_CURSOR_MASK__SI 0x00040000L
#define DC_STUTTER_CNTL__IGNORE_ICON_MASK__SI 0x00008000L
#define DC_STUTTER_CNTL__INCLUDE_AZALIA_IN_STUTTER_MASK__SI 0x00000800L
#define DC_STUTTER_CNTL__NO_ALLOW_STOP_IN_START_LINE_MASK__SI 0x00100000L
#define DC_STUTTER_CNTL__STUTTER_FID_IN_COMPRESS_MODE_MASK__SI 0x00400000L
#define DC_STUTTER_CNTL__STUTTER_ON_MODE_MASK__SI 0x00000200L
#define DC_STUTTER_CNTL__USE_CPU_IDLE_IN_STUTTER_MASK__SI 0x00000400L
#define DC_STUTTER_STATUS__DC_CG_DISP1_VBI_MASK__SI 0x00001000L
#define DC_STUTTER_STATUS__DC_CG_DISP2_VBI_MASK__SI 0x00002000L
#define DC_STUTTER_STATUS__DC_CG_WM_HIGH_OCCURRED_ACK_MASK__SI 0x00000100L
#define DC_STUTTER_STATUS__DC_CG_WM_HIGH_OCCURRED_MASK__SI 0x00000010L
#define DC_STUTTER_STATUS__DC_CG_WM_HIGH_PERF_CNT_ACK_MASK__SI 0x00010000L
#define DC_STUTTER_STATUS__DC_CG_WM_HIGH_STATUS_MASK__SI 0x00000001L
#define DC_STUTTER_STATUS__DC_CG_WM_MCHANGE_OCCURRED_ACK_MASK__SI 0x00000200L
#define DC_STUTTER_STATUS__DC_CG_WM_MCHANGE_OCCURRED_MASK__SI 0x00000020L
#define DC_STUTTER_STATUS__DC_CG_WM_MCHANGE_STATUS_MASK__SI 0x00000002L
#define DC_STUTTER_STATUS__DC_STUTTER_MODE_EXTRA_PORTS_MASK__SI 0xff000000L
#define DC_TEST_DEBUG_DATA__DC_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DC_TEST_DEBUG_INDEX__DC_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DC_TEST_DEBUG_VIP_CNTL__DC_TEST_DEBUG_VIP_BLOCK_SEL_MASK__SI 0x00003f00L
#define DC_TEST_DEBUG_VIP_CNTL__DC_TEST_DEBUG_VIP_GROUP_SEL_MASK__SI 0x003f0000L
#define DC_TEST_DEBUG_VIP_CNTL__DC_TEST_DEBUG_VIP_LEGACY_TEST_EN_MASK__SI 0x00000002L
#define DDIA_DEBUG1__DOUT_DDIA_PIXCLK_MASK__SI 0x00000001L
#define DDIA_DEBUG1__DOUT_DDIA_RAND_BLANKb_IN_MASK__SI 0x00080000L
#define DDIA_DEBUG1__DOUT_DDIA_RAND_CAP_START_IN_MASK__SI 0x00000002L
#define DDIA_DEBUG1__DOUT_DDIA_RAND_COLOR_IN_MASK__SI 0x00000ffcL
#define DDIA_DEBUG1__DOUT_DDIA_RAND_COLOR_OUT_MASK__SI 0xffc00000L
#define DDIA_DEBUG1__DOUT_DDIA_RAND_HSYNC_IN_MASK__SI 0x00100000L
#define DDIA_DEBUG1__DOUT_DDIA_RAND_RANDOM_NUMBER_MASK__SI 0x0000f000L
#define DDIA_DEBUG1__DOUT_DDIA_RAND_VSYNC_IN_MASK__SI 0x00200000L
#define DDIA_DEBUG1__DOUT_DDIA_TRUNC_SIZE_MASK__SI 0x00030000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_BLANKb_IN_MASK__SI 0x00080000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_CAP_START_IN_MASK__SI 0x00000002L
#define DDIA_DEBUG2__DOUT_DDIA_FM_COLOR_IN_MASK__SI 0x00000ffcL
#define DDIA_DEBUG2__DOUT_DDIA_FM_COLOR_OUT_MASK__SI 0xffc00000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_GL10_ON_MASK__SI 0x00004000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_GL4_ON_MASK__SI 0x00001000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_GL7_ON_MASK__SI 0x00002000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_HSYNC_IN_MASK__SI 0x00100000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_LINE_ACTIVE_MASK__SI 0x00008000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_LINE_END_MASK__SI 0x00010000L
#define DDIA_DEBUG2__DOUT_DDIA_FM_VSYNC_IN_MASK__SI 0x00200000L
#define DDIA_DEBUG2__DOUT_DDIA_PIXCLK_MASK__SI 0x00000001L
#define DDIA_DEBUG2__DOUT_DDIA_RAND_SIZE_MASK__SI 0x00060000L
#define DDIA_DEBUG3__DOUT_DDIA_422_BLANKb_IN_MASK__SI 0x00000002L
#define DDIA_DEBUG3__DOUT_DDIA_422_COLOR_IN_MASK__SI 0x00000ffcL
#define DDIA_DEBUG3__DOUT_DDIA_422_COLOR_OUT_MASK__SI 0x007fe000L
#define DDIA_DEBUG3__DOUT_DDIA_422_PHASE_MASK__SI 0x00001000L
#define DDIA_DEBUG3__DOUT_DDIA_CAP_START_TO_HDCP_MASK__SI 0x00800000L
#define DDIA_DEBUG3__DOUT_DDIA_DATA_TO_HDCP_MASK__SI 0xff000000L
#define DDIA_DEBUG3__DOUT_DDIA_PIXCLK_MASK__SI 0x00000001L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_COLOR_DE_MASK__SI 0x00400000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_COLOR_IN_MASK__SI 0x00000ff0L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_COLOR_OUT_MASK__SI 0x003fc000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_CTL0_OUT_MASK__SI 0x02000000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_CTL1_OUT_MASK__SI 0x04000000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_CTL2_OUT_MASK__SI 0x08000000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_CTL3_OUT_MASK__SI 0x10000000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_DE_IN_MASK__SI 0x00000008L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_HSYNC_IN_MASK__SI 0x00000002L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_HSYNC_OUT_MASK__SI 0x00800000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_PLCTL0_IN_MASK__SI 0x00002000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_PLDEVS_OUT_MASK__SI 0x20000000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_STEREOSYNC_IN_MASK__SI 0x00001000L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_VSYNC_IN_MASK__SI 0x00000004L
#define DDIA_DEBUG4__DOUT_DDIA_DATACP_VSYNC_OUT_MASK__SI 0x01000000L
#define DDIA_DEBUG4__DOUT_DDIA_PIXCLK_MASK__SI 0x00000001L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_CHAR_A_IN_MASK__SI 0x00000002L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_CHAR_B_IN_MASK__SI 0x00000004L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_COLOR_DCB_MASK__SI 0x001ff000L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_COLOR_DE_IN_MASK__SI 0x00000008L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_COLOR_IN_MASK__SI 0x00000ff0L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_COLOR_TX_MASK__SI 0xffc00000L
#define DDIA_DEBUG5__DOUT_DDIA_ENCODER_DE_TX_MASK__SI 0x00200000L
#define DDIA_DEBUG5__DOUT_DDIA_PIXCLK_MASK__SI 0x00000001L
#define DDIA_DEBUG6__DOUT_DDIA_PIXCLK_MASK__SI 0x00000001L
#define DDIA_DEBUG6__DOUT_DDIA_TX_COLOR_DE_IN_MASK__SI 0x00000002L
#define DDIA_DEBUG6__DOUT_DDIA_TX_COLOR_IN_MASK__SI 0x00000ffcL
#define DDIA_DEBUG6__DOUT_DDIA_TX_CTL0_IN_MASK__SI 0x00001000L
#define DDIA_DEBUG6__DOUT_DDIA_TX_CTL1_IN_MASK__SI 0x00002000L
#define DDIA_DEBUG6__DOUT_DDIA_TX_CTL2_IN_MASK__SI 0x00004000L
#define DDIA_DEBUG6__DOUT_DDIA_TX_CTL3_IN_MASK__SI 0x00008000L
#define DDIA_DEBUG6__DOUT_DDIA_TX_HSYNC_IN_MASK__SI 0x00100000L
#define DDIA_DEBUG6__DOUT_DDIA_TX_PLPIXA_OUT_MASK__SI 0xffc00000L
#define DDIA_DEBUG6__DOUT_DDIA_TX_VSYNC_IN_MASK__SI 0x00200000L
#define DEBUG_DATA__DEBUG_DATA_MASK 0xffffffffL
#define DEBUG_DRM_MASK_0__DRM_RTN_MASK0_MASK__SI 0xffffffffL
#define DEBUG_DRM_MASK_1__DRM_RTN_MASK1_MASK__SI 0xffffffffL
#define DEBUG_DRM_MASK_2__DRM_RTN_MASK2_MASK__SI 0xffffffffL
#define DEBUG_DRM_MASK_3__DRM_RTN_MASK3_MASK__SI 0xffffffffL
#define DEBUG_ENCRYP_COEF_0__ENCRYP_COEF0_MASK__SI 0xffffffffL
#define DEBUG_ENCRYP_COEF_1__ENCRYP_COEF1_MASK__SI 0xffffffffL
#define DEBUG_ENCRYP_COEF_2__ENCRYP_COEF2_MASK__SI 0xffffffffL
#define DEBUG_ENCRYP_COEF_3__ENCRYP_COEF3_MASK__SI 0xffffffffL
#define DEBUG_INDEX__DEBUG_INDEX_MASK 0x0003ffffL
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHGTOG_MASK__SI 0x00020000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_CHG_DONE_MASK__SI 0x00010000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_DONETOG_MASK__SI 0x00040000L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_RDIVIDER_MASK__SI 0x00007f00L
#define DENTIST_DISPCLK_CNTL__DENTIST_DISPCLK_WDIVIDER_MASK__SI 0x0000007fL
#define DESKTOP_HEIGHT__DESKTOP_HEIGHT_MASK__SI 0x00003fffL
#define DEVICE_CAP2__ARI_FORWARDING_SUPPORTED_MASK__CI__VI 0x00000020L
#define DEVICE_CAP2__CPL_TIMEOUT_DIS_SUPPORTED_MASK__CI__VI 0x00000010L
#define DEVICE_CAP2__CPL_TIMEOUT_DIS_SUP_MASK__SI 0x00000010L
#define DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUPPORTED_MASK__CI__VI 0x0000000fL
#define DEVICE_CAP2__CPL_TIMEOUT_RANGE_SUP_MASK__SI 0x0000000fL
#define DEVICE_CAP2__END_END_TLP_PREFIX_SUPPORTED_MASK__CI__VI 0x00200000L
#define DEVICE_CAP2__EXTENDED_FMT_FIELD_SUPPORTED_MASK__CI__VI 0x00100000L
#define DEVICE_CAP2__MAX_END_END_TLP_PREFIXES_MASK__CI__VI 0x00c00000L
#define DEVICE_CAP__CAPTURED_SLOT_POWER_LIMIT_MASK 0x03fc0000L
#define DEVICE_CAP__CAPTURED_SLOT_POWER_SCALE_MASK 0x0c000000L
#define DEVICE_CAP__EXTENDED_TAG_MASK 0x00000020L
#define DEVICE_CAP__FLR_CAPABLE_MASK 0x10000000L
#define DEVICE_CAP__L0S_ACCEPTABLE_LATENCY_MASK 0x000001c0L
#define DEVICE_CAP__L1_ACCEPTABLE_LATENCY_MASK 0x00000e00L
#define DEVICE_CAP__MAX_PAYLOAD_SUPPORT_MASK 0x00000007L
#define DEVICE_CAP__PHANTOM_FUNC_MASK 0x00000018L
#define DEVICE_CAP__ROLE_BASED_ERR_REPORTING_MASK 0x00008000L
#define DEVICE_CNTL2__ARI_FORWARDING_EN_MASK__CI__VI 0x00000020L
#define DEVICE_CNTL2__CPL_TIMEOUT_DIS_MASK 0x00000010L
#define DEVICE_CNTL2__CPL_TIMEOUT_VALUE_MASK 0x0000000fL
#define DEVICE_CNTL2__END_END_TLP_PREFIX_BLOCKING_MASK__CI__VI 0x00008000L
#define DEVICE_CNTL__AUX_POWER_PM_EN_MASK 0x00000400L
#define DEVICE_CNTL__BRIDGE_CFG_RETRY_EN_MASK__SI 0x00008000L
#define DEVICE_CNTL__CORR_ERR_EN_MASK 0x00000001L
#define DEVICE_CNTL__EXTENDED_TAG_EN_MASK 0x00000100L
#define DEVICE_CNTL__FATAL_ERR_EN_MASK 0x00000004L
#define DEVICE_CNTL__INITIATE_FLR_MASK__CI__VI 0x00008000L
#define DEVICE_CNTL__MAX_PAYLOAD_SIZE_MASK 0x000000e0L
#define DEVICE_CNTL__MAX_READ_REQUEST_SIZE_MASK__CI__VI 0x00007000L
#define DEVICE_CNTL__MAX_REQUEST_SIZE_MASK__SI 0x00007000L
#define DEVICE_CNTL__NON_FATAL_ERR_EN_MASK 0x00000002L
#define DEVICE_CNTL__NO_SNOOP_EN_MASK 0x00000800L
#define DEVICE_CNTL__PHANTOM_FUNC_EN_MASK 0x00000200L
#define DEVICE_CNTL__RELAXED_ORD_EN_MASK 0x00000010L
#define DEVICE_CNTL__USR_REPORT_EN_MASK 0x00000008L
#define DEVICE_ID__DEVICE_ID_MASK 0x0000ffffL
#define DEVICE_STATUS2__RESERVED_MASK 0x0000ffffL
#define DEVICE_STATUS__AUX_PWR_MASK 0x00000010L
#define DEVICE_STATUS__CORR_ERR_MASK 0x00000001L
#define DEVICE_STATUS__FATAL_ERR_MASK 0x00000004L
#define DEVICE_STATUS__NON_FATAL_ERR_MASK 0x00000002L
#define DEVICE_STATUS__TRANSACTIONS_PEND_MASK 0x00000020L
#define DEVICE_STATUS__USR_DETECTED_MASK 0x00000008L
#define DFT_CLK_STOP_COUNTER_LSB__DELAY_MASK__CI__VI 0xffffffffL
#define DFT_CLK_STOP_COUNTER_MSB__DELAY_MASK__CI__VI 0x0fffffffL
#define DFT_CLK_STOP_COUNTER_MSB__ENABLE_MASK__CI__VI 0x10000000L
#define DFT_CLK_STOP_COUNTER_MSB__LOAD_MASK__CI__VI 0x20000000L
#define DFT_CLK_STOP_COUNTER_MSB__MISC_MASK__CI__VI 0xc0000000L
#define DFT_CLK_STOP__MAGIC_CODE_MASK__CI__VI 0xffffffffL
#define DH_TEST__DH_TEST_MASK 0x00000001L
#define DIDT_DB_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK__CI__VI 0x00000001L
#define DIDT_DB_CTRL0__DIDT_CTRL_RST_MASK__CI__VI 0x00000010L
#define DIDT_DB_CTRL0__PHASE_OFFSET_MASK__CI__VI 0x0000000cL
#define DIDT_DB_CTRL0__USE_REF_CLOCK_MASK__CI__VI 0x00000002L
#define DIDT_DB_CTRL1__MAX_POWER_MASK__CI__VI 0xffff0000L
#define DIDT_DB_CTRL1__MIN_POWER_MASK__CI__VI 0x0000ffffL
#define DIDT_DB_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_DB_CTRL2__MAX_POWER_DELTA_MASK__CI__VI 0x00003fffL
#define DIDT_DB_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_DB_WEIGHT0_3__WEIGHT0_MASK__CI__VI 0x000000ffL
#define DIDT_DB_WEIGHT0_3__WEIGHT1_MASK__CI__VI 0x0000ff00L
#define DIDT_DB_WEIGHT0_3__WEIGHT2_MASK__CI__VI 0x00ff0000L
#define DIDT_DB_WEIGHT0_3__WEIGHT3_MASK__CI__VI 0xff000000L
#define DIDT_DB_WEIGHT4_7__WEIGHT4_MASK__CI__VI 0x000000ffL
#define DIDT_DB_WEIGHT4_7__WEIGHT5_MASK__CI__VI 0x0000ff00L
#define DIDT_DB_WEIGHT4_7__WEIGHT6_MASK__CI__VI 0x00ff0000L
#define DIDT_DB_WEIGHT4_7__WEIGHT7_MASK__CI__VI 0xff000000L
#define DIDT_DB_WEIGHT8_11__WEIGHT10_MASK__CI__VI 0x00ff0000L
#define DIDT_DB_WEIGHT8_11__WEIGHT11_MASK__CI__VI 0xff000000L
#define DIDT_DB_WEIGHT8_11__WEIGHT8_MASK__CI__VI 0x000000ffL
#define DIDT_DB_WEIGHT8_11__WEIGHT9_MASK__CI__VI 0x0000ff00L
#define DIDT_IND_DATA__DIDT_IND_DATA_MASK__CI__VI 0xffffffffL
#define DIDT_IND_INDEX__DIDT_IND_INDEX_MASK__CI__VI 0xffffffffL
#define DIDT_SQ_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK__CI__VI 0x00000001L
#define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK__CI__VI 0x00000010L
#define DIDT_SQ_CTRL0__PHASE_OFFSET_MASK__CI__VI 0x0000000cL
#define DIDT_SQ_CTRL0__USE_REF_CLOCK_MASK__CI__VI 0x00000002L
#define DIDT_SQ_CTRL1__MAX_POWER_MASK__CI__VI 0xffff0000L
#define DIDT_SQ_CTRL1__MIN_POWER_MASK__CI__VI 0x0000ffffL
#define DIDT_SQ_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_SQ_CTRL2__MAX_POWER_DELTA_MASK__CI__VI 0x00003fffL
#define DIDT_SQ_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT0_MASK__CI__VI 0x000000ffL
#define DIDT_SQ_WEIGHT0_3__WEIGHT1_MASK__CI__VI 0x0000ff00L
#define DIDT_SQ_WEIGHT0_3__WEIGHT2_MASK__CI__VI 0x00ff0000L
#define DIDT_SQ_WEIGHT0_3__WEIGHT3_MASK__CI__VI 0xff000000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT4_MASK__CI__VI 0x000000ffL
#define DIDT_SQ_WEIGHT4_7__WEIGHT5_MASK__CI__VI 0x0000ff00L
#define DIDT_SQ_WEIGHT4_7__WEIGHT6_MASK__CI__VI 0x00ff0000L
#define DIDT_SQ_WEIGHT4_7__WEIGHT7_MASK__CI__VI 0xff000000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT10_MASK__CI__VI 0x00ff0000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT11_MASK__CI__VI 0xff000000L
#define DIDT_SQ_WEIGHT8_11__WEIGHT8_MASK__CI__VI 0x000000ffL
#define DIDT_SQ_WEIGHT8_11__WEIGHT9_MASK__CI__VI 0x0000ff00L
#define DIDT_TCP_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK__CI__VI 0x00000001L
#define DIDT_TCP_CTRL0__DIDT_CTRL_RST_MASK__CI__VI 0x00000010L
#define DIDT_TCP_CTRL0__PHASE_OFFSET_MASK__CI__VI 0x0000000cL
#define DIDT_TCP_CTRL0__USE_REF_CLOCK_MASK__CI__VI 0x00000002L
#define DIDT_TCP_CTRL1__MAX_POWER_MASK__CI__VI 0xffff0000L
#define DIDT_TCP_CTRL1__MIN_POWER_MASK__CI__VI 0x0000ffffL
#define DIDT_TCP_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_TCP_CTRL2__MAX_POWER_DELTA_MASK__CI__VI 0x00003fffL
#define DIDT_TCP_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT0_MASK__CI__VI 0x000000ffL
#define DIDT_TCP_WEIGHT0_3__WEIGHT1_MASK__CI__VI 0x0000ff00L
#define DIDT_TCP_WEIGHT0_3__WEIGHT2_MASK__CI__VI 0x00ff0000L
#define DIDT_TCP_WEIGHT0_3__WEIGHT3_MASK__CI__VI 0xff000000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT4_MASK__CI__VI 0x000000ffL
#define DIDT_TCP_WEIGHT4_7__WEIGHT5_MASK__CI__VI 0x0000ff00L
#define DIDT_TCP_WEIGHT4_7__WEIGHT6_MASK__CI__VI 0x00ff0000L
#define DIDT_TCP_WEIGHT4_7__WEIGHT7_MASK__CI__VI 0xff000000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT10_MASK__CI__VI 0x00ff0000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT11_MASK__CI__VI 0xff000000L
#define DIDT_TCP_WEIGHT8_11__WEIGHT8_MASK__CI__VI 0x000000ffL
#define DIDT_TCP_WEIGHT8_11__WEIGHT9_MASK__CI__VI 0x0000ff00L
#define DIDT_TD_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__CI__VI 0x00000020L
#define DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK__CI__VI 0x00000001L
#define DIDT_TD_CTRL0__DIDT_CTRL_RST_MASK__CI__VI 0x00000010L
#define DIDT_TD_CTRL0__PHASE_OFFSET_MASK__CI__VI 0x0000000cL
#define DIDT_TD_CTRL0__USE_REF_CLOCK_MASK__CI__VI 0x00000002L
#define DIDT_TD_CTRL1__MAX_POWER_MASK__CI__VI 0xffff0000L
#define DIDT_TD_CTRL1__MIN_POWER_MASK__CI__VI 0x0000ffffL
#define DIDT_TD_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__CI__VI 0x78000000L
#define DIDT_TD_CTRL2__MAX_POWER_DELTA_MASK__CI__VI 0x00003fffL
#define DIDT_TD_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__CI__VI 0x03ff0000L
#define DIDT_TD_WEIGHT0_3__WEIGHT0_MASK__CI__VI 0x000000ffL
#define DIDT_TD_WEIGHT0_3__WEIGHT1_MASK__CI__VI 0x0000ff00L
#define DIDT_TD_WEIGHT0_3__WEIGHT2_MASK__CI__VI 0x00ff0000L
#define DIDT_TD_WEIGHT0_3__WEIGHT3_MASK__CI__VI 0xff000000L
#define DIDT_TD_WEIGHT4_7__WEIGHT4_MASK__CI__VI 0x000000ffL
#define DIDT_TD_WEIGHT4_7__WEIGHT5_MASK__CI__VI 0x0000ff00L
#define DIDT_TD_WEIGHT4_7__WEIGHT6_MASK__CI__VI 0x00ff0000L
#define DIDT_TD_WEIGHT4_7__WEIGHT7_MASK__CI__VI 0xff000000L
#define DIDT_TD_WEIGHT8_11__WEIGHT10_MASK__CI__VI 0x00ff0000L
#define DIDT_TD_WEIGHT8_11__WEIGHT11_MASK__CI__VI 0xff000000L
#define DIDT_TD_WEIGHT8_11__WEIGHT8_MASK__CI__VI 0x000000ffL
#define DIDT_TD_WEIGHT8_11__WEIGHT9_MASK__CI__VI 0x0000ff00L
#define DIGA_CLOCK_ENABLE__DIGA_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DIGA_DEBUG3__DOUT_DIGA_MAPPER_CAPTURE_START_MASK__SI 0x00800000L
#define DIGA_DEBUG3__DOUT_DIGA_MAPPER_COLOR_IN_MASK__SI 0x00000ffcL
#define DIGA_DEBUG3__DOUT_DIGA_MAPPER_COLOR_OUT_MASK__SI 0xff000000L
#define DIGA_DEBUG3__DOUT_DIGA_MAPPER_HBLANKB_MASK__SI 0x00000002L
#define DIGA_DEBUG3__DOUT_DIGA_MAPPER_PHASE_MASK__SI 0x00000001L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_COLOR_DE_MASK__SI 0x00400000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_COLOR_IN_MASK__SI 0x00000ff0L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_COLOR_OUT_MASK__SI 0x003fc000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_CTL0_OUT_MASK__SI 0x02000000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_CTL1_OUT_MASK__SI 0x04000000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_CTL2_OUT_MASK__SI 0x08000000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_CTL3_OUT_MASK__SI 0x10000000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_DE_IN_MASK__SI 0x00000008L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_HSYNC_IN_MASK__SI 0x00000002L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_HSYNC_OUT_MASK__SI 0x00800000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_PLCTL0_IN_MASK__SI 0x00002000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_PLDEVS_OUT_MASK__SI 0x20000000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_STEREOSYNC_IN_MASK__SI 0x00001000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_VSYNC_IN_MASK__SI 0x00000004L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_DATACP_VSYNC_OUT_MASK__SI 0x01000000L
#define DIGA_DEBUG4__DOUT_DIGA_TMDS_PIXCLK_MASK__SI 0x00000001L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_CHAR_A_IN_MASK__SI 0x00000002L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_CHAR_B_IN_MASK__SI 0x00000004L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_COLOR_DCB_MASK__SI 0x001ff000L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_COLOR_DE_IN_MASK__SI 0x00000008L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_COLOR_IN_MASK__SI 0x00000ff0L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_COLOR_TX_MASK__SI 0xffc00000L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_ENCODER_DE_TX_MASK__SI 0x00200000L
#define DIGA_DEBUG5__DOUT_DIGA_TMDS_PIXCLK_MASK__SI 0x00000001L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_PIXCLK_MASK__SI 0x00000001L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_COLOR_DE_IN_MASK__SI 0x00000002L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_COLOR_IN_MASK__SI 0x00000ffcL
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_CTL0_IN_MASK__SI 0x00001000L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_CTL1_IN_MASK__SI 0x00002000L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_CTL2_IN_MASK__SI 0x00004000L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_CTL3_IN_MASK__SI 0x00008000L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_HSYNC_IN_MASK__SI 0x00100000L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_PLPIXA_OUT_MASK__SI 0xffc00000L
#define DIGA_DEBUG6__DOUT_DIGA_TMDS_TX_VSYNC_IN_MASK__SI 0x00200000L
#define DIGA_DEBUG7__DOUT_DIGA_LVDS_DE_MASK__SI 0x00002000L
#define DIGA_DEBUG7__DOUT_DIGA_LVDS_HALF_CLK_PHASE_MASK__SI 0x00004000L
#define DIGA_DEBUG7__DOUT_DIGA_LVDS_PANEL_COLOR_IN_MASK__SI 0x00000ff0L
#define DIGA_DEBUG7__DOUT_DIGA_LVDS_PANEL_DE_IN_MASK__SI 0x00000002L
#define DIGA_DEBUG7__DOUT_DIGA_LVDS_TEST_DATA_MASK__SI 0x007f0000L
#define DIGA_DEBUG7__DOUT_DIGA_PIXCLK1_MASK__SI 0x00001000L
#define DIGA_DEBUG7__DOUT_DIGA_PIXCLK_MASK__SI 0x00000001L
#define DIGA_DEBUG7__DOUT_DIGA_PM_PWRSEQ_TARGET_STATE_MASK__SI 0x01000000L
#define DIGA_DEBUG7__DOUT_DIGA_PWRSEQ_BLON_MASK__SI 0x40000000L
#define DIGA_DEBUG7__DOUT_DIGA_PWRSEQ_DIGON_MASK__SI 0x20000000L
#define DIGA_DEBUG7__DOUT_DIGA_PWRSEQ_DONE_MASK__SI 0x80000000L
#define DIGA_DEBUG7__DOUT_DIGA_PWRSEQ_REF_MASK__SI 0x04000000L
#define DIGA_DEBUG7__DOUT_DIGA_PWRSEQ_SYNCEN_MASK__SI 0x10000000L
#define DIGA_DEBUG7__DOUT_DIGA_PWRSEQ_TARGET_STATE_MASK__SI 0x02000000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_DCLOCK1_MASK__SI 0x00008000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_DCLOCK_MASK__SI 0x00000008L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_DE1_MASK__SI 0x00002000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_DE_MASK__SI 0x00000002L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_DTMG_CTL2_MASK__SI 0x10000000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_DTMG_MASK__SI 0x01000000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_ENABLE_DCLOCK1_MASK__SI 0x00004000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_ENABLE_DCLOCK_MASK__SI 0x00000004L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_HSYNC_CTL0_MASK__SI 0x40000000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_HSYNC_MASK__SI 0x04000000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_LINK0_COLOR_MASK__SI 0x00000ff0L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_LINK1_COLOR_MASK__SI 0x00ff0000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_VSYNC_CTL1_MASK__SI 0x20000000L
#define DIGA_DEBUG8__DOUT_DIGA_LVDS_VSYNC_MASK__SI 0x02000000L
#define DIGA_DEBUG8__DOUT_DIGA_PIXCLK1_MASK__SI 0x00001000L
#define DIGA_DEBUG8__DOUT_DIGA_PIXCLK_MASK__SI 0x00000001L
#define DIGA_HDCP_DEBUG_INFO__DIGA_HDCP_DEBUG_INFO_MASK__SI 0xffffffffL
#define DIGA_LINK_CNTL__DIGA_CHANNEL0_INVERT_MASK__SI 0x00001000L
#define DIGA_LINK_CNTL__DIGA_CHANNEL1_INVERT_MASK__SI 0x00002000L
#define DIGA_LINK_CNTL__DIGA_CHANNEL2_INVERT_MASK__SI 0x00004000L
#define DIGA_LINK_CNTL__DIGA_CHANNEL3_INVERT_MASK__SI 0x00008000L
#define DIGA_LINK_CNTL__DIGA_MINIMUM_PIXVLD_LOW_DURATION_MASK__SI 0x00000700L
#define DIGA_LINK_CNTL__DIGA_PFREQCHG_MASK__SI 0x00000001L
#define DIGA_LINK_CNTL__DIGA_PIXVLD_RESET_MASK__SI 0x00000010L
#define DIGA_LINK_CNTL__DIGA_XBAR_SELECT_MASK__SI 0x00070000L
#define DIGA_TRANSMITTER_ENABLE__DIGA_CLK_EN_MASK__SI 0x00000100L
#define DIGA_TRANSMITTER_ENABLE__DIGA_LANE0EN_MASK__SI 0x00000001L
#define DIGA_TRANSMITTER_ENABLE__DIGA_LANE1EN_MASK__SI 0x00000002L
#define DIGA_TRANSMITTER_ENABLE__DIGA_LANE2EN_MASK__SI 0x00000004L
#define DIGA_TRANSMITTER_ENABLE__DIGA_LANE3EN_MASK__SI 0x00000008L
#define DIGA_TRANSMITTER_ENABLE__DIGA_LANEEN_HPD_MASK_MASK__SI 0x00010000L
#define DIGB_CLOCK_ENABLE__DIGB_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DIGB_DEBUG3__DOUT_DIGB_MAPPER_CAPTURE_START_MASK__SI 0x00800000L
#define DIGB_DEBUG3__DOUT_DIGB_MAPPER_COLOR_IN_MASK__SI 0x00000ffcL
#define DIGB_DEBUG3__DOUT_DIGB_MAPPER_COLOR_OUT_MASK__SI 0xff000000L
#define DIGB_DEBUG3__DOUT_DIGB_MAPPER_HBLANKB_MASK__SI 0x00000002L
#define DIGB_DEBUG3__DOUT_DIGB_MAPPER_PHASE_MASK__SI 0x00000001L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_COLOR_DE_MASK__SI 0x00400000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_COLOR_IN_MASK__SI 0x00000ff0L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_COLOR_OUT_MASK__SI 0x003fc000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_CTL0_OUT_MASK__SI 0x02000000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_CTL1_OUT_MASK__SI 0x04000000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_CTL2_OUT_MASK__SI 0x08000000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_CTL3_OUT_MASK__SI 0x10000000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_DE_IN_MASK__SI 0x00000008L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_HSYNC_IN_MASK__SI 0x00000002L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_HSYNC_OUT_MASK__SI 0x00800000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_PLCTL0_IN_MASK__SI 0x00002000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_PLDEVS_OUT_MASK__SI 0x20000000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_STEREOSYNC_IN_MASK__SI 0x00001000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_VSYNC_IN_MASK__SI 0x00000004L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_DATACP_VSYNC_OUT_MASK__SI 0x01000000L
#define DIGB_DEBUG4__DOUT_DIGB_TMDS_PIXCLK_MASK__SI 0x00000001L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_CHAR_A_IN_MASK__SI 0x00000002L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_CHAR_B_IN_MASK__SI 0x00000004L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_COLOR_DCB_MASK__SI 0x001ff000L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_COLOR_DE_IN_MASK__SI 0x00000008L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_COLOR_IN_MASK__SI 0x00000ff0L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_COLOR_TX_MASK__SI 0xffc00000L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_ENCODER_DE_TX_MASK__SI 0x00200000L
#define DIGB_DEBUG5__DOUT_DIGB_TMDS_PIXCLK_MASK__SI 0x00000001L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_PIXCLK_MASK__SI 0x00000001L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_COLOR_DE_IN_MASK__SI 0x00000002L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_COLOR_IN_MASK__SI 0x00000ffcL
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_CTL0_IN_MASK__SI 0x00001000L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_CTL1_IN_MASK__SI 0x00002000L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_CTL2_IN_MASK__SI 0x00004000L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_CTL3_IN_MASK__SI 0x00008000L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_HSYNC_IN_MASK__SI 0x00100000L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_PLPIXA_OUT_MASK__SI 0xffc00000L
#define DIGB_DEBUG6__DOUT_DIGB_TMDS_TX_VSYNC_IN_MASK__SI 0x00200000L
#define DIGB_DEBUG7__DOUT_DIGB_LVDS_DE_MASK__SI 0x00002000L
#define DIGB_DEBUG7__DOUT_DIGB_LVDS_HALF_CLK_PHASE_MASK__SI 0x00004000L
#define DIGB_DEBUG7__DOUT_DIGB_LVDS_PANEL_COLOR_IN_MASK__SI 0x00000ff0L
#define DIGB_DEBUG7__DOUT_DIGB_LVDS_PANEL_DE_IN_MASK__SI 0x00000002L
#define DIGB_DEBUG7__DOUT_DIGB_LVDS_TEST_DATA_MASK__SI 0x007f0000L
#define DIGB_DEBUG7__DOUT_DIGB_PIXCLK1_MASK__SI 0x00001000L
#define DIGB_DEBUG7__DOUT_DIGB_PIXCLK_MASK__SI 0x00000001L
#define DIGB_DEBUG7__DOUT_DIGB_PM_PWRSEQ_TARGET_STATE_MASK__SI 0x01000000L
#define DIGB_DEBUG7__DOUT_DIGB_PWRSEQ_BLON_MASK__SI 0x40000000L
#define DIGB_DEBUG7__DOUT_DIGB_PWRSEQ_DIGON_MASK__SI 0x20000000L
#define DIGB_DEBUG7__DOUT_DIGB_PWRSEQ_DONE_MASK__SI 0x80000000L
#define DIGB_DEBUG7__DOUT_DIGB_PWRSEQ_REF_MASK__SI 0x04000000L
#define DIGB_DEBUG7__DOUT_DIGB_PWRSEQ_SYNCEN_MASK__SI 0x10000000L
#define DIGB_DEBUG7__DOUT_DIGB_PWRSEQ_TARGET_STATE_MASK__SI 0x02000000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_DCLOCK1_MASK__SI 0x00008000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_DCLOCK_MASK__SI 0x00000008L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_DE1_MASK__SI 0x00002000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_DE_MASK__SI 0x00000002L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_DTMG_CTL2_MASK__SI 0x10000000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_DTMG_MASK__SI 0x01000000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_ENABLE_DCLOCK1_MASK__SI 0x00004000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_ENABLE_DCLOCK_MASK__SI 0x00000004L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_HSYNC_CTL0_MASK__SI 0x40000000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_HSYNC_MASK__SI 0x04000000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_LINK0_COLOR_MASK__SI 0x00000ff0L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_LINK1_COLOR_MASK__SI 0x00ff0000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_VSYNC_CTL1_MASK__SI 0x20000000L
#define DIGB_DEBUG8__DOUT_DIGB_LVDS_VSYNC_MASK__SI 0x02000000L
#define DIGB_DEBUG8__DOUT_DIGB_PIXCLK1_MASK__SI 0x00001000L
#define DIGB_DEBUG8__DOUT_DIGB_PIXCLK_MASK__SI 0x00000001L
#define DIGB_HDCP_DEBUG_INFO__DIGB_HDCP_DEBUG_INFO_MASK__SI 0xffffffffL
#define DIGB_LINK_CNTL__DIGB_CHANNEL0_INVERT_MASK__SI 0x00001000L
#define DIGB_LINK_CNTL__DIGB_CHANNEL1_INVERT_MASK__SI 0x00002000L
#define DIGB_LINK_CNTL__DIGB_CHANNEL2_INVERT_MASK__SI 0x00004000L
#define DIGB_LINK_CNTL__DIGB_CHANNEL3_INVERT_MASK__SI 0x00008000L
#define DIGB_LINK_CNTL__DIGB_MINIMUM_PIXVLD_LOW_DURATION_MASK__SI 0x00000700L
#define DIGB_LINK_CNTL__DIGB_PFREQCHG_MASK__SI 0x00000001L
#define DIGB_LINK_CNTL__DIGB_PIXVLD_RESET_MASK__SI 0x00000010L
#define DIGB_LINK_CNTL__DIGB_XBAR_SELECT_MASK__SI 0x00070000L
#define DIGB_TRANSMITTER_ENABLE__DIGB_CLK_EN_MASK__SI 0x00000100L
#define DIGB_TRANSMITTER_ENABLE__DIGB_LANE0EN_MASK__SI 0x00000001L
#define DIGB_TRANSMITTER_ENABLE__DIGB_LANE1EN_MASK__SI 0x00000002L
#define DIGB_TRANSMITTER_ENABLE__DIGB_LANE2EN_MASK__SI 0x00000004L
#define DIGB_TRANSMITTER_ENABLE__DIGB_LANE3EN_MASK__SI 0x00000008L
#define DIGB_TRANSMITTER_ENABLE__DIGB_LANEEN_HPD_MASK_MASK__SI 0x00010000L
#define DIGC_CLOCK_ENABLE__DIGC_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DIGD_CLOCK_ENABLE__DIGD_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DIGE_CLOCK_ENABLE__DIGE_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DIGF_CLOCK_ENABLE__DIGF_CLOCK_ENABLE_MASK__SI 0x00000001L
#define DIG_CLOCK_PATTERN__DIG_CLOCK_PATTERN_MASK__SI 0x000003ffL
#define DIG_CNTL__DIG_DUAL_LINK_ENABLE_MASK__SI 0x00010000L
#define DIG_CNTL__DIG_ENABLE_MASK__SI 0x00000100L
#define DIG_CNTL__DIG_HPD_SELECT_MASK__SI 0x70000000L
#define DIG_CNTL__DIG_MODE_MASK__SI 0x00007000L
#define DIG_CNTL__DIG_RB_SWITCH_EN_MASK__SI 0x00100000L
#define DIG_CNTL__DIG_SOURCE_SELECT_MASK__SI 0x00000007L
#define DIG_CNTL__DIG_START_MASK__SI 0x00000400L
#define DIG_CNTL__DIG_STEREOSYNC_SELECT_MASK__SI 0x00000070L
#define DIG_CNTL__DIG_SWAP_MASK__SI 0x00040000L
#define DIG_DEBUG__DIG_DEBUG_MASK__SI 0xffffffffL
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_DATA_SEL_MASK__SI 0x00000300L
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_EN_MASK__SI 0x00000001L
#define DIG_OUTPUT_CRC_CNTL__DIG_OUTPUT_CRC_LINK_SEL_MASK__SI 0x00000010L
#define DIG_OUTPUT_CRC_RESULT__DIG_OUTPUT_CRC_RESULT_MASK__SI 0x3fffffffL
#define DIG_RANDOM_PATTERN_SEED__DIG_RANDOM_PATTERN_SEED_MASK__SI 0x00ffffffL
#define DIG_RANDOM_PATTERN_SEED__DIG_RAN_PAT_DURING_DE_ONLY_MASK__SI 0x01000000L
#define DIG_TEST_PATTERN__DIG_HALF_CLOCK_PATTERN_SEL_MASK__SI 0x00000002L
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_OUT_EN_MASK__SI 0x00000010L
#define DIG_TEST_PATTERN__DIG_RANDOM_PATTERN_RESET_MASK__SI 0x00000020L
#define DIG_TEST_PATTERN__DIG_STATIC_TEST_PATTERN_MASK__SI 0x03ff0000L
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_EXTERNAL_RESET_EN_MASK__SI 0x00000040L
#define DIG_TEST_PATTERN__DIG_TEST_PATTERN_OUT_EN_MASK__SI 0x00000001L
#define DIG_TEST_PATTERN__LVDS_EYE_PATTERN_MASK__SI 0x00000100L
#define DIG_TEST_PATTERN__LVDS_TEST_CLOCK_DATA_MASK__SI 0x00000004L
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_OFF_DELAY_MASK__SI 0x00000ff0L
#define DISPCLK_CGTT_BLK_CTRL_REG__DISPCLK_TURN_ON_DELAY_MASK__SI 0x0000000fL
#define DISPCLK_DCFE0_SOFT_RESET__DISPCLK_CRTC0_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCFE0_SOFT_RESET__DISPCLK_DCP0_PIXPIPE_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCFE0_SOFT_RESET__DISPCLK_DCP0_REQ_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCFE0_SOFT_RESET__DISPCLK_SCL0_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCFE0_SOFT_RESET__DISPCLK_SCL0_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCFE1_SOFT_RESET__DISPCLK_CRTC1_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCFE1_SOFT_RESET__DISPCLK_DCP1_PIXPIPE_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCFE1_SOFT_RESET__DISPCLK_DCP1_REQ_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCFE1_SOFT_RESET__DISPCLK_SCL1_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCFE1_SOFT_RESET__DISPCLK_SCL1_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCFE2_SOFT_RESET__DISPCLK_CRTC2_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCFE2_SOFT_RESET__DISPCLK_DCP2_PIXPIPE_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCFE2_SOFT_RESET__DISPCLK_DCP2_REQ_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCFE2_SOFT_RESET__DISPCLK_SCL2_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCFE2_SOFT_RESET__DISPCLK_SCL2_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCFE3_SOFT_RESET__DISPCLK_CRTC3_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCFE3_SOFT_RESET__DISPCLK_DCP3_PIXPIPE_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCFE3_SOFT_RESET__DISPCLK_DCP3_REQ_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCFE3_SOFT_RESET__DISPCLK_SCL3_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCFE3_SOFT_RESET__DISPCLK_SCL3_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCFE4_SOFT_RESET__DISPCLK_CRTC4_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCFE4_SOFT_RESET__DISPCLK_DCP4_PIXPIPE_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCFE4_SOFT_RESET__DISPCLK_DCP4_REQ_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCFE4_SOFT_RESET__DISPCLK_SCL4_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCFE4_SOFT_RESET__DISPCLK_SCL4_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCFE5_SOFT_RESET__DISPCLK_CRTC5_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCFE5_SOFT_RESET__DISPCLK_DCP5_PIXPIPE_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCFE5_SOFT_RESET__DISPCLK_DCP5_REQ_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCFE5_SOFT_RESET__DISPCLK_SCL5_ALU_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCFE5_SOFT_RESET__DISPCLK_SCL5_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_DMIF0_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_DMIF1_SOFT_RESET_MASK__SI 0x00000020L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_DMIF2_SOFT_RESET_MASK__SI 0x00000040L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_DMIF3_SOFT_RESET_MASK__SI 0x00000080L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_DMIF4_SOFT_RESET_MASK__SI 0x00000100L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_DMIF5_SOFT_RESET_MASK__SI 0x00000200L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_FBC_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_M_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_VGA_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCI_SOFT_RESET__DISPCLK_VIP_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_ABM_SOFT_RESET_MASK__SI 0x00200000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DACA_SOFT_RESET_MASK__SI 0x00010000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DACB_SOFT_RESET_MASK__SI 0x00020000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DIGA_SOFT_RESET_MASK__SI 0x00000100L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DIGB_SOFT_RESET_MASK__SI 0x00000200L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DIGC_SOFT_RESET_MASK__SI 0x00000400L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DIGD_SOFT_RESET_MASK__SI 0x00000800L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DIGE_SOFT_RESET_MASK__SI 0x00001000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DIGF_SOFT_RESET_MASK__SI 0x00002000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DISPOUT_SOFT_RESET_MASK__SI 0x00100000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_DVO_SOFT_RESET_MASK__SI 0x00040000L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_FMT0_SOFT_RESET_MASK__SI 0x00000001L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_FMT1_SOFT_RESET_MASK__SI 0x00000002L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_FMT2_SOFT_RESET_MASK__SI 0x00000004L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_FMT3_SOFT_RESET_MASK__SI 0x00000008L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_FMT4_SOFT_RESET_MASK__SI 0x00000010L
#define DISPCLK_DCO_SOFT_RESET__DISPCLK_FMT5_SOFT_RESET_MASK__SI 0x00000020L
#define DISPOUT_DEBUG_ID__DEBUG_ID_MASK__SI 0xffffffffL
#define DISPOUT_SOFT_RESET__DACACLK_SOFT_RESET_MASK__SI 0x00000001L
#define DISPOUT_SOFT_RESET__DACBCLK_SOFT_RESET_MASK__SI 0x00000002L
#define DISPOUT_SOFT_RESET__DVO_ENABLE_RST_MASK__SI 0x00000008L
#define DISPOUT_SOFT_RESET__MVP_CLKA_SOFT_RESET_MASK__SI 0x00010000L
#define DISPOUT_SOFT_RESET__MVP_CLKB_SOFT_RESET_MASK__SI 0x00020000L
#define DISPOUT_SOFT_RESET__PCLK_TVOUT_SOFT_RESET_MASK__SI 0x00100000L
#define DISPOUT_SOFT_RESET__SOFT_RESET_DVO_MASK__SI 0x00000004L
#define DISPOUT_SOFT_RESET__SRBM_SOFT_RESET_ENABLE_MASK__SI 0x10000000L
#define DISPOUT_SOFT_RESET__SYMCLKA_DSYNC_SOFT_RESET_MASK__SI 0x00000020L
#define DISPOUT_SOFT_RESET__SYMCLKA_SOFT_RESET_MASK__SI 0x00000010L
#define DISPOUT_SOFT_RESET__SYMCLKB_DSYNC_SOFT_RESET_MASK__SI 0x00000080L
#define DISPOUT_SOFT_RESET__SYMCLKB_SOFT_RESET_MASK__SI 0x00000040L
#define DISPOUT_SOFT_RESET__SYMCLKC_DSYNC_SOFT_RESET_MASK__SI 0x00000200L
#define DISPOUT_SOFT_RESET__SYMCLKC_SOFT_RESET_MASK__SI 0x00000100L
#define DISPOUT_SOFT_RESET__SYMCLKD_DSYNC_SOFT_RESET_MASK__SI 0x00000800L
#define DISPOUT_SOFT_RESET__SYMCLKD_SOFT_RESET_MASK__SI 0x00000400L
#define DISPOUT_SOFT_RESET__SYMCLKE_DSYNC_SOFT_RESET_MASK__SI 0x00002000L
#define DISPOUT_SOFT_RESET__SYMCLKE_SOFT_RESET_MASK__SI 0x00001000L
#define DISPOUT_SOFT_RESET__SYMCLKF_DSYNC_SOFT_RESET_MASK__SI 0x00008000L
#define DISPOUT_SOFT_RESET__SYMCLKF_SOFT_RESET_MASK__SI 0x00004000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX1_LS_DONE_INTERRUPT_MASK__SI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX1_SW_DONE_INTERRUPT_MASK__SI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX2_LS_DONE_INTERRUPT_MASK__SI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX2_SW_DONE_INTERRUPT_MASK__SI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_LS_DONE_INTERRUPT_MASK__SI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX3_SW_DONE_INTERRUPT_MASK__SI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX4_LS_DONE_INTERRUPT_MASK__SI 0x00001000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX4_SW_DONE_INTERRUPT_MASK__SI 0x00000800L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX5_LS_DONE_INTERRUPT_MASK__SI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX5_SW_DONE_INTERRUPT_MASK__SI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX6_LS_DONE_INTERRUPT_MASK__SI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__AUX6_SW_DONE_INTERRUPT_MASK__SI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DACA_CAPTURE_START_INTERRUPT_MASK__SI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DACB_CAPTURE_START_INTERRUPT_MASK__SI 0x01000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD3_RX_INTERRUPT_MASK__SI 0x00000001L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD5_INTERRUPT_MASK__SI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD5_RX_INTERRUPT_MASK__SI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD6_INTERRUPT_MASK__SI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DC_HPD6_RX_INTERRUPT_MASK__SI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGA_CAPTURE_START_INTERRUPT_MASK__SI 0x02000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGA_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__SI         \
  0x00002000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGA_DP_STEER_FIFO_OVERFLOW_INTERRUPT_MASK__SI 0x00000004L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGA_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__SI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGB_CAPTURE_START_INTERRUPT_MASK__SI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGB_DP_FAST_TRAINING_COMPLETE_INTERRUPT_MASK__SI         \
  0x00004000L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGB_DP_STEER_FIFO_OVERFLOW_INTERRUPT_MASK__SI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DIGB_DP_VID_STREAM_DISABLE_INTERRUPT_MASK__SI 0x00000008L
#define DISP_INTERRUPT_STATUS_CONTINUE2__DVOA_CAPTURE_START_INTERRUPT_MASK__SI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D1MODE_DATA_UNDERFLOW_INTERRUPT_MASK__SI 0x00010000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D1MODE_REQUEST_UNDERFLOW_INTERRUPT_MASK__SI 0x00020000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D1SCL_DATA_UNDERFLOW_INTERRUPT_MASK__SI 0x00040000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D1SCL_HOST_CONFLICT_INTERRUPT_MASK__SI 0x00080000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D2MODE_DATA_UNDERFLOW_INTERRUPT_MASK__SI 0x00100000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D2MODE_REQUEST_UNDERFLOW_INTERRUPT_MASK__SI 0x00200000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D2SCL_DATA_UNDERFLOW_INTERRUPT_MASK__SI 0x00400000L
#define DISP_INTERRUPT_STATUS_CONTINUE__D2SCL_HOST_CONFLICT_INTERRUPT_MASK__SI 0x00800000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD1_RX_INTERRUPT_MASK__SI 0x20000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD2_RX_INTERRUPT_MASK__SI 0x40000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD3_INTERRUPT_MASK__SI 0x10000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD4_INTERRUPT_MASK__SI 0x00004000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DC_HPD4_RX_INTERRUPT_MASK__SI 0x00008000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGA_HDCP_AUTH_FAIL_INTERRUPT_MASK__SI 0x00000020L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGA_HDCP_AUTH_SUCCESS_INTERRUPT_MASK__SI 0x00000010L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGA_HDCP_I2C_XFER_DONE_INTERRUPT_MASK__SI 0x00000080L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGA_HDCP_I2C_XFER_REQ_INTERRUPT_MASK__SI 0x00000040L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_HDCP_AUTH_FAIL_INTERRUPT_MASK__SI 0x00000200L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_HDCP_AUTH_SUCCESS_INTERRUPT_MASK__SI 0x00000100L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_HDCP_I2C_XFER_DONE_INTERRUPT_MASK__SI 0x00000800L
#define DISP_INTERRUPT_STATUS_CONTINUE__DIGB_HDCP_I2C_XFER_REQ_INTERRUPT_MASK__SI 0x00000400L
#define DISP_INTERRUPT_STATUS_CONTINUE__DISP_INTERRUPT_STATUS_CONTINUE2_MASK__SI 0x80000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__DMCU_SCP_INT_MASK__SI 0x00000002L
#define DISP_INTERRUPT_STATUS_CONTINUE__HDMI0_ERROR_INTERRUPT_MASK__SI 0x04000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__HDMI1_ERROR_INTERRUPT_MASK__SI 0x08000000L
#define DISP_INTERRUPT_STATUS_CONTINUE__MVP_FIFO_ERROR_INTERRUPT_MASK__SI 0x01000000L
#define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK__SI 0x40000000L
#define DISP_INTERRUPT_STATUS__ABM1_HG_READY_INT_MASK__SI 0x10000000L
#define DISP_INTERRUPT_STATUS__ABM1_LS_READY_INT_MASK__SI 0x20000000L
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_COUNT_NOW_INTERRUPT_MASK__SI 0x00000100L
#define DISP_INTERRUPT_STATUS__CRTC1_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__SI 0x00000080L
#define DISP_INTERRUPT_STATUS__CRTC1_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__SI 0x02000000L
#define DISP_INTERRUPT_STATUS__CRTC1_SNAPSHOT_INTERRUPT_MASK__SI 0x00000040L
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGA_INTERRUPT_MASK__SI 0x00000200L
#define DISP_INTERRUPT_STATUS__CRTC1_TRIGB_INTERRUPT_MASK__SI 0x00000400L
#define DISP_INTERRUPT_STATUS__CRTC1_VSYNC_NOM_INTERRUPT_MASK__SI 0x00800000L
#define DISP_INTERRUPT_STATUS__CRTC2_FORCE_COUNT_NOW_INTERRUPT_MASK__SI 0x00002000L
#define DISP_INTERRUPT_STATUS__CRTC2_FORCE_VSYNC_NEXT_LINE_INTERRUPT_MASK__SI 0x00001000L
#define DISP_INTERRUPT_STATUS__CRTC2_SET_V_TOTAL_MIN_EVENT_OCCURED_INT_MASK__SI 0x04000000L
#define DISP_INTERRUPT_STATUS__CRTC2_SNAPSHOT_INTERRUPT_MASK__SI 0x00000800L
#define DISP_INTERRUPT_STATUS__CRTC2_TRIGA_INTERRUPT_MASK__SI 0x00004000L
#define DISP_INTERRUPT_STATUS__CRTC2_TRIGB_INTERRUPT_MASK__SI 0x00008000L
#define DISP_INTERRUPT_STATUS__CRTC2_VSYNC_NOM_INTERRUPT_MASK__SI 0x01000000L
#define DISP_INTERRUPT_STATUS__DACA_AUTODETECT_INTERRUPT_MASK__SI 0x00010000L
#define DISP_INTERRUPT_STATUS__DACB_AUTODETECT_INTERRUPT_MASK__SI 0x00020000L
#define DISP_INTERRUPT_STATUS__DC_HPD1_INTERRUPT_MASK__SI 0x00040000L
#define DISP_INTERRUPT_STATUS__DC_HPD2_INTERRUPT_MASK__SI 0x00080000L
#define DISP_INTERRUPT_STATUS__DC_I2C_HW_DONE_INTERRUPT_MASK__SI 0x00200000L
#define DISP_INTERRUPT_STATUS__DC_I2C_SW_DONE_INTERRUPT_MASK__SI 0x00100000L
#define DISP_INTERRUPT_STATUS__DISP_INTERRUPT_STATUS_CONTINUE_MASK__SI 0x80000000L
#define DISP_INTERRUPT_STATUS__DISP_TIMER_INTERRUPT_MASK__SI 0x00400000L
#define DISP_INTERRUPT_STATUS__DMCU_UC_INTERNAL_INT_MASK__SI 0x08000000L
#define DISP_INTERRUPT_STATUS__LB_D1_VBLANK_INTERRUPT_MASK__SI 0x00000010L
#define DISP_INTERRUPT_STATUS__LB_D1_VLINE_INTERRUPT_MASK__SI 0x00000004L
#define DISP_INTERRUPT_STATUS__LB_D2_VBLANK_INTERRUPT_MASK__SI 0x00000020L
#define DISP_INTERRUPT_STATUS__LB_D2_VLINE_INTERRUPT_MASK__SI 0x00000008L
#define DISP_INTERRUPT_STATUS__SCL_DISP1_MODE_CHANGE_INTERRUPT_MASK__SI 0x00000001L
#define DISP_INTERRUPT_STATUS__SCL_DISP2_MODE_CHANGE_INTERRUPT_MASK__SI 0x00000002L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_COUNT_MASK__SI 0x01ffffffL
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_ENABLE_MASK__SI 0x02000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MASK__SI 0x40000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_MSK_MASK__SI 0x08000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_RUNNING_MASK__SI 0x04000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_AK_MASK__SI 0x20000000L
#define DISP_TIMER_CONTROL__DISP_TIMER_INT_STAT_MASK__SI 0x10000000L
#define DLL_CNTL__DLL_LOCK_TIME_MASK__SI__CI 0x003ff000L
#define DLL_CNTL__DLL_RESET_TIME_MASK__SI__CI 0x000003ffL
#define DLL_CNTL__MRDCK0_BYPASS_MASK__SI__CI 0x01000000L
#define DLL_CNTL__MRDCK1_BYPASS_MASK__SI__CI 0x02000000L
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_BUFFER_ENABLE_MASK__SI 0x00000001L
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_LOWER_BASE_ADDRESS_MASK__SI 0xffffff80L
#define DMA_POSITION_LOWER_BASE_ADDRESS__DMA_POSITION_LOWER_BASE_UNIMPLEMENTED_BITS_MASK__SI       \
  0x0000007eL
#define DMA_POSITION_UPPER_BASE_ADDRESS__DMA_POSITION_UPPER_BASE_ADDRESS_MASK__SI 0xffffffffL
#define DMA_VIP0_TABLE_ADDR__DMA_VIPH_TABLE_ADDR_MASK__SI 0xffffffffL
#define DMA_VIP1_TABLE_ADDR__DMA_VIPH_TABLE_ADDR_MASK__SI 0xffffffffL
#define DMA_VIP2_TABLE_ADDR__DMA_VIPH_TABLE_ADDR_MASK__SI 0xffffffffL
#define DMA_VIP3_TABLE_ADDR__DMA_VIPH_TABLE_ADDR_MASK__SI 0xffffffffL
#define DMA_VIPH0_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT_MASK__SI 0xffffffffL
#define DMA_VIPH0_COMMAND__BYTE_COUNT_MASK__SI 0x001fffffL
#define DMA_VIPH0_COMMAND__DEST_OFFSET_HOLD_MASK__SI 0x20000000L
#define DMA_VIPH0_COMMAND__END_OF_LIST_STATUS_MASK__SI 0x80000000L
#define DMA_VIPH0_COMMAND__INTERRUPT_DIS_MASK__SI 0x40000000L
#define DMA_VIPH0_COMMAND__SOURCE_OFFSET_HOLD_MASK__SI 0x10000000L
#define DMA_VIPH0_COMMAND__SWAP_CONTROL_MASK__SI 0x03000000L
#define DMA_VIPH0_COMMAND__TRANSFER_DEST_MASK__SI 0x08000000L
#define DMA_VIPH0_COMMAND__TRANSFER_SOURCE_MASK__SI 0x04000000L
#define DMA_VIPH0_DESTINATION_ADDR_HIGH__DMA_VIPH_DESTINATION_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH0_SOURCE_ADDR_HIGH__DMA_VIPH_SOURCE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH0_TABLE_ADDR_HIGH__DMA_VIPH_TABLE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH1_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT_MASK__SI 0xffffffffL
#define DMA_VIPH1_COMMAND__BYTE_COUNT_MASK__SI 0x001fffffL
#define DMA_VIPH1_COMMAND__DEST_OFFSET_HOLD_MASK__SI 0x20000000L
#define DMA_VIPH1_COMMAND__END_OF_LIST_STATUS_MASK__SI 0x80000000L
#define DMA_VIPH1_COMMAND__INTERRUPT_DIS_MASK__SI 0x40000000L
#define DMA_VIPH1_COMMAND__SOURCE_OFFSET_HOLD_MASK__SI 0x10000000L
#define DMA_VIPH1_COMMAND__SWAP_CONTROL_MASK__SI 0x03000000L
#define DMA_VIPH1_COMMAND__TRANSFER_DEST_MASK__SI 0x08000000L
#define DMA_VIPH1_COMMAND__TRANSFER_SOURCE_MASK__SI 0x04000000L
#define DMA_VIPH1_DESTINATION_ADDR_HIGH__DMA_VIPH_DESTINATION_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH1_SOURCE_ADDR_HIGH__DMA_VIPH_SOURCE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH1_TABLE_ADDR_HIGH__DMA_VIPH_TABLE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH2_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT_MASK__SI 0xffffffffL
#define DMA_VIPH2_COMMAND__BYTE_COUNT_MASK__SI 0x001fffffL
#define DMA_VIPH2_COMMAND__DEST_OFFSET_HOLD_MASK__SI 0x20000000L
#define DMA_VIPH2_COMMAND__END_OF_LIST_STATUS_MASK__SI 0x80000000L
#define DMA_VIPH2_COMMAND__INTERRUPT_DIS_MASK__SI 0x40000000L
#define DMA_VIPH2_COMMAND__SOURCE_OFFSET_HOLD_MASK__SI 0x10000000L
#define DMA_VIPH2_COMMAND__SWAP_CONTROL_MASK__SI 0x03000000L
#define DMA_VIPH2_COMMAND__TRANSFER_DEST_MASK__SI 0x08000000L
#define DMA_VIPH2_COMMAND__TRANSFER_SOURCE_MASK__SI 0x04000000L
#define DMA_VIPH2_DESTINATION_ADDR_HIGH__DMA_VIPH_DESTINATION_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH2_SOURCE_ADDR_HIGH__DMA_VIPH_SOURCE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH2_TABLE_ADDR_HIGH__DMA_VIPH_TABLE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH3_ACTIVE__DMA_VIPH_TABLE_ADDR_ACT_MASK__SI 0xffffffffL
#define DMA_VIPH3_COMMAND__BYTE_COUNT_MASK__SI 0x001fffffL
#define DMA_VIPH3_COMMAND__DEST_OFFSET_HOLD_MASK__SI 0x20000000L
#define DMA_VIPH3_COMMAND__END_OF_LIST_STATUS_MASK__SI 0x80000000L
#define DMA_VIPH3_COMMAND__INTERRUPT_DIS_MASK__SI 0x40000000L
#define DMA_VIPH3_COMMAND__SOURCE_OFFSET_HOLD_MASK__SI 0x10000000L
#define DMA_VIPH3_COMMAND__SWAP_CONTROL_MASK__SI 0x03000000L
#define DMA_VIPH3_COMMAND__TRANSFER_DEST_MASK__SI 0x08000000L
#define DMA_VIPH3_COMMAND__TRANSFER_SOURCE_MASK__SI 0x04000000L
#define DMA_VIPH3_DESTINATION_ADDR_HIGH__DMA_VIPH_DESTINATION_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH3_SOURCE_ADDR_HIGH__DMA_VIPH_SOURCE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH3_TABLE_ADDR_HIGH__DMA_VIPH_TABLE_ADDR_HIGH_MASK__SI 0x0000000fL
#define DMA_VIPH_ABORT__DMA_VIPH0_ABORT_EN_MASK__SI 0x00000008L
#define DMA_VIPH_ABORT__DMA_VIPH0_RESET_MASK__SI 0x00100000L
#define DMA_VIPH_ABORT__DMA_VIPH1_ABORT_EN_MASK__SI 0x00000080L
#define DMA_VIPH_ABORT__DMA_VIPH1_RESET_MASK__SI 0x00200000L
#define DMA_VIPH_ABORT__DMA_VIPH2_ABORT_EN_MASK__SI 0x00000800L
#define DMA_VIPH_ABORT__DMA_VIPH2_RESET_MASK__SI 0x00400000L
#define DMA_VIPH_ABORT__DMA_VIPH3_ABORT_EN_MASK__SI 0x00008000L
#define DMA_VIPH_ABORT__DMA_VIPH3_RESET_MASK__SI 0x00800000L
#define DMA_VIPH_CHUNK_0__DMA_VIPH0_NOCHUNK_MASK__SI 0x80000000L
#define DMA_VIPH_CHUNK_0__DMA_VIPH0_TABLE_SWAP_MASK__SI 0x000000c0L
#define DMA_VIPH_CHUNK_0__DMA_VIPH1_NOCHUNK_MASK__SI 0x40000000L
#define DMA_VIPH_CHUNK_0__DMA_VIPH1_TABLE_SWAP_MASK__SI 0x00000030L
#define DMA_VIPH_CHUNK_0__DMA_VIPH2_NOCHUNK_MASK__SI 0x20000000L
#define DMA_VIPH_CHUNK_0__DMA_VIPH2_TABLE_SWAP_MASK__SI 0x0000000cL
#define DMA_VIPH_CHUNK_0__DMA_VIPH3_NOCHUNK_MASK__SI 0x10000000L
#define DMA_VIPH_CHUNK_0__DMA_VIPH3_TABLE_SWAP_MASK__SI 0x00000003L
#define DMA_VIPH_CHUNK_1_VAL__DMA_VIP0_CHUNK_MASK__SI 0x000000ffL
#define DMA_VIPH_CHUNK_1_VAL__DMA_VIP1_CHUNK_MASK__SI 0x0000ff00L
#define DMA_VIPH_CHUNK_1_VAL__DMA_VIP2_CHUNK_MASK__SI 0x00ff0000L
#define DMA_VIPH_CHUNK_1_VAL__DMA_VIP3_CHUNK_MASK__SI 0xff000000L
#define DMA_VIPH_MISC_CNTL__DMA_VIPH_READ_TIMEOUT_STATUS_MASK__SI 0x00000100L
#define DMA_VIPH_MISC_CNTL__DMA_VIPH_READ_TIMEOUT_TO_PRIORITY_EN_MASK__SI 0x00000080L
#define DMA_VIPH_MISC_CNTL__DMA_VIPH_READ_TIMER_MASK__SI 0x0000000fL
#define DMA_VIPH_MISC_CNTL__DMA_VIPH_URGENT_EN_MASK__SI 0x00000200L
#define DMA_VIPH_STATUS__DMA_VIPH0_ACTIVE_MASK__SI 0x01000000L
#define DMA_VIPH_STATUS__DMA_VIPH0_AVAIL_MASK__SI 0x0000000fL
#define DMA_VIPH_STATUS__DMA_VIPH0_CURRENT_MASK__SI 0x00030000L
#define DMA_VIPH_STATUS__DMA_VIPH1_ACTIVE_MASK__SI 0x02000000L
#define DMA_VIPH_STATUS__DMA_VIPH1_AVAIL_MASK__SI 0x000000f0L
#define DMA_VIPH_STATUS__DMA_VIPH1_CURRENT_MASK__SI 0x000c0000L
#define DMA_VIPH_STATUS__DMA_VIPH2_ACTIVE_MASK__SI 0x04000000L
#define DMA_VIPH_STATUS__DMA_VIPH2_AVAIL_MASK__SI 0x00000f00L
#define DMA_VIPH_STATUS__DMA_VIPH2_CURRENT_MASK__SI 0x00300000L
#define DMA_VIPH_STATUS__DMA_VIPH3_ACTIVE_MASK__SI 0x08000000L
#define DMA_VIPH_STATUS__DMA_VIPH3_AVAIL_MASK__SI 0x0000f000L
#define DMA_VIPH_STATUS__DMA_VIPH3_CURRENT_MASK__SI 0x00c00000L
#define DMA_VIPH_STATUS__VIP_RBBM_H0DMA_IDLE_MASK__SI 0x10000000L
#define DMA_VIPH_STATUS__VIP_RBBM_H1DMA_IDLE_MASK__SI 0x20000000L
#define DMA_VIPH_STATUS__VIP_RBBM_H2DMA_IDLE_MASK__SI 0x40000000L
#define DMA_VIPH_STATUS__VIP_RBBM_H3DMA_IDLE_MASK__SI 0x80000000L
#define DMA_VIPH_WRCOMB__VIPDMA_WRCOMB_BYPASS_MASK__SI 0x00020000L
#define DMA_VIPH_WRCOMB__VIPDMA_WRCOMB_TIMEOUT_MASK__SI 0x0000ffffL
#define DMA_VIPH_WRCOMB__WRCOMB_STAT_EN_MASK__SI 0x00040000L
#define DMCU_CTRL__DISABLE_IRQ_TO_UC_MASK__SI 0x00000004L
#define DMCU_CTRL__DISABLE_XIRQ_TO_UC_MASK__SI 0x00000008L
#define DMCU_CTRL__IGNORE_PWRMGT_MASK__SI 0x00000002L
#define DMCU_CTRL__RESET_UC_MASK__SI 0x00000001L
#define DMCU_CTRL__UC_REG_RD_TIMEOUT_MASK__SI 0xffc00000L
#define DMCU_DEBUG_00__DBG_DMCU_abm1_dmcu_bl_update_interrupt_MASK__SI 0x00000400L
#define DMCU_DEBUG_00__DBG_DMCU_abm1_dmcu_hg_ready_interrupt_MASK__SI 0x00000100L
#define DMCU_DEBUG_00__DBG_DMCU_abm1_dmcu_ls_ready_interrupt_MASK__SI 0x00000200L
#define DMCU_DEBUG_00__DBG_DMCU_ack_MASK__SI 0x00004000L
#define DMCU_DEBUG_00__DBG_DMCU_ihc_abm1_bl_update_interrupt_MASK__SI 0x00000080L
#define DMCU_DEBUG_00__DBG_DMCU_ihc_abm1_hg_ready_interrupt_MASK__SI 0x00000020L
#define DMCU_DEBUG_00__DBG_DMCU_ihc_abm1_ls_ready_interrupt_MASK__SI 0x00000040L
#define DMCU_DEBUG_00__DBG_DMCU_ihc_dmcu_internal_interrupt_MASK__SI 0x00000008L
#define DMCU_DEBUG_00__DBG_DMCU_ihc_scp_interrput_MASK__SI 0x00000010L
#define DMCU_DEBUG_00__DBG_DMCU_mcp_intc_interrupt_MASK__SI 0x00000800L
#define DMCU_DEBUG_00__DBG_DMCU_pwr_MASK__SI 0x00002000L
#define DMCU_DEBUG_00__DBG_DMCU_scp_intc_interrupt_MASK__SI 0x00001000L
#define DMCU_DEBUG_00__DBG_DMCU_uc_irq_n_MASK__SI 0x00000004L
#define DMCU_DEBUG_00__DBG_DMCU_uc_rst_n_MASK__SI 0x00000001L
#define DMCU_DEBUG_00__DBG_DMCU_uc_xirq_n_MASK__SI 0x00000002L
#define DMCU_DEBUG_01__DBG_DMCU_uc_eramarb_mem_addr_MASK__SI 0xffff0000L
#define DMCU_DEBUG_01__DBG_DMCU_uc_eramarb_mem_as_MASK__SI 0x00000800L
#define DMCU_DEBUG_01__DBG_DMCU_uc_eramarb_mem_cs_MASK__SI 0x00000400L
#define DMCU_DEBUG_01__DBG_DMCU_uc_eramarb_mem_data_out_MASK__SI 0x000000ffL
#define DMCU_DEBUG_01__DBG_DMCU_uc_eramarb_mem_rd_MASK__SI 0x00000100L
#define DMCU_DEBUG_01__DBG_DMCU_uc_eramarb_mem_wr_MASK__SI 0x00000200L
#define DMCU_DEBUG_02__DBG_DMCU_eramarb_uc_mem_data_in_MASK__SI 0x000000ffL
#define DMCU_DEBUG_02__DBG_DMCU_uc_eramarb_mem_addr_MASK__SI 0xffff0000L
#define DMCU_DEBUG_02__DBG_DMCU_uc_eramarb_mem_as_MASK__SI 0x00000800L
#define DMCU_DEBUG_02__DBG_DMCU_uc_eramarb_mem_cs_MASK__SI 0x00000400L
#define DMCU_DEBUG_02__DBG_DMCU_uc_eramarb_mem_rd_MASK__SI 0x00000100L
#define DMCU_DEBUG_02__DBG_DMCU_uc_eramarb_mem_wr_MASK__SI 0x00000200L
#define DMCU_DEBUG_03__DBG_DMCU_iramarb_uc_mem_data_in_MASK__SI 0xff000000L
#define DMCU_DEBUG_03__DBG_DMCU_uc_iramarb_mem_addr_MASK__SI 0x00ff0000L
#define DMCU_DEBUG_03__DBG_DMCU_uc_iramarb_mem_as_MASK__SI 0x00000800L
#define DMCU_DEBUG_03__DBG_DMCU_uc_iramarb_mem_cs_MASK__SI 0x00000400L
#define DMCU_DEBUG_03__DBG_DMCU_uc_iramarb_mem_data_out_MASK__SI 0x000000ffL
#define DMCU_DEBUG_03__DBG_DMCU_uc_iramarb_mem_rd_MASK__SI 0x00000100L
#define DMCU_DEBUG_03__DBG_DMCU_uc_iramarb_mem_wr_MASK__SI 0x00000200L
#define DMCU_DEBUG_04__DBG_DMCU_DMCU_DCMEM_eram_addr_MASK__SI 0x00001fffL
#define DMCU_DEBUG_04__DBG_DMCU_DMCU_DCMEM_eram_we_MASK__SI 0x00008000L
#define DMCU_DEBUG_04__DBG_DMCU_DMCU_DCMEM_eram_wem_MASK__SI 0x00f80000L
#define DMCU_DEBUG_04__DBG_DMCU_DMCU_DCMEM_eram_wr_data_MASK__SI 0xff000000L
#define DMCU_DEBUG_04__DBG_DMCU_eram_xa_ctrl_ReqHandlerState_MASK__SI 0x00070000L
#define DMCU_DEBUG_04__DBG_DMCU_eramarb_eramxac_rtr_MASK__SI 0x00002000L
#define DMCU_DEBUG_04__DBG_DMCU_eramxac_eramarb_rts_MASK__SI 0x00004000L
#define DMCU_DEBUG_05__DBG_DMCU_DCMEM_DMCU_eram_rd_data_MASK__SI 0xff000000L
#define DMCU_DEBUG_05__DBG_DMCU_DMCU_DCMEM_eram_addr_MASK__SI 0x00001fffL
#define DMCU_DEBUG_05__DBG_DMCU_DMCU_DCMEM_eram_we_MASK__SI 0x00008000L
#define DMCU_DEBUG_05__DBG_DMCU_eram_xa_ctrl_ReqHandlerState_MASK__SI 0x00070000L
#define DMCU_DEBUG_05__DBG_DMCU_eramarb_eramxac_rtr_MASK__SI 0x00002000L
#define DMCU_DEBUG_05__DBG_DMCU_eramxac_eramarb_rts_MASK__SI 0x00004000L
#define DMCU_DEBUG_06__DBG_DMCU_DMCU_DCMEM_eram_wr_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_07__DBG_DMCU_DMCU_DCMEM_eram_wem_MASK__SI 0xffffffffL
#define DMCU_DEBUG_08__DBG_DMCU_DCMEM_DMCU_eram_rd_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_09__DBG_DMCU_DMCU_DCMEM_iram_addr_MASK__SI 0x000000ffL
#define DMCU_DEBUG_09__DBG_DMCU_DMCU_DCMEM_iram_we_MASK__SI 0x00008000L
#define DMCU_DEBUG_09__DBG_DMCU_DMCU_DCMEM_iram_wem_MASK__SI 0x00f80000L
#define DMCU_DEBUG_09__DBG_DMCU_DMCU_DCMEM_iram_wr_data_MASK__SI 0xff000000L
#define DMCU_DEBUG_09__DBG_DMCU_iram_xa_ctrl_ReqHandlerState_MASK__SI 0x00070000L
#define DMCU_DEBUG_0A__DBG_DMCU_DCMEM_DMCU_iram_rd_data_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_0A__DBG_DMCU_DMCU_DCMEM_iram_addr_MASK__SI 0x000000ffL
#define DMCU_DEBUG_0B__DBG_DMCU_DMCU_DCMEM_eram_wr_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_0C__DBG_DMCU_dmcu_intreg_wr_ctrl_wr_accepted_MASK__SI 0x00080000L
#define DMCU_DEBUG_0C__DBG_DMCU_dmcu_intreg_wr_ctrl_wr_addr_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_0C__DBG_DMCU_dmcu_intreg_wr_ctrl_wr_be_MASK__SI 0x00070000L
#define DMCU_DEBUG_0C__DBG_DMCU_dmcu_intreg_wr_data_MASK__SI 0xff000000L
#define DMCU_DEBUG_0D__DBG_DMCU_dmcu_intreg_wr_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_0E__DBG_DMCU_dmcu_intreg_rd_ctrl_rd_addr_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_0E__DBG_DMCU_dmcu_intreg_rd_ctrl_rd_data_valid_MASK__SI 0x80000000L
#define DMCU_DEBUG_0E__DBG_DMCU_dmcu_intreg_rd_ctrl_wait4rd_return_data_MASK__SI 0x40000000L
#define DMCU_DEBUG_0E__DBG_DMCU_dmcu_intreg_rd_data_MASK__SI 0x3fff0000L
#define DMCU_DEBUG_0F__DBG_DMCU_dmcu_intreg_rd_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_10__DBG_DMCU_DMCU_RBBMARB_a_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_10__DBG_DMCU_DMCU_RBBMARB_be_MASK__SI 0x00780000L
#define DMCU_DEBUG_10__DBG_DMCU_DMCU_RBBMARB_rts_MASK__SI 0x00020000L
#define DMCU_DEBUG_10__DBG_DMCU_DMCU_RBBMARB_wd_MASK__SI 0xff000000L
#define DMCU_DEBUG_10__DBG_DMCU_DMCU_RBBMARB_we_MASK__SI 0x00040000L
#define DMCU_DEBUG_10__DBG_DMCU_RBBMARB_DMCU_rtr_MASK__SI 0x00010000L
#define DMCU_DEBUG_11__DBG_DMCU_DMCU_RBBMARB_a_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_11__DBG_DMCU_DMCU_RBBMARB_be_MASK__SI 0x00c00000L
#define DMCU_DEBUG_11__DBG_DMCU_DMCU_RBBMARB_re_MASK__SI 0x00040000L
#define DMCU_DEBUG_11__DBG_DMCU_DMCU_RBBMARB_rts_MASK__SI 0x00020000L
#define DMCU_DEBUG_11__DBG_DMCU_RBBMARB_DMCU_rdo_MASK__SI 0xff000000L
#define DMCU_DEBUG_11__DBG_DMCU_RBBMARB_DMCU_rtr_MASK__SI 0x00010000L
#define DMCU_DEBUG_11__DBG_DMCU_rbbm_if_ReqFifoDeqState_MASK__SI 0x00380000L
#define DMCU_DEBUG_12__DBG_DMCU_DMCU_RBBMARB_wd_MASK__SI 0xffffffffL
#define DMCU_DEBUG_13__DBG_DMCU_RBBMARB_DMCU_rdo_MASK__SI 0xffffffffL
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_ReqEnq_DataDeq_State_MASK__SI 0x00000070L
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_rddatafifo_din_MASK__SI 0x00ffff00L
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_rddatafifo_empty_MASK__SI 0x00000008L
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_rddatafifo_full_MASK__SI 0x00000004L
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_rddatafifo_q_MASK__SI 0xff000000L
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_rddatafifo_re_MASK__SI 0x00000002L
#define DMCU_DEBUG_14__DBG_DMCU_rbbm_if_rddatafifo_we_MASK__SI 0x00000001L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_ReqEnq_DataDeq_State_MASK__SI 0x00000070L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_req_fifo_din_MASK__SI 0x00ffff00L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_req_fifo_empty_MASK__SI 0x00000008L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_req_fifo_full_MASK__SI 0x00000004L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_req_fifo_q_MASK__SI 0xff000000L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_req_fifo_re_MASK__SI 0x00000002L
#define DMCU_DEBUG_15__DBG_DMCU_rbbm_if_req_fifo_we_MASK__SI 0x00000001L
#define DMCU_DEBUG_16__DBG_DMCU_MBUS_Addr_MASK__SI 0xffff0000L
#define DMCU_DEBUG_16__DBG_DMCU_MBUS_Be_MASK__SI 0x000000f0L
#define DMCU_DEBUG_16__DBG_DMCU_MBUS_Complete_MASK__SI 0x00004000L
#define DMCU_DEBUG_16__DBG_DMCU_MBUS_Req_MASK__SI 0x00002000L
#define DMCU_DEBUG_16__DBG_DMCU_MBUS_WriteData_MASK__SI 0x0000000fL
#define DMCU_DEBUG_16__DBG_DMCU_MBUS_Write_MASK__SI 0x00008000L
#define DMCU_DEBUG_16__DBG_DMCU_mbus_if_DcregAccessState_MASK__SI 0x00000f00L
#define DMCU_DEBUG_16__DBG_DMCU_pending_req_on_mbus_MASK__SI 0x00001000L
#define DMCU_DEBUG_17__DBG_DMCU_MBUS_Addr_MASK__SI 0xffff0000L
#define DMCU_DEBUG_17__DBG_DMCU_MBUS_Be_MASK__SI 0x000000f0L
#define DMCU_DEBUG_17__DBG_DMCU_MBUS_Complete_MASK__SI 0x00004000L
#define DMCU_DEBUG_17__DBG_DMCU_MBUS_ReadData_MASK__SI 0x0000000fL
#define DMCU_DEBUG_17__DBG_DMCU_MBUS_Req_MASK__SI 0x00002000L
#define DMCU_DEBUG_17__DBG_DMCU_MBUS_Write_MASK__SI 0x00008000L
#define DMCU_DEBUG_17__DBG_DMCU_mbus_if_DcregAccessState_MASK__SI 0x00000f00L
#define DMCU_DEBUG_17__DBG_DMCU_pending_req_on_mbus_MASK__SI 0x00001000L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_eramarb_mem_dec_MASK__SI 0x00000040L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_iramarb_mem_dec_MASK__SI 0x00000080L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_mbusif_dcreg_dec_MASK__SI 0x00000001L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_mbusif_interrupt_status_reg_dec_MASK__SI 0x00000020L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_mbusif_intreg_rd_ctrl_dec_MASK__SI 0x00000008L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_mbusif_intreg_rd_data_dec_MASK__SI 0x00000010L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_mbusif_intreg_wr_ctrl_dec_MASK__SI 0x00000002L
#define DMCU_DEBUG_18__DBG_DMCU_addrdec_mbusif_intreg_wr_data_dec_MASK__SI 0x00000004L
#define DMCU_DEBUG_19__DBG_DMCU_MBUS_WriteData_MASK__SI 0xffffffffL
#define DMCU_DEBUG_20__DBG_DMCU_MBUS_ReadData_MASK__SI 0xffffffffL
#define DMCU_DEBUG_21__DBG_DMCU_eram_xa_ctrl_ReqHandlerState_MASK__SI 0x00000007L
#define DMCU_DEBUG_21__DBG_DMCU_iram_xa_ctrl_ReqHandlerState_MASK__SI 0x00000038L
#define DMCU_DEBUG_21__DBG_DMCU_mbus_if_DcregAccessState_MASK__SI 0x00000f00L
#define DMCU_DEBUG_21__DBG_DMCU_rbbm_if_ReqEnq_DataDeq_State_MASK__SI 0x00070000L
#define DMCU_DEBUG_21__DBG_DMCU_rbbm_if_ReqFifoDeqState_MASK__SI 0x07000000L
#define DMCU_DEBUG_22__DBG_DMCU_sfr_addr_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_22__DBG_DMCU_sfr_data_in_MASK__SI 0xff000000L
#define DMCU_DEBUG_22__DBG_DMCU_sfr_data_out_MASK__SI 0x000000ffL
#define DMCU_DEBUG_22__DBG_DMCU_sfr_rd_MASK__SI 0x00020000L
#define DMCU_DEBUG_22__DBG_DMCU_sfr_wp_MASK__SI 0x00040000L
#define DMCU_DEBUG_22__DBG_DMCU_sfr_wr_MASK__SI 0x00010000L
#define DMCU_DEBUG_23__DBG_DMCU_DMCU_DCMEM_eram_last_rd_addr_MASK__SI 0x1fff0000L
#define DMCU_DEBUG_23__DBG_DMCU_DMCU_DCMEM_eram_last_wr_addr_MASK__SI 0x00001fffL
#define DMCU_DEBUG_24__DBG_DMCU_DMCU_DCMEM_eram_last_wr_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_25__DBG_DMCU_DMCU_DCMEM_eram_last_wr_wem_MASK__SI 0xffffffffL
#define DMCU_DEBUG_26__DBG_DMCU_DCMEM_DMCU_eram_last_rd_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_27__DBG_DMCU_DMCU_DCMEM_iram_last_rd_addr_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_27__DBG_DMCU_DMCU_DCMEM_iram_last_wr_addr_MASK__SI 0x000000ffL
#define DMCU_DEBUG_28__DBG_DMCU_DCMEM_DMCU_iram_last_rd_data_MASK__SI 0x00ff0000L
#define DMCU_DEBUG_28__DBG_DMCU_DMCU_DCMEM_iram_last_wem_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_28__DBG_DMCU_DMCU_DCMEM_iram_last_wr_data_MASK__SI 0x000000ffL
#define DMCU_DEBUG_29__DBG_DMCU_DMCU_RBBMARB_last_rd_addr_MASK__SI 0xffff0000L
#define DMCU_DEBUG_29__DBG_DMCU_DMCU_RBBMARB_last_wr_addr_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_2A__DBG_DMCU_DMCU_RBBMARB_last_wr_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_2B__DBG_DMCU_DMCU_RBBMARB_last_wr_be_MASK__SI 0x0000000fL
#define DMCU_DEBUG_2C__DBG_DMCU_RBBMARB_DMCU_last_rd_data_MASK__SI 0xffffffffL
#define DMCU_DEBUG_32__DBG_DMCU_uc_pc_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_32__DBG_DMCU_uc_sp_MASK__SI 0xffff0000L
#define DMCU_DEBUG_33__DBG_DMCU_uc_index_x_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_33__DBG_DMCU_uc_index_y_MASK__SI 0xffff0000L
#define DMCU_DEBUG_34__DBG_DMCU_uc_accumulator_a_MASK__SI 0x000000ffL
#define DMCU_DEBUG_34__DBG_DMCU_uc_accumulator_b_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_35__DBG_DMCU_uc_mathareg_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_35__DBG_DMCU_uc_mathbreg_MASK__SI 0xffff0000L
#define DMCU_DEBUG_36__DBG_DMCU_uc_mathcreg_MASK__SI 0xffffffffL
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_c_MASK__SI 0x00000001L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_h_MASK__SI 0x00000004L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_i_MASK__SI 0x00000002L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_n_MASK__SI 0x00000008L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_s_MASK__SI 0x00000010L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_v_MASK__SI 0x00000020L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_x_MASK__SI 0x00000040L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_x_override_MASK__SI 0x00000100L
#define DMCU_DEBUG_37__DBG_DMCU_uc_ccr_z_MASK__SI 0x00000080L
#define DMCU_DEBUG_38__DBG_DMCU_sfr_scratch1_MASK__SI 0x000000ffL
#define DMCU_DEBUG_38__DBG_DMCU_sfr_scratch2_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_38__DBG_DMCU_sfr_scratch3_MASK__SI 0x00ff0000L
#define DMCU_DEBUG_38__DBG_DMCU_sfr_scratch4_MASK__SI 0xff000000L
#define DMCU_DEBUG_39__DBG_DMCU_sfr_scratch5_MASK__SI 0x000000ffL
#define DMCU_DEBUG_39__DBG_DMCU_sfr_scratch6_MASK__SI 0x0000ff00L
#define DMCU_DEBUG_39__DBG_DMCU_sfr_scratch7_MASK__SI 0x00ff0000L
#define DMCU_DEBUG_39__DBG_DMCU_sfr_scratch8_MASK__SI 0xff000000L
#define DMCU_DEBUG_3A__DBG_DMCU_sfr_disable_irq_to_uc_MASK__SI 0x00000001L
#define DMCU_DEBUG_3A__DBG_DMCU_sfr_disable_xirq_to_uc_MASK__SI 0x00000002L
#define DMCU_DEBUG_CONSTANT__DBG_DMCU_5a5a_MASK__SI 0x0000ffffL
#define DMCU_DEBUG_CONSTANT__DBG_DMCU_beef_MASK__SI 0xffff0000L
#define DMCU_DEBUG_ID__DMCU_DEBUG_ID_MASK__SI 0xffffffffL
#define DMCU_ERAM_RD_CTRL__ERAM_RD_ADDR_MASK__SI 0x0000ffffL
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BE_MASK__SI 0x000f0000L
#define DMCU_ERAM_RD_CTRL__ERAM_RD_BYTE_MODE_MASK__SI 0x00100000L
#define DMCU_ERAM_RD_DATA__ERAM_RD_DATA_MASK__SI 0xffffffffL
#define DMCU_ERAM_WR_CTRL__ERAM_WR_ADDR_MASK__SI 0x0000ffffL
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BE_MASK__SI 0x000f0000L
#define DMCU_ERAM_WR_CTRL__ERAM_WR_BYTE_MODE_MASK__SI 0x00100000L
#define DMCU_ERAM_WR_DATA__ERAM_WR_DATA_MASK__SI 0xffffffffL
#define DMCU_EVENT_TRIGGER__GEN_SW_INT_TO_UC_MASK__SI 0x00000001L
#define DMCU_EVENT_TRIGGER__GEN_UC_INTERNAL_INT_TO_HOST_MASK__SI 0x00800000L
#define DMCU_EVENT_TRIGGER__UC_INTERNAL_INT_CODE_MASK__SI 0x007f0000L
#define DMCU_EVENT_TRIGGER__UC_PWR_UP_DOWN_COMPLETE_STATUS_MASK__SI 0x80000000L
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_HI_SMPL_BYTE_POS_MASK__SI 0x0000000cL
#define DMCU_FW_CHECKSUM_SMPL_BYTE_POS__DMCU_FW_CHECKSUM_LO_SMPL_BYTE_POS_MASK__SI 0x00000003L
#define DMCU_FW_CS_HI__FW_CHECKSUM_HI_MASK__SI 0xffffffffL
#define DMCU_FW_CS_LO__FW_CHECKSUM_LO_MASK__SI 0xffffffffL
#define DMCU_FW_END_ADDR__FW_END_ADDR_LSB_MASK__SI 0x000000ffL
#define DMCU_FW_END_ADDR__FW_END_ADDR_MSB_MASK__SI 0x0000ff00L
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_LSB_MASK__SI 0x000000ffL
#define DMCU_FW_ISR_START_ADDR__FW_ISR_START_ADDR_MSB_MASK__SI 0x0000ff00L
#define DMCU_FW_START_ADDR__FW_START_ADDR_LSB_MASK__SI 0x000000ffL
#define DMCU_FW_START_ADDR__FW_START_ADDR_MSB_MASK__SI 0x0000ff00L
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_CLEAR_MASK__SI 0x00000004L
#define DMCU_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_OCCURRED_MASK__SI 0x00000004L
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_CLEAR_MASK__SI 0x00000001L
#define DMCU_INTERRUPT_STATUS__ABM1_HG_READY_INT_OCCURRED_MASK__SI 0x00000001L
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_CLEAR_MASK__SI 0x00000002L
#define DMCU_INTERRUPT_STATUS__ABM1_LS_READY_INT_OCCURRED_MASK__SI 0x00000002L
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_CLEAR_MASK__SI 0x00000100L
#define DMCU_INTERRUPT_STATUS__EXTERNAL_SW_INT_OCCURRED_MASK__SI 0x00000100L
#define DMCU_INTERRUPT_STATUS__MCP_INT_OCCURRED_MASK__SI 0x00000008L
#define DMCU_INTERRUPT_STATUS__PM_PWR_DOWN_INT_CLEAR_MASK__SI 0x00000020L
#define DMCU_INTERRUPT_STATUS__PM_PWR_DOWN_INT_OCCURRED_MASK__SI 0x00000020L
#define DMCU_INTERRUPT_STATUS__PM_PWR_UP_INT_CLEAR_MASK__SI 0x00000010L
#define DMCU_INTERRUPT_STATUS__PM_PWR_UP_INT_OCCURRED_MASK__SI 0x00000010L
#define DMCU_INTERRUPT_STATUS__SCP_INT_OCCURRED_MASK__SI 0x00000200L
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_CLEAR_MASK__SI 0x00000400L
#define DMCU_INTERRUPT_STATUS__UC_INTERNAL_INT_OCCURRED_MASK__SI 0x00000400L
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_CLEAR_MASK__SI 0x00000800L
#define DMCU_INTERRUPT_STATUS__UC_REG_RD_TIMEOUT_INT_OCCURRED_MASK__SI 0x00000800L
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_CLEAR_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_STATUS__VBLANK1_INT_OCCURRED_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_CLEAR_MASK__SI 0x00000080L
#define DMCU_INTERRUPT_STATUS__VBLANK2_INT_OCCURRED_MASK__SI 0x00000080L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_BL_UPDATE_INT_MASK_MASK__SI 0x00000004L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_HG_READY_INT_MASK_MASK__SI 0x00000001L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__ABM1_LS_READY_INT_MASK_MASK__SI 0x00000002L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__SCP_INT_MASK_MASK__SI 0x00000200L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_INTERNAL_INT_MASK_MASK__SI 0x00000400L
#define DMCU_INTERRUPT_TO_HOST_EN_MASK__UC_REG_RD_TIMEOUT_INT_MASK_MASK__SI 0x00000800L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_BL_UPDATE_INT_TO_UC_EN_MASK__SI 0x00000004L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_HG_READY_INT_TO_UC_EN_MASK__SI 0x00000001L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__ABM1_LS_READY_INT_TO_UC_EN_MASK__SI 0x00000002L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__EXTERNAL_SW_INT_TO_UC_EN_MASK__SI 0x00000100L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__MCP_INT_TO_UC_EN_MASK__SI 0x00000008L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__PM_PWR_DOWN_INT_TO_UC_EN_MASK__SI 0x00000020L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__PM_PWR_UP_INT_TO_UC_EN_MASK__SI 0x00000010L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK1_INT_TO_UC_EN_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_TO_UC_EN_MASK__VBLANK2_INT_TO_UC_EN_MASK__SI 0x00000080L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_BL_UPDATE_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000004L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_HG_READY_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000001L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__ABM1_LS_READY_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000002L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__EXTERNAL_SW_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000100L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__MCP_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000008L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__PM_PWR_DOWN_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000020L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__PM_PWR_UP_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000010L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK1_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000040L
#define DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__VBLANK2_INT_XIRQ_IRQ_SEL_MASK__SI 0x00000080L
#define DMCU_INT_CNT__DMCU_ABM1_BL_UPDATE_INT_CNT_MASK__SI 0x00ff0000L
#define DMCU_INT_CNT__DMCU_ABM1_HG_READY_INT_CNT_MASK__SI 0x000000ffL
#define DMCU_INT_CNT__DMCU_ABM1_LS_READY_INT_CNT_MASK__SI 0x0000ff00L
#define DMCU_IRAM_RD_CTRL__IRAM_RD_ADDR_MASK__SI 0x000003ffL
#define DMCU_IRAM_RD_DATA__IRAM_RD_DATA_MASK__SI 0x000000ffL
#define DMCU_IRAM_WR_CTRL__IRAM_WR_ADDR_MASK__SI 0x000003ffL
#define DMCU_IRAM_WR_DATA__IRAM_WR_DATA_MASK__SI 0x000000ffL
#define DMCU_PC_START_ADDR__PC_START_ADDR_LSB_MASK__SI 0x000000ffL
#define DMCU_PC_START_ADDR__PC_START_ADDR_MSB_MASK__SI 0x0000ff00L
#define DMCU_RAM_ACCESS_CTRL__ERAM_RD_ADDR_AUTO_INC_MASK__SI 0x00000002L
#define DMCU_RAM_ACCESS_CTRL__ERAM_WR_ADDR_AUTO_INC_MASK__SI 0x00000001L
#define DMCU_RAM_ACCESS_CTRL__IRAM_RD_ADDR_AUTO_INC_MASK__SI 0x00000008L
#define DMCU_RAM_ACCESS_CTRL__IRAM_WR_ADDR_AUTO_INC_MASK__SI 0x00000004L
#define DMCU_STATUS__DMCU_RBBMIF_RD_WR_TIMEOUT_DIS_MASK__SI 0x80000000L
#define DMCU_STATUS__UC_IN_RESET_MASK__SI 0x00000001L
#define DMCU_STATUS__UC_IN_STOP_MODE_MASK__SI 0x00000004L
#define DMCU_STATUS__UC_IN_WAIT_MODE_MASK__SI 0x00000002L
#define DMCU_TEST_DEBUG_DATA__DMCU_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DMCU_TEST_DEBUG_INDEX__DMCU_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DMCU_UC_CCR__UC_CCR_C_MASK__SI 0x00000001L
#define DMCU_UC_CCR__UC_CCR_H_MASK__SI 0x00000020L
#define DMCU_UC_CCR__UC_CCR_I_MASK__SI 0x00000010L
#define DMCU_UC_CCR__UC_CCR_N_MASK__SI 0x00000008L
#define DMCU_UC_CCR__UC_CCR_S_MASK__SI 0x00000080L
#define DMCU_UC_CCR__UC_CCR_V_MASK__SI 0x00000002L
#define DMCU_UC_CCR__UC_CCR_X_MASK__SI 0x00000040L
#define DMCU_UC_CCR__UC_CCR_X_OVERRIDE_MASK__SI 0x00000100L
#define DMCU_UC_CCR__UC_CCR_Z_MASK__SI 0x00000004L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_ILLEGAL_OPCODE_TRAP_MASK__SI 0x00000008L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_IRQ_N_PIN_MASK__SI 0x00000001L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_INPUT_EDGE_MASK__SI 0x00004000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_PULSE_ACCUMULATOR_OVERFLOW_MASK__SI 0x00008000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_REAL_TIME_INTERRUPT_MASK__SI 0x00000200L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_SOFTWARE_INTERRUPT_MASK__SI 0x00000004L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_1_MASK__SI 0x00002000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_2_MASK__SI 0x00001000L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_3_MASK__SI 0x00000800L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_INPUT_CAPTURE_4_OUTPUT_COMPARE_5_MASK__SI        \
  0x00000400L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_1_MASK__SI 0x00000080L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_2_MASK__SI 0x00000040L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_3_MASK__SI 0x00000020L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OUTPUT_COMPARE_4_MASK__SI 0x00000010L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_TIMER_OVERFLOW_MASK__SI 0x00000100L
#define DMCU_UC_INTERNAL_INT_STATUS__UC_INT_XIRQ_N_PIN_MASK__SI 0x00000002L
#define DMIF_ARBITRATION_CONTROL__DMIF_ARBITRATION_REFERENCE_CLOCK_PERIOD_MASK__SI 0x0000ffffL
#define DMIF_CONTROL__DMIF_BUFF_SIZE_MASK__SI 0x00000003L
#define DMIF_CONTROL__DMIF_REQ_BURST_SIZE_MASK__SI 0x00000700L
#define DMIF_DEBUG00__DMIF_DCP_debug00_cmd_grph_req_cnt_MASK__SI 0x0007f000L
#define DMIF_DEBUG00__DMIF_DCP_debug00_cmd_new_chunk_for_wr_MASK__SI 0x02000000L
#define DMIF_DEBUG00__DMIF_DCP_debug00_cmd_ovl_req_cnt_MASK__SI 0x01f80000L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dcp_cmd_state_MASK__SI 0x00000f00L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dcp_dmif_display1_update_MASK__SI 0x00000002L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dcp_dmif_display2_update_MASK__SI 0x00000004L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dcp_dmif_req_MASK__SI 0x00000008L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dcp_dmif_size_MASK__SI 0x00000030L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dcp_dmif_surface_MASK__SI 0x000000c0L
#define DMIF_DEBUG00__DMIF_DCP_debug00_dmif_dcp_req_fifo_empty_MASK__SI 0x00000001L
#define DMIF_DEBUG01__DMIF_DCP_debug01_cmd_q_mc_dmif_rdrtr_MASK__SI 0x00000001L
#define DMIF_DEBUG01__DMIF_DCP_debug01_dcp_dmif_urgent_MASK__SI 0x00008000L
#define DMIF_DEBUG01__DMIF_DCP_debug01_dcp_dmif_urglevel_MASK__SI 0x007f0000L
#define DMIF_DEBUG01__DMIF_DCP_debug01_dmif_mc_rdreq_MASK__SI 0x00000002L
#define DMIF_DEBUG01__DMIF_DCP_debug01_dmif_mc_rdtag_MASK__SI 0x00007ffcL
#define DMIF_DEBUG02__DMIF_DCP_debug02_chunk_readout_MASK__SI 0x00000040L
#define DMIF_DEBUG02__DMIF_DCP_debug02_grph_chunk_reading_MASK__SI 0x00000010L
#define DMIF_DEBUG02__DMIF_DCP_debug02_grph_new_chunk_for_wr_MASK__SI 0x00000001L
#define DMIF_DEBUG02__DMIF_DCP_debug02_grph_new_chunk_for_wr_taken_MASK__SI 0x00000004L
#define DMIF_DEBUG02__DMIF_DCP_debug02_ovl_chunk_reading_MASK__SI 0x00000020L
#define DMIF_DEBUG02__DMIF_DCP_debug02_ovl_new_chunk_for_wr_MASK__SI 0x00000002L
#define DMIF_DEBUG02__DMIF_DCP_debug02_ovl_new_chunk_for_wr_taken_MASK__SI 0x00000008L
#define DMIF_DEBUG03__DMIF_DCP_debug03_dcp_dmif_req_MASK__SI 0x00000001L
#define DMIF_DEBUG03__DMIF_DCP_debug03_dcp_dmif_size_MASK__SI 0x00000006L
#define DMIF_DEBUG03__DMIF_DCP_debug03_dcp_dmif_surface_MASK__SI 0x00000018L
#define DMIF_DEBUG03__DMIF_DCP_debug03_q_mc_dmif_rdtag_MASK__SI 0x0007ffc0L
#define DMIF_DEBUG03__DMIF_DCP_debug03_q_mc_dmif_rdtid_MASK__SI 0x00380000L
#define DMIF_DEBUG03__DMIF_DCP_debug03_q_mc_dmif_xfc_MASK__SI 0x00000020L
#define DMIF_DEBUG03__DMIF_DCP_debug03_wr_addr_MASK__SI 0x3fc00000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_dcp_dmif_grph_rtr_MASK__SI 0x01000000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_chunk_sending_MASK__SI 0x00400000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_dcp_data_buff_sel_MASK__SI 0x000c0000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_dcp_data_sel_MASK__SI 0x00100000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_last_pix_in_ow_MASK__SI 0x00020000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_pix_en_MASK__SI 0x00200000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_rd_addr_MASK__SI 0x0000ff00L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_rd_data_valid_MASK__SI 0x00010000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_rd_en_MASK__SI 0x00000001L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_rd_req_cnt_MASK__SI 0x000000feL
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_rts_MASK__SI 0x00800000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_send_pix_cnt_MASK__SI 0x78000000L
#define DMIF_DEBUG04__DMIF_DCP_debug04_grph_send_pix_depth_MASK__SI 0x06000000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_dcp_dmif_ovl_rtr_MASK__SI 0x00800000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_chunk_sending_MASK__SI 0x00200000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_dcp_data_buff_sel_MASK__SI 0x00060000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_dcp_data_sel_MASK__SI 0x00080000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_last_pix_in_ow_MASK__SI 0x00010000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_pix_en_MASK__SI 0x00100000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_rd_addr_MASK__SI 0x00007f80L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_rd_data_valid_MASK__SI 0x00008000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_rd_en_MASK__SI 0x00000001L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_rd_req_cnt_MASK__SI 0x0000007eL
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_rts_MASK__SI 0x00400000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_send_pix_cnt_MASK__SI 0x1c000000L
#define DMIF_DEBUG05__DMIF_DCP_debug05_ovl_send_pix_depth_MASK__SI 0x03000000L
#define DMIF_HW_DEBUG__DMIF_HW_DEBUG_MASK__SI 0xffffffffL
#define DMIF_MULTI_CHIP_CNTL__LOG2_NUM_CHIPS_MASK__SI 0x00000007L
#define DMIF_MULTI_CHIP_CNTL__MULTI_CHIP_TILE_SIZE_MASK__SI 0x00000018L
#define DMIF_STATUS__DMIF_CLEAR_MC_SEND_ON_IDLE_MASK__SI 0x00003f00L
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_ENABLE_MASK__SI 0x00010000L
#define DMIF_STATUS__DMIF_MC_LATENCY_COUNTER_URGENT_ONLY_MASK__SI 0x00020000L
#define DMIF_STATUS__DMIF_MC_SEND_ON_IDLE_MASK__SI 0x0000003fL
#define DMIF_TEST_DEBUG_DATA__DMIF_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DMIF_TEST_DEBUG_INDEX__DMIF_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DOUT_DEBUG__DOUT_DEBUG_MASK__SI 0xffffffffL
#define DOUT_POWER_MANAGEMENT_CNTL__PM_ASSERT_RESET_MASK__SI 0x00200000L
#define DOUT_POWER_MANAGEMENT_CNTL__PM_CURRENT_STATE_MASK__SI 0xf0000000L
#define DOUT_POWER_MANAGEMENT_CNTL__PM_DP_SW_FAST_TRAINING_ONLY_MASK__SI 0x00400000L
#define DOUT_POWER_MANAGEMENT_CNTL__PM_NO_DP_SUPPORT_DEBUG_MASK__SI 0x00100000L
#define DOUT_POWER_MANAGEMENT_CNTL__PM_PWRDN_PPLL_VREG_MASK__SI 0x01000000L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRDN_WAIT_BUSY_OFF_MASK__SI 0x00000001L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRDN_WAIT_DMCU_OFF_MASK__SI 0x00000020L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRDN_WAIT_PPLL_OFF_MASK__SI 0x00000100L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRDN_WAIT_PWRSEQ_OFF_MASK__SI 0x00000010L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRUP_WAIT_APLL_ON_MASK__SI 0x00001000L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRUP_WAIT_DMCU_ON_MASK__SI 0x00020000L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRUP_WAIT_MEM_INIT_DONE_MASK__SI 0x00010000L
#define DOUT_POWER_MANAGEMENT_CNTL__PWRUP_WAIT_PPLL_ON_MASK__SI 0x00000200L
#define DOUT_SCRATCH0__DOUT_SCRATCH0_MASK__SI 0xffffffffL
#define DOUT_SCRATCH1__DOUT_SCRATCH1_MASK__SI 0xffffffffL
#define DOUT_SCRATCH2__DOUT_SCRATCH2_MASK__SI 0xffffffffL
#define DOUT_SCRATCH3__DOUT_SCRATCH3_MASK__SI 0xffffffffL
#define DOUT_SCRATCH4__DOUT_SCRATCH4_MASK__SI 0xffffffffL
#define DOUT_SCRATCH5__DOUT_SCRATCH5_MASK__SI 0xffffffffL
#define DOUT_SCRATCH6__DOUT_SCRATCH6_MASK__SI 0xffffffffL
#define DOUT_SCRATCH7__DOUT_SCRATCH7_MASK__SI 0xffffffffL
#define DOUT_TEST_DEBUG_DATA__DOUT_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DOUT_TEST_DEBUG_INDEX__DOUT_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DP_AUX1_DEBUG_A__DP_AUX1_DEBUG_A_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_B__DP_AUX1_DEBUG_B_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_C__DP_AUX1_DEBUG_C_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_D__DP_AUX1_DEBUG_D_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_E__DP_AUX1_DEBUG_E_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_F__DP_AUX1_DEBUG_F_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_G__DP_AUX1_DEBUG_G_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_H__DP_AUX1_DEBUG_H_MASK__SI 0xffffffffL
#define DP_AUX1_DEBUG_I__DP_AUX1_DEBUG_I_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_A__DP_AUX2_DEBUG_A_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_B__DP_AUX2_DEBUG_B_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_C__DP_AUX2_DEBUG_C_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_D__DP_AUX2_DEBUG_D_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_E__DP_AUX2_DEBUG_E_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_F__DP_AUX2_DEBUG_F_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_G__DP_AUX2_DEBUG_G_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_H__DP_AUX2_DEBUG_H_MASK__SI 0xffffffffL
#define DP_AUX2_DEBUG_I__DP_AUX2_DEBUG_I_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_A__DP_AUX3_DEBUG_A_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_B__DP_AUX3_DEBUG_B_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_C__DP_AUX3_DEBUG_C_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_D__DP_AUX3_DEBUG_D_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_E__DP_AUX3_DEBUG_E_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_F__DP_AUX3_DEBUG_F_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_G__DP_AUX3_DEBUG_G_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_H__DP_AUX3_DEBUG_H_MASK__SI 0xffffffffL
#define DP_AUX3_DEBUG_I__DP_AUX3_DEBUG_I_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_A__DP_AUX4_DEBUG_A_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_B__DP_AUX4_DEBUG_B_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_C__DP_AUX4_DEBUG_C_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_D__DP_AUX4_DEBUG_D_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_E__DP_AUX4_DEBUG_E_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_F__DP_AUX4_DEBUG_F_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_G__DP_AUX4_DEBUG_G_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_H__DP_AUX4_DEBUG_H_MASK__SI 0xffffffffL
#define DP_AUX4_DEBUG_I__DP_AUX4_DEBUG_I_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_A__DP_AUX5_DEBUG_A_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_B__DP_AUX5_DEBUG_B_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_C__DP_AUX5_DEBUG_C_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_D__DP_AUX5_DEBUG_D_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_E__DP_AUX5_DEBUG_E_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_F__DP_AUX5_DEBUG_F_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_G__DP_AUX5_DEBUG_G_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_H__DP_AUX5_DEBUG_H_MASK__SI 0xffffffffL
#define DP_AUX5_DEBUG_I__DP_AUX5_DEBUG_I_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_A__DP_AUX6_DEBUG_A_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_B__DP_AUX6_DEBUG_B_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_C__DP_AUX6_DEBUG_C_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_D__DP_AUX6_DEBUG_D_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_E__DP_AUX6_DEBUG_E_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_F__DP_AUX6_DEBUG_F_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_G__DP_AUX6_DEBUG_G_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_H__DP_AUX6_DEBUG_H_MASK__SI 0xffffffffL
#define DP_AUX6_DEBUG_I__DP_AUX6_DEBUG_I_MASK__SI 0xffffffffL
#define DP_CONFIG__DP_UDI_LANES_MASK__SI 0x00000003L
#define DP_CP_DEBUG1__DP_CP_DEBUG1_MASK__SI 0xffffffffL
#define DP_CP_DEBUG2__DP_CP_DEBUG2_MASK__SI 0xffffffffL
#define DP_CP_LINK_VERIFICATION_PATTERN__DP_CP_LINK_VERIFICATION_PATTERN_MASK__SI 0x0000ffffL
#define DP_DEBUG_A__DP_DEBUG_A_MASK__SI 0xffffffffL
#define DP_DEBUG_B__DP_DEBUG_B_MASK__SI 0xffffffffL
#define DP_DEBUG_C__DP_DEBUG_C_MASK__SI 0xffffffffL
#define DP_DEBUG_D__DP_DEBUG_D_MASK__SI 0xffffffffL
#define DP_DEBUG_E__DP_DEBUG_E_MASK__SI 0xffffffffL
#define DP_DEBUG_F__DP_DEBUG_F_MASK__SI 0xffffffffL
#define DP_DEBUG_G__DP_DEBUG_G_MASK__SI 0xffffffffL
#define DP_DEBUG_H__DP_DEBUG_H_MASK__SI 0xffffffffL
#define DP_DEBUG_ID__DP_DEBUG_ID_MASK__SI 0xffffffffL
#define DP_DEBUG_Q__DP_DEBUG_Q_MASK__SI 0xffffffffL
#define DP_DEBUG_R__DP_DEBUG_R_MASK__SI 0xffffffffL
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_EXT_DISP_MASK__SI 0x00010000L
#define DP_DPHY_8B10B_CNTL__DPHY_8B10B_RESET_MASK__SI 0x00000100L
#define DP_DPHY_8B10B_CNTL__DPHY_8b10b_CUR_DISP_MASK__SI 0x01000000L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE0_MASK__SI 0x00000001L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE1_MASK__SI 0x00000002L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE2_MASK__SI 0x00000004L
#define DP_DPHY_CNTL__DPHY_ATEST_SEL_LANE3_MASK__SI 0x00000008L
#define DP_DPHY_CNTL__DPHY_BYPASS_MASK__SI 0x00010000L
#define DP_DPHY_CNTL__DPHY_SCRAMBLER_SEL_MASK__SI 0x00000100L
#define DP_DPHY_CNTL__DPHY_SKEW_BYPASS_MASK__SI 0x01000000L
#define DP_DPHY_CRC_CNTL__DPHY_CRC_FIELD_MASK__SI 0x00000001L
#define DP_DPHY_CRC_CNTL__DPHY_CRC_MASK_MASK__SI 0x00ff0000L
#define DP_DPHY_CRC_CNTL__DPHY_CRC_SEL_MASK__SI 0x00000030L
#define DP_DPHY_CRC_EN__DPHY_CRC_CONT_EN_MASK__SI 0x00000010L
#define DP_DPHY_CRC_EN__DPHY_CRC_EN_MASK__SI 0x00000001L
#define DP_DPHY_CRC_RESULT__DPHY_CRC_RESULT_MASK__SI 0x000000ffL
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_COMPLETE_ACK_MASK__SI 0x00000020L
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_COMPLETE_MASK_MASK__SI 0x00000040L
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_COMPLETE_OCCURRED_MASK__SI 0x00000010L
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME_MASK__SI 0x000fff00L
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME_MASK__SI 0xfff00000L
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE_MASK__SI 0x00000001L
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START_MASK__SI 0x00000002L
#define DP_DPHY_INTERNAL_CTRL__DPHY_LANE_REVERSE_EN_MASK__SI 0x00000010L
#define DP_DPHY_INTERNAL_CTRL__DPHY_SCRAMBLER_RESET_CTRL_MASK__SI 0x00000001L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_EN_MASK__SI 0x00000001L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEED_MASK__SI 0x7fffff00L
#define DP_DPHY_PRBS_CNTL__DPHY_PRBS_SEL_MASK__SI 0x00000010L
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_ADVANCE_MASK__SI 0x00000010L
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_BS_COUNT_MASK__SI 0x0003ff00L
#define DP_DPHY_SCRAM_CNTL__DPHY_SCRAMBLER_DIS_MASK__SI 0x00000001L
#define DP_DPHY_SYM__DPHY_SYM1_MASK__SI 0x000003ffL
#define DP_DPHY_SYM__DPHY_SYM2_MASK__SI 0x000ffc00L
#define DP_DPHY_TRAINING_PATTERN_SEL__DPHY_TRAINING_PATTERN_SEL_MASK__SI 0x00000001L
#define DP_DTO0_MODULO__DP_DTO0_MODULO_MASK__SI 0xffffffffL
#define DP_DTO0_PHASE__DP_DTO0_PHASE_MASK__SI 0xffffffffL
#define DP_DTO1_MODULO__DP_DTO1_MODULO_MASK__SI 0xffffffffL
#define DP_DTO1_PHASE__DP_DTO1_PHASE_MASK__SI 0xffffffffL
#define DP_DTO2_MODULO__DP_DTO2_MODULO_MASK__SI 0xffffffffL
#define DP_DTO2_PHASE__DP_DTO2_PHASE_MASK__SI 0xffffffffL
#define DP_DTO3_MODULO__DP_DTO3_MODULO_MASK__SI 0xffffffffL
#define DP_DTO3_PHASE__DP_DTO3_PHASE_MASK__SI 0xffffffffL
#define DP_DTO4_MODULO__DP_DTO4_MODULO_MASK__SI 0xffffffffL
#define DP_DTO4_PHASE__DP_DTO4_PHASE_MASK__SI 0xffffffffL
#define DP_DTO5_MODULO__DP_DTO5_MODULO_MASK__SI 0xffffffffL
#define DP_DTO5_PHASE__DP_DTO5_PHASE_MASK__SI 0xffffffffL
#define DP_IDLE_PATTERN_CNTL__DP_IDLE_BS_INTERVAL_MASK__SI 0x0003ffffL
#define DP_IDLE_PATTERN_CNTL__DP_VBID_DISABLE_MASK__SI 0x01000000L
#define DP_LINK_CNTL__DP_EMBEDDED_PANEL_MODE_MASK__SI 0x00020000L
#define DP_LINK_CNTL__DP_LINK_STATUS_MASK__SI 0x00000100L
#define DP_LINK_CNTL__DP_LINK_TRAINING_COMPLETE_MASK__SI 0x00000010L
#define DP_LINK_CNTL__DP_POWER_MANAGEMENT_EN_MASK__SI 0x00010000L
#define DP_LINK_CNTL__DP_VID_ENHANCED_FRAME_MODE_MASK__SI 0x00001000L
#define DP_PIXEL_FORMAT__DP_COMPONENT_DEPTH_MASK__SI 0x07000000L
#define DP_PIXEL_FORMAT__DP_DYN_RANGE_MASK__SI 0x00000100L
#define DP_PIXEL_FORMAT__DP_PIXEL_ENCODING_MASK__SI 0x00000003L
#define DP_PIXEL_FORMAT__DP_YCBCR_RANGE_MASK__SI 0x00010000L
#define DP_SEC_ACP_HEADER__DP_SEC_ACP_HB1_MASK__SI 0x000000ffL
#define DP_SEC_ACP_HEADER__DP_SEC_ACP_HB2_MASK__SI 0x0000ff00L
#define DP_SEC_ACP_HEADER__DP_SEC_ACP_HB3_MASK__SI 0x00ff0000L
#define DP_SEC_ACP_HEADER__DP_SEC_ACP_TYPE_LOCATION_MASK__SI 0x03000000L
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK_MASK__SI 0x00ffffffL
#define DP_SEC_AUD_M__DP_SEC_AUD_M_MASK__SI 0x00ffffffL
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK_MASK__SI 0x00ffffffL
#define DP_SEC_AUD_N__DP_SEC_AUD_N_MASK__SI 0x00ffffffL
#define DP_SEC_AUD_N__DP_SEC_N_BASE_MULTIPLE_MASK__SI 0x0f000000L
#define DP_SEC_AUD_N__DP_SEC_SS_EN_MASK__SI 0x10000000L
#define DP_SEC_CNTL__DP_SEC_ACP_ENABLE_MASK__SI 0x00010000L
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE_MASK__SI 0x00001000L
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE_MASK__SI 0x00000010L
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE_MASK__SI 0x00000100L
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE_MASK__SI 0x01000000L
#define DP_SEC_CNTL__DP_SEC_GSP_ENABLE_MASK__SI 0x00100000L
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE_MASK__SI 0x10000000L
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE_MASK__SI 0x00000001L
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION_MASK__SI 0x00000fffL
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH_MASK__SI 0xffff0000L
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH_MASK__SI 0xffff0000L
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION_MASK__SI 0x0000ffffL
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE_MASK__SI 0x00003fffL
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH_MASK__SI 0xffff0000L
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_MASK__SI 0x10000000L
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS_MASK__SI 0x20000000L
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK_MASK__SI 0x01000000L
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS_MASK__SI 0x00100000L
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE_MASK__SI 0x0000000fL
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY_MASK__SI 0x00000010L
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION_MASK__SI 0x00003f00L
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE_MASK__SI 0x00000003L
#define DP_STEER_FIFO__DP_STEER_FIFO_RESET_MASK__SI 0x00000001L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_ACK_MASK__SI 0x00000040L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_FLAG_MASK__SI 0x00000010L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_INT_MASK__SI 0x00000020L
#define DP_STEER_FIFO__DP_STEER_OVERFLOW_MASK_MASK__SI 0x00000080L
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_ACK_MASK__SI 0x00000002L
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_INT_MASK__SI 0x00000001L
#define DP_VID_INTERRUPT_CNTL__DP_VID_STREAM_DISABLE_MASK_MASK__SI 0x00000004L
#define DP_VID_MSA_VBID__DP_VID_MSA_LOCATION_MASK__SI 0x00000fffL
#define DP_VID_MSA_VBID__DP_VID_MSA_TOP_FIELD_MODE_MASK__SI 0x00010000L
#define DP_VID_MSA_VBID__DP_VID_VBID_FIELD_POL_MASK__SI 0x01000000L
#define DP_VID_M__DP_VID_M_MASK__SI 0x00ffffffL
#define DP_VID_N__DP_VID_N_MASK__SI 0x00ffffffL
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_CHANGE_KEEPOUT_MASK__SI 0x00100000L
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_DIS_DEFER_MASK__SI 0x00000300L
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_ENABLE_MASK__SI 0x00000001L
#define DP_VID_STREAM_CNTL__DP_VID_STREAM_STATUS_MASK__SI 0x00010000L
#define DP_VID_TIMING__DP_VID_M_N_GEN_EN_MASK__SI 0x00000100L
#define DP_VID_TIMING__DP_VID_N_DIV_MASK__SI 0xff000000L
#define DP_VID_TIMING__DP_VID_TIMING_MODE_MASK__SI 0x00000001L
#define DRMDMA0_CONFIG__DRMDMA_RDREQ_URG_MASK__SI 0x00000f00L
#define DRMDMA0_CONFIG__DRMDMA_REQ_TRAN_MASK__SI 0x00010000L
#define DRMDMA1_CLK_CTRL__OFF_HYSTERESIS_MASK__SI 0x00000ff0L
#define DRMDMA1_CLK_CTRL__ON_DELAY_MASK__SI 0x0000000fL
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK__SI 0x80000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK__SI 0x40000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK__SI 0x20000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK__SI 0x10000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK__SI 0x08000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK__SI 0x04000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK__SI 0x02000000L
#define DRMDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK__SI 0x01000000L
#define DRMDMA1_CNTL__CTXEMPTY_INT_ENABLE_MASK__SI 0x10000000L
#define DRMDMA1_CNTL__DATA_SWAP_ENABLE_MASK__SI 0x00000008L
#define DRMDMA1_CNTL__DRM_CREDIT_MASK__SI 0x00001f00L
#define DRMDMA1_CNTL__FENCE_SWAP_ENABLE_MASK__SI 0x00000010L
#define DRMDMA1_CNTL__IB_PREEMPT_ENABLE_MASK__SI 0x20000000L
#define DRMDMA1_CNTL__MC_RDREQ_CREDIT_MASK__SI 0x0f800000L
#define DRMDMA1_CNTL__MC_WRREQ_CREDIT_MASK__SI 0x0003e000L
#define DRMDMA1_CNTL__MC_WR_CLEAN_CNT_MASK__SI 0x007c0000L
#define DRMDMA1_CNTL__SEM_INCOMPLETE_INT_ENABLE_MASK__SI 0x00000002L
#define DRMDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK__SI 0x00000004L
#define DRMDMA1_CNTL__SLOW_TILED_WRITE_MODE_MASK__SI 0x80000000L
#define DRMDMA1_CNTL__TRAP_ENABLE_MASK__SI 0x00000001L
#define DRMDMA1_CONFIG__DRMDMA_RDREQ_URG_MASK__SI 0x00000f00L
#define DRMDMA1_CONFIG__DRMDMA_REQ_TRAN_MASK__SI 0x00010000L
#define DRMDMA1_CONTEXT_CNTL__RESTORE_COUNT_MASK__SI 0x0000ffffL
#define DRMDMA1_CONTEXT_CNTL__RESUME_CTX_MASK__SI 0x00010000L
#define DRMDMA1_CONTEXT_CNTL__SESSION_SEL_MASK__SI 0x0f000000L
#define DRMDMA1_CRC_VALUE__CRC_VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM1_CTRL__DRM1_CREDIT_MASK__SI 0x0000001fL
#define DRMDMA1_DRM_COUNTERDATA0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERDATA1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERDATA2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERDATA3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERKEY0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERKEY1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERKEY2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_COUNTERKEY3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_IVLOAD0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_IVLOAD1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_IVLOAD2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_IVLOAD3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_IVLOAD4__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_OFFSET__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_UNROLLKEY__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_WRAPPEDKEY0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_WRAPPEDKEY1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_WRAPPEDKEY2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_DRM_WRAPPEDKEY3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA1_FAULT_ADDR_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA1_FAULT_ADDR_LO__ADDR_MASK__SI 0xfffff000L
#define DRMDMA1_FIFO_CNTL__CG_STATUS_OUTPUT_MASK__SI 0x00800000L
#define DRMDMA1_FIFO_CNTL__COPY_OVERLAP_ENABLE_MASK__SI 0x00010000L
#define DRMDMA1_FIFO_CNTL__DATA_FIFO_SIZE_MASK__SI 0x00000030L
#define DRMDMA1_FIFO_CNTL__DRM_FIFO_SIZE_MASK__SI 0x00000c00L
#define DRMDMA1_FIFO_CNTL__GPU_ID_MASK__SI 0x0000f000L
#define DRMDMA1_FIFO_CNTL__IB_FIFO_SIZE_MASK__SI 0x0000000cL
#define DRMDMA1_FIFO_CNTL__MC_VMID_FORCE_MASK__SI 0x00400000L
#define DRMDMA1_FIFO_CNTL__MC_VMID_MASK__SI 0x001c0000L
#define DRMDMA1_FIFO_CNTL__MC_WR_ADDR_FIFO_SIZE_MASK__SI 0x000000c0L
#define DRMDMA1_FIFO_CNTL__MC_WR_DATA_FIFO_SIZE_MASK__SI 0x00000300L
#define DRMDMA1_FIFO_CNTL__RB_FIFO_SIZE_MASK__SI 0x00000003L
#define DRMDMA1_FIFO_CNTL__WRITE_OVERLAP_ENABLE_MASK__SI 0x00020000L
#define DRMDMA1_IB_BASE_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA1_IB_BASE_LO__ADDR_MASK__SI 0xffffffe0L
#define DRMDMA1_IB_CNTL__IB_ENABLE_MASK__SI 0x00000001L
#define DRMDMA1_IB_CNTL__IB_SWAP_ENABLE_MASK__SI 0x00000010L
#define DRMDMA1_IB_OFFSET__OFFSET_MASK__SI 0x000fffffL
#define DRMDMA1_IB_RPTR__OFFSET_MASK__SI 0x003ffffcL
#define DRMDMA1_IB_SIZE__SIZE_MASK__SI 0x000fffffL
#define DRMDMA1_PERF_CNTL__CLEAR0_MASK__SI 0x00000002L
#define DRMDMA1_PERF_CNTL__CLEAR1_MASK__SI 0x00000200L
#define DRMDMA1_PERF_CNTL__ENABLE0_MASK__SI 0x00000001L
#define DRMDMA1_PERF_CNTL__ENABLE1_MASK__SI 0x00000100L
#define DRMDMA1_PERF_CNTL__SELECT0_MASK__SI 0x000000fcL
#define DRMDMA1_PERF_CNTL__SELECT1_MASK__SI 0x0000fc00L
#define DRMDMA1_PERF_COUNT0__PERF_COUNT_MASK__SI 0xffffffffL
#define DRMDMA1_PERF_COUNT1__PERF_COUNT_MASK__SI 0xffffffffL
#define DRMDMA1_PREEMPT__PREEMPT_MASK__SI 0x00000001L
#define DRMDMA1_PRIV_MODE__MC_PRIV_MODE_MASK__SI 0x00000001L
#define DRMDMA1_PRIV_MODE__MEM_POWER_OVERRIDE_MASK__SI 0x00000100L
#define DRMDMA1_RB_BASE__ADDR_MASK__SI 0xffffffffL
#define DRMDMA1_RB_CNTL__RB_ENABLE_MASK__SI 0x00000001L
#define DRMDMA1_RB_CNTL__RB_SIZE_MASK__SI 0x0000003eL
#define DRMDMA1_RB_CNTL__RB_SWAP_ENABLE_MASK__SI 0x00000200L
#define DRMDMA1_RB_CNTL__RB_TRAN_MASK__SI 0x00000100L
#define DRMDMA1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__SI 0x00001000L
#define DRMDMA1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__SI 0x00002000L
#define DRMDMA1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__SI 0x001f0000L
#define DRMDMA1_RB_CNTL__RPTR_WRITEBACK_TRAN_MASK__SI 0x00004000L
#define DRMDMA1_RB_RPTR_ADDR_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA1_RB_RPTR_ADDR_LO__ADDR_MASK__SI 0xfffffffcL
#define DRMDMA1_RB_RPTR__OFFSET_MASK__SI 0x0003fffcL
#define DRMDMA1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__SI 0xfffffffcL
#define DRMDMA1_RB_WPTR_POLL_CNTL__ENABLE_MASK__SI 0x00000001L
#define DRMDMA1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__SI 0x0000fff0L
#define DRMDMA1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__SI 0xffff0000L
#define DRMDMA1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__SI 0x00000002L
#define DRMDMA1_RB_WPTR_POLL_CNTL__TRAN_MASK__SI 0x00000004L
#define DRMDMA1_RB_WPTR__OFFSET_MASK__SI 0x0003fffcL
#define DRMDMA1_SEM_INCOMPLETE_TIMER_CNTL__TIMER_MASK__SI 0x0000ffffL
#define DRMDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK__SI 0xffffffffL
#define DRMDMA1_STATUS_REG__DRM_IDLE_MASK__SI 0x00800000L
#define DRMDMA1_STATUS_REG__DRM_MASK_FULL_MASK__SI 0x01000000L
#define DRMDMA1_STATUS_REG__DRM_REQ_STALL_MASK__SI 0x02000000L
#define DRMDMA1_STATUS_REG__EX_IDLE_MASK__SI 0x00000400L
#define DRMDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK__SI 0x00000800L
#define DRMDMA1_STATUS_REG__IB_CMD_FULL_MASK__SI 0x00000080L
#define DRMDMA1_STATUS_REG__IB_CMD_IDLE_MASK__SI 0x00000040L
#define DRMDMA1_STATUS_REG__IDLE_MASK__SI 0x00000001L
#define DRMDMA1_STATUS_REG__INT_IDLE_MASK__SI 0x40000000L
#define DRMDMA1_STATUS_REG__INT_REQ_STALL_MASK__SI 0x80000000L
#define DRMDMA1_STATUS_REG__MC_RD_IDLE_MASK__SI 0x00080000L
#define DRMDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK__SI 0x00400000L
#define DRMDMA1_STATUS_REG__MC_RD_RET_STALL_MASK__SI 0x00200000L
#define DRMDMA1_STATUS_REG__MC_RD_STALL_MASK__SI 0x00100000L
#define DRMDMA1_STATUS_REG__MC_WR_AFIFO_FULL_MASK__SI 0x00004000L
#define DRMDMA1_STATUS_REG__MC_WR_CLEAN_PENDING_MASK__SI 0x00020000L
#define DRMDMA1_STATUS_REG__MC_WR_CLEAN_STALL_MASK__SI 0x00040000L
#define DRMDMA1_STATUS_REG__MC_WR_DFIFO_FULL_MASK__SI 0x00008000L
#define DRMDMA1_STATUS_REG__MC_WR_IDLE_MASK__SI 0x00002000L
#define DRMDMA1_STATUS_REG__MC_WR_STALL_MASK__SI 0x00010000L
#define DRMDMA1_STATUS_REG__RB_CMD_FULL_MASK__SI 0x00000020L
#define DRMDMA1_STATUS_REG__RB_CMD_IDLE_MASK__SI 0x00000010L
#define DRMDMA1_STATUS_REG__RB_EMPTY_MASK__SI 0x00000004L
#define DRMDMA1_STATUS_REG__RB_FULL_MASK__SI 0x00000008L
#define DRMDMA1_STATUS_REG__RD_DATA_FULL_MASK__SI 0x00000200L
#define DRMDMA1_STATUS_REG__RD_DATA_IDLE_MASK__SI 0x00000100L
#define DRMDMA1_STATUS_REG__REG_IDLE_MASK__SI 0x00000002L
#define DRMDMA1_STATUS_REG__SEM_IDLE_MASK__SI 0x04000000L
#define DRMDMA1_STATUS_REG__SEM_REQ_STALL_MASK__SI 0x08000000L
#define DRMDMA1_STATUS_REG__SEM_RESP_STATE_MASK__SI 0x30000000L
#define DRMDMA1_STATUS_REG__TILE_IDLE_MASK__SI 0x00001000L
#define DRMDMA1_TILING_CONFIG__BANK_INTERLEAVE_SIZE_MASK__SI 0x00000700L
#define DRMDMA1_TILING_CONFIG__MULTI_GPU_TILE_SIZE_MASK__SI 0x03000000L
#define DRMDMA1_TILING_CONFIG__NUM_GPUS_MASK__SI 0x00700000L
#define DRMDMA1_TILING_CONFIG__NUM_LOWER_PIPES_MASK__SI 0x40000000L
#define DRMDMA1_TILING_CONFIG__NUM_PIPES_MASK__SI 0x00000007L
#define DRMDMA1_TILING_CONFIG__NUM_SHADER_ENGINES_MASK__SI 0x00003000L
#define DRMDMA1_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__SI 0x00000070L
#define DRMDMA1_TILING_CONFIG__ROW_SIZE_MASK__SI 0x30000000L
#define DRMDMA1_TILING_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__SI 0x00070000L
#define DRMDMA_CLK_CTRL__OFF_HYSTERESIS_MASK__SI 0x00000ff0L
#define DRMDMA_CLK_CTRL__ON_DELAY_MASK__SI 0x0000000fL
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE0_MASK__SI 0x80000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE1_MASK__SI 0x40000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE2_MASK__SI 0x20000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE3_MASK__SI 0x10000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE4_MASK__SI 0x08000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE5_MASK__SI 0x04000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE6_MASK__SI 0x02000000L
#define DRMDMA_CLK_CTRL__SOFT_OVERRIDE7_MASK__SI 0x01000000L
#define DRMDMA_CNTL__CTXEMPTY_INT_ENABLE_MASK__SI 0x10000000L
#define DRMDMA_CNTL__DATA_SWAP_ENABLE_MASK__SI 0x00000008L
#define DRMDMA_CNTL__DRM_CREDIT_MASK__SI 0x00001f00L
#define DRMDMA_CNTL__FENCE_SWAP_ENABLE_MASK__SI 0x00000010L
#define DRMDMA_CNTL__IB_PREEMPT_ENABLE_MASK__SI 0x20000000L
#define DRMDMA_CNTL__MC_RDREQ_CREDIT_MASK__SI 0x0f800000L
#define DRMDMA_CNTL__MC_WRREQ_CREDIT_MASK__SI 0x0003e000L
#define DRMDMA_CNTL__MC_WR_CLEAN_CNT_MASK__SI 0x007c0000L
#define DRMDMA_CNTL__SEM_INCOMPLETE_INT_ENABLE_MASK__SI 0x00000002L
#define DRMDMA_CNTL__SEM_WAIT_INT_ENABLE_MASK__SI 0x00000004L
#define DRMDMA_CNTL__SLOW_TILED_WRITE_MODE_MASK__SI 0x80000000L
#define DRMDMA_CNTL__TRAP_ENABLE_MASK__SI 0x00000001L
#define DRMDMA_CONTEXT_CNTL__RESTORE_COUNT_MASK__SI 0x0000ffffL
#define DRMDMA_CONTEXT_CNTL__RESUME_CTX_MASK__SI 0x00010000L
#define DRMDMA_CONTEXT_CNTL__SESSION_SEL_MASK__SI 0x0f000000L
#define DRMDMA_CRC_VALUE__CRC_VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM1_CTRL__DRM1_CREDIT_MASK__SI 0x0000001fL
#define DRMDMA_DRM_COUNTERDATA0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERDATA1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERDATA2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERDATA3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERKEY0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERKEY1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERKEY2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_COUNTERKEY3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_IVLOAD0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_IVLOAD1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_IVLOAD2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_IVLOAD3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_IVLOAD4__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_OFFSET__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_UNROLLKEY__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_WRAPPEDKEY0__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_WRAPPEDKEY1__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_WRAPPEDKEY2__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_DRM_WRAPPEDKEY3__VALUE_MASK__SI 0xffffffffL
#define DRMDMA_FAULT_ADDR_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA_FAULT_ADDR_LO__ADDR_MASK__SI 0xfffff000L
#define DRMDMA_FIFO_CNTL__CG_STATUS_OUTPUT_MASK__SI 0x00800000L
#define DRMDMA_FIFO_CNTL__COPY_OVERLAP_ENABLE_MASK__SI 0x00010000L
#define DRMDMA_FIFO_CNTL__DATA_FIFO_SIZE_MASK__SI 0x00000030L
#define DRMDMA_FIFO_CNTL__DRM_FIFO_SIZE_MASK__SI 0x00000c00L
#define DRMDMA_FIFO_CNTL__GPU_ID_MASK__SI 0x0000f000L
#define DRMDMA_FIFO_CNTL__IB_FIFO_SIZE_MASK__SI 0x0000000cL
#define DRMDMA_FIFO_CNTL__MC_WR_ADDR_FIFO_SIZE_MASK__SI 0x000000c0L
#define DRMDMA_FIFO_CNTL__MC_WR_DATA_FIFO_SIZE_MASK__SI 0x00000300L
#define DRMDMA_FIFO_CNTL__RB_FIFO_SIZE_MASK__SI 0x00000003L
#define DRMDMA_FIFO_CNTL__WRITE_OVERLAP_ENABLE_MASK__SI 0x00020000L
#define DRMDMA_IB_BASE_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA_IB_BASE_LO__ADDR_MASK__SI 0xffffffe0L
#define DRMDMA_IB_CNTL__CMD_VMID_FORCE_MASK__SI 0x80000000L
#define DRMDMA_IB_CNTL__CMD_VMID_MASK__SI 0x07000000L
#define DRMDMA_IB_CNTL__IB_ENABLE_MASK__SI 0x00000001L
#define DRMDMA_IB_CNTL__IB_SWAP_ENABLE_MASK__SI 0x00000010L
#define DRMDMA_IB_OFFSET__OFFSET_MASK__SI 0x000fffffL
#define DRMDMA_IB_RPTR__OFFSET_MASK__SI 0x003ffffcL
#define DRMDMA_IB_SIZE__SIZE_MASK__SI 0x000fffffL
#define DRMDMA_PERF_CNTL__CLEAR0_MASK__SI 0x00000002L
#define DRMDMA_PERF_CNTL__CLEAR1_MASK__SI 0x00000200L
#define DRMDMA_PERF_CNTL__ENABLE0_MASK__SI 0x00000001L
#define DRMDMA_PERF_CNTL__ENABLE1_MASK__SI 0x00000100L
#define DRMDMA_PERF_CNTL__SELECT0_MASK__SI 0x000000fcL
#define DRMDMA_PERF_CNTL__SELECT1_MASK__SI 0x0000fc00L
#define DRMDMA_PERF_COUNT0__PERF_COUNT_MASK__SI 0xffffffffL
#define DRMDMA_PERF_COUNT1__PERF_COUNT_MASK__SI 0xffffffffL
#define DRMDMA_PREEMPT__PREEMPT_MASK__SI 0x00000001L
#define DRMDMA_PRIV_MODE__MC_PRIV_MODE_MASK__SI 0x00000001L
#define DRMDMA_PRIV_MODE__MEM_POWER_OVERRIDE_MASK__SI 0x00000100L
#define DRMDMA_RB_BASE__ADDR_MASK__SI 0xffffffffL
#define DRMDMA_RB_CNTL__RB_ENABLE_MASK__SI 0x00000001L
#define DRMDMA_RB_CNTL__RB_SIZE_MASK__SI 0x0000003eL
#define DRMDMA_RB_CNTL__RB_SWAP_ENABLE_MASK__SI 0x00000200L
#define DRMDMA_RB_CNTL__RB_TRAN_MASK__SI 0x00000100L
#define DRMDMA_RB_CNTL__RB_VMID_MASK__SI 0x07000000L
#define DRMDMA_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__SI 0x00001000L
#define DRMDMA_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__SI 0x00002000L
#define DRMDMA_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__SI 0x001f0000L
#define DRMDMA_RB_CNTL__RPTR_WRITEBACK_TRAN_MASK__SI 0x00004000L
#define DRMDMA_RB_RPTR_ADDR_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA_RB_RPTR_ADDR_LO__ADDR_MASK__SI 0xfffffffcL
#define DRMDMA_RB_RPTR__OFFSET_MASK__SI 0x0003fffcL
#define DRMDMA_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__SI 0x000000ffL
#define DRMDMA_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__SI 0xfffffffcL
#define DRMDMA_RB_WPTR_POLL_CNTL__ENABLE_MASK__SI 0x00000001L
#define DRMDMA_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__SI 0x0000fff0L
#define DRMDMA_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__SI 0xffff0000L
#define DRMDMA_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__SI 0x00000002L
#define DRMDMA_RB_WPTR_POLL_CNTL__TRAN_MASK__SI 0x00000004L
#define DRMDMA_RB_WPTR__OFFSET_MASK__SI 0x0003fffcL
#define DRMDMA_SEM_INCOMPLETE_TIMER_CNTL__TIMER_MASK__SI 0x0000ffffL
#define DRMDMA_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK__SI 0xffffffffL
#define DRMDMA_STATUS_REG__DRM_IDLE_MASK__SI 0x00800000L
#define DRMDMA_STATUS_REG__DRM_MASK_FULL_MASK__SI 0x01000000L
#define DRMDMA_STATUS_REG__DRM_REQ_STALL_MASK__SI 0x02000000L
#define DRMDMA_STATUS_REG__EX_IDLE_MASK__SI 0x00000400L
#define DRMDMA_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK__SI 0x00000800L
#define DRMDMA_STATUS_REG__IB_CMD_FULL_MASK__SI 0x00000080L
#define DRMDMA_STATUS_REG__IB_CMD_IDLE_MASK__SI 0x00000040L
#define DRMDMA_STATUS_REG__IDLE_MASK__SI 0x00000001L
#define DRMDMA_STATUS_REG__INT_IDLE_MASK__SI 0x40000000L
#define DRMDMA_STATUS_REG__INT_REQ_STALL_MASK__SI 0x80000000L
#define DRMDMA_STATUS_REG__MC_RD_IDLE_MASK__SI 0x00080000L
#define DRMDMA_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK__SI 0x00400000L
#define DRMDMA_STATUS_REG__MC_RD_RET_STALL_MASK__SI 0x00200000L
#define DRMDMA_STATUS_REG__MC_RD_STALL_MASK__SI 0x00100000L
#define DRMDMA_STATUS_REG__MC_WR_AFIFO_FULL_MASK__SI 0x00004000L
#define DRMDMA_STATUS_REG__MC_WR_CLEAN_PENDING_MASK__SI 0x00020000L
#define DRMDMA_STATUS_REG__MC_WR_CLEAN_STALL_MASK__SI 0x00040000L
#define DRMDMA_STATUS_REG__MC_WR_DFIFO_FULL_MASK__SI 0x00008000L
#define DRMDMA_STATUS_REG__MC_WR_IDLE_MASK__SI 0x00002000L
#define DRMDMA_STATUS_REG__MC_WR_STALL_MASK__SI 0x00010000L
#define DRMDMA_STATUS_REG__RB_CMD_FULL_MASK__SI 0x00000020L
#define DRMDMA_STATUS_REG__RB_CMD_IDLE_MASK__SI 0x00000010L
#define DRMDMA_STATUS_REG__RB_EMPTY_MASK__SI 0x00000004L
#define DRMDMA_STATUS_REG__RB_FULL_MASK__SI 0x00000008L
#define DRMDMA_STATUS_REG__RD_DATA_FULL_MASK__SI 0x00000200L
#define DRMDMA_STATUS_REG__RD_DATA_IDLE_MASK__SI 0x00000100L
#define DRMDMA_STATUS_REG__REG_IDLE_MASK__SI 0x00000002L
#define DRMDMA_STATUS_REG__SEM_IDLE_MASK__SI 0x04000000L
#define DRMDMA_STATUS_REG__SEM_REQ_STALL_MASK__SI 0x08000000L
#define DRMDMA_STATUS_REG__SEM_RESP_STATE_MASK__SI 0x30000000L
#define DRMDMA_STATUS_REG__TILE_IDLE_MASK__SI 0x00001000L
#define DRMDMA_TILING_CONFIG__BANK_INTERLEAVE_SIZE_MASK__SI 0x00000700L
#define DRMDMA_TILING_CONFIG__MULTI_GPU_TILE_SIZE_MASK__SI 0x03000000L
#define DRMDMA_TILING_CONFIG__NUM_GPUS_MASK__SI 0x00700000L
#define DRMDMA_TILING_CONFIG__NUM_LOWER_PIPES_MASK__SI 0x40000000L
#define DRMDMA_TILING_CONFIG__NUM_PIPES_MASK__SI 0x00000007L
#define DRMDMA_TILING_CONFIG__NUM_SHADER_ENGINES_MASK__SI 0x00003000L
#define DRMDMA_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__SI 0x00000070L
#define DRMDMA_TILING_CONFIG__ROW_SIZE_MASK__SI 0x30000000L
#define DRMDMA_TILING_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK__SI 0x00070000L
#define DRM_ARB_PRIORITY__SLOT0_MASK 0x0000000fL
#define DRM_ARB_PRIORITY__SLOT1_MASK 0x000000f0L
#define DRM_ARB_PRIORITY__SLOT2_MASK 0x00000f00L
#define DRM_ARB_PRIORITY__SLOT3_MASK 0x0000f000L
#define DRM_ARB_PRIORITY__SLOT4_MASK 0x000f0000L
#define DRM_ARB_PRIORITY__SLOT5_MASK 0x00f00000L
#define DRM_ARB_PRIORITY__SLOT6_MASK 0x0f000000L
#define DRM_ARB_PRIORITY__SLOT7_MASK 0xf0000000L
#define DRM_BYTESWAP__CLIENT0_BYTESWAP_MASK 0x00000100L
#define DRM_BYTESWAP__CLIENT1_BYTESWAP_MASK 0x00010000L
#define DRM_BYTESWAP__CLIENT2_BYTESWAP_MASK 0x00000001L
#define DRM_DEBUG_ID__DRM_DEBUG_ID_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX0__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX1__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX2__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX3__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX4__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX5__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX6__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG_INDEX7__DRM_DEBUG_INDEX_MASK__SI 0xffffffffL
#define DRM_DEBUG__DEBUG_BUS_SELECT_MASK 0x1f000000L
#define DRM_DEBUG__DEBUG_UNUSED_0_MASK 0x00ffffffL
#define DRM_DEBUG__DEBUG_UNUSED_1_MASK 0xe0000000L
#define DRM_HFS_CONT__RESERVED_MASK 0xffffffffL
#define DRM_HFS_HW_NONCE0__HW_NONCE_MASK 0xffffffffL
#define DRM_HFS_HW_NONCE1__HW_NONCE_MASK 0xffffffffL
#define DRM_HFS_HW_NONCE2__HW_NONCE_MASK 0xffffffffL
#define DRM_HFS_HW_NONCE3__HW_NONCE_MASK 0xffffffffL
#define DRM_HFS_HW_RESULT0__HW_RESULT_MASK 0xffffffffL
#define DRM_HFS_HW_RESULT1__HW_RESULT_MASK 0xffffffffL
#define DRM_HFS_HW_RESULT2__HW_RESULT_MASK 0xffffffffL
#define DRM_HFS_HW_RESULT3__HW_RESULT_MASK 0xffffffffL
#define DRM_HFS_SECRET_SEL__SEL0_MASK 0x000000ffL
#define DRM_HFS_SECRET_SEL__SEL1_MASK 0x0000ff00L
#define DRM_HFS_SECRET_SEL__SEL2_MASK 0x00ff0000L
#define DRM_HFS_SECRET_SEL__SEL3_MASK 0xff000000L
#define DRM_HFS_START__HFS_TYPE_MASK 0x0000000fL
#define DRM_HFS_SW_NONCE0__SW_NONCE_MASK 0xffffffffL
#define DRM_HFS_SW_NONCE1__SW_NONCE_MASK 0xffffffffL
#define DRM_HFS_SW_NONCE2__SW_NONCE_MASK 0xffffffffL
#define DRM_HFS_SW_NONCE3__SW_NONCE_MASK 0xffffffffL
#define DRM_HFS_SW_RESULT0__SW_RESULT_MASK 0xffffffffL
#define DRM_HFS_SW_RESULT1__SW_RESULT_MASK 0xffffffffL
#define DRM_HFS_SW_RESULT2__SW_RESULT_MASK 0xffffffffL
#define DRM_HFS_SW_RESULT3__SW_RESULT_MASK 0xffffffffL
#define DRM_ID_EFUSE__DEBUG_MODE_MASK 0x00000001L
#define DRM_ID_EFUSE__HFS_FAIL_MASK 0x00000002L
#define DRM_ID_EFUSE__HFS_ID_MASK 0x000000f8L
#define DRM_ID_EFUSE__HFS_WAY_MASK 0x00000004L
#define DRM_IH_CREDITS__IH_CREDITS_MASK 0x0000001fL
#define DRM_INT_ACK__DH1_DONE_MASK 0x00000001L
#define DRM_INT_ACK__DH2_DONE_MASK 0x00000002L
#define DRM_INT_ACK__HFS_DONE_MASK 0x00000004L
#define DRM_INT_ACK__INVALID_CLIENT0_MASK 0x00000200L
#define DRM_INT_ACK__INVALID_CLIENT1_MASK 0x00000400L
#define DRM_INT_ACK__INVALID_CLIENT2_MASK 0x00000100L
#define DRM_INT_ACK__SIG_DONE_MASK 0x00000008L
#define DRM_INT_ACK__SIG_VALID_MASK 0x00000010L
#define DRM_INT_ACK__TIMEOUT_CLIENT0_MASK 0x00000040L
#define DRM_INT_ACK__TIMEOUT_CLIENT1_MASK 0x00000080L
#define DRM_INT_ACK__TIMEOUT_CLIENT2_MASK 0x00000020L
#define DRM_INT_MASK__DH1_DONE_MASK 0x00000001L
#define DRM_INT_MASK__DH2_DONE_MASK 0x00000002L
#define DRM_INT_MASK__HFS_DONE_MASK 0x00000004L
#define DRM_INT_MASK__INVALID_CLIENT0_MASK 0x00000200L
#define DRM_INT_MASK__INVALID_CLIENT1_MASK 0x00000400L
#define DRM_INT_MASK__INVALID_CLIENT2_MASK 0x00000100L
#define DRM_INT_MASK__SIG_DONE_MASK 0x00000008L
#define DRM_INT_MASK__SIG_VALID_MASK 0x00000010L
#define DRM_INT_MASK__TIMEOUT_CLIENT0_MASK 0x00000040L
#define DRM_INT_MASK__TIMEOUT_CLIENT1_MASK 0x00000080L
#define DRM_INT_MASK__TIMEOUT_CLIENT2_MASK 0x00000020L
#define DRM_INT_STATUS__DH1_DONE_MASK 0x00000001L
#define DRM_INT_STATUS__DH2_DONE_MASK 0x00000002L
#define DRM_INT_STATUS__HFS_DONE_MASK 0x00000004L
#define DRM_INT_STATUS__INVALID_CLIENT0_MASK 0x00000200L
#define DRM_INT_STATUS__INVALID_CLIENT1_MASK 0x00000400L
#define DRM_INT_STATUS__INVALID_CLIENT2_MASK 0x00000100L
#define DRM_INT_STATUS__SIG_DONE_MASK 0x00000008L
#define DRM_INT_STATUS__SIG_VALID_MASK 0x00000010L
#define DRM_INT_STATUS__TIMEOUT_CLIENT0_MASK 0x00000040L
#define DRM_INT_STATUS__TIMEOUT_CLIENT1_MASK 0x00000080L
#define DRM_INT_STATUS__TIMEOUT_CLIENT2_MASK 0x00000020L
#define DRM_KEYGEN_CONT__RESERVED_MASK 0xffffffffL
#define DRM_KEYGEN_RADDR__RADDR_MASK 0x0000003fL
#define DRM_KEYGEN_RDATA__RDATA_MASK 0xffffffffL
#define DRM_KEYGEN_START__RESERVED_MASK 0xffffffffL
#define DRM_KEYGEN_WADDR__WADDR_MASK 0x0000003fL
#define DRM_KEYGEN_WDATA__WDATA_MASK 0xffffffffL
#define DRM_PERFCOUNTER1_HI__HI_MASK 0x0000ffffL
#define DRM_PERFCOUNTER1_LO__LO_MASK 0xffffffffL
#define DRM_PERFCOUNTER1_SELECT__PERFCOUNTER1_SELECT_MASK 0x0000003fL
#define DRM_PERFCOUNTER2_HI__HI_MASK 0x0000ffffL
#define DRM_PERFCOUNTER2_LO__LO_MASK 0xffffffffL
#define DRM_PERFCOUNTER2_SELECT__PERFCOUNTER2_SELECT_MASK 0x0000003fL
#define DRM_PERFMON_CNTL__PERFMON_STATE_MASK 0x0000000fL
#define DRM_PROTO_ADDR__ADDR_MASK 0x00000fffL
#define DRM_PROTO_DATA__DATA_MASK 0xffffffffL
#define DRM_RESET__CLIENT0_RESET_MASK 0x00000100L
#define DRM_RESET__CLIENT1_RESET_MASK 0x00010000L
#define DRM_RESET__CLIENT2_RESET_MASK 0x00000001L
#define DRM_SIG_FINISH__RESERVED_MASK 0xffffffffL
#define DRM_SIG_INVALID__INVALID_MASK 0xffffffffL
#define DRM_SIG_RADDR__ADDR_MASK 0x0003ffffL
#define DRM_SIG_RDATA__DATA_MASK 0xffffffffL
#define DRM_SIG_RESULT0__RESULT_MASK 0xffffffffL
#define DRM_SIG_RESULT1__RESULT_MASK 0xffffffffL
#define DRM_SIG_RESULT2__RESULT_MASK 0xffffffffL
#define DRM_SIG_RESULT3__RESULT_MASK 0xffffffffL
#define DRM_SIG_START__NONCE_MASK 0xffffffffL
#define DRM_STATUS__AUTH_STATE_MASK 0x0e000000L
#define DRM_STATUS__CLIENT0_BUSY_MASK 0x00000010L
#define DRM_STATUS__CLIENT0_PARSE_BUSY_MASK 0x00000800L
#define DRM_STATUS__CLIENT1_BUSY_MASK 0x00000004L
#define DRM_STATUS__CLIENT1_PARSE_BUSY_MASK 0x00000200L
#define DRM_STATUS__CLIENT2_BUSY_MASK 0x00000008L
#define DRM_STATUS__CLIENT2_PARSE_BUSY_MASK 0x00000400L
#define DRM_STATUS__DH_ACTIVE_MASK 0x00100000L
#define DRM_STATUS__DH_BUSY1_MASK 0x00000100L
#define DRM_STATUS__DH_BUSY2_MASK 0x00000080L
#define DRM_STATUS__DH_DONE_MASK 0x00020000L
#define DRM_STATUS__DRM_BUSY_MASK 0x00000001L
#define DRM_STATUS__DRM_INIT_MASK 0x00040000L
#define DRM_STATUS__HFS_ACTIVE_MASK 0x00200000L
#define DRM_STATUS__HFS_BUSY_MASK 0x00000040L
#define DRM_STATUS__HFS_DONE_MASK 0x00010000L
#define DRM_STATUS__HFS_PASS_MASK 0x01000000L
#define DRM_STATUS__SIG_ACTIVE_MASK 0x00400000L
#define DRM_STATUS__SIG_BUSY_MASK 0x00000020L
#define DRM_STATUS__SIG_RD_BUSY_MASK 0x00001000L
#define DRM_STATUS__TRNG_BUSY_MASK 0x00000002L
#define DRM_TIMEOUT__CLIENT0_TIMEOUT_MASK 0x0000ff00L
#define DRM_TIMEOUT__CLIENT1_TIMEOUT_MASK 0x00ff0000L
#define DRM_TIMEOUT__CLIENT2_TIMEOUT_MASK 0x000000ffL
#define DRM_TRNG_CNTL__EN_LFSR_MASK 0x00000002L
#define DRM_TRNG_CNTL__EN_OSC_MASK 0x00000001L
#define DRM_TRNG_CNTL__EN_OUT_MASK 0x00000100L
#define DRM_TRNG_DATA__RNG_VAL_MASK 0xffffffffL
#define DTO_VCLK_DENOMIN__DTO_EN_MASK__SI 0x80000000L
#define DTO_VCLK_DENOMIN__DTO_VCLK_DENOMIN_MASK__SI 0x00000fffL
#define DTO_VCLK_INC_CORR__DTO_VCLK_INC_CORR_MASK__SI 0xffffffffL
#define DTO_VCLK_INC__DTO_VCLK_INC_MASK__SI 0xffffffffL
#define DVOACLKC_CNTL__DVOACLKC_COARSE_ADJUST_EN_MASK__SI 0x00020000L
#define DVOACLKC_CNTL__DVOACLKC_COARSE_SKEW_CNTL_MASK__SI 0x00001f00L
#define DVOACLKC_CNTL__DVOACLKC_FINE_ADJUST_EN_MASK__SI 0x00010000L
#define DVOACLKC_CNTL__DVOACLKC_FINE_SKEW_CNTL_MASK__SI 0x00000007L
#define DVOACLKC_CNTL__DVOACLKC_IN_PHASE_MASK__SI 0x00040000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_ADJUST_EN_MASK__SI 0x00020000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_COARSE_SKEW_CNTL_MASK__SI 0x00001f00L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_ADJUST_EN_MASK__SI 0x00010000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_FINE_SKEW_CNTL_MASK__SI 0x00000007L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_IN_PHASE_MASK__SI 0x00040000L
#define DVOACLKC_MVP_CNTL__DVOACLKC_MVP_SKEW_PHASE_OVERRIDE_MASK__SI 0x00100000L
#define DVOACLKC_MVP_CNTL__MVP_CLK_A_SRC_SEL_MASK__SI 0x03000000L
#define DVOACLKC_MVP_CNTL__MVP_CLK_B_SRC_SEL_MASK__SI 0x30000000L
#define DVOACLKD_CNTL__DVOACLKD_COARSE_ADJUST_EN_MASK__SI 0x00020000L
#define DVOACLKD_CNTL__DVOACLKD_COARSE_SKEW_CNTL_MASK__SI 0x00001f00L
#define DVOACLKD_CNTL__DVOACLKD_FINE_ADJUST_EN_MASK__SI 0x00010000L
#define DVOACLKD_CNTL__DVOACLKD_FINE_SKEW_CNTL_MASK__SI 0x00000007L
#define DVOACLKD_CNTL__DVOACLKD_IN_PHASE_MASK__SI 0x00040000L
#define DVOA_DEBUG3__DOUT_DVOA_MAPPER_CAPTURE_START_MASK__SI 0x00800000L
#define DVOA_DEBUG3__DOUT_DVOA_MAPPER_COLOR_IN_MASK__SI 0x00000ffcL
#define DVOA_DEBUG3__DOUT_DVOA_MAPPER_COLOR_OUT_MASK__SI 0xff000000L
#define DVOA_DEBUG3__DOUT_DVOA_MAPPER_HBLANKB_MASK__SI 0x00000002L
#define DVOA_DEBUG3__DOUT_DVOA_MAPPER_PHASE_MASK__SI 0x00000001L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_DISP_IO_DVOCLK_MASK__SI 0x00000008L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_READ_ADD_INC_MASK__SI 0x00000001L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_READ_ADD_MASK__SI 0x00000060L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_START_DVOCLK_Q_MASK__SI 0x00000004L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_START_DVOCLK_RISE_MASK__SI 0x00000010L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_START_PIXCLK_MASK__SI 0x00000002L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS1_WRITE_ADD_MASK__SI 0x00000180L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS2_DE_IN_MASK__SI 0x00100000L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS2_FRAMEPULSE_IN_MASK__SI 0x00010000L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS2_HSYNC_IN_MASK__SI 0x00040000L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS2_PHASE_MASK__SI 0x00200000L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS2_START_MASK__SI 0x00080000L
#define DVOA_DEBUG4__DOUT_DVOA_CHANNEL_BUS2_VSYNC_IN_MASK__SI 0x00020000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_CAP_START_IN_MASK__SI 0x00400000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_COLOR_IN_MASK__SI 0x00000ff0L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_DE_IN_MASK__SI 0x00000008L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_DISP_IO_DVOCLK_MASK__SI 0x00020000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_DVOCLK_C_MASK__SI 0x01000000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_DVOCLK_D_MASK__SI 0x02000000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_HSYNC_IN_MASK__SI 0x00000002L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_PHASE_MASK__SI 0x00001000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_READ_ADD_INC_MASK__SI 0x00800000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_READ_ADD_MASK__SI 0x00018000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_START_DVOCLK_MASK__SI 0x00100000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_START_DVOCLK_RISE_MASK__SI 0x00200000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_START_MASK__SI 0x00040000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_START_PIXCLK_MASK__SI 0x00080000L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_VSYNC_IN_MASK__SI 0x00000004L
#define DVOA_DEBUG5__DOUT_DVOA_CHANNEL_WRITE_ADD_MASK__SI 0x00006000L
#define DVOA_DEBUG5__DOUT_DVOA_PIXCLK_MASK__SI 0x00000001L
#define DVOA_DEBUG6__DOUT_DVOA_CAP_START_ON_DVOCLK_MASK__SI 0x10000000L
#define DVOA_DEBUG6__DOUT_DVOA_DVOCLK_MASK__SI 0x00000001L
#define DVOA_DEBUG6__DOUT_DVOA_DVOCNTL_MASK__SI 0x0000000eL
#define DVOA_DEBUG6__DOUT_DVOA_DVODATA_MASK__SI 0x0ffffff0L
#define DVOA_DEBUG6__DOUT_DVOA_STEREOSYNC_ON_DVOCLK_MASK__SI 0x20000000L
#define DVOA_DEBUG7__DOUT_DVOA_DDR_DVOCLK_DUPLICATE_MASK__SI 0x00001000L
#define DVOA_DEBUG7__DOUT_DVOA_DDR_DVOCLK_MASK__SI 0x00000001L
#define DVOA_DEBUG7__DOUT_DVOA_DDR_MVP_DVOCLK_DUPLICATE_MASK__SI 0x00010000L
#define DVOA_DEBUG7__DOUT_DVOA_DDR_MVP_DVOCLK_MASK__SI 0x00000010L
#define DVOA_DEBUG7__DOUT_DVOA_DVOCNTL_D_MASK__SI 0x0000000eL
#define DVOA_DEBUG7__DOUT_DVOA_DVO_DE_MASK__SI 0x00002000L
#define DVOA_DEBUG7__DOUT_DVOA_DVO_HSYNC_MASK__SI 0x00004000L
#define DVOA_DEBUG7__DOUT_DVOA_DVO_VSYNC_MASK__SI 0x00008000L
#define DVOA_DEBUG7__DOUT_DVOA_MVP_DVOCNTL_D_MASK__SI 0x00000060L
#define DVOA_DEBUG7__DOUT_DVOA_MVP_DVO_DE_MASK__SI 0x00020000L
#define DVOA_DEBUG7__DOUT_DVOA_MVP_DVO_HSYNC_MASK__SI 0x00040000L
#define DVOA_DEBUG7__DOUT_DVOA_MVP_DVO_VSYNC_MASK__SI 0x00080000L
#define DVO_CONTROL__DVO_COLOR_FORMAT_MASK__SI 0x03000000L
#define DVO_CONTROL__DVO_CTL3_MASK__SI 0x80000000L
#define DVO_CONTROL__DVO_DUAL_CHANNEL_EN_MASK__SI 0x00000100L
#define DVO_CONTROL__DVO_INVERT_DVOCLK_MASK__SI 0x00040000L
#define DVO_CONTROL__DVO_RATE_SELECT_MASK__SI 0x00000001L
#define DVO_CONTROL__DVO_REORDER_BITS_MASK__SI 0x10000000L
#define DVO_CONTROL__DVO_RESET_FIFO_MASK__SI 0x00010000L
#define DVO_CONTROL__DVO_SDRCLK_SEL_MASK__SI 0x00000002L
#define DVO_CONTROL__DVO_SYNC_PHASE_MASK__SI 0x00020000L
#define DVO_CRC2_SIG_MASK__DVO_CRC2_SIG_MASK_MASK__SI 0x07ffffffL
#define DVO_CRC2_SIG_RESULT__DVO_CRC2_SIG_RESULT_MASK__SI 0x07ffffffL
#define DVO_CRC_EN__DVO_CRC2_EN_MASK__SI 0x00010000L
#define DVO_ENABLE__DVO_ENABLE_MASK__SI 0x00000001L
#define DVO_ENABLE__DVO_PIXEL_ENCODING_MASK__SI 0x00000100L
#define DVO_OUTPUT__DVO_CLOCK_MODE_MASK__SI 0x00000100L
#define DVO_OUTPUT__DVO_OUTPUT_ENABLE_MODE_MASK__SI 0x00000003L
#define DVO_SOURCE_SELECT__DVO_SOURCE_SELECT_MASK__SI 0x00000007L
#define DVO_SOURCE_SELECT__DVO_STEREOSYNC_SELECT_MASK__SI 0x00070000L
#define DVO_STRENGTH_CONTROL__DVOCLK_SN_MASK__SI 0x0000f000L
#define DVO_STRENGTH_CONTROL__DVOCLK_SP_MASK__SI 0x00000f00L
#define DVO_STRENGTH_CONTROL__DVOCLK_SRN_MASK__SI 0x02000000L
#define DVO_STRENGTH_CONTROL__DVOCLK_SRP_MASK__SI 0x01000000L
#define DVO_STRENGTH_CONTROL__DVO_LSB_VMODE_MASK__SI 0x10000000L
#define DVO_STRENGTH_CONTROL__DVO_MSB_VMODE_MASK__SI 0x20000000L
#define DVO_STRENGTH_CONTROL__DVO_SN_MASK__SI 0x000000f0L
#define DVO_STRENGTH_CONTROL__DVO_SP_MASK__SI 0x0000000fL
#define DVO_STRENGTH_CONTROL__DVO_SRN_MASK__SI 0x00020000L
#define DVO_STRENGTH_CONTROL__DVO_SRP_MASK__SI 0x00010000L
#define EFUSE_STATUS__CCF0_VALID_MASK__CI 0x00000001L
#define EFUSE_STATUS__RF0_MASK__CI 0x00ff0000L
#define EXP0__RESERVED_MASK 0xffffffffL
#define EXP1__RESERVED_MASK 0xffffffffL
#define EXP2__RESERVED_MASK 0xffffffffL
#define EXP3__RESERVED_MASK 0xffffffffL
#define EXP4__RESERVED_MASK 0xffffffffL
#define EXP5__RESERVED_MASK 0xffffffffL
#define EXP6__RESERVED_MASK 0xffffffffL
#define EXP7__RESERVED_MASK 0xffffffffL
#define EXT1_DIFF_POST_DIV_CNTL__EXT1_DIFF_DRIVER_ENABLE_MASK__SI 0x00000700L
#define EXT1_DIFF_POST_DIV_CNTL__EXT1_DIFF_POST_DIV_FORCE_MASK__SI 0x000f0000L
#define EXT1_DIFF_POST_DIV_CNTL__EXT1_DIFF_POST_DIV_RESET_MASK__SI 0x00000001L
#define EXT1_DIFF_POST_DIV_CNTL__EXT1_DIFF_POST_DIV_SELECT_MASK__SI 0x00000010L
#define EXT1_PPLL_CNTL__EXT1_PPLL_CP_MASK__SI 0x00000f00L
#define EXT1_PPLL_CNTL__EXT1_PPLL_CTL_MASK__SI 0x0000001fL
#define EXT1_PPLL_CNTL__EXT1_PPLL_IBIAS_MASK__SI 0xff000000L
#define EXT1_PPLL_CNTL__EXT1_PPLL_LF_MODE_MASK__SI 0x001ff000L
#define EXT1_PPLL_FB_DIV__EXT1_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI 0x00000030L
#define EXT1_PPLL_FB_DIV__EXT1_PPLL_FB_DIV_FRACTION_MASK__SI 0x0000000fL
#define EXT1_PPLL_FB_DIV__EXT1_PPLL_FB_DIV_MASK__SI 0x07ff0000L
#define EXT1_PPLL_POST_DIV_SRC__EXT1_PPLL_POST_DIV_SRC_MASK__SI 0x00000001L
#define EXT1_PPLL_POST_DIV__EXT1_PPLL_POST_DIV_HSYNC_EDGE_MASK__SI 0x00020000L
#define EXT1_PPLL_POST_DIV__EXT1_PPLL_POST_DIV_HSYNC_EN_MASK__SI 0x00010000L
#define EXT1_PPLL_POST_DIV__EXT1_PPLL_POST_DIV_HSYNC_MASK__SI 0x07f00000L
#define EXT1_PPLL_POST_DIV__EXT1_PPLL_POST_DIV_MASK__SI 0x0000007fL
#define EXT1_PPLL_REF_DIV_SRC__EXT1_PPLL_REF_DIV_SRC_MASK__SI 0x00000007L
#define EXT1_PPLL_REF_DIV__EXT1_PPLL_CALIBRATION_REF_DIV_MASK__SI 0x0000f000L
#define EXT1_PPLL_REF_DIV__EXT1_PPLL_REF_DIV_MASK__SI 0x000003ffL
#define EXT1_PPLL_UPDATE_CNTL__EXT1_PPLL_AUTO_RESET_DISABLE_MASK__SI 0x00010000L
#define EXT1_PPLL_UPDATE_CNTL__EXT1_PPLL_UPDATE_PENDING_MASK__SI 0x00000001L
#define EXT1_PPLL_UPDATE_CNTL__EXT1_PPLL_UPDATE_POINT_MASK__SI 0x00000100L
#define EXT1_PPLL_UPDATE_LOCK__EXT1_PPLL_UPDATE_LOCK_MASK__SI 0x00000001L
#define EXT2_DIFF_POST_DIV_CNTL__EXT2_DIFF_DRIVER_ENABLE_MASK__SI 0x00000700L
#define EXT2_DIFF_POST_DIV_CNTL__EXT2_DIFF_POST_DIV_FORCE_MASK__SI 0x000f0000L
#define EXT2_DIFF_POST_DIV_CNTL__EXT2_DIFF_POST_DIV_RESET_MASK__SI 0x00000001L
#define EXT2_DIFF_POST_DIV_CNTL__EXT2_DIFF_POST_DIV_SELECT_MASK__SI 0x00000010L
#define EXT2_PPLL_CNTL__EXT2_PPLL_CP_MASK__SI 0x00000f00L
#define EXT2_PPLL_CNTL__EXT2_PPLL_CTL_MASK__SI 0x0000001fL
#define EXT2_PPLL_CNTL__EXT2_PPLL_IBIAS_MASK__SI 0xff000000L
#define EXT2_PPLL_CNTL__EXT2_PPLL_LF_MODE_MASK__SI 0x001ff000L
#define EXT2_PPLL_FB_DIV__EXT2_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI 0x00000030L
#define EXT2_PPLL_FB_DIV__EXT2_PPLL_FB_DIV_FRACTION_MASK__SI 0x0000000fL
#define EXT2_PPLL_FB_DIV__EXT2_PPLL_FB_DIV_MASK__SI 0x07ff0000L
#define EXT2_PPLL_POST_DIV_SRC__EXT2_PPLL_POST_DIV_SRC_MASK__SI 0x00000001L
#define EXT2_PPLL_POST_DIV__EXT2_PPLL_POST_DIV_HSYNC_EDGE_MASK__SI 0x00020000L
#define EXT2_PPLL_POST_DIV__EXT2_PPLL_POST_DIV_HSYNC_EN_MASK__SI 0x00010000L
#define EXT2_PPLL_POST_DIV__EXT2_PPLL_POST_DIV_HSYNC_MASK__SI 0x07f00000L
#define EXT2_PPLL_POST_DIV__EXT2_PPLL_POST_DIV_MASK__SI 0x0000007fL
#define EXT2_PPLL_REF_DIV_SRC__EXT2_PPLL_REF_DIV_SRC_MASK__SI 0x00000007L
#define EXT2_PPLL_REF_DIV__EXT2_PPLL_CALIBRATION_REF_DIV_MASK__SI 0x0000f000L
#define EXT2_PPLL_REF_DIV__EXT2_PPLL_REF_DIV_MASK__SI 0x000003ffL
#define EXT2_PPLL_UPDATE_CNTL__EXT2_PPLL_AUTO_RESET_DISABLE_MASK__SI 0x00010000L
#define EXT2_PPLL_UPDATE_CNTL__EXT2_PPLL_UPDATE_PENDING_MASK__SI 0x00000001L
#define EXT2_PPLL_UPDATE_CNTL__EXT2_PPLL_UPDATE_POINT_MASK__SI 0x00000100L
#define EXT2_PPLL_UPDATE_LOCK__EXT2_PPLL_UPDATE_LOCK_MASK__SI 0x00000001L
#define EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR_MASK__SI 0x00000001L
#define EXTERN_TRIG_CNTL__EXTERN_TRIG_READ_MASK__SI 0x00000002L
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_LEFT_MASK__SI 0x0fff0000L
#define EXT_OVERSCAN_LEFT_RIGHT__EXT_OVERSCAN_RIGHT_MASK__SI 0x00000fffL
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_BOTTOM_MASK__SI 0x00000fffL
#define EXT_OVERSCAN_TOP_BOTTOM__EXT_OVERSCAN_TOP_MASK__SI 0x0fff0000L
#define FAST_AES0__RESERVED_MASK 0xffffffffL
#define FAST_AES1__RESERVED_MASK 0xffffffffL
#define FAST_AES2__RESERVED_MASK 0xffffffffL
#define FAST_AES3__RESERVED_MASK 0xffffffffL
#define FAST_AES4__RESERVED_MASK 0xffffffffL
#define FAST_AES5__RESERVED_MASK 0xffffffffL
#define FAST_AES6__RESERVED_MASK 0xffffffffL
#define FAST_AES7__RESERVED_MASK 0xffffffffL
#define FBC_CLIENT_REGION_MASK__FBC_MEMORY_REGION_MASK_MASK__SI 0x000f0000L
#define FBC_CNTL__FBC_COHERENCY_MODE_MASK__SI 0x00030000L
#define FBC_CNTL__FBC_EN_MASK__SI 0x80000000L
#define FBC_CNTL__FBC_GRPH_COMP_EN_MASK__SI 0x00000001L
#define FBC_CNTL__FBC_SOFT_COMPRESS_EN_MASK__SI 0x02000000L
#define FBC_CNTL__FBC_SRC_SEL_MASK__SI 0x0000000eL
#define FBC_COMP_CNTL__FBC_DEPTH_MONO08_EN_MASK__SI 0x00010000L
#define FBC_COMP_CNTL__FBC_DEPTH_MONO16_EN_MASK__SI 0x00020000L
#define FBC_COMP_CNTL__FBC_DEPTH_RGB04_EN_MASK__SI 0x00040000L
#define FBC_COMP_CNTL__FBC_DEPTH_RGB08_EN_MASK__SI 0x00080000L
#define FBC_COMP_CNTL__FBC_DEPTH_RGB16_EN_MASK__SI 0x00100000L
#define FBC_COMP_CNTL__FBC_MIN_COMPRESSION_MASK__SI 0x0000000fL
#define FBC_COMP_MODE__FBC_DPCM4_RGB_EN_MASK__SI 0x00000100L
#define FBC_COMP_MODE__FBC_DPCM4_YUV_EN_MASK__SI 0x00000400L
#define FBC_COMP_MODE__FBC_DPCM8_RGB_EN_MASK__SI 0x00000200L
#define FBC_COMP_MODE__FBC_DPCM8_YUV_EN_MASK__SI 0x00000800L
#define FBC_COMP_MODE__FBC_IND_EN_MASK__SI 0x00010000L
#define FBC_COMP_MODE__FBC_RLE_EN_MASK__SI 0x00000001L
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_0_MASK__SI 0x000003ffL
#define FBC_CSM_REGION_OFFSET_01__FBC_CSM_REGION_OFFSET_1_MASK__SI 0x03ff0000L
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_2_MASK__SI 0x000003ffL
#define FBC_CSM_REGION_OFFSET_23__FBC_CSM_REGION_OFFSET_3_MASK__SI 0x03ff0000L
#define FBC_DEBUG0__FBC_COMP_WAKE_DIS_MASK__SI 0x00010000L
#define FBC_DEBUG0__FBC_DEBUG0_MASK__SI 0x00fe0000L
#define FBC_DEBUG0__FBC_DEBUG_MUX_MASK__SI 0xff000000L
#define FBC_DEBUG0__FBC_PERF_MUX0_MASK__SI 0x000000ffL
#define FBC_DEBUG0__FBC_PERF_MUX1_MASK__SI 0x0000ff00L
#define FBC_DEBUG1__FBC_DEBUG1_MASK__SI 0xffffffffL
#define FBC_DEBUG2__FBC_DEBUG2_MASK__SI 0xffffffffL
#define FBC_DEBUG_COMP__FBC_COMP_BUSY_HYSTERESIS_MASK__SI 0x000000f0L
#define FBC_DEBUG_COMP__FBC_COMP_CLK_CNTL_MASK__SI 0x00000300L
#define FBC_DEBUG_COMP__FBC_COMP_RSIZE_MASK__SI 0x00000008L
#define FBC_DEBUG_COMP__FBC_COMP_SWAP_MASK__SI 0x00000003L
#define FBC_DEBUG_CSR_RDATA__FBC_DEBUG_CSR_RDATA_MASK__SI 0xffffffffL
#define FBC_DEBUG_CSR_WDATA__FBC_DEBUG_CSR_WDATA_MASK__SI 0xffffffffL
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_ADDR_MASK__SI 0x000003ffL
#define FBC_DEBUG_CSR__FBC_DEBUG_CSR_EN_MASK__SI 0x80000000L
#define FBC_IDLE_FORCE_CLEAR_MASK__FBC_IDLE_FORCE_CLEAR_MASK_MASK__SI 0xffffffffL
#define FBC_IDLE_MASK__FBC_IDLE_MASK_MASK__SI 0xffffffffL
#define FBC_IND_LUT0__FBC_IND_LUT0_MASK__SI 0x00ffffffL
#define FBC_IND_LUT10__FBC_IND_LUT10_MASK__SI 0x00ffffffL
#define FBC_IND_LUT11__FBC_IND_LUT11_MASK__SI 0x00ffffffL
#define FBC_IND_LUT12__FBC_IND_LUT12_MASK__SI 0x00ffffffL
#define FBC_IND_LUT13__FBC_IND_LUT13_MASK__SI 0x00ffffffL
#define FBC_IND_LUT14__FBC_IND_LUT14_MASK__SI 0x00ffffffL
#define FBC_IND_LUT15__FBC_IND_LUT15_MASK__SI 0x00ffffffL
#define FBC_IND_LUT1__FBC_IND_LUT1_MASK__SI 0x00ffffffL
#define FBC_IND_LUT2__FBC_IND_LUT2_MASK__SI 0x00ffffffL
#define FBC_IND_LUT3__FBC_IND_LUT3_MASK__SI 0x00ffffffL
#define FBC_IND_LUT4__FBC_IND_LUT4_MASK__SI 0x00ffffffL
#define FBC_IND_LUT5__FBC_IND_LUT5_MASK__SI 0x00ffffffL
#define FBC_IND_LUT6__FBC_IND_LUT6_MASK__SI 0x00ffffffL
#define FBC_IND_LUT7__FBC_IND_LUT7_MASK__SI 0x00ffffffL
#define FBC_IND_LUT8__FBC_IND_LUT8_MASK__SI 0x00ffffffL
#define FBC_IND_LUT9__FBC_IND_LUT9_MASK__SI 0x00ffffffL
#define FBC_MISC__FBC_DECOMPRESS_ERROR_CLEAR_MASK__SI 0x00010000L
#define FBC_MISC__FBC_DECOMPRESS_ERROR_MASK__SI 0x00000003L
#define FBC_MISC__FBC_DIVIDE_X_MASK__SI 0x00000300L
#define FBC_MISC__FBC_DIVIDE_Y_MASK__SI 0x00000400L
#define FBC_MISC__FBC_ERROR_PIXEL_MASK__SI 0x000000f0L
#define FBC_MISC__FBC_INVALIDATE_ON_ERROR_MASK__SI 0x00000008L
#define FBC_MISC__FBC_RSM_UNCOMP_DATA_IMMEDIATELY_MASK__SI 0x00001000L
#define FBC_MISC__FBC_RSM_WRITE_VALUE_MASK__SI 0x00000800L
#define FBC_MISC__FBC_STOP_ON_ERROR_MASK__SI 0x00000004L
#define FBC_START_STOP_DELAY__FBC_COMP_START_DELAY_MASK__SI 0x00001f00L
#define FBC_START_STOP_DELAY__FBC_DECOMP_START_DELAY_MASK__SI 0x0000001fL
#define FBC_START_STOP_DELAY__FBC_DECOMP_STOP_DELAY_MASK__SI 0x00000080L
#define FBC_TEST_DEBUG_DATA__FBC_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define FBC_TEST_DEBUG_INDEX__FBC_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK__CI 0x00000001L
#define FIRMWARE_FLAGS__RESERVED_MASK__CI 0x00fffffeL
#define FIRMWARE_FLAGS__TEST_COUNT_MASK__CI 0xff000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_25FRC_SEL_MASK__SI 0x0c000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_50FRC_SEL_MASK__SI 0x30000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_75FRC_SEL_MASK__SI 0xc0000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_FRAME_RANDOM_ENABLE_MASK__SI 0x00002000L
#define FMT_BIT_DEPTH_CONTROL__FMT_HIGHPASS_RANDOM_ENABLE_MASK__SI 0x00008000L
#define FMT_BIT_DEPTH_CONTROL__FMT_RGB_RANDOM_ENABLE_MASK__SI 0x00004000L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_DEPTH_MASK__SI 0x00001000L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_EN_MASK__SI 0x00000100L
#define FMT_BIT_DEPTH_CONTROL__FMT_SPATIAL_DITHER_MODE_MASK__SI 0x00000600L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_DEPTH_MASK__SI 0x00100000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_EN_MASK__SI 0x00010000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_OFFSET_MASK__SI 0x00600000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_DITHER_RESET_MASK__SI 0x02000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TEMPORAL_LEVEL_MASK__SI 0x01000000L
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_DEPTH_MASK__SI 0x00000010L
#define FMT_BIT_DEPTH_CONTROL__FMT_TRUNCATE_EN_MASK__SI 0x00000001L
#define FMT_CLAMP_CNTL__FMT_CLAMP_COLOR_FORMAT_MASK__SI 0x00070000L
#define FMT_CLAMP_CNTL__FMT_CLAMP_DATA_EN_MASK__SI 0x00000001L
#define FMT_CONTROL__FMT_PIXEL_ENCODING_MASK__SI 0x00010000L
#define FMT_CRC_CNTL__FMT_CRC_CONT_EN_MASK__SI 0x00000010L
#define FMT_CRC_CNTL__FMT_CRC_EN_MASK__SI 0x00000001L
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_ENABLE_MASK__SI 0x00100000L
#define FMT_CRC_CNTL__FMT_CRC_EVEN_ODD_PIX_SELECT_MASK__SI 0x01000000L
#define FMT_CRC_CNTL__FMT_CRC_INTERLACE_MODE_MASK__SI 0x00003000L
#define FMT_CRC_CNTL__FMT_CRC_ONLY_BLANKb_MASK__SI 0x00000100L
#define FMT_CRC_CNTL__FMT_CRC_USE_NEW_AND_REPEATED_PIXELS_MASK__SI 0x00010000L
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_BLUE_MASK_MASK__SI 0x0000ffffL
#define FMT_CRC_SIG_BLUE_CONTROL_MASK__FMT_CRC_SIG_CONTROL_MASK_MASK__SI 0xffff0000L
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_BLUE_MASK__SI 0x0000ffffL
#define FMT_CRC_SIG_BLUE_CONTROL__FMT_CRC_SIG_CONTROL_MASK__SI 0xffff0000L
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_GREEN_MASK_MASK__SI 0xffff0000L
#define FMT_CRC_SIG_RED_GREEN_MASK__FMT_CRC_SIG_RED_MASK_MASK__SI 0x0000ffffL
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_GREEN_MASK__SI 0xffff0000L
#define FMT_CRC_SIG_RED_GREEN__FMT_CRC_SIG_RED_MASK__SI 0x0000ffffL
#define FMT_DEBUG_CNTL__FMT_DEBUG_COLOR_SELECT_MASK__SI 0x00000003L
#define FMT_DITHER_RAND_B_SEED__FMT_RAND_B_SEED_MASK__SI 0x000000ffL
#define FMT_DITHER_RAND_G_SEED__FMT_RAND_G_SEED_MASK__SI 0x000000ffL
#define FMT_DITHER_RAND_R_SEED__FMT_RAND_R_SEED_MASK__SI 0x000000ffL
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_EN_MASK__SI 0x00000001L
#define FMT_DYNAMIC_EXP_CNTL__FMT_DYNAMIC_EXP_MODE_MASK__SI 0x00000010L
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA0_MASK__SI 0x0000ffffL
#define FMT_FORCE_DATA_0_1__FMT_FORCE_DATA1_MASK__SI 0xffff0000L
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA2_MASK__SI 0x0000ffffL
#define FMT_FORCE_DATA_2_3__FMT_FORCE_DATA3_MASK__SI 0xffff0000L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_EN_MASK__SI 0x00000001L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_ON_BLANKb_ONLY_MASK__SI 0x00010000L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_COLOR_MASK__SI 0x00000700L
#define FMT_FORCE_OUTPUT_CNTL__FMT_FORCE_DATA_SEL_SLOT_MASK__SI 0x0000f000L
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_RGB1_BGR0_MASK__SI \
  0x00000010L
#define FMT_TEMPORAL_DITHER_PATTERN_CONTROL__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_SELECT_MASK__SI \
  0x00000001L
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX_MASK__SI \
  0xffffffffL
#define FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX_MASK__SI \
  0xffffffffL
#define FREQ_CHANGE_TIMEOUT__FC_TIMEOUT_MASK__SI 0x0000ffffL
#define FREQ_CHANGE_TIMEOUT__FC_TIMEOUT_UNIT_MASK__SI 0x001f0000L
#define FWD_CHROMA_BOT_ADDR__FWD_UV_BOT_BASE_MASK__SI 0xffffffffL
#define FWD_CHROMA_TOP_ADDR__FWD_UV_TOP_BASE_MASK__SI 0xffffffffL
#define FWD_LUMA_BOT_ADDR__FWD_Y_BOT_BASE_MASK__SI 0xffffffffL
#define FWD_LUMA_TOP_ADDR__FWD_Y_TOP_BASE_MASK__SI 0xffffffffL
#define FW_CHRONO_31_0__FW_CHRONO_31_0_MASK__CI__VI 0xffffffffL
#define FW_CHRONO_63_32__FW_CHRONO_63_32_MASK__CI__VI 0xffffffffL
#define FW_DBG_COUNTER_1__COUNT1_MASK__CI__VI 0x0000ffffL
#define FW_DBG_COUNTER_1__COUNT2_MASK__CI__VI 0xffff0000L
#define FW_DBG_COUNTER_2__COUNT1_MASK__CI__VI 0x0000ffffL
#define FW_DBG_COUNTER_2__COUNT2_MASK__CI__VI 0xffff0000L
#define FW_DBG_SIGNAL_1__DATA_MASK__CI__VI 0x00ffffffL
#define FW_DBG_SIGNAL_2__DATA_MASK__CI__VI 0x00ffffffL
#define FW_PC_WATCH_1__ADDR_MASK__CI__VI 0xffffffffL
#define FW_PC_WATCH_2__ADDR_MASK__CI__VI 0xffff0000L
#define FW_PC_WATCH_3__ADDR_MASK__CI__VI 0xffffffffL
#define FW_PC_WATCH_4__ADDR_MASK__CI__VI 0xffff0000L
#define GARLIC_FLUSH_ADDR_END_0__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_1__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_2__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_3__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_4__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_5__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_6__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_END_7__ADDR_END_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_0__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_0__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_0__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_1__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_1__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_1__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_2__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_2__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_2__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_3__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_3__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_3__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_4__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_4__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_4__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_5__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_5__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_5__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_6__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_6__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_6__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_ADDR_START_7__ADDR_START_MASK__CI__VI 0xfffffffcL
#define GARLIC_FLUSH_ADDR_START_7__ENABLE_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_ADDR_START_7__MODE_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_CNTL__CP_DMA_ME_COMMAND_MASK__CI__VI 0x00000040L
#define GARLIC_FLUSH_CNTL__CP_DMA_PFP_COMMAND_MASK__CI__VI 0x00000080L
#define GARLIC_FLUSH_CNTL__CP_RB0_WPTR_MASK__CI__VI 0x00000001L
#define GARLIC_FLUSH_CNTL__CP_RB1_WPTR_MASK__CI__VI 0x00000002L
#define GARLIC_FLUSH_CNTL__CP_RB2_WPTR_MASK__CI__VI 0x00000004L
#define GARLIC_FLUSH_CNTL__DISABLE_ALL_MASK__CI__VI 0x80000000L
#define GARLIC_FLUSH_CNTL__DISPLAY_MASK__CI__VI 0x00010000L
#define GARLIC_FLUSH_CNTL__DOORBELL_MASK__CI 0x00002000L
#define GARLIC_FLUSH_CNTL__SDMA1_RB_WPTR_MASK__CI 0x00000020L
#define GARLIC_FLUSH_CNTL__SDMA_RB_WPTR_MASK__CI 0x00000010L
#define GARLIC_FLUSH_CNTL__SPU_RBI_WPTR_MASK__CI 0x00000100L
#define GARLIC_FLUSH_CNTL__SPU_RBO_WPTR_MASK__CI 0x00000200L
#define GARLIC_FLUSH_CNTL__UVD_RBC_RB_WPTR_MASK__CI__VI 0x00000008L
#define GARLIC_FLUSH_CNTL__VCE_OUT_RB_WPTR_MASK__CI__VI 0x00000400L
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR2_MASK__CI__VI 0x00000800L
#define GARLIC_FLUSH_CNTL__VCE_RB_WPTR_MASK__CI__VI 0x00001000L
#define GARLIC_FLUSH_REQ__FLUSH_REQ_MASK__CI__VI 0x00000001L
#define GB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define GB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define GB_ADDR_CONFIG__NUM_GPUS_MASK 0x00700000L
#define GB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define GB_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define GB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00003000L
#define GB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000070L
#define GB_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define GB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define GB_BACKEND_MAP__BACKEND_MAP_MASK 0xffffffffL
#define GB_EDC_MODE__BYPASS_MASK 0x80000000L
#define GB_EDC_MODE__DED_MODE_MASK 0x00300000L
#define GB_EDC_MODE__FORCE_SEC_ON_DED_MASK 0x00010000L
#define GB_EDC_MODE__PROP_FED_MASK 0x20000000L
#define GB_GPU_ID__GPU_ID_MASK 0x0000000fL
#define GB_MACROTILE_MODE0__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE0__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE0__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE0__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE10__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE10__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE10__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE10__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE11__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE11__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE11__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE11__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE12__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE12__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE12__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE12__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE13__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE13__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE13__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE13__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE14__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE14__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE14__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE14__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE15__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE15__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE15__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE15__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE1__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE1__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE1__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE1__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE2__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE2__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE2__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE2__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE3__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE3__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE3__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE3__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE4__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE4__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE4__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE4__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE5__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE5__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE5__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE5__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE6__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE6__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE6__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE6__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE7__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE7__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE7__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE7__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE8__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE8__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE8__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE8__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_MACROTILE_MODE9__BANK_HEIGHT_MASK__CI__VI 0x0000000cL
#define GB_MACROTILE_MODE9__BANK_WIDTH_MASK__CI__VI 0x00000003L
#define GB_MACROTILE_MODE9__MACRO_TILE_ASPECT_MASK__CI__VI 0x00000030L
#define GB_MACROTILE_MODE9__NUM_BANKS_MASK__CI__VI 0x000000c0L
#define GB_TILE_MODE0__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE0__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE0__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE0__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE0__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE0__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE0__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE0__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE0__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE0__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE10__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE10__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE10__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE10__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE10__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE10__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE10__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE10__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE10__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE10__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE11__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE11__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE11__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE11__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE11__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE11__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE11__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE11__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE11__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE11__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE12__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE12__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE12__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE12__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE12__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE12__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE12__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE12__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE12__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE12__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE13__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE13__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE13__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE13__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE13__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE13__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE13__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE13__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE13__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE13__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE14__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE14__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE14__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE14__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE14__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE14__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE14__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE14__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE14__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE14__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE15__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE15__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE15__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE15__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE15__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE15__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE15__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE15__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE15__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE15__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE16__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE16__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE16__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE16__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE16__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE16__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE16__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE16__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE16__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE16__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE17__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE17__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE17__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE17__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE17__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE17__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE17__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE17__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE17__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE17__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE18__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE18__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE18__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE18__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE18__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE18__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE18__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE18__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE18__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE18__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE19__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE19__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE19__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE19__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE19__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE19__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE19__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE19__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE19__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE19__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE1__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE1__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE1__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE1__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE1__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE1__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE1__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE1__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE1__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE1__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE20__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE20__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE20__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE20__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE20__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE20__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE20__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE20__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE20__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE20__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE21__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE21__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE21__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE21__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE21__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE21__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE21__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE21__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE21__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE21__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE22__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE22__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE22__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE22__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE22__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE22__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE22__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE22__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE22__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE22__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE23__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE23__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE23__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE23__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE23__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE23__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE23__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE23__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE23__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE23__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE24__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE24__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE24__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE24__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE24__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE24__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE24__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE24__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE24__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE24__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE25__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE25__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE25__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE25__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE25__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE25__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE25__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE25__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE25__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE25__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE26__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE26__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE26__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE26__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE26__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE26__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE26__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE26__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE26__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE26__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE27__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE27__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE27__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE27__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE27__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE27__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE27__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE27__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE27__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE27__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE28__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE28__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE28__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE28__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE28__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE28__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE28__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE28__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE28__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE28__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE29__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE29__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE29__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE29__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE29__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE29__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE29__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE29__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE29__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE29__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE2__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE2__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE2__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE2__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE2__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE2__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE2__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE2__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE2__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE2__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE30__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE30__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE30__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE30__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE30__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE30__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE30__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE30__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE30__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE30__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE31__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE31__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE31__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE31__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE31__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE31__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE31__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE31__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE31__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE31__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE3__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE3__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE3__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE3__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE3__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE3__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE3__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE3__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE3__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE3__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE4__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE4__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE4__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE4__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE4__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE4__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE4__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE4__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE4__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE4__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE5__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE5__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE5__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE5__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE5__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE5__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE5__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE5__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE5__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE5__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE6__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE6__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE6__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE6__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE6__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE6__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE6__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE6__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE6__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE6__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE7__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE7__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE7__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE7__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE7__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE7__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE7__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE7__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE7__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE7__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE8__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE8__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE8__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE8__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE8__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE8__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE8__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE8__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE8__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE8__TILE_SPLIT_MASK 0x00003800L
#define GB_TILE_MODE9__ARRAY_MODE_MASK 0x0000003cL
#define GB_TILE_MODE9__BANK_HEIGHT_MASK__SI 0x00030000L
#define GB_TILE_MODE9__BANK_WIDTH_MASK__SI 0x0000c000L
#define GB_TILE_MODE9__MACRO_TILE_ASPECT_MASK__SI 0x000c0000L
#define GB_TILE_MODE9__MICRO_TILE_MODE_MASK__SI 0x00000003L
#define GB_TILE_MODE9__MICRO_TILE_MODE_NEW_MASK__CI__VI 0x01c00000L
#define GB_TILE_MODE9__NUM_BANKS_MASK__SI 0x00300000L
#define GB_TILE_MODE9__PIPE_CONFIG_MASK 0x000007c0L
#define GB_TILE_MODE9__SAMPLE_SPLIT_MASK__CI__VI 0x06000000L
#define GB_TILE_MODE9__TILE_SPLIT_MASK 0x00003800L
#define GCK_ACLK_FUSES__AClkADCA_MASK__CI__VI 0x00000780L
#define GCK_ACLK_FUSES__AClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_ACLK_FUSES__AClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_ACLK_FUSES__AClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_ACLK_FUSES__StartupAClkDid_MASK__CI__VI 0x0000007fL
#define GCK_DCLK_FUSES__DClkADCA_MASK__CI__VI 0x00000780L
#define GCK_DCLK_FUSES__DClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_DCLK_FUSES__DClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_DCLK_FUSES__DClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_DCLK_FUSES__StartupDClkDid_MASK__CI__VI 0x0000007fL
#define GCK_DISPCLK_FUSES__DispClkADCA_MASK__CI__VI 0x00000780L
#define GCK_DISPCLK_FUSES__DispClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_DISPCLK_FUSES__DispClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_DISPCLK_FUSES__DispClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_DISPCLK_FUSES__StartupDispClkDid_MASK__CI__VI 0x0000007fL
#define GCK_DPREFCLK_FUSES__DpRefClkADCA_MASK__CI__VI 0x00000780L
#define GCK_DPREFCLK_FUSES__DpRefClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_DPREFCLK_FUSES__DpRefClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_DPREFCLK_FUSES__DpRefClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_DPREFCLK_FUSES__StartupDpRefClkDid_MASK__CI__VI 0x0000007fL
#define GCK_ECLK_FUSES__EClkADCA_MASK__CI__VI 0x00000780L
#define GCK_ECLK_FUSES__EClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_ECLK_FUSES__EClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_ECLK_FUSES__EClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_ECLK_FUSES__StartupEClkDid_MASK__CI__VI 0x0000007fL
#define GCK_GPUPLL_DGCK_CNTL_2__GPUPLL_CLKF_UPDATE_MASK__CI 0x40000000L
#define GCK_GPUPLL_DGCK_CNTL_2__GPUPLL_CLKR_UPDATE_MASK__CI 0x80000000L
#define GCK_GPUPLL_DGCK_CNTL_2__GPUPLL_FB_DIV_MASK__CI__VI 0x03ffffffL
#define GCK_GPUPLL_DGCK_CNTL_2__GPUPLL_RESET_EN_MASK__CI 0x20000000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_BG_PDN_MASK__CI 0x00400000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_FBCLK_SEL_MASK__CI__VI 0x01000000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_ILOCK_MASK__CI__VI 0x00800000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_REG_BIAS_MASK__CI 0x001c0000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_EN_MASK__CI 0x000000c0L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_EXT_MASK__CI__VI 0x0c000000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_EXT_SEL_MASK__CI 0x00000030L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_TEST_SEL_MASK__CI 0x00000007L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SPARE_EXT_MASK__CI__VI 0x70000000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SPARE_MASK__CI 0x0003ff00L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_TEST_FRAC_BYPASS_MASK__CI 0x00200000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_VCTRLADC_EN_MASK__CI__VI 0x02000000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_VTOI_BIAS_CNTL_MASK__CI__VI 0x80000000L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_FAST_LOCK_CNTRL_MASK__CI__VI 0x000000c0L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_FAST_LOCK_EN_MASK__CI__VI 0x00000100L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_FBDIV_SSC_BYPASS_MASK__CI 0x00000001L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_PFD_RESET_CNTRL_MASK__CI__VI 0x0000000cL
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_RESET_ANTI_MUX_MASK__CI__VI 0x00000200L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_RESET_TIMER_MASK__CI__VI 0x00000030L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_RISEFBVCO_EN_MASK__CI__VI 0x00000002L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_BYPASS_EN_MASK__CI 0x01000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_DITHEN_MASK__CI__VI 0x00000200L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_INIT_RESET_TIMER_MASK__CI 0x007ff800L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_REFCLK_DIV_MASK__CI__VI 0x000001f8L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_RESET_MASK__CI 0x00800000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_SLEEP_MASK__CI 0x04000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_SW_DIR_CONTROL_MASK__CI__VI 0x00000001L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_UNLOCK_CLEAR_MASK__CI 0x08000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_VCOMODE_MASK__CI__VI 0x00000006L
#define GCK_GPUPLL_SPREAD_SPECTRUM_2__GPUPLL_CLKV_MASK__CI__VI 0x03ffffffL
#define GCK_GPUPLL_SPREAD_SPECTRUM__GPUPLL_BWADJ_MASK__CI 0x0fff0000L
#define GCK_GPUPLL_SPREAD_SPECTRUM__GPUPLL_CLKS_MASK__CI__VI 0x0000fff0L
#define GCK_GPUPLL_SPREAD_SPECTRUM__GPUPLL_SSEN_MASK__CI__VI 0x00000003L
#define GCK_GPUPLL_SPREAD_SPECTRUM__GPUPLL_SS_SPARE_MASK__CI 0x0000000cL
#define GCK_GPUPLL_STATUS__GPUPLL_CLKF_ACK_MASK__CI__VI 0x00000004L
#define GCK_GPUPLL_STATUS__GPUPLL_CLKR_ACK_MASK__CI 0x00000008L
#define GCK_GPUPLL_STATUS__GPUPLL_CTLACK_A_MASK__CI 0x00000001L
#define GCK_GPUPLL_STATUS__GPUPLL_CTLACK_B_MASK__CI 0x00000002L
#define GCK_GPUPLL_STATUS__GPUPLL_INTRESET_MASK__CI__VI 0x00001000L
#define GCK_GPUPLL_STATUS__GPUPLL_OSPARE_MASK__CI__VI 0x00000f00L
#define GCK_GPUPLL_STATUS__GPUPLL_UNLOCK_MASK__CI__VI 0x00010000L
#define GCK_GPUPLL_STATUS__GPUPLL_UNLOCK_STICKY_MASK__CI__VI 0x00020000L
#define GCK_GPUPLL_STATUS__GPUPLL_VCTRLADC_MASK__CI 0x000000f0L
#define GCK_MISC_2__miscRegisters_MASK__CI__VI 0xffffffe0L
#define GCK_MISC_FUSES__FastClkRampDis_MASK__CI__VI 0x00000001L
#define GCK_MISC_FUSES__WRCKDid_MASK__CI__VI 0x0000003eL
#define GCK_MISC_FUSES__WRITE_DIS_MASK__CI__VI 0x80000000L
#define GCK_MISC__EnableACLKInBypass_MASK__CI__VI 0x00000020L
#define GCK_MISC__EnableDCLKInBypass_MASK__CI__VI 0x00000001L
#define GCK_MISC__EnableDISPCLKInBypass_MASK__CI__VI 0x00000008L
#define GCK_MISC__EnableDPREFCLKInBypass_MASK__CI__VI 0x00000010L
#define GCK_MISC__EnableECLKInBypass_MASK__CI__VI 0x00000004L
#define GCK_MISC__EnableEVCLKInBypass_MASK__CI__VI 0x00000080L
#define GCK_MISC__EnableSAMCLKInBypass_MASK__CI__VI 0x00000040L
#define GCK_MISC__EnableVCLKInBypass_MASK__CI__VI 0x00000002L
#define GCK_MISC__miscRegisters_MASK__CI 0xffffff00L
#define GCK_PLL_CONTROL__BypassClocks_MASK__CI__VI 0x00000020L
#define GCK_PLL_CONTROL__PllBGPwrDn_MASK__CI__VI 0x00000002L
#define GCK_PLL_CONTROL__PllLockEn_MASK__CI__VI 0x00000010L
#define GCK_PLL_CONTROL__PllPwrDnReg_MASK__CI__VI 0x00000001L
#define GCK_PLL_CONTROL__PllReset_MASK__CI__VI 0x00000008L
#define GCK_PLL_CONTROL__TogglePllFbReq_MASK__CI__VI 0x00000040L
#define GCK_PLL_DGCK_CNTL__PLL_REFCLK_SEL_MASK__CI__VI 0x0c000000L
#define GCK_PLL_FUSES__GckFuseProg_MASK__CI__VI 0x00000001L
#define GCK_PLL_FUSES__MainPllBGCal_MASK__CI__VI 0x003c0000L
#define GCK_PLL_FUSES__MainPllBGRefAdj_MASK__CI__VI 0x0003e000L
#define GCK_PLL_FUSES__MainPllDutyCycleAdj_MASK__CI__VI 0x03c00000L
#define GCK_PLL_FUSES__MainPllFracDiv_MASK__CI__VI 0x3c000000L
#define GCK_PLL_FUSES__MainPllOTAHalfGain_MASK__CI__VI 0x40000000L
#define GCK_PLL_FUSES__MainPllOpFreqIdMax_MASK__CI__VI 0x00001f80L
#define GCK_PLL_FUSES__MainPllOpFreqIdStartup_MASK__CI__VI 0x0000007eL
#define GCK_PLL_TEST_CNTL__REF_TEST_COUNT_MASK__CI 0x00007f00L
#define GCK_PLL_TEST_CNTL__TEST_COUNT_MASK__CI 0xfffe0000L
#define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE_MASK__CI 0x00010000L
#define GCK_PLL_TEST_CNTL__TST_REF_SEL_MASK__CI 0x000000f0L
#define GCK_PLL_TEST_CNTL__TST_RESET_MASK__CI 0x00008000L
#define GCK_PLL_TEST_CNTL__TST_SRC_SEL_MASK__CI 0x0000000fL
#define GCK_SAMCLK_FUSES__SAMClkADCA_MASK__CI__VI 0x00000780L
#define GCK_SAMCLK_FUSES__SAMClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_SAMCLK_FUSES__SAMClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_SAMCLK_FUSES__SAMClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_SAMCLK_FUSES__StartupSAMClkDid_MASK__CI__VI 0x0000007fL
#define GCK_SCLK_FUSES__MinSClkDid_MASK__CI__VI 0x01fc0000L
#define GCK_SCLK_FUSES__SClkADCA_MASK__CI__VI 0x00000780L
#define GCK_SCLK_FUSES__SClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_SCLK_FUSES__SClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_SCLK_FUSES__SClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GCK_SCLK_FUSES__StartupSClkDid_MASK__CI__VI 0x0000007fL
#define GCK_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define GCK_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define GCK_SPLL_FUSES__SPLLFreqIdMax_MASK__CI__VI 0x00001f80L
#define GCK_SPLL_FUSES__SPLLFreqIdStartup_MASK__CI__VI 0x0000007eL
#define GCK_SPLL_FUSES__SPllMiscFuseCtl_MASK__CI__VI 0x003c0000L
#define GCK_SPLL_FUSES__SPllRefAdj_MASK__CI__VI 0x0003e000L
#define GCK_SPLL_FUSES__UseSPll_MASK__CI__VI 0x00000001L
#define GCK_VCLK_FUSES__StartupVClkDid_MASK__CI__VI 0x0000007fL
#define GCK_VCLK_FUSES__VClkADCA_MASK__CI__VI 0x00000780L
#define GCK_VCLK_FUSES__VClkDDCA_MASK__CI__VI 0x00001800L
#define GCK_VCLK_FUSES__VClkDiDtFloor_MASK__CI__VI 0x00030000L
#define GCK_VCLK_FUSES__VClkDiDtWait_MASK__CI__VI 0x0000e000L
#define GC_PRIV_MODE__MC_PRIV_MODE_MASK 0x00000001L
#define GC_USER_PRIM_CONFIG__INACTIVE_IA_MASK__CI__VI 0x00030000L
#define GC_USER_PRIM_CONFIG__INACTIVE_VGT_PA_MASK__CI__VI 0x0f000000L
#define GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY0_MASK__CI__VI 0x00001000L
#define GC_USER_RB_REDUNDANCY__EN_REDUNDANCY1_MASK__CI__VI 0x00100000L
#define GC_USER_RB_REDUNDANCY__FAILED_RB0_MASK__CI__VI 0x00000f00L
#define GC_USER_RB_REDUNDANCY__FAILED_RB1_MASK__CI__VI 0x000f0000L
#define GC_USER_SHADER_ARRAY_CONFIG__DPFP_RATE_MASK__CI 0x00000006L
#define GC_USER_SHADER_ARRAY_CONFIG__HALF_LDS_MASK__CI 0x00000010L
#define GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK 0xffff0000L
#define GC_USER_SHADER_ARRAY_CONFIG__SQC_BALANCE_DISABLE_MASK__CI 0x00000008L
#define GC_USER_SYS_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK 0x00ff0000L
#define GDS_ATOM_BASE__BASE_MASK 0x0000ffffL
#define GDS_ATOM_BASE__UNUSED_MASK 0xffff0000L
#define GDS_ATOM_CNTL__AINC_MASK 0x0000003fL
#define GDS_ATOM_CNTL__UNUSED1_MASK 0x000000c0L
#define GDS_ATOM_COMPLETE__COMPLETE_MASK 0x00000001L
#define GDS_ATOM_COMPLETE__UNUSED_MASK 0xfffffffeL
#define GDS_ATOM_DST__DST_MASK 0xffffffffL
#define GDS_ATOM_OFFSET0__OFFSET0_MASK 0x000000ffL
#define GDS_ATOM_OFFSET0__UNUSED_MASK 0xffffff00L
#define GDS_ATOM_OFFSET1__OFFSET1_MASK 0x000000ffL
#define GDS_ATOM_OFFSET1__UNUSED_MASK 0xffffff00L
#define GDS_ATOM_OP__OP_MASK 0x000000ffL
#define GDS_ATOM_OP__UNUSED_MASK 0xffffff00L
#define GDS_ATOM_READ0_U__DATA_MASK 0xffffffffL
#define GDS_ATOM_READ0__DATA_MASK 0xffffffffL
#define GDS_ATOM_READ1_U__DATA_MASK 0xffffffffL
#define GDS_ATOM_READ1__DATA_MASK 0xffffffffL
#define GDS_ATOM_SIZE__SIZE_MASK 0x0000ffffL
#define GDS_ATOM_SIZE__UNUSED_MASK 0xffff0000L
#define GDS_ATOM_SRC0_U__DATA_MASK 0xffffffffL
#define GDS_ATOM_SRC0__DATA_MASK 0xffffffffL
#define GDS_ATOM_SRC1_U__DATA_MASK 0xffffffffL
#define GDS_ATOM_SRC1__DATA_MASK 0xffffffffL
#define GDS_CNTL_STATUS__DS_ADDR_CONFLICT_MASK 0x00000010L
#define GDS_CNTL_STATUS__DS_BANK_CONFLICT_MASK 0x00000008L
#define GDS_CNTL_STATUS__DS_RD_CLAMP_MASK 0x00000040L
#define GDS_CNTL_STATUS__DS_WR_CLAMP_MASK 0x00000020L
#define GDS_CNTL_STATUS__GDS_BUSY_MASK 0x00000001L
#define GDS_CNTL_STATUS__GRBM_WBUF_BUSY_MASK 0x00000002L
#define GDS_CNTL_STATUS__ORD_APP_BUSY_MASK 0x00000004L
#define GDS_COMPUTE_MAX_WAVE_ID__MAX_WAVE_ID_MASK__CI__VI 0x00000fffL
#define GDS_CONFIG__SH0_GPR_PHASE_SEL_MASK 0x00000006L
#define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x00000018L
#define GDS_CONFIG__SH2_GPR_PHASE_SEL_MASK 0x00000060L
#define GDS_CONFIG__SH3_GPR_PHASE_SEL_MASK 0x00000180L
#define GDS_CONFIG__WRITE_DIS_MASK 0x00000001L
#define GDS_DEBUG_CNTL__GDS_DEBUG_INDX_MASK 0x0000001fL
#define GDS_DEBUG_CNTL__UNUSED_MASK 0xffffffe0L
#define GDS_DEBUG_DATA__DATA_MASK 0xffffffffL
#define GDS_DEBUG_REG0__buff_write_MASK__CI__VI 0x00020000L
#define GDS_DEBUG_REG0__cstate_MASK__CI__VI 0x0001e000L
#define GDS_DEBUG_REG0__flush_request_MASK__CI__VI 0x00040000L
#define GDS_DEBUG_REG0__last_pixel_ptr_MASK__CI__VI 0x00001000L
#define GDS_DEBUG_REG0__se0_VGT_rdreq_addr_MASK__SI 0x0000007eL
#define GDS_DEBUG_REG0__se0_re0_MASK__SI 0x00000400L
#define GDS_DEBUG_REG0__se0_re1_MASK__SI 0x00000200L
#define GDS_DEBUG_REG0__se0_re2_MASK__SI 0x00000100L
#define GDS_DEBUG_REG0__se0_re3_MASK__SI 0x00000080L
#define GDS_DEBUG_REG0__se0_simd_id_MASK__SI 0x00380000L
#define GDS_DEBUG_REG0__se0_wave_fifo_empty_MASK__SI 0x00400000L
#define GDS_DEBUG_REG0__se0_wave_fifo_full_MASK__SI 0x00800000L
#define GDS_DEBUG_REG0__se0_wave_id_MASK__SI 0x0007f800L
#define GDS_DEBUG_REG0__spare1_MASK__CI__VI 0x0000003fL
#define GDS_DEBUG_REG0__spare1_MASK__SI 0x00000001L
#define GDS_DEBUG_REG0__spare_MASK__CI__VI 0xffc00000L
#define GDS_DEBUG_REG0__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG0__wbuf_fifo_empty_MASK__CI__VI 0x00100000L
#define GDS_DEBUG_REG0__wbuf_fifo_full_MASK__CI__VI 0x00200000L
#define GDS_DEBUG_REG0__wr_buffer_wr_complete_MASK__CI__VI 0x00080000L
#define GDS_DEBUG_REG0__wr_pixel_nxt_ptr_MASK__CI__VI 0x00000f80L
#define GDS_DEBUG_REG0__write_buff_valid_MASK__CI__VI 0x00000040L
#define GDS_DEBUG_REG10__se1_cmd_broadcast_MASK__SI 0x00080000L
#define GDS_DEBUG_REG10__se1_cmd_eog_MASK__SI 0x00800000L
#define GDS_DEBUG_REG10__se1_cmd_gpr_dst_MASK__SI 0x0007f800L
#define GDS_DEBUG_REG10__se1_cmd_last_quad_MASK__SI 0x00400000L
#define GDS_DEBUG_REG10__se1_cmd_read_op_MASK__SI 0x00100000L
#define GDS_DEBUG_REG10__se1_cmd_ret_data_op_MASK__SI 0x00200000L
#define GDS_DEBUG_REG10__se1_cmd_wave_id_MASK__SI 0x000007f8L
#define GDS_DEBUG_REG10__se1_launch_phase_MASK__SI 0x00000001L
#define GDS_DEBUG_REG10__se1_mem_data_rdy_MASK__SI 0x00000004L
#define GDS_DEBUG_REG10__se1_send_rddone_MASK__SI 0x00000002L
#define GDS_DEBUG_REG10__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG1__VGT_write_buff_valid_MASK__SI 0x00000040L
#define GDS_DEBUG_REG1__addr_fifo_empty_MASK__CI__VI 0x00200000L
#define GDS_DEBUG_REG1__addr_fifo_full_MASK__CI__VI 0x00100000L
#define GDS_DEBUG_REG1__awaiting_data_MASK__CI__VI 0x00080000L
#define GDS_DEBUG_REG1__buff_write_MASK__SI 0x00080000L
#define GDS_DEBUG_REG1__buffer_invalid_MASK__CI__VI 0x00800000L
#define GDS_DEBUG_REG1__buffer_loaded_MASK__CI__VI 0x00400000L
#define GDS_DEBUG_REG1__cstate_MASK__SI 0x0007e000L
#define GDS_DEBUG_REG1__data_ready_MASK__CI__VI 0x00040000L
#define GDS_DEBUG_REG1__flush_request_MASK__SI 0x00100000L
#define GDS_DEBUG_REG1__last_pixel_ptr_MASK__SI 0x00001000L
#define GDS_DEBUG_REG1__pixel_addr_MASK__CI__VI 0x0001fffcL
#define GDS_DEBUG_REG1__pixel_vld_MASK__CI__VI 0x00020000L
#define GDS_DEBUG_REG1__spare1_MASK__SI 0x0000003fL
#define GDS_DEBUG_REG1__spare_MASK 0xff000000L
#define GDS_DEBUG_REG1__tag_hit_MASK__CI__VI 0x00000001L
#define GDS_DEBUG_REG1__tag_miss_MASK__CI__VI 0x00000002L
#define GDS_DEBUG_REG1__wbuf_fifo_empty_MASK__SI 0x00400000L
#define GDS_DEBUG_REG1__wbuf_fifo_full_MASK__SI 0x00800000L
#define GDS_DEBUG_REG1__wr_buffer_wr_complete_MASK__SI 0x00200000L
#define GDS_DEBUG_REG1__wr_pixel_nxt_ptr_MASK__SI 0x00000f80L
#define GDS_DEBUG_REG2__addr_fifo_empty_MASK__SI 0x00200000L
#define GDS_DEBUG_REG2__addr_fifo_full_MASK__SI 0x00100000L
#define GDS_DEBUG_REG2__app_sel_MASK__CI__VI 0x000000f0L
#define GDS_DEBUG_REG2__awaiting_data_MASK__SI 0x00080000L
#define GDS_DEBUG_REG2__buffer_invalid_MASK__SI 0x00800000L
#define GDS_DEBUG_REG2__buffer_loaded_MASK__SI 0x00400000L
#define GDS_DEBUG_REG2__cmd_write_MASK__CI__VI 0x00000008L
#define GDS_DEBUG_REG2__data_ready_MASK__SI 0x00040000L
#define GDS_DEBUG_REG2__ds_credit_avail_MASK__CI__VI 0x00000002L
#define GDS_DEBUG_REG2__ds_full_MASK__CI__VI 0x00000001L
#define GDS_DEBUG_REG2__ord_idx_free_MASK__CI__VI 0x00000004L
#define GDS_DEBUG_REG2__pixel_addr_MASK__SI 0x0001fffcL
#define GDS_DEBUG_REG2__pixel_vld_MASK__SI 0x00020000L
#define GDS_DEBUG_REG2__req_MASK__CI__VI 0x007fff00L
#define GDS_DEBUG_REG2__spare_MASK__CI__VI 0xff800000L
#define GDS_DEBUG_REG2__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG2__tag_hit_MASK__SI 0x00000001L
#define GDS_DEBUG_REG2__tag_miss_MASK__SI 0x00000002L
#define GDS_DEBUG_REG3__pipe0_busy_num_MASK__CI__VI 0x00007800L
#define GDS_DEBUG_REG3__pipe_num_busy_MASK__CI__VI 0x000007ffL
#define GDS_DEBUG_REG3__pipe_stall_MASK__SI 0x00000008L
#define GDS_DEBUG_REG3__pipe_waddr_MASK__SI 0x00001ff0L
#define GDS_DEBUG_REG3__pipe_we_MASK__SI 0x00002000L
#define GDS_DEBUG_REG3__se0_ord_valid_MASK__SI 0x00004000L
#define GDS_DEBUG_REG3__spare1_MASK__SI 0x00000001L
#define GDS_DEBUG_REG3__spare_MASK__CI__VI 0xffff8000L
#define GDS_DEBUG_REG3__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG3__wave_id_ack_MASK__SI 0x00000002L
#define GDS_DEBUG_REG3__wave_id_valid_MASK__SI 0x00000004L
#define GDS_DEBUG_REG3__wc_se_sel_MASK__SI 0x00008000L
#define GDS_DEBUG_REG3__wc_wave_id_MASK__SI 0x00ff0000L
#define GDS_DEBUG_REG4__cmd_write_MASK__CI__VI 0x00020000L
#define GDS_DEBUG_REG4__credit_cnt_gt0_MASK__CI__VI 0x00010000L
#define GDS_DEBUG_REG4__cur_reso_MASK__CI__VI 0x000001f8L
#define GDS_DEBUG_REG4__cur_reso_barrier_MASK__CI__VI 0x00002000L
#define GDS_DEBUG_REG4__cur_reso_cnt_gt0_MASK__CI__VI 0x00008000L
#define GDS_DEBUG_REG4__cur_reso_fed_MASK__CI__VI 0x00001000L
#define GDS_DEBUG_REG4__cur_reso_flag_MASK__CI__VI 0x00004000L
#define GDS_DEBUG_REG4__cur_reso_head_dirty_MASK__CI__VI 0x00000400L
#define GDS_DEBUG_REG4__cur_reso_head_flag_MASK__CI__VI 0x00000800L
#define GDS_DEBUG_REG4__cur_reso_head_valid_MASK__CI__VI 0x00000200L
#define GDS_DEBUG_REG4__grbm_gws_reso_rd_MASK__CI__VI 0x00080000L
#define GDS_DEBUG_REG4__grbm_gws_reso_wr_MASK__CI__VI 0x00040000L
#define GDS_DEBUG_REG4__gws_bulkfree_MASK__CI__VI 0x00200000L
#define GDS_DEBUG_REG4__gws_busy_MASK__CI__VI 0x00000001L
#define GDS_DEBUG_REG4__gws_out_stall_MASK__CI__VI 0x00000004L
#define GDS_DEBUG_REG4__gws_req_MASK__CI__VI 0x00000002L
#define GDS_DEBUG_REG4__ram_gws_re_MASK__CI__VI 0x00400000L
#define GDS_DEBUG_REG4__ram_gws_we_MASK__CI__VI 0x00800000L
#define GDS_DEBUG_REG4__ram_read_busy_MASK__CI__VI 0x00100000L
#define GDS_DEBUG_REG4__se0_bcast_fifo_empty_MASK__SI 0x00080000L
#define GDS_DEBUG_REG4__se0_bcast_fifo_full_MASK__SI 0x00100000L
#define GDS_DEBUG_REG4__se0_bcast_first_we_MASK__SI 0x00060000L
#define GDS_DEBUG_REG4__se0_bcast_phase_MASK__SI 0x00006000L
#define GDS_DEBUG_REG4__se0_bcast_sp_id_MASK__SI 0x00018000L
#define GDS_DEBUG_REG4__se0_gds_cmd_ret_MASK__SI 0x00400000L
#define GDS_DEBUG_REG4__se0_gds_op_MASK__SI 0x00800000L
#define GDS_DEBUG_REG4__se0_gds_ord_append_MASK__SI 0x00200000L
#define GDS_DEBUG_REG4__se0_last_qpipe_active_MASK__SI 0x00000004L
#define GDS_DEBUG_REG4__se0_sp0_active_MASK__SI 0x00000040L
#define GDS_DEBUG_REG4__se0_sp1_active_MASK__SI 0x00000020L
#define GDS_DEBUG_REG4__se0_sp2_active_MASK__SI 0x00000010L
#define GDS_DEBUG_REG4__se0_sp3_active_MASK__SI 0x00000008L
#define GDS_DEBUG_REG4__se0_two_addr_req_MASK__SI 0x00000001L
#define GDS_DEBUG_REG4__se0_uav_active_MASK__SI 0x00000002L
#define GDS_DEBUG_REG4__se0_uav_id_MASK__SI 0x00000380L
#define GDS_DEBUG_REG4__se0_uav_st_ptr_MASK__SI 0x00001c00L
#define GDS_DEBUG_REG4__spare_MASK 0xff000000L
#define GDS_DEBUG_REG5__alloc_opco_error_MASK__CI__VI 0x00000004L
#define GDS_DEBUG_REG5__dealloc_opco_error_MASK__CI__VI 0x00000008L
#define GDS_DEBUG_REG5__dec_error_MASK__CI__VI 0x00000002L
#define GDS_DEBUG_REG5__error_ds_address_MASK__CI__VI 0x003fff00L
#define GDS_DEBUG_REG5__se0_bcast_fifo_empty_MASK__SI 0x00080000L
#define GDS_DEBUG_REG5__se0_gpr_dst_q_MASK__SI 0x000007f8L
#define GDS_DEBUG_REG5__se0_instr_fifo_empty_MASK__SI 0x00400000L
#define GDS_DEBUG_REG5__se0_instr_fifo_full_MASK__SI 0x00800000L
#define GDS_DEBUG_REG5__se0_instr_fifo_re_MASK__SI 0x00100000L
#define GDS_DEBUG_REG5__se0_instr_fifo_we_MASK__SI 0x00200000L
#define GDS_DEBUG_REG5__se0_read_line_ns_MASK__SI 0x00000007L
#define GDS_DEBUG_REG5__se0_wave_id_q_MASK__SI 0x0007f800L
#define GDS_DEBUG_REG5__spare1_MASK__CI__VI 0xffc00000L
#define GDS_DEBUG_REG5__spare_MASK__CI__VI 0x000000e0L
#define GDS_DEBUG_REG5__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG5__wrap_opco_error_MASK__CI__VI 0x00000010L
#define GDS_DEBUG_REG5__write_dis_MASK__CI__VI 0x00000001L
#define GDS_DEBUG_REG6__counters_busy_MASK__CI__VI 0x001fffe0L
#define GDS_DEBUG_REG6__counters_enabled_MASK__CI__VI 0x0000001eL
#define GDS_DEBUG_REG6__oa_busy_MASK__CI__VI 0x00000001L
#define GDS_DEBUG_REG6__se0_cmd_broadcast_MASK__SI 0x00080000L
#define GDS_DEBUG_REG6__se0_cmd_eog_MASK__SI 0x00800000L
#define GDS_DEBUG_REG6__se0_cmd_gpr_dst_MASK__SI 0x0007f800L
#define GDS_DEBUG_REG6__se0_cmd_last_quad_MASK__SI 0x00400000L
#define GDS_DEBUG_REG6__se0_cmd_read_op_MASK__SI 0x00100000L
#define GDS_DEBUG_REG6__se0_cmd_ret_data_op_MASK__SI 0x00200000L
#define GDS_DEBUG_REG6__se0_cmd_wave_id_MASK__SI 0x000007f8L
#define GDS_DEBUG_REG6__se0_launch_phase_MASK__SI 0x00000001L
#define GDS_DEBUG_REG6__se0_mem_data_rdy_MASK__SI 0x00000004L
#define GDS_DEBUG_REG6__se0_send_rddone_MASK__SI 0x00000002L
#define GDS_DEBUG_REG6__spare_MASK__CI__VI 0xffe00000L
#define GDS_DEBUG_REG6__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG7__se1_VGT_rdreq_addr_MASK__SI 0x0000007eL
#define GDS_DEBUG_REG7__se1_re0_MASK__SI 0x00000400L
#define GDS_DEBUG_REG7__se1_re1_MASK__SI 0x00000200L
#define GDS_DEBUG_REG7__se1_re2_MASK__SI 0x00000100L
#define GDS_DEBUG_REG7__se1_re3_MASK__SI 0x00000080L
#define GDS_DEBUG_REG7__se1_simd_id_MASK__SI 0x00380000L
#define GDS_DEBUG_REG7__se1_wave_fifo_empty_MASK__SI 0x00400000L
#define GDS_DEBUG_REG7__se1_wave_fifo_full_MASK__SI 0x00800000L
#define GDS_DEBUG_REG7__se1_wave_id_MASK__SI 0x0007f800L
#define GDS_DEBUG_REG7__spare1_MASK__SI 0x00000001L
#define GDS_DEBUG_REG7__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG8__se1_bcast_fifo_empty_MASK__SI 0x00080000L
#define GDS_DEBUG_REG8__se1_bcast_fifo_full_MASK__SI 0x00100000L
#define GDS_DEBUG_REG8__se1_bcast_first_we_MASK__SI 0x00060000L
#define GDS_DEBUG_REG8__se1_bcast_phase_MASK__SI 0x00006000L
#define GDS_DEBUG_REG8__se1_bcast_sp_id_MASK__SI 0x00018000L
#define GDS_DEBUG_REG8__se1_gds_cmd_ret_MASK__SI 0x00400000L
#define GDS_DEBUG_REG8__se1_gds_op_MASK__SI 0x00800000L
#define GDS_DEBUG_REG8__se1_gds_ord_append_MASK__SI 0x00200000L
#define GDS_DEBUG_REG8__se1_last_qpipe_active_MASK__SI 0x00000004L
#define GDS_DEBUG_REG8__se1_sp0_active_MASK__SI 0x00000040L
#define GDS_DEBUG_REG8__se1_sp1_active_MASK__SI 0x00000020L
#define GDS_DEBUG_REG8__se1_sp2_active_MASK__SI 0x00000010L
#define GDS_DEBUG_REG8__se1_sp3_active_MASK__SI 0x00000008L
#define GDS_DEBUG_REG8__se1_two_addr_req_MASK__SI 0x00000001L
#define GDS_DEBUG_REG8__se1_uav_active_MASK__SI 0x00000002L
#define GDS_DEBUG_REG8__se1_uav_id_MASK__SI 0x00000380L
#define GDS_DEBUG_REG8__se1_uav_st_ptr_MASK__SI 0x00001c00L
#define GDS_DEBUG_REG8__spare_MASK__SI 0xff000000L
#define GDS_DEBUG_REG9__se1_bcast_fifo_empty_MASK__SI 0x00080000L
#define GDS_DEBUG_REG9__se1_gpr_dst_q_MASK__SI 0x000007f8L
#define GDS_DEBUG_REG9__se1_instr_fifo_empty_MASK__SI 0x00400000L
#define GDS_DEBUG_REG9__se1_instr_fifo_full_MASK__SI 0x00800000L
#define GDS_DEBUG_REG9__se1_instr_fifo_re_MASK__SI 0x00100000L
#define GDS_DEBUG_REG9__se1_instr_fifo_we_MASK__SI 0x00200000L
#define GDS_DEBUG_REG9__se1_read_line_ns_MASK__SI 0x00000007L
#define GDS_DEBUG_REG9__se1_wave_id_q_MASK__SI 0x0007f800L
#define GDS_DEBUG_REG9__spare_MASK__SI 0xff000000L
#define GDS_ENHANCE2__MISC_MASK__CI__VI 0x0000ffffL
#define GDS_ENHANCE2__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_ENHANCE__AUTO_INC_INDEX_MASK__CI__VI 0x00010000L
#define GDS_ENHANCE__CGPG_RESTORE_MASK__CI__VI 0x00020000L
#define GDS_ENHANCE__MISC_MASK 0x0000ffffL
#define GDS_ENHANCE__UNUSED_MASK__CI__VI 0xfffc0000L
#define GDS_ENHANCE__UNUSED_MASK__SI 0xffff0000L
#define GDS_GRBM_SECDED_CNT__DED_MASK__CI 0x0000ffffL
#define GDS_GRBM_SECDED_CNT__DED_MASK__SI 0xffff0000L
#define GDS_GRBM_SECDED_CNT__SEC_MASK__CI 0xffff0000L
#define GDS_GRBM_SECDED_CNT__SEC_MASK__SI 0x0000ffffL
#define GDS_GWS_RESET0__RESOURCE0_RESET_MASK__CI__VI 0x00000001L
#define GDS_GWS_RESET0__RESOURCE10_RESET_MASK__CI__VI 0x00000400L
#define GDS_GWS_RESET0__RESOURCE11_RESET_MASK__CI__VI 0x00000800L
#define GDS_GWS_RESET0__RESOURCE12_RESET_MASK__CI__VI 0x00001000L
#define GDS_GWS_RESET0__RESOURCE13_RESET_MASK__CI__VI 0x00002000L
#define GDS_GWS_RESET0__RESOURCE14_RESET_MASK__CI__VI 0x00004000L
#define GDS_GWS_RESET0__RESOURCE15_RESET_MASK__CI__VI 0x00008000L
#define GDS_GWS_RESET0__RESOURCE16_RESET_MASK__CI__VI 0x00010000L
#define GDS_GWS_RESET0__RESOURCE17_RESET_MASK__CI__VI 0x00020000L
#define GDS_GWS_RESET0__RESOURCE18_RESET_MASK__CI__VI 0x00040000L
#define GDS_GWS_RESET0__RESOURCE19_RESET_MASK__CI__VI 0x00080000L
#define GDS_GWS_RESET0__RESOURCE1_RESET_MASK__CI__VI 0x00000002L
#define GDS_GWS_RESET0__RESOURCE20_RESET_MASK__CI__VI 0x00100000L
#define GDS_GWS_RESET0__RESOURCE21_RESET_MASK__CI__VI 0x00200000L
#define GDS_GWS_RESET0__RESOURCE22_RESET_MASK__CI__VI 0x00400000L
#define GDS_GWS_RESET0__RESOURCE23_RESET_MASK__CI__VI 0x00800000L
#define GDS_GWS_RESET0__RESOURCE24_RESET_MASK__CI__VI 0x01000000L
#define GDS_GWS_RESET0__RESOURCE25_RESET_MASK__CI__VI 0x02000000L
#define GDS_GWS_RESET0__RESOURCE26_RESET_MASK__CI__VI 0x04000000L
#define GDS_GWS_RESET0__RESOURCE27_RESET_MASK__CI__VI 0x08000000L
#define GDS_GWS_RESET0__RESOURCE28_RESET_MASK__CI__VI 0x10000000L
#define GDS_GWS_RESET0__RESOURCE29_RESET_MASK__CI__VI 0x20000000L
#define GDS_GWS_RESET0__RESOURCE2_RESET_MASK__CI__VI 0x00000004L
#define GDS_GWS_RESET0__RESOURCE30_RESET_MASK__CI__VI 0x40000000L
#define GDS_GWS_RESET0__RESOURCE31_RESET_MASK__CI__VI 0x80000000L
#define GDS_GWS_RESET0__RESOURCE3_RESET_MASK__CI__VI 0x00000008L
#define GDS_GWS_RESET0__RESOURCE4_RESET_MASK__CI__VI 0x00000010L
#define GDS_GWS_RESET0__RESOURCE5_RESET_MASK__CI__VI 0x00000020L
#define GDS_GWS_RESET0__RESOURCE6_RESET_MASK__CI__VI 0x00000040L
#define GDS_GWS_RESET0__RESOURCE7_RESET_MASK__CI__VI 0x00000080L
#define GDS_GWS_RESET0__RESOURCE8_RESET_MASK__CI__VI 0x00000100L
#define GDS_GWS_RESET0__RESOURCE9_RESET_MASK__CI__VI 0x00000200L
#define GDS_GWS_RESET1__RESOURCE32_RESET_MASK__CI__VI 0x00000001L
#define GDS_GWS_RESET1__RESOURCE33_RESET_MASK__CI__VI 0x00000002L
#define GDS_GWS_RESET1__RESOURCE34_RESET_MASK__CI__VI 0x00000004L
#define GDS_GWS_RESET1__RESOURCE35_RESET_MASK__CI__VI 0x00000008L
#define GDS_GWS_RESET1__RESOURCE36_RESET_MASK__CI__VI 0x00000010L
#define GDS_GWS_RESET1__RESOURCE37_RESET_MASK__CI__VI 0x00000020L
#define GDS_GWS_RESET1__RESOURCE38_RESET_MASK__CI__VI 0x00000040L
#define GDS_GWS_RESET1__RESOURCE39_RESET_MASK__CI__VI 0x00000080L
#define GDS_GWS_RESET1__RESOURCE40_RESET_MASK__CI__VI 0x00000100L
#define GDS_GWS_RESET1__RESOURCE41_RESET_MASK__CI__VI 0x00000200L
#define GDS_GWS_RESET1__RESOURCE42_RESET_MASK__CI__VI 0x00000400L
#define GDS_GWS_RESET1__RESOURCE43_RESET_MASK__CI__VI 0x00000800L
#define GDS_GWS_RESET1__RESOURCE44_RESET_MASK__CI__VI 0x00001000L
#define GDS_GWS_RESET1__RESOURCE45_RESET_MASK__CI__VI 0x00002000L
#define GDS_GWS_RESET1__RESOURCE46_RESET_MASK__CI__VI 0x00004000L
#define GDS_GWS_RESET1__RESOURCE47_RESET_MASK__CI__VI 0x00008000L
#define GDS_GWS_RESET1__RESOURCE48_RESET_MASK__CI__VI 0x00010000L
#define GDS_GWS_RESET1__RESOURCE49_RESET_MASK__CI__VI 0x00020000L
#define GDS_GWS_RESET1__RESOURCE50_RESET_MASK__CI__VI 0x00040000L
#define GDS_GWS_RESET1__RESOURCE51_RESET_MASK__CI__VI 0x00080000L
#define GDS_GWS_RESET1__RESOURCE52_RESET_MASK__CI__VI 0x00100000L
#define GDS_GWS_RESET1__RESOURCE53_RESET_MASK__CI__VI 0x00200000L
#define GDS_GWS_RESET1__RESOURCE54_RESET_MASK__CI__VI 0x00400000L
#define GDS_GWS_RESET1__RESOURCE55_RESET_MASK__CI__VI 0x00800000L
#define GDS_GWS_RESET1__RESOURCE56_RESET_MASK__CI__VI 0x01000000L
#define GDS_GWS_RESET1__RESOURCE57_RESET_MASK__CI__VI 0x02000000L
#define GDS_GWS_RESET1__RESOURCE58_RESET_MASK__CI__VI 0x04000000L
#define GDS_GWS_RESET1__RESOURCE59_RESET_MASK__CI__VI 0x08000000L
#define GDS_GWS_RESET1__RESOURCE60_RESET_MASK__CI__VI 0x10000000L
#define GDS_GWS_RESET1__RESOURCE61_RESET_MASK__CI__VI 0x20000000L
#define GDS_GWS_RESET1__RESOURCE62_RESET_MASK__CI__VI 0x40000000L
#define GDS_GWS_RESET1__RESOURCE63_RESET_MASK__CI__VI 0x80000000L
#define GDS_GWS_RESOURCE_CNTL__INDEX_MASK 0x0000003fL
#define GDS_GWS_RESOURCE_CNTL__UNUSED_MASK 0xffffffc0L
#define GDS_GWS_RESOURCE_CNT__RESOURCE_CNT_MASK__CI__VI 0x0000ffffL
#define GDS_GWS_RESOURCE_CNT__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_GWS_RESOURCE_RESET__RESET_MASK__CI__VI 0x00000001L
#define GDS_GWS_RESOURCE_RESET__RESOURCE_ID_MASK__CI__VI 0x0000ff00L
#define GDS_GWS_RESOURCE__COUNTER_MASK 0x00001ffeL
#define GDS_GWS_RESOURCE__DED_MASK 0x00004000L
#define GDS_GWS_RESOURCE__FLAG_MASK 0x00000001L
#define GDS_GWS_RESOURCE__RELEASE_ALL_MASK__CI__VI 0x00008000L
#define GDS_GWS_RESOURCE__TYPE_MASK 0x00002000L
#define GDS_GWS_RESOURCE__UNUSED_MASK__SI 0x00008000L
#define GDS_GWS_VMID0__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID0__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID10__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID10__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID11__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID11__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID12__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID12__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID13__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID13__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID14__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID14__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID15__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID15__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID1__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID1__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID2__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID2__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID3__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID3__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID4__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID4__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID5__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID5__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID6__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID6__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID7__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID7__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID8__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID8__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_GWS_VMID9__BASE_MASK__CI__VI 0x0000003fL
#define GDS_GWS_VMID9__SIZE_MASK__CI__VI 0x007f0000L
#define GDS_OA_ADDRESS__CRAWLER_MASK__CI 0x00f00000L
#define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK__CI 0x000f0000L
#define GDS_OA_ADDRESS__DS_ADDRESS_MASK__CI__VI 0x0000ffffL
#define GDS_OA_ADDRESS__ENABLE_MASK__CI__VI 0x80000000L
#define GDS_OA_ADDRESS__NO_ALLOC_MASK__CI__VI 0x40000000L
#define GDS_OA_ADDRESS__UNUSED_MASK__CI 0x3f000000L
#define GDS_OA_CGPG_RESTORE__MEID_MASK__CI__VI 0x00000f00L
#define GDS_OA_CGPG_RESTORE__PIPEID_MASK__CI__VI 0x0000f000L
#define GDS_OA_CGPG_RESTORE__UNUSED_MASK__CI 0xffff0000L
#define GDS_OA_CGPG_RESTORE__VMID_MASK__CI__VI 0x000000ffL
#define GDS_OA_CNTL__INDEX_MASK__CI__VI 0x0000000fL
#define GDS_OA_CNTL__UNUSED_MASK__CI__VI 0xfffffff0L
#define GDS_OA_COUNTER__SPACE_AVAILABLE_MASK__CI__VI 0xffffffffL
#define GDS_OA_DED__ME0_CS_DED_MASK__CI 0x00000004L
#define GDS_OA_DED__ME0_GFXHP3D_PIX_DED_MASK__CI 0x00000001L
#define GDS_OA_DED__ME0_GFXHP3D_VTX_DED_MASK__CI 0x00000002L
#define GDS_OA_DED__ME1_PIPE0_DED_MASK__CI 0x00000010L
#define GDS_OA_DED__ME1_PIPE1_DED_MASK__CI 0x00000020L
#define GDS_OA_DED__ME1_PIPE2_DED_MASK__CI 0x00000040L
#define GDS_OA_DED__ME1_PIPE3_DED_MASK__CI 0x00000080L
#define GDS_OA_DED__ME2_PIPE0_DED_MASK__CI 0x00000100L
#define GDS_OA_DED__ME2_PIPE1_DED_MASK__CI 0x00000200L
#define GDS_OA_DED__ME2_PIPE2_DED_MASK__CI 0x00000400L
#define GDS_OA_DED__ME2_PIPE3_DED_MASK__CI 0x00000800L
#define GDS_OA_DED__PIPE0_DED_MASK__SI 0x00000001L
#define GDS_OA_DED__PIPE1_DED_MASK__SI 0x00000002L
#define GDS_OA_DED__PIPE2_DED_MASK__SI 0x00000004L
#define GDS_OA_DED__PIPE3_DED_MASK__SI 0x00000008L
#define GDS_OA_DED__UNUSED0_MASK__CI 0x00000008L
#define GDS_OA_DED__UNUSED1_MASK__CI 0xfffff000L
#define GDS_OA_DED__UNUSED_MASK__SI 0xfffffff0L
#define GDS_OA_INCDEC__INCDEC_MASK__CI__VI 0x80000000L
#define GDS_OA_INCDEC__VALUE_MASK__CI__VI 0x7fffffffL
#define GDS_OA_RESET_MASK__ME0_CS_RESET_MASK__CI__VI 0x00000004L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_PIX_RESET_MASK__CI__VI 0x00000001L
#define GDS_OA_RESET_MASK__ME0_GFXHP3D_VTX_RESET_MASK__CI__VI 0x00000002L
#define GDS_OA_RESET_MASK__ME1_PIPE0_RESET_MASK__CI__VI 0x00000010L
#define GDS_OA_RESET_MASK__ME1_PIPE1_RESET_MASK__CI__VI 0x00000020L
#define GDS_OA_RESET_MASK__ME1_PIPE2_RESET_MASK__CI__VI 0x00000040L
#define GDS_OA_RESET_MASK__ME1_PIPE3_RESET_MASK__CI__VI 0x00000080L
#define GDS_OA_RESET_MASK__ME2_PIPE0_RESET_MASK__CI__VI 0x00000100L
#define GDS_OA_RESET_MASK__ME2_PIPE1_RESET_MASK__CI__VI 0x00000200L
#define GDS_OA_RESET_MASK__ME2_PIPE2_RESET_MASK__CI__VI 0x00000400L
#define GDS_OA_RESET_MASK__ME2_PIPE3_RESET_MASK__CI__VI 0x00000800L
#define GDS_OA_RESET_MASK__UNUSED0_MASK__CI__VI 0x00000008L
#define GDS_OA_RESET_MASK__UNUSED1_MASK__CI__VI 0xfffff000L
#define GDS_OA_RESET__PIPE_ID_MASK__CI__VI 0x0000ff00L
#define GDS_OA_RESET__RESET_MASK__CI__VI 0x00000001L
#define GDS_OA_RING_SIZE__RING_SIZE_MASK__CI__VI 0xffffffffL
#define GDS_OA_VMID0__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID0__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID10__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID10__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID11__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID11__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID12__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID12__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID13__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID13__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID14__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID14__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID15__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID15__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID1__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID1__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID2__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID2__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID3__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID3__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID4__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID4__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID5__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID5__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID6__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID6__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID7__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID7__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID8__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID8__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_OA_VMID9__MASK_MASK__CI__VI 0x0000ffffL
#define GDS_OA_VMID9__UNUSED_MASK__CI__VI 0xffff0000L
#define GDS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GDS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GDS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GDS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GDS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GDS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GDS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GDS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define GDS_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define GDS_PROTECTION_FAULT__ADDRESS_MASK__CI__VI 0xffff0000L
#define GDS_PROTECTION_FAULT__CU_ID_MASK__CI__VI 0x000003c0L
#define GDS_PROTECTION_FAULT__FAULT_DETECTED_MASK__CI__VI 0x00000002L
#define GDS_PROTECTION_FAULT__GRBM_MASK__CI__VI 0x00000004L
#define GDS_PROTECTION_FAULT__SH_ID_MASK__CI__VI 0x00000038L
#define GDS_PROTECTION_FAULT__SIMD_ID_MASK__CI__VI 0x00000c00L
#define GDS_PROTECTION_FAULT__WAVE_ID_MASK__CI__VI 0x0000f000L
#define GDS_PROTECTION_FAULT__WRITE_DIS_MASK__CI__VI 0x00000001L
#define GDS_RD_ADDR__READ_ADDR_MASK 0xffffffffL
#define GDS_RD_BURST_ADDR__BURST_ADDR_MASK 0xffffffffL
#define GDS_RD_BURST_COUNT__BURST_COUNT_MASK 0xffffffffL
#define GDS_RD_BURST_DATA__BURST_DATA_MASK 0xffffffffL
#define GDS_RD_DATA__READ_DATA_MASK 0xffffffffL
#define GDS_SECDED_CNT__DED_MASK__CI 0x0000ffffL
#define GDS_SECDED_CNT__DED_MASK__SI 0xffff0000L
#define GDS_SECDED_CNT__SEC_MASK__CI 0xffff0000L
#define GDS_SECDED_CNT__SEC_MASK__SI 0x0000ffffL
#define GDS_VMID0_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID0_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID10_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID10_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID11_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID11_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID12_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID12_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID13_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID13_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID14_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID14_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID15_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID15_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID1_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID1_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID2_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID2_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID3_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID3_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID4_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID4_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID5_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID5_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID6_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID6_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID7_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID7_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID8_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID8_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VMID9_BASE__BASE_MASK__CI__VI 0x0000ffffL
#define GDS_VMID9_SIZE__SIZE_MASK__CI__VI 0x0001ffffL
#define GDS_VM_PROTECTION_FAULT__ADDRESS_MASK__CI__VI 0xffff0000L
#define GDS_VM_PROTECTION_FAULT__FAULT_DETECTED_MASK__CI__VI 0x00000002L
#define GDS_VM_PROTECTION_FAULT__GRBM_MASK__CI__VI 0x00000010L
#define GDS_VM_PROTECTION_FAULT__GWS_MASK__CI__VI 0x00000004L
#define GDS_VM_PROTECTION_FAULT__OA_MASK__CI__VI 0x00000008L
#define GDS_VM_PROTECTION_FAULT__VMID_MASK__CI__VI 0x00000f00L
#define GDS_VM_PROTECTION_FAULT__WRITE_DIS_MASK__CI__VI 0x00000001L
#define GDS_WRITE_COMPLETE__WRITE_COMPLETE_MASK 0xffffffffL
#define GDS_WR_ADDR__WRITE_ADDR_MASK 0xffffffffL
#define GDS_WR_BURST_ADDR__WRITE_ADDR_MASK 0xffffffffL
#define GDS_WR_BURST_DATA__WRITE_DATA_MASK 0xffffffffL
#define GDS_WR_DATA__WRITE_DATA_MASK 0xffffffffL
#define GENENB__BLK_IO_BASE_MASK__SI 0x000000ffL
#define GENERAL_PWRMGT__ACPI_D3_VID_MASK__CI__VI 0x00180000L
#define GENERAL_PWRMGT__DYN_SPREAD_SPECTRUM_EN_MASK 0x00800000L
#define GENERAL_PWRMGT__GLOBAL_PWRMGT_EN_MASK 0x00000001L
#define GENERAL_PWRMGT__GPU_COUNTER_ACPI_MASK__CI__VI 0x00004000L
#define GENERAL_PWRMGT__GPU_COUNTER_CLK_MASK__CI__VI 0x00008000L
#define GENERAL_PWRMGT__GPU_COUNTER_INTF_OFF_MASK__CI__VI 0x00020000L
#define GENERAL_PWRMGT__GPU_COUNTER_OFF_MASK__CI__VI 0x00010000L
#define GENERAL_PWRMGT__LOW_VOLT_D2_ACPI_MASK__CI__VI 0x00000100L
#define GENERAL_PWRMGT__LOW_VOLT_D3_ACPI_MASK__CI__VI 0x00000200L
#define GENERAL_PWRMGT__MC_ALLOW_STOP_MASK__SI 0xc0000000L
#define GENERAL_PWRMGT__SPARE11_MASK 0x00000800L
#define GENERAL_PWRMGT__SPARE18_MASK 0x00040000L
#define GENERAL_PWRMGT__SPARE19_MASK__SI 0x00080000L
#define GENERAL_PWRMGT__SPARE20_MASK__SI 0x00100000L
#define GENERAL_PWRMGT__SPARE27_MASK__CI__VI 0x08000000L
#define GENERAL_PWRMGT__SPARE_MASK__CI__VI 0xf0000000L
#define GENERAL_PWRMGT__SPARE_MASK__SI 0x08000000L
#define GENERAL_PWRMGT__STATIC_PM_EN_MASK 0x00000002L
#define GENERAL_PWRMGT__SW_SMIO_INDEX_MASK 0x00000040L
#define GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK 0x00000004L
#define GENERAL_PWRMGT__THERMAL_PROTECTION_TYPE_MASK 0x00000008L
#define GENERAL_PWRMGT__VOLT_PWRMGT_EN_MASK 0x00000400L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_DBG_REF_SEL_MASK__SI 0x80000000L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_GO_MASK__SI 0x00000001L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SEND_RESET_MASK__SI 0x00000004L
#define GENERIC_I2C_CONTROL__GENERIC_I2C_SOFT_RESET_MASK__SI 0x00000002L
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_MASK__SI 0x0000ff00L
#define GENERIC_I2C_DATA__GENERIC_I2C_DATA_RW_MASK__SI 0x00000001L
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_MASK__SI 0x000f0000L
#define GENERIC_I2C_DATA__GENERIC_I2C_INDEX_WRITE_MASK__SI 0x80000000L
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_ACK_MASK__SI 0x00000002L
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_INT_MASK__SI 0x00000001L
#define GENERIC_I2C_INTERRUPT_CONTROL__GENERIC_I2C_DONE_MASK_MASK__SI 0x00000004L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_EN_MASK__SI 0x00000004L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_INPUT_MASK__SI 0x00000002L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SCL_OUTPUT_MASK__SI 0x00000001L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_EN_MASK__SI 0x00000040L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_INPUT_MASK__SI 0x00000020L
#define GENERIC_I2C_PIN_DEBUG__GENERIC_I2C_SDA_OUTPUT_MASK__SI 0x00000010L
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SCL_PIN_SEL_MASK__SI 0x0000007fL
#define GENERIC_I2C_PIN_SELECTION__GENERIC_I2C_SDA_PIN_SEL_MASK__SI 0x00007f00L
#define GENERIC_I2C_SETUP__GENERIC_I2C_CLK_DRIVE_EN_MASK__SI 0x00000080L
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_EN_MASK__SI 0x00000001L
#define GENERIC_I2C_SETUP__GENERIC_I2C_DATA_DRIVE_SEL_MASK__SI 0x00000002L
#define GENERIC_I2C_SETUP__GENERIC_I2C_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define GENERIC_I2C_SETUP__GENERIC_I2C_TIME_LIMIT_MASK__SI 0xff000000L
#define GENERIC_I2C_SPEED__GENERIC_I2C_DISABLE_FILTER_DURING_STALL_MASK__SI 0x00000010L
#define GENERIC_I2C_SPEED__GENERIC_I2C_PRESCALE_MASK__SI 0xffff0000L
#define GENERIC_I2C_SPEED__GENERIC_I2C_THRESHOLD_MASK__SI 0x00000003L
#define GENERIC_I2C_STATUS__GENERIC_I2C_ABORTED_MASK__SI 0x00000020L
#define GENERIC_I2C_STATUS__GENERIC_I2C_DONE_MASK__SI 0x00000010L
#define GENERIC_I2C_STATUS__GENERIC_I2C_NACK_MASK__SI 0x00000400L
#define GENERIC_I2C_STATUS__GENERIC_I2C_STATUS_MASK__SI 0x0000000fL
#define GENERIC_I2C_STATUS__GENERIC_I2C_STOPPED_ON_NACK_MASK__SI 0x00000200L
#define GENERIC_I2C_STATUS__GENERIC_I2C_TIMEOUT_MASK__SI 0x00000040L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_ACK_ON_READ_MASK__SI 0x00000200L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_COUNT_MASK__SI 0x000f0000L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_RW_MASK__SI 0x00000001L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_START_MASK__SI 0x00001000L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_MASK__SI 0x00002000L
#define GENERIC_I2C_TRANSACTION__GENERIC_I2C_STOP_ON_NACK_MASK__SI 0x00000100L
#define GENFC_RD__VSYNC_SEL_R_MASK__SI 0x00000008L
#define GENFC_WT__VSYNC_SEL_W_MASK__SI 0x00000008L
#define GENMO_RD__GENMO_MONO_ADDRESS_B_MASK__SI 0x00000001L
#define GENMO_RD__ODD_EVEN_MD_PGSEL_MASK__SI 0x00000020L
#define GENMO_RD__VGA_CKSEL_MASK__SI 0x0000000cL
#define GENMO_RD__VGA_HSYNC_POL_MASK__SI 0x00000040L
#define GENMO_RD__VGA_RAM_EN_MASK__SI 0x00000002L
#define GENMO_RD__VGA_VSYNC_POL_MASK__SI 0x00000080L
#define GENMO_WT__GENMO_MONO_ADDRESS_B_MASK__SI 0x00000001L
#define GENMO_WT__ODD_EVEN_MD_PGSEL_MASK__SI 0x00000020L
#define GENMO_WT__VGA_CKSEL_MASK__SI 0x0000000cL
#define GENMO_WT__VGA_HSYNC_POL_MASK__SI 0x00000040L
#define GENMO_WT__VGA_RAM_EN_MASK__SI 0x00000002L
#define GENMO_WT__VGA_VSYNC_POL_MASK__SI 0x00000080L
#define GENS0__CRT_INTR_MASK__SI 0x00000080L
#define GENS0__SENSE_SWITCH_MASK__SI 0x00000010L
#define GENS1__NO_DISPLAY_MASK__SI 0x00000001L
#define GENS1__PIXEL_READ_BACK_MASK__SI 0x00000030L
#define GENS1__VGA_VSTATUS_MASK__SI 0x00000008L
#define GFX_COPY_STATE__SRC_STATE_ID_MASK 0x00000007L
#define GFX_PIPE_CONTROL__CONTEXT_SUSPEND_EN_MASK__CI__VI 0x00010000L
#define GFX_PIPE_CONTROL__HYSTERESIS_CNT_MASK__CI__VI 0x00001fffL
#define GFX_PIPE_CONTROL__RESERVED_MASK__CI__VI 0x0000e000L
#define GFX_PIPE_PRIORITY__HP_PIPE_SELECT_MASK__CI 0x00000001L
#define GFX_RLC_CONTROL__RLC_REQ_ACK_MASK__SI 0x000000f0L
#define GFX_RLC_CONTROL__RLC_REQ_TYPE_MASK__SI 0x0000000fL
#define GLOBAL_CAPABILITIES__NUMBER_OF_BIDIRECTIONAL_STREAMS_SUPPORTED_MASK__SI 0x000000f8L
#define GLOBAL_CAPABILITIES__NUMBER_OF_INPUT_STREAMS_SUPPORTED_MASK__SI 0x00000f00L
#define GLOBAL_CAPABILITIES__NUMBER_OF_OUTPUT_STREAMS_SUPPORTED_MASK__SI 0x0000f000L
#define GLOBAL_CAPABILITIES__NUMBER_OF_SERIAL_DATA_OUTPUT_SIGNALS_MASK__SI 0x00000002L
#define GLOBAL_CAPABILITIES__SIXTY_FOUR_BIT_ADDRESS_SUPPORTED_MASK__SI 0x00000001L
#define GLOBAL_CONTROL__ACCEPT_UNSOLICITED_RESPONSE_ENABLE_MASK__SI 0x00000100L
#define GLOBAL_CONTROL__CONTROLLER_RESET_MASK__SI 0x00000001L
#define GLOBAL_CONTROL__FLUSH_CONTROL_MASK__SI 0x00000002L
#define GLOBAL_STATUS__FLUSH_STATUS_MASK__SI 0x00000002L
#define GMCON_DEBUG__GFX_CLEAR_MASK__CI__VI 0x00000002L
#define GMCON_DEBUG__GFX_STALL_MASK__CI__VI 0x00000001L
#define GMCON_DEBUG__MISC_FLAGS_MASK__CI 0x3ffffffcL
#define GMCON_MASK__STCTRL_BUSY_MASK_ACP_RD_MASK__CI__VI 0x00000001L
#define GMCON_MASK__STCTRL_BUSY_MASK_ACP_WR_MASK__CI__VI 0x00000002L
#define GMCON_MASK__STCTRL_BUSY_MASK_VCE_RD_MASK__CI__VI 0x00000004L
#define GMCON_MASK__STCTRL_BUSY_MASK_VCE_WR_MASK__CI__VI 0x00000008L
#define GMCON_MASK__STCTRL_SR_HANDSHAKE_MASK_MASK__CI 0x000003f0L
#define GMCON_MISC2__RENG_MEM_POWER_CTRL_OVERRIDE0_MASK__CI 0x00000007L
#define GMCON_MISC2__RENG_MEM_POWER_CTRL_OVERRIDE1_MASK__CI 0x00000038L
#define GMCON_MISC2__RENG_SR_HOLD_THRESHOLD_MASK__CI__VI 0x0001f800L
#define GMCON_MISC2__STCTRL_EXTEND_GMC_OFFLINE_MASK__CI__VI 0x40000000L
#define GMCON_MISC2__STCTRL_IGNORE_ARB_BUSY_MASK__CI__VI 0x20000000L
#define GMCON_MISC2__STCTRL_LPT_TARGET_MASK__CI 0x1ffe0000L
#define GMCON_MISC2__STCTRL_NONDISP_IDLE_THRESHOLD_MASK__CI__VI 0x000007c0L
#define GMCON_MISC2__STCTRL_TIMER_PULSE_OVERRIDE_MASK__CI__VI 0x80000000L
#define GMCON_MISC3__RENG_DISABLE_MCC_MASK__CI 0x0000003fL
#define GMCON_MISC3__RENG_DISABLE_MCD_MASK__CI 0x00000fc0L
#define GMCON_MISC3__RENG_MEM_LS_ENABLE_MASK__CI 0x02000000L
#define GMCON_MISC3__STCTRL_EXCLUDE_NONMEM_CLIENTS_MASK__CI 0x04000000L
#define GMCON_MISC3__STCTRL_FORCE_PGFSM_CMD_DONE_MASK__CI 0x00fff000L
#define GMCON_MISC3__STCTRL_IGNORE_ALLOW_STUTTER_MASK__CI 0x01000000L
#define GMCON_MISC__ALLOW_DEEP_SLEEP_MODE_MASK__CI__VI 0x70000000L
#define GMCON_MISC__CRITICAL_REGS_LOCK_MASK__CI__VI 0x08000000L
#define GMCON_MISC__RENG_EXECUTE_NONSECURE_START_PTR_MASK__CI__VI 0x000003ffL
#define GMCON_MISC__RENG_EXECUTE_NOW_MODE_MASK__CI__VI 0x00000400L
#define GMCON_MISC__RENG_EXECUTE_ON_REG_UPDATE_MASK__CI__VI 0x00000800L
#define GMCON_MISC__RENG_SRBM_CREDITS_MCD_MASK__CI__VI 0x0000f000L
#define GMCON_MISC__STCTRL_DISABLE_ALLOW_SR_MASK__CI__VI 0x02000000L
#define GMCON_MISC__STCTRL_DISABLE_GMC_OFFLINE_MASK__CI__VI 0x04000000L
#define GMCON_MISC__STCTRL_FORCE_ALLOW_SR_MASK__CI__VI 0x80000000L
#define GMCON_MISC__STCTRL_GMC_IDLE_THRESHOLD_MASK__CI__VI 0x00060000L
#define GMCON_MISC__STCTRL_IGNORE_ALLOW_STOP_MASK__CI__VI 0x00400000L
#define GMCON_MISC__STCTRL_IGNORE_PRE_SR_MASK__CI__VI 0x00200000L
#define GMCON_MISC__STCTRL_IGNORE_PROTECTION_FAULT_MASK__CI__VI 0x01000000L
#define GMCON_MISC__STCTRL_IGNORE_SR_COMMIT_MASK__CI__VI 0x00800000L
#define GMCON_MISC__STCTRL_SRBM_IDLE_THRESHOLD_MASK__CI__VI 0x00180000L
#define GMCON_MISC__STCTRL_STUTTER_EN_MASK__CI__VI 0x00010000L
#define GMCON_PERF_MON_CNTL0__ALLOW_WRAP_MASK__CI__VI 0x10000000L
#define GMCON_PERF_MON_CNTL0__START_MODE_MASK__CI__VI 0x03000000L
#define GMCON_PERF_MON_CNTL0__START_THRESH_MASK__CI__VI 0x00000fffL
#define GMCON_PERF_MON_CNTL0__STOP_MODE_MASK__CI__VI 0x0c000000L
#define GMCON_PERF_MON_CNTL0__STOP_THRESH_MASK__CI__VI 0x00fff000L
#define GMCON_PERF_MON_CNTL1__MON0_ID_MASK__CI 0x00fc0000L
#define GMCON_PERF_MON_CNTL1__MON1_ID_MASK__CI 0x3f000000L
#define GMCON_PERF_MON_CNTL1__START_TRIG_ID_MASK__CI__VI 0x00000fc0L
#define GMCON_PERF_MON_CNTL1__STOP_TRIG_ID_MASK__CI__VI 0x0003f000L
#define GMCON_PERF_MON_CNTL1__THRESH_CNTR_ID_MASK__CI__VI 0x0000003fL
#define GMCON_PERF_MON_RSLT0__COUNT_MASK__CI__VI 0xffffffffL
#define GMCON_PERF_MON_RSLT1__COUNT_MASK__CI__VI 0xffffffffL
#define GMCON_PGFSM_CONFIG__FSM_ADDR_MASK__CI__VI 0x000000ffL
#define GMCON_PGFSM_CONFIG__P1_SELECT_MASK__CI__VI 0x00000400L
#define GMCON_PGFSM_CONFIG__P2_SELECT_MASK__CI__VI 0x00000800L
#define GMCON_PGFSM_CONFIG__POWER_DOWN_MASK__CI__VI 0x00000100L
#define GMCON_PGFSM_CONFIG__POWER_UP_MASK__CI__VI 0x00000200L
#define GMCON_PGFSM_CONFIG__READ_MASK__CI__VI 0x00002000L
#define GMCON_PGFSM_CONFIG__REG_ADDR_MASK__CI__VI 0xf0000000L
#define GMCON_PGFSM_CONFIG__RSRVD_MASK__CI__VI 0x07ffc000L
#define GMCON_PGFSM_CONFIG__SRBM_OVERRIDE_MASK__CI__VI 0x08000000L
#define GMCON_PGFSM_CONFIG__WRITE_MASK__CI__VI 0x00001000L
#define GMCON_PGFSM_READ__PGFSM_SELECT_MASK__CI__VI 0x0f000000L
#define GMCON_PGFSM_READ__READ_VALUE_MASK__CI__VI 0x00ffffffL
#define GMCON_PGFSM_READ__SERDES_MASTER_BUSY_MASK__CI__VI 0x10000000L
#define GMCON_PGFSM_WRITE__WRITE_VALUE_MASK__CI__VI 0xffffffffL
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_DSP_END_PTR_MASK__CI__VI 0x003ff000L
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_END_PTR_MASK__CI__VI 0xffc00000L
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_MASK__CI__VI 0x00000002L
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_NOW_START_PTR_MASK__CI__VI 0x00000ffcL
#define GMCON_RENG_EXECUTE__RENG_EXECUTE_ON_PWR_UP_MASK__CI__VI 0x00000001L
#define GMCON_RENG_RAM_DATA__RENG_RAM_DATA_MASK__CI__VI 0xffffffffL
#define GMCON_RENG_RAM_INDEX__RENG_RAM_INDEX_MASK__CI__VI 0x000003ffL
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__STCTRL_REGISTER_SAVE_EXCL0_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__STCTRL_REGISTER_SAVE_EXCL1_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__STCTRL_REGISTER_SAVE_EXCL2_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__STCTRL_REGISTER_SAVE_EXCL3_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_RANGE0__STCTRL_REGISTER_SAVE_BASE0_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_RANGE0__STCTRL_REGISTER_SAVE_LIMIT0_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_RANGE1__STCTRL_REGISTER_SAVE_BASE1_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_RANGE1__STCTRL_REGISTER_SAVE_LIMIT1_MASK__CI__VI 0xffff0000L
#define GMCON_STCTRL_REGISTER_SAVE_RANGE2__STCTRL_REGISTER_SAVE_BASE2_MASK__CI__VI 0x0000ffffL
#define GMCON_STCTRL_REGISTER_SAVE_RANGE2__STCTRL_REGISTER_SAVE_LIMIT2_MASK__CI__VI 0xffff0000L
#define GPIOPAD_A__GPIO_A_MASK 0x7fffffffL
#define GPIOPAD_EN__GPIO_EN_MASK 0x7fffffffL
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR_MASK 0x00000020L
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_READ_MASK 0x00000040L
#define GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_SEL_MASK 0x0000001fL
#define GPIOPAD_INT_EN__GPIO_INT_EN_MASK 0x1fffffffL
#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK 0x80000000L
#define GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY_MASK 0x1fffffffL
#define GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY_MASK 0x80000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK 0x00000001L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK 0x00000400L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK 0x00000800L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK 0x00001000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK 0x00002000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK 0x00004000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK 0x00008000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK 0x00010000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK 0x00020000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK 0x00040000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK 0x00080000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK 0x00000002L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK 0x00100000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK 0x00200000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK 0x00400000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK 0x00800000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK 0x01000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK 0x02000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK 0x04000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK 0x08000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK 0x10000000L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK 0x00000004L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK 0x00000008L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK 0x00000010L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK 0x00000020L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK 0x00000040L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK 0x00000080L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK 0x00000100L
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK 0x00000200L
#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK 0x80000000L
#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK 0x1fffffffL
#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK 0x80000000L
#define GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK 0x1fffffffL
#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK 0x80000000L
#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK 0x1fffffffL
#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK 0x80000000L
#define GPIOPAD_MASK__GPIO_MASK_MASK 0x7fffffffL
#define GPIOPAD_PD_EN__GPIO_PD_EN_MASK 0x7fffffffL
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0_MASK 0x00000001L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10_MASK 0x00000400L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11_MASK 0x00000800L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12_MASK 0x00001000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13_MASK 0x00002000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14_MASK 0x00004000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15_MASK 0x00008000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16_MASK 0x00010000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17_MASK 0x00020000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18_MASK 0x00040000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19_MASK 0x00080000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1_MASK 0x00000002L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20_MASK 0x00100000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21_MASK 0x00200000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22_MASK 0x00400000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23_MASK 0x00800000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24_MASK 0x01000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25_MASK 0x02000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26_MASK 0x04000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27_MASK 0x08000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28_MASK 0x10000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29_MASK 0x20000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2_MASK 0x00000004L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30_MASK 0x40000000L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3_MASK 0x00000008L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4_MASK 0x00000010L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5_MASK 0x00000020L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6_MASK 0x00000040L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7_MASK 0x00000080L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8_MASK 0x00000100L
#define GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9_MASK 0x00000200L
#define GPIOPAD_PU_EN__GPIO_PU_EN_MASK 0x7fffffffL
#define GPIOPAD_RCVR_SEL__GPIO_RCVR_SEL_MASK 0x7fffffffL
#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SN_MASK 0x0000000fL
#define GPIOPAD_STRENGTH__GPIO_STRENGTH_SP_MASK 0x000000f0L
#define GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK 0x00000001L
#define GPIOPAD_Y__GPIO_Y_MASK 0x7fffffffL
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_0_MASK__CI__VI 0x00000001L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_1_MASK__CI__VI 0x00000002L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_2_MASK__CI__VI 0x00000004L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_3_MASK__CI__VI 0x00000008L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_4_MASK__CI__VI 0x00000010L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_5_MASK__CI__VI 0x00000020L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_6_MASK__CI__VI 0x00000040L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_7_MASK__CI__VI 0x00000080L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_8_MASK__CI__VI 0x00000100L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_9_MASK__CI__VI 0x00000200L
#define GPU_GARLIC_FLUSH_DONE__CP0_MASK__CI__VI 0x00000001L
#define GPU_GARLIC_FLUSH_DONE__CP1_MASK__CI__VI 0x00000002L
#define GPU_GARLIC_FLUSH_DONE__CP2_MASK__CI__VI 0x00000004L
#define GPU_GARLIC_FLUSH_DONE__CP3_MASK__CI__VI 0x00000008L
#define GPU_GARLIC_FLUSH_DONE__CP4_MASK__CI__VI 0x00000010L
#define GPU_GARLIC_FLUSH_DONE__CP5_MASK__CI__VI 0x00000020L
#define GPU_GARLIC_FLUSH_DONE__CP6_MASK__CI__VI 0x00000040L
#define GPU_GARLIC_FLUSH_DONE__CP7_MASK__CI__VI 0x00000080L
#define GPU_GARLIC_FLUSH_DONE__CP8_MASK__CI__VI 0x00000100L
#define GPU_GARLIC_FLUSH_DONE__CP9_MASK__CI__VI 0x00000200L
#define GPU_GARLIC_FLUSH_DONE__SDMA0_MASK__CI__VI 0x00000400L
#define GPU_GARLIC_FLUSH_DONE__SDMA1_MASK__CI__VI 0x00000800L
#define GPU_GARLIC_FLUSH_REQ__CP0_MASK__CI__VI 0x00000001L
#define GPU_GARLIC_FLUSH_REQ__CP1_MASK__CI__VI 0x00000002L
#define GPU_GARLIC_FLUSH_REQ__CP2_MASK__CI__VI 0x00000004L
#define GPU_GARLIC_FLUSH_REQ__CP3_MASK__CI__VI 0x00000008L
#define GPU_GARLIC_FLUSH_REQ__CP4_MASK__CI__VI 0x00000010L
#define GPU_GARLIC_FLUSH_REQ__CP5_MASK__CI__VI 0x00000020L
#define GPU_GARLIC_FLUSH_REQ__CP6_MASK__CI__VI 0x00000040L
#define GPU_GARLIC_FLUSH_REQ__CP7_MASK__CI__VI 0x00000080L
#define GPU_GARLIC_FLUSH_REQ__CP8_MASK__CI__VI 0x00000100L
#define GPU_GARLIC_FLUSH_REQ__CP9_MASK__CI__VI 0x00000200L
#define GPU_GARLIC_FLUSH_REQ__SDMA0_MASK__CI__VI 0x00000400L
#define GPU_GARLIC_FLUSH_REQ__SDMA1_MASK__CI__VI 0x00000800L
#define GPU_HDP_FLUSH_DONE__CP0_MASK__CI__VI 0x00000001L
#define GPU_HDP_FLUSH_DONE__CP1_MASK__CI__VI 0x00000002L
#define GPU_HDP_FLUSH_DONE__CP2_MASK__CI__VI 0x00000004L
#define GPU_HDP_FLUSH_DONE__CP3_MASK__CI__VI 0x00000008L
#define GPU_HDP_FLUSH_DONE__CP4_MASK__CI__VI 0x00000010L
#define GPU_HDP_FLUSH_DONE__CP5_MASK__CI__VI 0x00000020L
#define GPU_HDP_FLUSH_DONE__CP6_MASK__CI__VI 0x00000040L
#define GPU_HDP_FLUSH_DONE__CP7_MASK__CI__VI 0x00000080L
#define GPU_HDP_FLUSH_DONE__CP8_MASK__CI__VI 0x00000100L
#define GPU_HDP_FLUSH_DONE__CP9_MASK__CI__VI 0x00000200L
#define GPU_HDP_FLUSH_DONE__SDMA0_MASK__CI__VI 0x00000400L
#define GPU_HDP_FLUSH_DONE__SDMA1_MASK__CI__VI 0x00000800L
#define GPU_HDP_FLUSH_REQ__CP0_MASK__CI__VI 0x00000001L
#define GPU_HDP_FLUSH_REQ__CP1_MASK__CI__VI 0x00000002L
#define GPU_HDP_FLUSH_REQ__CP2_MASK__CI__VI 0x00000004L
#define GPU_HDP_FLUSH_REQ__CP3_MASK__CI__VI 0x00000008L
#define GPU_HDP_FLUSH_REQ__CP4_MASK__CI__VI 0x00000010L
#define GPU_HDP_FLUSH_REQ__CP5_MASK__CI__VI 0x00000020L
#define GPU_HDP_FLUSH_REQ__CP6_MASK__CI__VI 0x00000040L
#define GPU_HDP_FLUSH_REQ__CP7_MASK__CI__VI 0x00000080L
#define GPU_HDP_FLUSH_REQ__CP8_MASK__CI__VI 0x00000100L
#define GPU_HDP_FLUSH_REQ__CP9_MASK__CI__VI 0x00000200L
#define GPU_HDP_FLUSH_REQ__SDMA0_MASK__CI__VI 0x00000400L
#define GPU_HDP_FLUSH_REQ__SDMA1_MASK__CI__VI 0x00000800L
#define GRA00__GRPH_SET_RESET0_MASK__SI 0x00000001L
#define GRA00__GRPH_SET_RESET1_MASK__SI 0x00000002L
#define GRA00__GRPH_SET_RESET2_MASK__SI 0x00000004L
#define GRA00__GRPH_SET_RESET3_MASK__SI 0x00000008L
#define GRA01__GRPH_SET_RESET_ENA0_MASK__SI 0x00000001L
#define GRA01__GRPH_SET_RESET_ENA1_MASK__SI 0x00000002L
#define GRA01__GRPH_SET_RESET_ENA2_MASK__SI 0x00000004L
#define GRA01__GRPH_SET_RESET_ENA3_MASK__SI 0x00000008L
#define GRA02__GRPH_CCOMP_MASK__SI 0x0000000fL
#define GRA03__GRPH_FN_SEL_MASK__SI 0x00000018L
#define GRA03__GRPH_ROTATE_MASK__SI 0x00000007L
#define GRA04__GRPH_RMAP_MASK__SI 0x00000003L
#define GRA05__CGA_ODDEVEN_MASK__SI 0x00000010L
#define GRA05__GRPH_OES_MASK__SI 0x00000020L
#define GRA05__GRPH_PACK_MASK__SI 0x00000040L
#define GRA05__GRPH_READ1_MASK__SI 0x00000008L
#define GRA05__GRPH_WRITE_MODE_MASK__SI 0x00000003L
#define GRA06__GRPH_ADRSEL_MASK__SI 0x0000000cL
#define GRA06__GRPH_GRAPHICS_MASK__SI 0x00000001L
#define GRA06__GRPH_ODDEVEN_MASK__SI 0x00000002L
#define GRA07__GRPH_XCARE0_MASK__SI 0x00000001L
#define GRA07__GRPH_XCARE1_MASK__SI 0x00000002L
#define GRA07__GRPH_XCARE2_MASK__SI 0x00000004L
#define GRA07__GRPH_XCARE3_MASK__SI 0x00000008L
#define GRA08__GRPH_BMSK_MASK__SI 0x000000ffL
#define GRBM_CAM_DATA__CAM_ADDR_MASK 0x0000ffffL
#define GRBM_CAM_DATA__CAM_REMAPADDR_MASK 0xffff0000L
#define GRBM_CAM_INDEX__CAM_INDEX_MASK 0x00000007L
#define GRBM_CNTL__READ_TIMEOUT_MASK 0x000000ffL
#define GRBM_DEBUG_CNTL__GRBM_DEBUG_INDEX_MASK 0x0000003fL
#define GRBM_DEBUG_DATA__DATA_MASK 0xffffffffL
#define GRBM_DEBUG_SNAPSHOT__CPF_RDY_MASK__CI__VI 0x00000001L
#define GRBM_DEBUG_SNAPSHOT__CPG_RDY_MASK__CI__VI 0x00000002L
#define GRBM_DEBUG_SNAPSHOT__CP_RDY_MASK__SI 0x00000008L
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY_MASK__CI__VI 0x00000020L
#define GRBM_DEBUG_SNAPSHOT__GDS_RDY_MASK__SI 0x00000200L
#define GRBM_DEBUG_SNAPSHOT__IA_RING0_RDY_MASK__SI 0x00000040L
#define GRBM_DEBUG_SNAPSHOT__IA_RING1_RDY_MASK__SI 0x00000080L
#define GRBM_DEBUG_SNAPSHOT__IA_RING2_RDY_MASK__SI 0x00000100L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00000040L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00004000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00000080L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00008000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_RING0_RDY0_MASK__SI 0x00000400L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_RING0_RDY1_MASK__SI 0x00001000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_RING1_RDY1_MASK__SI 0x00002000L
#define GRBM_DEBUG_SNAPSHOT__SE0SPI_RING2_RDY1_MASK__SI 0x00004000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00000100L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00010000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00000200L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00020000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_RING0_RDY0_MASK__SI 0x00000800L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_RING0_RDY1_MASK__SI 0x00008000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_RING1_RDY1_MASK__SI 0x00010000L
#define GRBM_DEBUG_SNAPSHOT__SE1SPI_RING2_RDY1_MASK__SI 0x00020000L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00000400L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00040000L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00000800L
#define GRBM_DEBUG_SNAPSHOT__SE2SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00080000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY0_MASK__CI__VI 0x00001000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE0_RDY1_MASK__CI__VI 0x00100000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY0_MASK__CI__VI 0x00002000L
#define GRBM_DEBUG_SNAPSHOT__SE3SPI_ME0PIPE1_RDY1_MASK__CI__VI 0x00200000L
#define GRBM_DEBUG_SNAPSHOT__SRBM_RDY_MASK__CI__VI 0x00000004L
#define GRBM_DEBUG_SNAPSHOT__SRBM_RDY_MASK__SI 0x00000002L
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE0_RDY_MASK__CI__VI 0x00000008L
#define GRBM_DEBUG_SNAPSHOT__WD_ME0PIPE1_RDY_MASK__CI__VI 0x00000010L
#define GRBM_DEBUG__DISABLE_READ_TIMEOUT_MASK 0x00000040L
#define GRBM_DEBUG__GFX_CLOCK_DOMAIN_OVERRIDE_MASK 0x00001000L
#define GRBM_DEBUG__HYSTERESIS_GUI_ACTIVE_MASK 0x00000f00L
#define GRBM_DEBUG__IGNORE_FAO_MASK 0x00000020L
#define GRBM_DEBUG__IGNORE_RDY_MASK 0x00000002L
#define GRBM_DEBUG__OVERRIDE_WU_MASK__SI 0x00000001L
#define GRBM_DEBUG__SNAPSHOT_FREE_CNTRS_MASK 0x00000080L
#define GRBM_GFX_CLKEN_CNTL__POST_DELAY_CNT_MASK 0x00001f00L
#define GRBM_GFX_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK 0x0000000fL
#define GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK 0x40000000L
#define GRBM_GFX_INDEX__INSTANCE_INDEX_MASK 0x000000ffL
#define GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK 0x80000000L
#define GRBM_GFX_INDEX__SE_INDEX_MASK 0x00ff0000L
#define GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK 0x20000000L
#define GRBM_GFX_INDEX__SH_INDEX_MASK 0x0000ff00L
#define GRBM_INT_CNTL__GUI_IDLE_INT_ENABLE_MASK 0x00080000L
#define GRBM_INT_CNTL__RDERR_INT_ENABLE_MASK 0x00000001L
#define GRBM_NOWHERE__DATA_MASK 0xffffffffL
#define GRBM_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GRBM_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GRBM_PERFCOUNTER0_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER0_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER0_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER0_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER0_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER0_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER0_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER0_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER0_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x00800000L
#define GRBM_PERFCOUNTER0_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_PERFCOUNTER0_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER0_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER0_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER0_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER0_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER0_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x08000000L
#define GRBM_PERFCOUNTER0_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_PERFCOUNTER0_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x10000000L
#define GRBM_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GRBM_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GRBM_PERFCOUNTER1_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x02000000L
#define GRBM_PERFCOUNTER1_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_PERFCOUNTER1_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_PERFCOUNTER1_SELECT__CP_BUSY_USER_DEFINED_MASK_MASK 0x00400000L
#define GRBM_PERFCOUNTER1_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_PERFCOUNTER1_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_PERFCOUNTER1_SELECT__GDS_BUSY_USER_DEFINED_MASK_MASK 0x01000000L
#define GRBM_PERFCOUNTER1_SELECT__GRBM_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_PERFCOUNTER1_SELECT__IA_BUSY_USER_DEFINED_MASK_MASK 0x00800000L
#define GRBM_PERFCOUNTER1_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_PERFCOUNTER1_SELECT__RLC_BUSY_USER_DEFINED_MASK_MASK 0x04000000L
#define GRBM_PERFCOUNTER1_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_PERFCOUNTER1_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_PERFCOUNTER1_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00004000L
#define GRBM_PERFCOUNTER1_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_PERFCOUNTER1_SELECT__TC_BUSY_USER_DEFINED_MASK_MASK 0x08000000L
#define GRBM_PERFCOUNTER1_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_PERFCOUNTER1_SELECT__WD_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x10000000L
#define GRBM_PWR_CNTL__REQ_TYPE_MASK__SI__CI 0x0000000fL
#define GRBM_PWR_CNTL__RSP_TYPE_MASK__SI__CI 0x000000f0L
#define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK__CI__VI 0x00080000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK__CI__VI 0x00100000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_PF_MASK__CI__VI 0x00200000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_CF_MASK__CI__VI 0x00400000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE1_PF_MASK__CI__VI 0x00800000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE0_MASK__CI__VI 0x01000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE1_MASK__CI__VI 0x02000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE2_MASK__CI__VI 0x04000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME1PIPE3_MASK__CI__VI 0x08000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE0_MASK__CI__VI 0x10000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE1_MASK__CI__VI 0x20000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2_MASK__CI__VI 0x40000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3_MASK__CI__VI 0x80000000L
#define GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK__CI__VI 0x00040000L
#define GRBM_READ_ERROR2__READ_REQUESTER_SRBM_MASK__CI__VI 0x00020000L
#define GRBM_READ_ERROR__READ_ADDRESS_MASK 0x0003fffcL
#define GRBM_READ_ERROR__READ_ERROR_MASK 0x80000000L
#define GRBM_READ_ERROR__READ_MEID_MASK__CI__VI 0x00c00000L
#define GRBM_READ_ERROR__READ_PIPEID_MASK__CI__VI 0x00300000L
#define GRBM_READ_ERROR__READ_REQUESTER_GDS_DMA_MASK__SI 0x00800000L
#define GRBM_READ_ERROR__READ_REQUESTER_RING0_CF_MASK__SI 0x04000000L
#define GRBM_READ_ERROR__READ_REQUESTER_RING0_PF_MASK__SI 0x08000000L
#define GRBM_READ_ERROR__READ_REQUESTER_RING1_MASK__SI 0x02000000L
#define GRBM_READ_ERROR__READ_REQUESTER_RING2_MASK__SI 0x01000000L
#define GRBM_READ_ERROR__READ_REQUESTER_RLC_MASK__SI 0x00400000L
#define GRBM_READ_ERROR__READ_REQUESTER_SRBM_MASK__SI 0x10000000L
#define GRBM_READ_ERROR__READ_REQUESTER_WU_POLL_MASK__SI 0x40000000L
#define GRBM_READ_ERROR__READ_RINGID_MASK__SI 0x00300000L
#define GRBM_SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffffL
#define GRBM_SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffffL
#define GRBM_SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffffL
#define GRBM_SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffffL
#define GRBM_SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffffL
#define GRBM_SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffffL
#define GRBM_SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffffL
#define GRBM_SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffffL
#define GRBM_SE0_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GRBM_SE0_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GRBM_SE0_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE0_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE0_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE0_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE0_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_SE0_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE0_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE0_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE0_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE1_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define GRBM_SE1_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define GRBM_SE1_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK 0x00200000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK 0x00040000L
#define GRBM_SE1_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK 0x00000800L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK 0x00020000L
#define GRBM_SE1_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK 0x00000400L
#define GRBM_SE1_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK 0x00100000L
#define GRBM_SE1_PERFCOUNTER_SELECT__PERF_SEL_MASK 0x0000003fL
#define GRBM_SE1_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK 0x00010000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK 0x00008000L
#define GRBM_SE1_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK 0x00002000L
#define GRBM_SE1_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK 0x00001000L
#define GRBM_SE1_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK 0x00080000L
#define GRBM_SE2_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define GRBM_SE2_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define GRBM_SE2_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00200000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00040000L
#define GRBM_SE2_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000800L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00020000L
#define GRBM_SE2_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000400L
#define GRBM_SE2_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00100000L
#define GRBM_SE2_PERFCOUNTER_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define GRBM_SE2_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00010000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00008000L
#define GRBM_SE2_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00002000L
#define GRBM_SE2_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00001000L
#define GRBM_SE2_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00080000L
#define GRBM_SE3_PERFCOUNTER_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define GRBM_SE3_PERFCOUNTER_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define GRBM_SE3_PERFCOUNTER_SELECT__BCI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00200000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00040000L
#define GRBM_SE3_PERFCOUNTER_SELECT__CB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000800L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00020000L
#define GRBM_SE3_PERFCOUNTER_SELECT__DB_CLEAN_USER_DEFINED_MASK_MASK__CI__VI 0x00000400L
#define GRBM_SE3_PERFCOUNTER_SELECT__PA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00100000L
#define GRBM_SE3_PERFCOUNTER_SELECT__PERF_SEL_MASK__CI__VI 0x0000003fL
#define GRBM_SE3_PERFCOUNTER_SELECT__SC_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00010000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SPI_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00008000L
#define GRBM_SE3_PERFCOUNTER_SELECT__SX_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00002000L
#define GRBM_SE3_PERFCOUNTER_SELECT__TA_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00001000L
#define GRBM_SE3_PERFCOUNTER_SELECT__VGT_BUSY_USER_DEFINED_MASK_MASK__CI__VI 0x00080000L
#define GRBM_SKEW_CNTL__SKEW_COUNT_MASK 0x00000fc0L
#define GRBM_SKEW_CNTL__SKEW_TOP_THRESHOLD_MASK 0x0000003fL
#define GRBM_SOFT_RESET__SOFT_RESET_BCI_MASK__SI 0x00000080L
#define GRBM_SOFT_RESET__SOFT_RESET_CB_MASK__SI 0x00000002L
#define GRBM_SOFT_RESET__SOFT_RESET_CPC_MASK__CI__VI 0x00040000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPF_MASK__CI__VI 0x00020000L
#define GRBM_SOFT_RESET__SOFT_RESET_CPG_MASK__CI__VI 0x00080000L
#define GRBM_SOFT_RESET__SOFT_RESET_CP_MASK 0x00000001L
#define GRBM_SOFT_RESET__SOFT_RESET_DB_MASK__SI 0x00000008L
#define GRBM_SOFT_RESET__SOFT_RESET_GDS_MASK__SI 0x00000010L
#define GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK__CI__VI 0x00010000L
#define GRBM_SOFT_RESET__SOFT_RESET_IA_MASK__SI 0x00008000L
#define GRBM_SOFT_RESET__SOFT_RESET_PA_MASK__SI 0x00000020L
#define GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK 0x00000004L
#define GRBM_SOFT_RESET__SOFT_RESET_SC_MASK__SI 0x00000040L
#define GRBM_SOFT_RESET__SOFT_RESET_SPI_MASK__SI 0x00000100L
#define GRBM_SOFT_RESET__SOFT_RESET_SX_MASK__SI 0x00000400L
#define GRBM_SOFT_RESET__SOFT_RESET_TA_MASK__SI 0x00001000L
#define GRBM_SOFT_RESET__SOFT_RESET_TC_MASK__SI 0x00000800L
#define GRBM_SOFT_RESET__SOFT_RESET_VGT_MASK__SI 0x00004000L
#define GRBM_STATUS2__CPC_BUSY_MASK__CI__VI 0x20000000L
#define GRBM_STATUS2__CPF_BUSY_MASK__CI__VI 0x10000000L
#define GRBM_STATUS2__CPG_BUSY_MASK__CI__VI 0x40000000L
#define GRBM_STATUS2__ME0PIPE1_CF_RQ_PENDING_MASK__CI__VI 0x00000010L
#define GRBM_STATUS2__ME0PIPE1_CMDFIFO_AVAIL_MASK__CI__VI 0x0000000fL
#define GRBM_STATUS2__ME0PIPE1_PF_RQ_PENDING_MASK__CI__VI 0x00000020L
#define GRBM_STATUS2__ME1PIPE0_RQ_PENDING_MASK__CI__VI 0x00000040L
#define GRBM_STATUS2__ME1PIPE1_RQ_PENDING_MASK__CI__VI 0x00000080L
#define GRBM_STATUS2__ME1PIPE2_RQ_PENDING_MASK__CI__VI 0x00000100L
#define GRBM_STATUS2__ME1PIPE3_RQ_PENDING_MASK__CI__VI 0x00000200L
#define GRBM_STATUS2__ME2PIPE0_RQ_PENDING_MASK__CI__VI 0x00000400L
#define GRBM_STATUS2__ME2PIPE1_RQ_PENDING_MASK__CI__VI 0x00000800L
#define GRBM_STATUS2__ME2PIPE2_RQ_PENDING_MASK__CI__VI 0x00001000L
#define GRBM_STATUS2__ME2PIPE3_RQ_PENDING_MASK__CI__VI 0x00002000L
#define GRBM_STATUS2__RLC_BUSY_MASK__CI__VI 0x01000000L
#define GRBM_STATUS2__RLC_BUSY_MASK__SI 0x00000100L
#define GRBM_STATUS2__RLC_RQ_PENDING_MASK__CI__VI 0x00004000L
#define GRBM_STATUS2__RLC_RQ_PENDING_MASK__SI 0x00000001L
#define GRBM_STATUS2__TC_BUSY_MASK__CI__VI 0x02000000L
#define GRBM_STATUS2__TC_BUSY_MASK__SI 0x00000200L
#define GRBM_STATUS_SE0__BCI_BUSY_MASK 0x00400000L
#define GRBM_STATUS_SE0__CB_BUSY_MASK 0x80000000L
#define GRBM_STATUS_SE0__CB_CLEAN_MASK 0x00000004L
#define GRBM_STATUS_SE0__DB_BUSY_MASK 0x40000000L
#define GRBM_STATUS_SE0__DB_CLEAN_MASK 0x00000002L
#define GRBM_STATUS_SE0__PA_BUSY_MASK 0x01000000L
#define GRBM_STATUS_SE0__SC_BUSY_MASK 0x20000000L
#define GRBM_STATUS_SE0__SPI_BUSY_MASK 0x08000000L
#define GRBM_STATUS_SE0__SX_BUSY_MASK 0x04000000L
#define GRBM_STATUS_SE0__TA_BUSY_MASK 0x02000000L
#define GRBM_STATUS_SE0__VGT_BUSY_MASK 0x00800000L
#define GRBM_STATUS_SE1__BCI_BUSY_MASK 0x00400000L
#define GRBM_STATUS_SE1__CB_BUSY_MASK 0x80000000L
#define GRBM_STATUS_SE1__CB_CLEAN_MASK 0x00000004L
#define GRBM_STATUS_SE1__DB_BUSY_MASK 0x40000000L
#define GRBM_STATUS_SE1__DB_CLEAN_MASK 0x00000002L
#define GRBM_STATUS_SE1__PA_BUSY_MASK 0x01000000L
#define GRBM_STATUS_SE1__SC_BUSY_MASK 0x20000000L
#define GRBM_STATUS_SE1__SPI_BUSY_MASK 0x08000000L
#define GRBM_STATUS_SE1__SX_BUSY_MASK 0x04000000L
#define GRBM_STATUS_SE1__TA_BUSY_MASK 0x02000000L
#define GRBM_STATUS_SE1__VGT_BUSY_MASK 0x00800000L
#define GRBM_STATUS_SE2__BCI_BUSY_MASK__CI__VI 0x00400000L
#define GRBM_STATUS_SE2__CB_BUSY_MASK__CI__VI 0x80000000L
#define GRBM_STATUS_SE2__CB_CLEAN_MASK__CI__VI 0x00000004L
#define GRBM_STATUS_SE2__DB_BUSY_MASK__CI__VI 0x40000000L
#define GRBM_STATUS_SE2__DB_CLEAN_MASK__CI__VI 0x00000002L
#define GRBM_STATUS_SE2__PA_BUSY_MASK__CI__VI 0x01000000L
#define GRBM_STATUS_SE2__SC_BUSY_MASK__CI__VI 0x20000000L
#define GRBM_STATUS_SE2__SPI_BUSY_MASK__CI__VI 0x08000000L
#define GRBM_STATUS_SE2__SX_BUSY_MASK__CI__VI 0x04000000L
#define GRBM_STATUS_SE2__TA_BUSY_MASK__CI__VI 0x02000000L
#define GRBM_STATUS_SE2__VGT_BUSY_MASK__CI__VI 0x00800000L
#define GRBM_STATUS_SE3__BCI_BUSY_MASK__CI__VI 0x00400000L
#define GRBM_STATUS_SE3__CB_BUSY_MASK__CI__VI 0x80000000L
#define GRBM_STATUS_SE3__CB_CLEAN_MASK__CI__VI 0x00000004L
#define GRBM_STATUS_SE3__DB_BUSY_MASK__CI__VI 0x40000000L
#define GRBM_STATUS_SE3__DB_CLEAN_MASK__CI__VI 0x00000002L
#define GRBM_STATUS_SE3__PA_BUSY_MASK__CI__VI 0x01000000L
#define GRBM_STATUS_SE3__SC_BUSY_MASK__CI__VI 0x20000000L
#define GRBM_STATUS_SE3__SPI_BUSY_MASK__CI__VI 0x08000000L
#define GRBM_STATUS_SE3__SX_BUSY_MASK__CI__VI 0x04000000L
#define GRBM_STATUS_SE3__TA_BUSY_MASK__CI__VI 0x02000000L
#define GRBM_STATUS_SE3__VGT_BUSY_MASK__CI__VI 0x00800000L
#define GRBM_STATUS__BCI_BUSY_MASK 0x00800000L
#define GRBM_STATUS__CB_BUSY_MASK 0x40000000L
#define GRBM_STATUS__CB_CLEAN_MASK 0x00002000L
#define GRBM_STATUS__CF_RQ_PENDING_MASK__SI 0x00000080L
#define GRBM_STATUS__CMDFIFO_AVAIL_MASK__SI 0x0000000fL
#define GRBM_STATUS__CP_BUSY_MASK 0x20000000L
#define GRBM_STATUS__CP_COHERENCY_BUSY_MASK 0x10000000L
#define GRBM_STATUS__DB_BUSY_MASK 0x04000000L
#define GRBM_STATUS__DB_CLEAN_MASK 0x00001000L
#define GRBM_STATUS__GDS_BUSY_MASK 0x00008000L
#define GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK 0x00000200L
#define GRBM_STATUS__GRBM_EE_BUSY_MASK__SI 0x00000400L
#define GRBM_STATUS__GUI_ACTIVE_MASK 0x80000000L
#define GRBM_STATUS__IA_BUSY_MASK 0x00080000L
#define GRBM_STATUS__IA_BUSY_NO_DMA_MASK 0x00040000L
#define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK__CI__VI 0x00000080L
#define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK__CI__VI 0x0000000fL
#define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK__CI__VI 0x00000100L
#define GRBM_STATUS__PA_BUSY_MASK 0x02000000L
#define GRBM_STATUS__PF_RQ_PENDING_MASK__SI 0x00000100L
#define GRBM_STATUS__RING1_RQ_PENDING_MASK__SI 0x00000040L
#define GRBM_STATUS__RING2_RQ_PENDING_MASK__SI 0x00000010L
#define GRBM_STATUS__SC_BUSY_MASK 0x01000000L
#define GRBM_STATUS__SPI_BUSY_MASK 0x00400000L
#define GRBM_STATUS__SRBM_RQ_PENDING_MASK 0x00000020L
#define GRBM_STATUS__SX_BUSY_MASK 0x00100000L
#define GRBM_STATUS__TA_BUSY_MASK 0x00004000L
#define GRBM_STATUS__VGT_BUSY_MASK 0x00020000L
#define GRBM_STATUS__WD_BUSY_MASK__CI__VI 0x00200000L
#define GRBM_STATUS__WD_BUSY_NO_DMA_MASK__CI__VI 0x00010000L
#define GRBM_WAIT_IDLE_CLOCKS__WAIT_IDLE_CLOCKS_MASK 0x000000ffL
#define GRPH8_DATA__GRPH_DATA_MASK__SI 0x000000ffL
#define GRPH8_IDX__GRPH_IDX_MASK__SI 0x0000000fL
#define GRPH_ALPHA__GRPH_ALPHA_MASK__SI 0x000000ffL
#define GRPH_COLOR_MATRIX_TRANSFORMATION_CNTL__GRPH_COLOR_MATRIX_TRANSFORMATION_EN_MASK__SI        \
  0x00000001L
#define GRPH_COMPRESS_PITCH__GRPH_COMPRESS_PITCH_MASK__SI 0x0001ffc0L
#define GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__GRPH_COMPRESS_SURFACE_ADDRESS_HIGH_MASK__SI 0x000000ffL
#define GRPH_COMPRESS_SURFACE_ADDRESS__GRPH_COMPRESS_SURFACE_ADDRESS_MASK__SI 0xffffff00L
#define GRPH_CONTROL__GRPH_16BIT_ALPHA_MODE_MASK__SI 0x03000000L
#define GRPH_CONTROL__GRPH_16BIT_FIXED_ALPHA_RANGE_MASK__SI 0x70000000L
#define GRPH_CONTROL__GRPH_ADDRESS_TRANSLATION_ENABLE_MASK__SI 0x00010000L
#define GRPH_CONTROL__GRPH_ARRAY_MODE_MASK__SI 0x00f00000L
#define GRPH_CONTROL__GRPH_DEPTH_MASK__SI 0x00000003L
#define GRPH_CONTROL__GRPH_FORMAT_MASK__SI 0x00000700L
#define GRPH_CONTROL__GRPH_PRIVILEGED_ACCESS_ENABLE_MASK__SI 0x00020000L
#define GRPH_CONTROL__GRPH_TILE_COMPACT_EN_MASK__SI 0x00001000L
#define GRPH_CONTROL__GRPH_Z_MASK__SI 0x00000030L
#define GRPH_DFQ_CONTROL__GRPH_DFQ_MIN_FREE_ENTRIES_MASK__SI 0x00000700L
#define GRPH_DFQ_CONTROL__GRPH_DFQ_RESET_MASK__SI 0x00000001L
#define GRPH_DFQ_CONTROL__GRPH_DFQ_SIZE_MASK__SI 0x00000070L
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_ACK_MASK__SI 0x00000200L
#define GRPH_DFQ_STATUS__GRPH_DFQ_RESET_FLAG_MASK__SI 0x00000100L
#define GRPH_DFQ_STATUS__GRPH_PRIMARY_DFQ_NUM_ENTRIES_MASK__SI 0x0000000fL
#define GRPH_DFQ_STATUS__GRPH_SECONDARY_DFQ_NUM_ENTRIES_MASK__SI 0x000000f0L
#define GRPH_ENABLE__GRPH_ENABLE_MASK__SI 0x00000001L
#define GRPH_FLIP_CONTROL__GRPH_SURFACE_UPDATE_H_RETRACE_EN_MASK__SI 0x00000001L
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK__SI 0x00000001L
#define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_TYPE_MASK__SI 0x00000100L
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK__SI 0x00000100L
#define GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK__SI 0x00000001L
#define GRPH_KEY_RANGE_ALPHA__GRPH_KEY_ALPHA_HIGH_MASK__SI 0xffff0000L
#define GRPH_KEY_RANGE_ALPHA__GRPH_KEY_ALPHA_LOW_MASK__SI 0x0000ffffL
#define GRPH_KEY_RANGE_BLUE__GRPH_KEY_BLUE_HIGH_MASK__SI 0xffff0000L
#define GRPH_KEY_RANGE_BLUE__GRPH_KEY_BLUE_LOW_MASK__SI 0x0000ffffL
#define GRPH_KEY_RANGE_GREEN__GRPH_KEY_GREEN_HIGH_MASK__SI 0xffff0000L
#define GRPH_KEY_RANGE_GREEN__GRPH_KEY_GREEN_LOW_MASK__SI 0x0000ffffL
#define GRPH_KEY_RANGE_RED__GRPH_KEY_RED_HIGH_MASK__SI 0xffff0000L
#define GRPH_KEY_RANGE_RED__GRPH_KEY_RED_LOW_MASK__SI 0x0000ffffL
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_DBL_BUF_EN_MASK__SI 0x00010000L
#define GRPH_LUT_10BIT_BYPASS__GRPH_LUT_10BIT_BYPASS_EN_MASK__SI 0x00000100L
#define GRPH_PITCH__GRPH_PITCH_MASK__SI 0x00003fffL
#define GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_MASK__SI 0x000000ffL
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_DFQ_ENABLE_MASK__SI 0x00000001L
#define GRPH_PRIMARY_SURFACE_ADDRESS__GRPH_PRIMARY_SURFACE_ADDRESS_MASK__SI 0xffffff00L
#define GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_MASK__SI          \
  0x000000ffL
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_DFQ_ENABLE_MASK__SI 0x00000001L
#define GRPH_SECONDARY_SURFACE_ADDRESS__GRPH_SECONDARY_SURFACE_ADDRESS_MASK__SI 0xffffff00L
#define GRPH_SURFACE_ADDRESS_HIGH_INUSE__GRPH_SURFACE_ADDRESS_HIGH_INUSE_MASK__SI 0x000000ffL
#define GRPH_SURFACE_ADDRESS_INUSE__GRPH_SURFACE_ADDRESS_INUSE_MASK__SI 0xffffff00L
#define GRPH_SURFACE_OFFSET_X__GRPH_SURFACE_OFFSET_X_MASK__SI 0x00001fffL
#define GRPH_SURFACE_OFFSET_Y__GRPH_SURFACE_OFFSET_Y_MASK__SI 0x00001fffL
#define GRPH_SWAP_CNTL__GRPH_ALPHA_CROSSBAR_MASK__SI 0x00000c00L
#define GRPH_SWAP_CNTL__GRPH_BLUE_CROSSBAR_MASK__SI 0x00000300L
#define GRPH_SWAP_CNTL__GRPH_ENDIAN_SWAP_MASK__SI 0x00000003L
#define GRPH_SWAP_CNTL__GRPH_GREEN_CROSSBAR_MASK__SI 0x000000c0L
#define GRPH_SWAP_CNTL__GRPH_RED_CROSSBAR_MASK__SI 0x00000030L
#define GRPH_UPDATE__GRPH_MODE_DISABLE_MULTIPLE_UPDATE_MASK__SI 0x01000000L
#define GRPH_UPDATE__GRPH_MODE_UPDATE_PENDING_MASK__SI 0x00000001L
#define GRPH_UPDATE__GRPH_MODE_UPDATE_TAKEN_MASK__SI 0x00000002L
#define GRPH_UPDATE__GRPH_SURFACE_DISABLE_MULTIPLE_UPDATE_MASK__SI 0x10000000L
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_PENDING_MASK__SI 0x00000004L
#define GRPH_UPDATE__GRPH_SURFACE_UPDATE_TAKEN_MASK__SI 0x00000008L
#define GRPH_UPDATE__GRPH_UPDATE_LOCK_MASK__SI 0x00010000L
#define GRPH_X_END__GRPH_X_END_MASK__SI 0x00003fffL
#define GRPH_X_START__GRPH_X_START_MASK__SI 0x00001fffL
#define GRPH_Y_END__GRPH_Y_END_MASK__SI 0x00003fffL
#define GRPH_Y_START__GRPH_Y_START_MASK__SI 0x00001fffL
#define GUI_SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffffL
#define GUI_SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffffL
#define GUI_SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffffL
#define GUI_SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffffL
#define GUI_SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffffL
#define GUI_SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffffL
#define GUI_SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffffL
#define GUI_SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffffL
#define HDCP_CONTROL__HDCP_ENABLE_MASK__SI 0x00000001L
#define HDCP_CONTROL__HDCP_ENCRYPTION_ENABLE_MASK__SI 0x00000100L
#define HDCP_CONTROL__HDCP_SHORT_OESS_ON_MASK__SI 0x00010000L
#define HDCP_DEBUG_CONTROL__HDCP_ADVANCE_CIPHER_ON_AVMUTE_MASK__SI 0x00040000L
#define HDCP_DEBUG_CONTROL__HDCP_BLANK_ALL_PACKETS_ON_ENC_ENB_MASK__SI 0x00000080L
#define HDCP_DEBUG_CONTROL__HDCP_DEBUG_RNG_CIPHER_MASK__SI 0x00000004L
#define HDCP_DEBUG_CONTROL__HDCP_DISABLE_RI_CHECK_IN_ADVANCE_CIPHER_ENC_DIS_MASK__SI 0x00000020L
#define HDCP_DEBUG_CONTROL__HDCP_EESS_WHEN_AVMUTE_MASK__SI 0x00080000L
#define HDCP_DEBUG_CONTROL__HDCP_EESS_WHEN_UNAUTHENTICATED_MASK__SI 0x00200000L
#define HDCP_DEBUG_CONTROL__HDCP_FRAMECOUNT_START_VAL_MASK__SI 0xff000000L
#define HDCP_DEBUG_CONTROL__HDCP_FRAMES_TO_PJ_CHECK_MASK__SI 0x00030000L
#define HDCP_DEBUG_CONTROL__HDCP_FRAMES_TO_RI_CHECK_MASK__SI 0x00003000L
#define HDCP_DEBUG_CONTROL__HDCP_FRAME_COUNT_SELECT_MASK__SI 0x00000002L
#define HDCP_DEBUG_CONTROL__HDCP_IGNORED_PJ_CHECK_TIMEOUT_MASK__SI 0x00800000L
#define HDCP_DEBUG_CONTROL__HDCP_IGNORED_RI_CHECK_TIMEOUT_MASK__SI 0x00400000L
#define HDCP_DEBUG_CONTROL__HDCP_IGNORE_HPD_DISCONNECT_MASK__SI 0x00000010L
#define HDCP_DEBUG_CONTROL__HDCP_MAX_PJ_MISMATCH_COUNT_MASK__SI 0x00000300L
#define HDCP_DEBUG_CONTROL__HDCP_MAX_PJ_MISMATCH_COUNT_RESET_MASK__SI 0x00000800L
#define HDCP_DEBUG_CONTROL__HDCP_NO_DEFERRED_ENC_DIS_MASK__SI 0x00004000L
#define HDCP_DEBUG_CONTROL__HDCP_RAISE_URG_2_FRAMES_EARLY_MASK__SI 0x00000040L
#define HDCP_DEBUG_CONTROL__HDCP_SW_I2C_XFER_REQ_TIMEOUT_DISABLE_MASK__SI 0x00100000L
#define HDCP_DEBUG_CONTROL__HDCP_SYNC_KEY_READ_MASK__SI 0x00000008L
#define HDCP_DEBUG_CONTROL__HDCP_USER_DEFINED_AN_MASK__SI 0x00000001L
#define HDCP_DEBUG__HDCP_DEBUG_MASK__SI 0x0000ffffL
#define HDCP_DP_STATUS__HDCP_DP_BOOTSTRAP_DONE_ACK_MASK__SI 0x00000002L
#define HDCP_DP_STATUS__HDCP_DP_BOOTSTRAP_DONE_MASK__SI 0x00000001L
#define HDCP_I2C_CONTROL_0__HDCP_I2C_DDC_SELECT_MASK__SI 0x00000700L
#define HDCP_I2C_CONTROL_0__HDCP_I2C_DISABLE_MASK__SI 0x00000001L
#define HDCP_I2C_CONTROL_0__HDCP_I2C_SEND_RESET_MASK__SI 0x00000004L
#define HDCP_I2C_CONTROL_1__HDCP_I2C_FAILED_ACK_MASK__SI 0x00000001L
#define HDCP_I2C_CONTROL_1__HDCP_I2C_RETRY_COUNT_MASK__SI 0x00f00000L
#define HDCP_I2C_CONTROL_1__HDCP_I2C_RETRY_DELAY_MASK__SI 0xff000000L
#define HDCP_I2C_CONTROL_1__HDCP_I2C_XFER_IN_DE_MASK__SI 0x00000002L
#define HDCP_I2C_CONTROL_1__HDCP_SHORT_READ_DISABLE_MASK__SI 0x00000100L
#define HDCP_I2C_STATUS__HDCP_FRAMES_TO_NEXT_I2C_REQ_MASK__SI 0xff000000L
#define HDCP_I2C_STATUS__HDCP_I2C_ABORTED_MASK__SI 0x00001000L
#define HDCP_I2C_STATUS__HDCP_I2C_FAILED_MASK__SI 0x00010000L
#define HDCP_I2C_STATUS__HDCP_I2C_NACK0_MASK__SI 0x00004000L
#define HDCP_I2C_STATUS__HDCP_I2C_NACK1_MASK__SI 0x00008000L
#define HDCP_I2C_STATUS__HDCP_I2C_RETRIES_MASK__SI 0x00f00000L
#define HDCP_I2C_STATUS__HDCP_I2C_TIMEOUT_MASK__SI 0x00002000L
#define HDCP_I2C_STATUS__HDCP_I2C_XFER_DONE_MASK__SI 0x00000400L
#define HDCP_I2C_STATUS__HDCP_I2C_XFER_REQUIRED_MASK__SI 0x00000004L
#define HDCP_I2C_STATUS__HDCP_I2C_XFER_REQ_MASK__SI 0x00000010L
#define HDCP_I2C_STATUS__HDCP_I2C_XFER_REQ_TYPE_MASK__SI 0x000003c0L
#define HDCP_I2C_STATUS__HDCP_I2C_XFER_REQ_URG_MASK__SI 0x00000020L
#define HDCP_INT_CONTROL__HDCP_AUTH_FAIL_ACK_MASK__SI 0x00000020L
#define HDCP_INT_CONTROL__HDCP_AUTH_FAIL_INFO_ACK_MASK__SI 0x00000080L
#define HDCP_INT_CONTROL__HDCP_AUTH_FAIL_INT_MASK__SI 0x00000010L
#define HDCP_INT_CONTROL__HDCP_AUTH_FAIL_MASK_MASK__SI 0x00000040L
#define HDCP_INT_CONTROL__HDCP_AUTH_SUCCESS_ACK_MASK__SI 0x00000002L
#define HDCP_INT_CONTROL__HDCP_AUTH_SUCCESS_INT_MASK__SI 0x00000001L
#define HDCP_INT_CONTROL__HDCP_AUTH_SUCCESS_MASK_MASK__SI 0x00000004L
#define HDCP_INT_CONTROL__HDCP_I2C_XFER_DONE_ACK_MASK__SI 0x00002000L
#define HDCP_INT_CONTROL__HDCP_I2C_XFER_DONE_INT_MASK__SI 0x00001000L
#define HDCP_INT_CONTROL__HDCP_I2C_XFER_DONE_MASK_MASK__SI 0x00004000L
#define HDCP_INT_CONTROL__HDCP_I2C_XFER_REQ_ACK_MASK__SI 0x00000200L
#define HDCP_INT_CONTROL__HDCP_I2C_XFER_REQ_INT_MASK__SI 0x00000100L
#define HDCP_INT_CONTROL__HDCP_I2C_XFER_REQ_MASK_MASK__SI 0x00000400L
#define HDCP_LINK0_STATUS__HDCP_LINK0_AN_0_READY_MASK__SI 0x00000100L
#define HDCP_LINK0_STATUS__HDCP_LINK0_AN_1_READY_MASK__SI 0x00000200L
#define HDCP_LINK0_STATUS__HDCP_LINK0_AUTH_FAIL_INFO_MASK__SI 0x000000f0L
#define HDCP_LINK0_STATUS__HDCP_LINK0_AUTH_FAIL_MASK__SI 0x00000004L
#define HDCP_LINK0_STATUS__HDCP_LINK0_AUTH_SUCCESS_MASK__SI 0x00000001L
#define HDCP_LINK0_STATUS__HDCP_LINK0_KEYS_STATE_MASK__SI 0x70000000L
#define HDCP_LINK0_STATUS__HDCP_LINK0_PJ_MISMATCH_COUNT_MASK__SI 0x00030000L
#define HDCP_LINK0_STATUS__HDCP_LINK0_R0_COMPUTATION_DONE_MASK__SI 0x01000000L
#define HDCP_LINK0_STATUS__HDCP_LINK0_RI_MATCHES_MASK__SI 0x00001000L
#define HDCP_LINK0_STATUS__HDCP_LINK0_V_MATCHES_MASK__SI 0x00100000L
#define HDCP_LINK1_STATUS__HDCP_LINK1_AN_0_READY_MASK__SI 0x00000100L
#define HDCP_LINK1_STATUS__HDCP_LINK1_AN_1_READY_MASK__SI 0x00000200L
#define HDCP_LINK1_STATUS__HDCP_LINK1_AUTH_FAIL_INFO_MASK__SI 0x000000f0L
#define HDCP_LINK1_STATUS__HDCP_LINK1_AUTH_FAIL_MASK__SI 0x00000004L
#define HDCP_LINK1_STATUS__HDCP_LINK1_AUTH_SUCCESS_MASK__SI 0x00000001L
#define HDCP_LINK1_STATUS__HDCP_LINK1_KEYS_STATE_MASK__SI 0x70000000L
#define HDCP_LINK1_STATUS__HDCP_LINK1_PJ_MISMATCH_COUNT_MASK__SI 0x00030000L
#define HDCP_LINK1_STATUS__HDCP_LINK1_R0_COMPUTATION_DONE_MASK__SI 0x01000000L
#define HDCP_LINK1_STATUS__HDCP_LINK1_RI_MATCHES_MASK__SI 0x00001000L
#define HDCP_RECV_PORT_LOCAL_DATA0__HDCP_LINK0_BKSV_0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA10__HDCP_V_H3_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA11__HDCP_V_H4_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA12__HDCP_BCAPS_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA12__HDCP_BSTATUS_MASK__SI 0x00ffff00L
#define HDCP_RECV_PORT_LOCAL_DATA13__HDCP_LINK1_BKSV_0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA14__HDCP_LINK1_BKSV_1_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA15_0__HDCP_LINK1_RI_MASK__SI 0x0000ffffL
#define HDCP_RECV_PORT_LOCAL_DATA15_1__HDCP_LINK1_PJ_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA16__HDCP_LINK1_AKSV_0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA17__HDCP_LINK1_AINFO_MASK__SI 0x0000ff00L
#define HDCP_RECV_PORT_LOCAL_DATA17__HDCP_LINK1_AKSV_1_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA18__HDCP_LINK1_AN_0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA19__HDCP_LINK1_AN_1_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA1__HDCP_LINK0_BKSV_1_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA20__HDCP_DP_BINFO_MASK__SI 0x0000ffffL
#define HDCP_RECV_PORT_LOCAL_DATA2_0__HDCP_LINK0_RI_MASK__SI 0x0000ffffL
#define HDCP_RECV_PORT_LOCAL_DATA2_1__HDCP_LINK0_PJ_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA3__HDCP_LINK0_AKSV_0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA4__HDCP_LINK0_AINFO_MASK__SI 0x0000ff00L
#define HDCP_RECV_PORT_LOCAL_DATA4__HDCP_LINK0_AKSV_1_MASK__SI 0x000000ffL
#define HDCP_RECV_PORT_LOCAL_DATA5__HDCP_LINK0_AN_0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA6__HDCP_LINK0_AN_1_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA7__HDCP_V_H0_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA8__HDCP_V_H1_MASK__SI 0xffffffffL
#define HDCP_RECV_PORT_LOCAL_DATA9__HDCP_V_H2_MASK__SI 0xffffffffL
#define HDCP_RESET__HDCP_LINK0_DEAUTHENTICATE_MASK__SI 0x00000001L
#define HDCP_RESET__HDCP_LINK1_DEAUTHENTICATE_MASK__SI 0x00000002L
#define HDCP_SHA_CONTROL__HDCP_DEBUG_EN_MASK__SI 0x80000000L
#define HDCP_SHA_CONTROL__HDCP_SHA_DBG_EN_MASK__SI 0x00000100L
#define HDCP_SHA_CONTROL__HDCP_SHA_DBG_NO_APPEND_BYTES_MASK__SI 0x00001000L
#define HDCP_SHA_CONTROL__HDCP_SHA_RESET_MASK__SI 0x00000001L
#define HDCP_SHA_CONTROL__HDCP_SHA_SELECT_MASK__SI 0x00000070L
#define HDCP_SHA_DATA__HDCP_SHA_DATA_DONE_MASK__SI 0x00000001L
#define HDCP_SHA_DATA__HDCP_SHA_DATA_MASK__SI 0x00ff0000L
#define HDCP_SHA_DBG_M0_0__HDCP_SHA_DBG_M0_0_MASK__SI 0xffffffffL
#define HDCP_SHA_DBG_M0_1__HDCP_SHA_DBG_M0_1_MASK__SI 0xffffffffL
#define HDCP_SHA_STATUS__HDCP_SHA_BLOCK_DONE_MASK__SI 0x00000001L
#define HDCP_SHA_STATUS__HDCP_SHA_BUSY_MASK__SI 0x00100000L
#define HDCP_SHA_STATUS__HDCP_SHA_COMP_DONE_MASK__SI 0x00000010L
#define HDCP_SHA_STATUS__HDCP_SHA_DBG_V_MATCHES_MASK__SI 0x01000000L
#define HDCP_SHA_STATUS__HDCP_SHA_M0_INVALID_MASK__SI 0x00010000L
#define HDCP_SHA_STATUS__HDCP_SHA_OVERFLOW_MASK__SI 0x00000100L
#define HDCP_SHA_STATUS__HDCP_SHA_WRITE_ERROR_MASK__SI 0x00001000L
#define HDMI_ACR_32_0__HDMI_ACR_CTS_32_MASK__SI 0xfffff000L
#define HDMI_ACR_32_1__HDMI_ACR_N_32_MASK__SI 0x000fffffL
#define HDMI_ACR_44_0__HDMI_ACR_CTS_44_MASK__SI 0xfffff000L
#define HDMI_ACR_44_1__HDMI_ACR_N_44_MASK__SI 0x000fffffL
#define HDMI_ACR_48_0__HDMI_ACR_CTS_48_MASK__SI 0xfffff000L
#define HDMI_ACR_48_1__HDMI_ACR_N_48_MASK__SI 0x000fffffL
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUDIO_PRIORITY_MASK__SI 0x80000000L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_AUTO_SEND_MASK__SI 0x00001000L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_CONT_MASK__SI 0x00000002L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_N_MULTIPLE_MASK__SI 0x00070000L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SELECT_MASK__SI 0x00000030L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SEND_MASK__SI 0x00000001L
#define HDMI_ACR_PACKET_CONTROL__HDMI_ACR_SOURCE_MASK__SI 0x00000100L
#define HDMI_ACR_STATUS_0__HDMI_ACR_CTS_MASK__SI 0xfffff000L
#define HDMI_ACR_STATUS_1__HDMI_ACR_N_MASK__SI 0x000fffffL
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_DELAY_EN_MASK__SI 0x00000030L
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_PACKETS_PER_LINE_MASK__SI 0x001f0000L
#define HDMI_AUDIO_PACKET_CONTROL__HDMI_AUDIO_SEND_MAX_PACKETS_MASK__SI 0x00000100L
#define HDMI_CONTROL__HDMI_DEEP_COLOR_DEPTH_MASK__SI 0x30000000L
#define HDMI_CONTROL__HDMI_DEEP_COLOR_ENABLE_MASK__SI 0x01000000L
#define HDMI_CONTROL__HDMI_ERROR_ACK_MASK__SI 0x00000100L
#define HDMI_CONTROL__HDMI_ERROR_MASK_MASK__SI 0x00000200L
#define HDMI_CONTROL__HDMI_KEEPOUT_MODE_MASK__SI 0x00000001L
#define HDMI_CONTROL__HDMI_PACKET_GEN_VERSION_MASK__SI 0x00000010L
#define HDMI_GC__HDMI_DEFAULT_PHASE_MASK__SI 0x00000010L
#define HDMI_GC__HDMI_GC_AVMUTE_CONT_MASK__SI 0x00000004L
#define HDMI_GC__HDMI_GC_AVMUTE_MASK__SI 0x00000001L
#define HDMI_GC__HDMI_PACKING_PHASE_MASK__SI 0x00000f00L
#define HDMI_GC__HDMI_PACKING_PHASE_OVERRIDE_MASK__SI 0x00001000L
#define HDMI_GENERIC_PACKET_CONTROL__HDMI_GENERIC0_CONT_MASK__SI 0x00000002L
#define HDMI_GENERIC_PACKET_CONTROL__HDMI_GENERIC0_LINE_MASK__SI 0x003f0000L
#define HDMI_GENERIC_PACKET_CONTROL__HDMI_GENERIC0_SEND_MASK__SI 0x00000001L
#define HDMI_GENERIC_PACKET_CONTROL__HDMI_GENERIC1_CONT_MASK__SI 0x00000020L
#define HDMI_GENERIC_PACKET_CONTROL__HDMI_GENERIC1_LINE_MASK__SI 0x3f000000L
#define HDMI_GENERIC_PACKET_CONTROL__HDMI_GENERIC1_SEND_MASK__SI 0x00000010L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_CONT_MASK__SI 0x00000020L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AUDIO_INFO_SEND_MASK__SI 0x00000010L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_CONT_MASK__SI 0x00000002L
#define HDMI_INFOFRAME_CONTROL0__HDMI_AVI_INFO_SEND_MASK__SI 0x00000001L
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_CONT_MASK__SI 0x00000200L
#define HDMI_INFOFRAME_CONTROL0__HDMI_MPEG_INFO_SEND_MASK__SI 0x00000100L
#define HDMI_INFOFRAME_CONTROL1__HDMI_AUDIO_INFO_LINE_MASK__SI 0x00003f00L
#define HDMI_INFOFRAME_CONTROL1__HDMI_AVI_INFO_LINE_MASK__SI 0x0000003fL
#define HDMI_INFOFRAME_CONTROL1__HDMI_MPEG_INFO_LINE_MASK__SI 0x003f0000L
#define HDMI_STATUS__HDMI_ACTIVE_AVMUTE_MASK__SI 0x00000001L
#define HDMI_STATUS__HDMI_AUDIO_PACKET_ERROR_MASK__SI 0x00010000L
#define HDMI_STATUS__HDMI_ERROR_INT_MASK__SI 0x08000000L
#define HDMI_STATUS__HDMI_VBI_PACKET_ERROR_MASK__SI 0x00100000L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ACP_LINE_MASK__SI 0x3f000000L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ACP_SEND_MASK__SI 0x00001000L
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_CONT_MASK__SI 0x00000020L
#define HDMI_VBI_PACKET_CONTROL__HDMI_GC_SEND_MASK__SI 0x00000010L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_CONT_MASK__SI 0x00000200L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_LINE_MASK__SI 0x003f0000L
#define HDMI_VBI_PACKET_CONTROL__HDMI_ISRC_SEND_MASK__SI 0x00000100L
#define HDMI_VBI_PACKET_CONTROL__HDMI_NULL_SEND_MASK__SI 0x00000001L
#define HDP_DEBUG0__HDP_DEBUG_MASK 0xffffffffL
#define HDP_DEBUG1__HDP_DEBUG_MASK 0xffffffffL
#define HDP_HOST_PATH_CNTL__ALL_SURFACES_DIS_MASK 0x20000000L
#define HDP_HOST_PATH_CNTL__BIF_RDRET_CREDIT_MASK 0x00000007L
#define HDP_HOST_PATH_CNTL__CACHE_INVALIDATE_MASK 0x00400000L
#define HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK 0x00800000L
#define HDP_HOST_PATH_CNTL__LIN_RD_CACHE_DIS_MASK 0x80000000L
#define HDP_HOST_PATH_CNTL__MC_WRREQ_CREDIT_MASK 0x000001f8L
#define HDP_HOST_PATH_CNTL__RD_STALL_TIMER_MASK 0x00001800L
#define HDP_HOST_PATH_CNTL__REG_CLK_ENABLE_COUNT_MASK 0x0f000000L
#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_EN_MASK 0x00200000L
#define HDP_HOST_PATH_CNTL__WRITE_COMBINE_TIMER_MASK 0x00180000L
#define HDP_HOST_PATH_CNTL__WRITE_THROUGH_CACHE_DIS_MASK 0x40000000L
#define HDP_HOST_PATH_CNTL__WR_STALL_TIMER_MASK 0x00000600L
#define HDP_LAST_SURFACE_HIT__LAST_SURFACE_HIT_MASK 0x0000003fL
#define HDP_MEM_COHERENCY_FLUSH_CNTL__HDP_MEM_FLUSH_ADDR_MASK 0x00000001L
#define HDP_NONSURFACE_BASE__NONSURF_BASE_MASK 0x0fffffffL
#define HDP_NONSURFACE_INFO__NONSURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_NONSURFACE_INFO__NONSURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_NONSURFACE_INFO__NONSURF_ENDIAN_MASK 0x00000060L
#define HDP_NONSURFACE_INFO__NONSURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_NONSURFACE_INFO__NONSURF_PRIV_MASK 0x00008000L
#define HDP_NONSURFACE_INFO__NONSURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_NONSURFACE_INFO__NONSURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_NONSURFACE_INFO__NONSURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_NONSURFACE_SIZE__NONSURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_NONSURFACE_SIZE__NONSURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_NONSURF_FLAGS_CLR__NONSURF_READ_FLAG_CLR_MASK 0x00000002L
#define HDP_NONSURF_FLAGS_CLR__NONSURF_WRITE_FLAG_CLR_MASK 0x00000001L
#define HDP_NONSURF_FLAGS__NONSURF_READ_FLAG_MASK 0x00000002L
#define HDP_NONSURF_FLAGS__NONSURF_WRITE_FLAG_MASK 0x00000001L
#define HDP_OUTSTANDING_REQ__READ_REQ_MASK 0x0000ff00L
#define HDP_OUTSTANDING_REQ__WRITE_REQ_MASK 0x000000ffL
#define HDP_REG_COHERENCY_FLUSH_CNTL__HDP_REG_FLUSH_ADDR_MASK 0x00000001L
#define HDP_SC_MULTI_CHIP_CNTL__LOG2_NUM_CHIPS_MASK 0x00000007L
#define HDP_SC_MULTI_CHIP_CNTL__MULTI_CHIP_TILE_SIZE_MASK 0x00000018L
#define HDP_SURFACE0_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE0_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE0_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE0_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE0_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE0_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE0_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE0_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE0_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE0_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE0_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE0_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE0_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE10_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE10_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE10_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE10_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE10_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE10_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE10_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE10_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE10_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE10_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE10_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE10_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE10_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE11_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE11_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE11_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE11_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE11_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE11_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE11_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE11_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE11_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE11_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE11_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE11_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE11_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE12_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE12_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE12_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE12_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE12_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE12_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE12_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE12_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE12_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE12_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE12_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE12_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE12_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE13_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE13_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE13_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE13_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE13_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE13_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE13_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE13_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE13_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE13_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE13_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE13_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE13_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE14_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE14_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE14_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE14_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE14_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE14_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE14_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE14_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE14_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE14_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE14_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE14_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE14_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE15_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE15_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE15_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE15_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE15_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE15_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE15_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE15_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE15_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE15_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE15_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE15_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE15_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE16_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE16_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE16_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE16_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE16_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE16_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE16_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE16_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE16_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE16_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE16_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE16_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE16_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE17_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE17_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE17_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE17_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE17_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE17_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE17_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE17_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE17_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE17_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE17_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE17_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE17_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE18_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE18_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE18_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE18_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE18_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE18_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE18_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE18_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE18_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE18_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE18_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE18_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE18_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE19_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE19_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE19_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE19_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE19_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE19_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE19_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE19_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE19_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE19_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE19_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE19_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE19_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE1_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE1_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE1_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE1_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE1_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE1_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE1_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE1_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE1_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE1_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE1_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE1_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE1_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE20_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE20_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE20_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE20_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE20_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE20_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE20_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE20_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE20_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE20_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE20_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE20_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE20_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE21_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE21_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE21_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE21_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE21_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE21_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE21_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE21_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE21_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE21_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE21_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE21_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE21_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE22_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE22_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE22_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE22_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE22_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE22_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE22_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE22_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE22_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE22_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE22_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE22_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE22_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE23_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE23_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE23_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE23_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE23_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE23_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE23_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE23_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE23_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE23_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE23_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE23_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE23_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE24_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE24_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE24_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE24_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE24_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE24_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE24_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE24_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE24_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE24_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE24_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE24_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE24_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE25_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE25_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE25_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE25_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE25_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE25_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE25_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE25_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE25_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE25_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE25_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE25_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE25_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE26_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE26_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE26_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE26_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE26_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE26_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE26_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE26_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE26_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE26_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE26_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE26_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE26_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE27_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE27_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE27_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE27_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE27_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE27_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE27_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE27_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE27_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE27_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE27_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE27_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE27_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE28_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE28_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE28_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE28_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE28_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE28_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE28_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE28_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE28_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE28_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE28_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE28_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE28_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE29_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE29_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE29_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE29_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE29_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE29_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE29_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE29_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE29_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE29_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE29_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE29_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE29_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE2_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE2_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE2_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE2_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE2_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE2_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE2_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE2_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE2_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE2_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE2_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE2_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE2_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE30_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE30_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE30_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE30_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE30_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE30_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE30_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE30_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE30_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE30_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE30_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE30_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE30_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE31_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE31_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE31_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE31_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE31_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE31_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE31_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE31_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE31_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE31_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE31_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE31_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE31_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE3_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE3_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE3_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE3_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE3_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE3_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE3_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE3_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE3_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE3_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE3_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE3_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE3_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE4_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE4_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE4_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE4_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE4_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE4_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE4_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE4_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE4_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE4_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE4_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE4_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE4_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE5_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE5_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE5_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE5_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE5_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE5_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE5_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE5_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE5_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE5_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE5_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE5_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE5_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE6_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE6_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE6_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE6_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE6_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE6_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE6_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE6_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE6_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE6_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE6_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE6_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE6_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE7_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE7_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE7_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE7_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE7_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE7_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE7_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE7_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE7_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE7_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE7_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE7_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE7_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE8_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE8_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE8_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE8_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE8_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE8_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE8_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE8_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE8_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE8_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE8_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE8_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE8_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE9_BASE__SURF_BASE_MASK 0x0fffffffL
#define HDP_SURFACE9_INFO__SURF_ADDR_TYPE_MASK 0x00000001L
#define HDP_SURFACE9_INFO__SURF_ARRAY_MODE_MASK 0x0000001eL
#define HDP_SURFACE9_INFO__SURF_ENDIAN_MASK 0x00000060L
#define HDP_SURFACE9_INFO__SURF_PIXEL_SIZE_MASK 0x00000380L
#define HDP_SURFACE9_INFO__SURF_PRIV_MASK 0x00008000L
#define HDP_SURFACE9_INFO__SURF_SAMPLE_NUM_MASK 0x00001c00L
#define HDP_SURFACE9_INFO__SURF_SAMPLE_SIZE_MASK 0x00006000L
#define HDP_SURFACE9_INFO__SURF_TILE_COMPACT_MASK 0x00010000L
#define HDP_SURFACE9_LOWER_BOUND__SURF_LOWER_MASK 0x00ffffffL
#define HDP_SURFACE9_SIZE__SURF_PITCH_TILE_MAX_MASK 0x000003ffL
#define HDP_SURFACE9_SIZE__SURF_SLICE_TILE_MAX_MASK 0x3ffffc00L
#define HDP_SURFACE9_UPPER_BOUND__SURF_UPPER_MASK 0x00ffffffL
#define HDP_SURFACE_READ_FLAGS_CLR__SURF0_READ_FLAG_CLR_MASK 0x00000001L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF10_READ_FLAG_CLR_MASK 0x00000400L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF11_READ_FLAG_CLR_MASK 0x00000800L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF12_READ_FLAG_CLR_MASK 0x00001000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF13_READ_FLAG_CLR_MASK 0x00002000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF14_READ_FLAG_CLR_MASK 0x00004000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF15_READ_FLAG_CLR_MASK 0x00008000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF16_READ_FLAG_CLR_MASK 0x00010000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF17_READ_FLAG_CLR_MASK 0x00020000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF18_READ_FLAG_CLR_MASK 0x00040000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF19_READ_FLAG_CLR_MASK 0x00080000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF1_READ_FLAG_CLR_MASK 0x00000002L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF20_READ_FLAG_CLR_MASK 0x00100000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF21_READ_FLAG_CLR_MASK 0x00200000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF22_READ_FLAG_CLR_MASK 0x00400000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF23_READ_FLAG_CLR_MASK 0x00800000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF24_READ_FLAG_CLR_MASK 0x01000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF25_READ_FLAG_CLR_MASK 0x02000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF26_READ_FLAG_CLR_MASK 0x04000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF27_READ_FLAG_CLR_MASK 0x08000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF28_READ_FLAG_CLR_MASK 0x10000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF29_READ_FLAG_CLR_MASK 0x20000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF2_READ_FLAG_CLR_MASK 0x00000004L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF30_READ_FLAG_CLR_MASK 0x40000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF31_READ_FLAG_CLR_MASK 0x80000000L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF3_READ_FLAG_CLR_MASK 0x00000008L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF4_READ_FLAG_CLR_MASK 0x00000010L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF5_READ_FLAG_CLR_MASK 0x00000020L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF6_READ_FLAG_CLR_MASK 0x00000040L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF7_READ_FLAG_CLR_MASK 0x00000080L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF8_READ_FLAG_CLR_MASK 0x00000100L
#define HDP_SURFACE_READ_FLAGS_CLR__SURF9_READ_FLAG_CLR_MASK 0x00000200L
#define HDP_SURFACE_READ_FLAGS__SURF0_READ_FLAG_MASK 0x00000001L
#define HDP_SURFACE_READ_FLAGS__SURF10_READ_FLAG_MASK 0x00000400L
#define HDP_SURFACE_READ_FLAGS__SURF11_READ_FLAG_MASK 0x00000800L
#define HDP_SURFACE_READ_FLAGS__SURF12_READ_FLAG_MASK 0x00001000L
#define HDP_SURFACE_READ_FLAGS__SURF13_READ_FLAG_MASK 0x00002000L
#define HDP_SURFACE_READ_FLAGS__SURF14_READ_FLAG_MASK 0x00004000L
#define HDP_SURFACE_READ_FLAGS__SURF15_READ_FLAG_MASK 0x00008000L
#define HDP_SURFACE_READ_FLAGS__SURF16_READ_FLAG_MASK 0x00010000L
#define HDP_SURFACE_READ_FLAGS__SURF17_READ_FLAG_MASK 0x00020000L
#define HDP_SURFACE_READ_FLAGS__SURF18_READ_FLAG_MASK 0x00040000L
#define HDP_SURFACE_READ_FLAGS__SURF19_READ_FLAG_MASK 0x00080000L
#define HDP_SURFACE_READ_FLAGS__SURF1_READ_FLAG_MASK 0x00000002L
#define HDP_SURFACE_READ_FLAGS__SURF20_READ_FLAG_MASK 0x00100000L
#define HDP_SURFACE_READ_FLAGS__SURF21_READ_FLAG_MASK 0x00200000L
#define HDP_SURFACE_READ_FLAGS__SURF22_READ_FLAG_MASK 0x00400000L
#define HDP_SURFACE_READ_FLAGS__SURF23_READ_FLAG_MASK 0x00800000L
#define HDP_SURFACE_READ_FLAGS__SURF24_READ_FLAG_MASK 0x01000000L
#define HDP_SURFACE_READ_FLAGS__SURF25_READ_FLAG_MASK 0x02000000L
#define HDP_SURFACE_READ_FLAGS__SURF26_READ_FLAG_MASK 0x04000000L
#define HDP_SURFACE_READ_FLAGS__SURF27_READ_FLAG_MASK 0x08000000L
#define HDP_SURFACE_READ_FLAGS__SURF28_READ_FLAG_MASK 0x10000000L
#define HDP_SURFACE_READ_FLAGS__SURF29_READ_FLAG_MASK 0x20000000L
#define HDP_SURFACE_READ_FLAGS__SURF2_READ_FLAG_MASK 0x00000004L
#define HDP_SURFACE_READ_FLAGS__SURF30_READ_FLAG_MASK 0x40000000L
#define HDP_SURFACE_READ_FLAGS__SURF31_READ_FLAG_MASK 0x80000000L
#define HDP_SURFACE_READ_FLAGS__SURF3_READ_FLAG_MASK 0x00000008L
#define HDP_SURFACE_READ_FLAGS__SURF4_READ_FLAG_MASK 0x00000010L
#define HDP_SURFACE_READ_FLAGS__SURF5_READ_FLAG_MASK 0x00000020L
#define HDP_SURFACE_READ_FLAGS__SURF6_READ_FLAG_MASK 0x00000040L
#define HDP_SURFACE_READ_FLAGS__SURF7_READ_FLAG_MASK 0x00000080L
#define HDP_SURFACE_READ_FLAGS__SURF8_READ_FLAG_MASK 0x00000100L
#define HDP_SURFACE_READ_FLAGS__SURF9_READ_FLAG_MASK 0x00000200L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF0_WRITE_FLAG_CLR_MASK 0x00000001L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF10_WRITE_FLAG_CLR_MASK 0x00000400L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF11_WRITE_FLAG_CLR_MASK 0x00000800L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF12_WRITE_FLAG_CLR_MASK 0x00001000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF13_WRITE_FLAG_CLR_MASK 0x00002000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF14_WRITE_FLAG_CLR_MASK 0x00004000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF15_WRITE_FLAG_CLR_MASK 0x00008000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF16_WRITE_FLAG_CLR_MASK 0x00010000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF17_WRITE_FLAG_CLR_MASK 0x00020000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF18_WRITE_FLAG_CLR_MASK 0x00040000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF19_WRITE_FLAG_CLR_MASK 0x00080000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF1_WRITE_FLAG_CLR_MASK 0x00000002L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF20_WRITE_FLAG_CLR_MASK 0x00100000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF21_WRITE_FLAG_CLR_MASK 0x00200000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF22_WRITE_FLAG_CLR_MASK 0x00400000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF23_WRITE_FLAG_CLR_MASK 0x00800000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF24_WRITE_FLAG_CLR_MASK 0x01000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF25_WRITE_FLAG_CLR_MASK 0x02000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF26_WRITE_FLAG_CLR_MASK 0x04000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF27_WRITE_FLAG_CLR_MASK 0x08000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF28_WRITE_FLAG_CLR_MASK 0x10000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF29_WRITE_FLAG_CLR_MASK 0x20000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF2_WRITE_FLAG_CLR_MASK 0x00000004L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF30_WRITE_FLAG_CLR_MASK 0x40000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF31_WRITE_FLAG_CLR_MASK 0x80000000L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF3_WRITE_FLAG_CLR_MASK 0x00000008L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF4_WRITE_FLAG_CLR_MASK 0x00000010L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF5_WRITE_FLAG_CLR_MASK 0x00000020L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF6_WRITE_FLAG_CLR_MASK 0x00000040L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF7_WRITE_FLAG_CLR_MASK 0x00000080L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF8_WRITE_FLAG_CLR_MASK 0x00000100L
#define HDP_SURFACE_WRITE_FLAGS_CLR__SURF9_WRITE_FLAG_CLR_MASK 0x00000200L
#define HDP_SURFACE_WRITE_FLAGS__SURF0_WRITE_FLAG_MASK 0x00000001L
#define HDP_SURFACE_WRITE_FLAGS__SURF10_WRITE_FLAG_MASK 0x00000400L
#define HDP_SURFACE_WRITE_FLAGS__SURF11_WRITE_FLAG_MASK 0x00000800L
#define HDP_SURFACE_WRITE_FLAGS__SURF12_WRITE_FLAG_MASK 0x00001000L
#define HDP_SURFACE_WRITE_FLAGS__SURF13_WRITE_FLAG_MASK 0x00002000L
#define HDP_SURFACE_WRITE_FLAGS__SURF14_WRITE_FLAG_MASK 0x00004000L
#define HDP_SURFACE_WRITE_FLAGS__SURF15_WRITE_FLAG_MASK 0x00008000L
#define HDP_SURFACE_WRITE_FLAGS__SURF16_WRITE_FLAG_MASK 0x00010000L
#define HDP_SURFACE_WRITE_FLAGS__SURF17_WRITE_FLAG_MASK 0x00020000L
#define HDP_SURFACE_WRITE_FLAGS__SURF18_WRITE_FLAG_MASK 0x00040000L
#define HDP_SURFACE_WRITE_FLAGS__SURF19_WRITE_FLAG_MASK 0x00080000L
#define HDP_SURFACE_WRITE_FLAGS__SURF1_WRITE_FLAG_MASK 0x00000002L
#define HDP_SURFACE_WRITE_FLAGS__SURF20_WRITE_FLAG_MASK 0x00100000L
#define HDP_SURFACE_WRITE_FLAGS__SURF21_WRITE_FLAG_MASK 0x00200000L
#define HDP_SURFACE_WRITE_FLAGS__SURF22_WRITE_FLAG_MASK 0x00400000L
#define HDP_SURFACE_WRITE_FLAGS__SURF23_WRITE_FLAG_MASK 0x00800000L
#define HDP_SURFACE_WRITE_FLAGS__SURF24_WRITE_FLAG_MASK 0x01000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF25_WRITE_FLAG_MASK 0x02000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF26_WRITE_FLAG_MASK 0x04000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF27_WRITE_FLAG_MASK 0x08000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF28_WRITE_FLAG_MASK 0x10000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF29_WRITE_FLAG_MASK 0x20000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF2_WRITE_FLAG_MASK 0x00000004L
#define HDP_SURFACE_WRITE_FLAGS__SURF30_WRITE_FLAG_MASK 0x40000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF31_WRITE_FLAG_MASK 0x80000000L
#define HDP_SURFACE_WRITE_FLAGS__SURF3_WRITE_FLAG_MASK 0x00000008L
#define HDP_SURFACE_WRITE_FLAGS__SURF4_WRITE_FLAG_MASK 0x00000010L
#define HDP_SURFACE_WRITE_FLAGS__SURF5_WRITE_FLAG_MASK 0x00000020L
#define HDP_SURFACE_WRITE_FLAGS__SURF6_WRITE_FLAG_MASK 0x00000040L
#define HDP_SURFACE_WRITE_FLAGS__SURF7_WRITE_FLAG_MASK 0x00000080L
#define HDP_SURFACE_WRITE_FLAGS__SURF8_WRITE_FLAG_MASK 0x00000100L
#define HDP_SURFACE_WRITE_FLAGS__SURF9_WRITE_FLAG_MASK 0x00000200L
#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK 0xffffffffL
#define HDP_TILING_CONFIG__BANK_SWAPS_MASK 0x00003800L
#define HDP_TILING_CONFIG__BANK_TILING_MASK 0x00000030L
#define HDP_TILING_CONFIG__GROUP_SIZE_MASK 0x000000c0L
#define HDP_TILING_CONFIG__PIPE_TILING_MASK 0x0000000eL
#define HDP_TILING_CONFIG__ROW_TILING_MASK 0x00000700L
#define HDP_TILING_CONFIG__SAMPLE_SPLIT_MASK 0x0000c000L
#define HDP_XDP_BUSY_STS__BUSY_BITS_MASK 0x0000ffffL
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_0_ON_DELAY_MASK 0x0000000fL
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_1_OFF_DELAY_MASK 0x00000ff0L
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_2_RSVD_MASK 0x3ffff000L
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_3_SOFT_CORE_OVERRIDE_MASK 0x40000000L
#define HDP_XDP_CGTT_BLK_CTRL__CGTT_BLK_CTRL_4_SOFT_REG_OVERRIDE_MASK 0x80000000L
#define HDP_XDP_CHKN__CHKN_0_RSVD_MASK 0x000000ffL
#define HDP_XDP_CHKN__CHKN_1_RSVD_MASK 0x0000ff00L
#define HDP_XDP_CHKN__CHKN_2_RSVD_MASK 0x00ff0000L
#define HDP_XDP_CHKN__CHKN_3_RSVD_MASK 0xff000000L
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_ADDR_MASK 0x0000ffffL
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_BAR_NUM_MASK 0x00700000L
#define HDP_XDP_D2H_BAR_UPDATE__D2H_BAR_UPDATE_FLUSH_NUM_MASK 0x000f0000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_ALTER_FLUSH_NUM_MASK 0x00040000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_FLUSH_NUM_MASK 0x0000000fL
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ADDR_SEL_MASK 0x00000700L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_MBX_ENC_DATA_MASK 0x000000f0L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_0_MASK 0x00080000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_RSVD_1_MASK 0x00100000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_HOST_MASK 0x00010000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_SEND_SIDE_MASK 0x00020000L
#define HDP_XDP_D2H_FLUSH__D2H_FLUSH_XPB_CLG_MASK 0x0000f800L
#define HDP_XDP_D2H_RSVD_10__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_11__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_12__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_13__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_14__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_15__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_16__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_17__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_18__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_19__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_20__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_21__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_22__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_23__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_24__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_25__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_26__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_27__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_28__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_29__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_30__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_31__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_32__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_33__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_34__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_3__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_4__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_5__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_6__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_7__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_8__RESERVED_MASK 0xffffffffL
#define HDP_XDP_D2H_RSVD_9__RESERVED_MASK 0xffffffffL
#define HDP_XDP_DBG_ADDR__CTRL_MASK 0xffff0000L
#define HDP_XDP_DBG_ADDR__STS_MASK 0x0000ffffL
#define HDP_XDP_DBG_DATA__CTRL_MASK 0xffff0000L
#define HDP_XDP_DBG_DATA__STS_MASK 0x0000ffffL
#define HDP_XDP_DBG_MASK__CTRL_MASK 0xffff0000L
#define HDP_XDP_DBG_MASK__STS_MASK 0x0000ffffL
#define HDP_XDP_DIRECT2HDP_FIRST__RESERVED_MASK 0xffffffffL
#define HDP_XDP_DIRECT2HDP_LAST__RESERVED_MASK 0xffffffffL
#define HDP_XDP_FLUSH_ARMED_STS__FLUSH_ARMED_STS_MASK 0xffffffffL
#define HDP_XDP_FLUSH_CNTR0_STS__FLUSH_CNTR0_STS_MASK 0x03ffffffL
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_INVERSE_PEER_TAG_MATCHING_MASK 0x00001000L
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_SYS_FIFO_DEPTH_OVERRIDE_MASK 0x0000003fL
#define HDP_XDP_HDP_IPH_CFG__HDP_IPH_CFG_XDP_FIFO_DEPTH_OVERRIDE_MASK 0x00000fc0L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_PRIV_MASK 0x00000001L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_SWAP_MASK 0x00000006L
#define HDP_XDP_HDP_MBX_MC_CFG__HDP_MBX_MC_CFG_TAP_WRREQ_TRAN_MASK 0x00000008L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_PRIV_MASK 0x00000001L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_SWAP_MASK 0x00000006L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_HST_TAP_WRREQ_TRAN_MASK 0x00000008L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_MC_STALL_ON_BUF_FULL_MASK_MASK 0x00700000L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_PRIV_MASK 0x00000010L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_SWAP_MASK 0x00000060L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_SID_TAP_WRREQ_TRAN_MASK 0x00000080L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XDP_HIGHER_PRI_THRESH_MASK 0x000fc000L
#define HDP_XDP_HDP_MC_CFG__HDP_MC_CFG_XL8R_WRREQ_CRD_OVERRIDE_MASK 0x00003f00L
#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_EN_MASK 0x00000001L
#define HDP_XDP_HST_CFG__HST_CFG_WR_COMBINE_TIMER_MASK 0x00000006L
#define HDP_XDP_P2P_BAR0__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR0__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR0__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR1__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR1__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR1__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR2__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR2__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR2__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR3__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR3__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR3__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR4__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR4__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR4__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR5__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR5__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR5__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR6__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR6__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR6__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR7__ADDR_MASK 0x0000ffffL
#define HDP_XDP_P2P_BAR7__FLUSH_MASK 0x000f0000L
#define HDP_XDP_P2P_BAR7__VALID_MASK 0x00100000L
#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_ADDR_SIZE_MASK 0x0000000fL
#define HDP_XDP_P2P_BAR_CFG__P2P_BAR_CFG_BAR_FROM_MASK 0x00000030L
#define HDP_XDP_P2P_MBX_ADDR0__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR0__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_ADDR1__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR1__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_ADDR2__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR2__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_ADDR3__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR3__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_ADDR4__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR4__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_ADDR5__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR5__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_ADDR6__ADDR_MASK 0x001ffffeL
#define HDP_XDP_P2P_MBX_ADDR6__VALID_MASK 0x00000001L
#define HDP_XDP_P2P_MBX_OFFSET__P2P_MBX_OFFSET_MASK 0x00003fffL
#define HDP_XDP_SID_CFG__SID_CFG_FLNUM_MSB_SEL_MASK 0x00000018L
#define HDP_XDP_SID_CFG__SID_CFG_WR_COMBINE_EN_MASK 0x00000001L
#define HDP_XDP_SID_CFG__SID_CFG_WR_COMBINE_TIMER_MASK 0x00000006L
#define HDP_XDP_SRBM_CFG__SRBM_CFG_REG_CLK_ENABLE_COUNT_MASK 0x0000003fL
#define HDP_XDP_SRBM_CFG__SRBM_CFG_REG_CLK_GATING_DIS_MASK 0x00000040L
#define HDP_XDP_SRBM_CFG__SRBM_CFG_WAKE_DYN_CLK_MASK 0x00000080L
#define HDP_XDP_STICKY__STICKY_STS_MASK 0x0000ffffL
#define HDP_XDP_STICKY__STICKY_W1C_MASK 0xffff0000L
#define HD_BACKPORCH_DUR__HD_BP_DUR_PBPR_MASK__SI 0x07ff0000L
#define HD_BACKPORCH_DUR__HD_BP_DUR_Y_MASK__SI 0x000007ffL
#define HD_CGMS_TIMING__HD_CGMS_EN_MASK__SI 0x80000000L
#define HD_CGMS_TIMING__HD_CGMS_RB_EN_MASK__SI 0x20000000L
#define HD_CGMS_TIMING__HD_CGMS_VEND_MASK__SI 0x07ff0000L
#define HD_CGMS_TIMING__HD_CGMS_WIDTH_MASK__SI 0x000000ffL
#define HD_CGMS_TIMING__HD_CGMS_YG_EN_MASK__SI 0x40000000L
#define HD_EMBEDDED_SYNC_CNTL__HD_DEBUG0_MASK__SI 0xffff0000L
#define HD_EMBEDDED_SYNC_CNTL__HD_EMBED_SYNC_EN_PB_B_MASK__SI 0x00000002L
#define HD_EMBEDDED_SYNC_CNTL__HD_EMBED_SYNC_EN_PR_R_MASK__SI 0x00000004L
#define HD_EMBEDDED_SYNC_CNTL__HD_EMBED_SYNC_EN_Y_G_MASK__SI 0x00000001L
#define HD_EMBEDDED_SYNC_CNTL__HD_TRILEVEL_SYNC_EN_MASK__SI 0x00000008L
#define HD_INCR__HD_INCR_PB_B_PR_R_MASK__SI 0x03ff0000L
#define HD_INCR__HD_INCR_Y_G_MASK__SI 0x000003ffL
#define HD_POS_SYNC_LEVEL__HD_POS_SYNC_LEVEL_PB_B_PR_R_MASK__SI 0x03ff0000L
#define HD_POS_SYNC_LEVEL__HD_POS_SYNC_LEVEL_Y_G_MASK__SI 0x000003ffL
#define HD_SERATION_DUR__HD_SER_DUR_PBPR_MASK__SI 0x07ff0000L
#define HD_SERATION_DUR__HD_SER_DUR_Y_MASK__SI 0x000007ffL
#define HD_TRILEVEL_DUR__HD_TRILEVEL_DUR_PBPR_MASK__SI 0x07ff0000L
#define HD_TRILEVEL_DUR__HD_TRILEVEL_DUR_Y_MASK__SI 0x000007ffL
#define HEADER__DEVICE_TYPE_MASK 0x00000080L
#define HEADER__HEADER_TYPE_MASK 0x0000007fL
#define HFS_SEED0__RESERVED_MASK 0xffffffffL
#define HFS_SEED1__RESERVED_MASK 0xffffffffL
#define HFS_SEED2__RESERVED_MASK 0xffffffffL
#define HFS_SEED3__RESERVED_MASK 0xffffffffL
#define HOST_BUSNUM__HOST_ID_MASK__CI__VI 0x0000ffffL
#define HOST_BUSNUM__HOST_ID_MASK__SI 0x000000ffL
#define HPD_DEBUG__DOUT_HPD_DEBUG_MASK__SI 0x3fffffffL
#define HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L
#define HW_DEBUG__HW_16_DEBUG_MASK 0x00010000L
#define HW_DEBUG__HW_17_DEBUG_MASK 0x00020000L
#define HW_DEBUG__HW_18_DEBUG_MASK 0x00040000L
#define HW_DEBUG__HW_19_DEBUG_MASK 0x00080000L
#define HW_DEBUG__HW_20_DEBUG_MASK 0x00100000L
#define HW_DEBUG__HW_21_DEBUG_MASK 0x00200000L
#define HW_DEBUG__HW_22_DEBUG_MASK 0x00400000L
#define HW_DEBUG__HW_23_DEBUG_MASK 0x00800000L
#define HW_DEBUG__HW_24_DEBUG_MASK 0x01000000L
#define HW_DEBUG__HW_25_DEBUG_MASK 0x02000000L
#define HW_DEBUG__HW_26_DEBUG_MASK 0x04000000L
#define HW_DEBUG__HW_27_DEBUG_MASK 0x08000000L
#define HW_DEBUG__HW_28_DEBUG_MASK 0x10000000L
#define HW_DEBUG__HW_29_DEBUG_MASK 0x20000000L
#define HW_DEBUG__HW_30_DEBUG_MASK 0x40000000L
#define HW_DEBUG__HW_31_DEBUG_MASK 0x80000000L
#define I2C_CNTL_0__I2C_ABORT_MASK__SI 0x00000800L
#define I2C_CNTL_0__I2C_DONE_MASK__SI 0x00000001L
#define I2C_CNTL_0__I2C_DRIVE_EN_MASK__SI 0x00000040L
#define I2C_CNTL_0__I2C_DRIVE_SEL_MASK__SI 0x00000080L
#define I2C_CNTL_0__I2C_GO_MASK__SI 0x00001000L
#define I2C_CNTL_0__I2C_HALT_MASK__SI 0x00000004L
#define I2C_CNTL_0__I2C_NACK_MASK__SI 0x00000002L
#define I2C_CNTL_0__I2C_PRESCALE_MASK__SI 0xffff0000L
#define I2C_CNTL_0__I2C_RECEIVE_MASK__SI 0x00000400L
#define I2C_CNTL_0__I2C_SOFT_RST_MASK__SI 0x00000020L
#define I2C_CNTL_0__I2C_START_MASK__SI 0x00000100L
#define I2C_CNTL_0__I2C_STOP_MASK__SI 0x00000200L
#define I2C_CNTL_1__I2C_ADDR_COUNT_MASK__SI 0x00000070L
#define I2C_CNTL_1__I2C_DATA_COUNT_MASK__SI 0x0000000fL
#define I2C_CNTL_1__I2C_EN_MASK__SI 0x00020000L
#define I2C_CNTL_1__I2C_INTRA_BYTE_DELAY_MASK__SI 0x0000ff00L
#define I2C_CNTL_1__I2C_SEL_MASK__SI 0x00010000L
#define I2C_CNTL_1__I2C_TIME_LIMIT_MASK__SI 0xff000000L
#define I2C_DATA__I2C_DATA_MASK__SI 0x000000ffL
#define I2C_DEBUG_BUS__DOUT_HPD_DEBUG_EXTN_MASK__SI 0x0000003fL
#define I2C_DEBUG_BUS__DOUT_I2C_DEBUG_BUS_MASK__SI 0xff000000L
#define IA_CNTL_STATUS__IA_ADC_BUSY_MASK 0x00000010L
#define IA_CNTL_STATUS__IA_BUSY_MASK 0x00000001L
#define IA_CNTL_STATUS__IA_DMA_BUSY_MASK 0x00000002L
#define IA_CNTL_STATUS__IA_DMA_REQ_BUSY_MASK 0x00000004L
#define IA_CNTL_STATUS__IA_GRP_BUSY_MASK 0x00000008L
#define IA_DEBUG_CNTL__IA_DEBUG_INDX_MASK 0x0000003fL
#define IA_DEBUG_CNTL__IA_DEBUG_SEL_BUS_B_MASK 0x00000040L
#define IA_DEBUG_DATA__DATA_MASK 0xffffffffL
#define IA_DEBUG_REG0__SPARE0_MASK__CI__VI 0x00000010L
#define IA_DEBUG_REG0__SPARE1_MASK__CI__VI 0x00000200L
#define IA_DEBUG_REG0__SPARE2_MASK__CI__VI 0x00ffc000L
#define IA_DEBUG_REG0__SPARE3_MASK__CI__VI 0x04000000L
#define IA_DEBUG_REG0__SPARE3_MASK__SI 0x00100000L
#define IA_DEBUG_REG0__SPARE4_MASK__CI__VI 0x08000000L
#define IA_DEBUG_REG0__SPARE5_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG0__SPARE6_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG0__adc_busy_r0_MASK__SI 0x00800000L
#define IA_DEBUG_REG0__adc_busy_r1_MASK__SI 0x00400000L
#define IA_DEBUG_REG0__adc_busy_r2_MASK__SI 0x00200000L
#define IA_DEBUG_REG0__core_clk_busy_MASK__CI__VI 0x02000000L
#define IA_DEBUG_REG0__core_clk_busy_MASK__SI 0x04000000L
#define IA_DEBUG_REG0__dma_busy_MASK 0x00000040L
#define IA_DEBUG_REG0__dma_grp_hp_valid_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG0__dma_grp_valid_MASK 0x00000400L
#define IA_DEBUG_REG0__dma_req_busy_MASK__CI__VI 0x00000020L
#define IA_DEBUG_REG0__dma_request_busy_MASK__SI 0x00000020L
#define IA_DEBUG_REG0__grp_busy_MASK 0x00000100L
#define IA_DEBUG_REG0__grp_dma_hp_read_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG0__grp_dma_read_MASK 0x00000800L
#define IA_DEBUG_REG0__grp_rbiu_di_read_MASK__SI 0x00080000L
#define IA_DEBUG_REG0__ia_busy_MASK 0x00000004L
#define IA_DEBUG_REG0__ia_busy_extended_MASK 0x00000001L
#define IA_DEBUG_REG0__ia_nodma_busy_MASK 0x00000008L
#define IA_DEBUG_REG0__ia_nodma_busy_extended_MASK 0x00000002L
#define IA_DEBUG_REG0__input_clk_busy_MASK__SI 0x02000000L
#define IA_DEBUG_REG0__inval_clk_busy_MASK__SI 0x08000000L
#define IA_DEBUG_REG0__invld_busy_MASK__SI 0x00000200L
#define IA_DEBUG_REG0__mc_xl8r_busy_MASK 0x00000080L
#define IA_DEBUG_REG0__rbiu_busy_MASK__SI 0x00000010L
#define IA_DEBUG_REG0__rbiu_di_fifo_empty_MASK__SI 0x00004000L
#define IA_DEBUG_REG0__rbiu_di_fifo_full_MASK__SI 0x00008000L
#define IA_DEBUG_REG0__rbiu_dr_fifo_empty_MASK__SI 0x00010000L
#define IA_DEBUG_REG0__rbiu_dr_fifo_full_MASK__SI 0x00020000L
#define IA_DEBUG_REG0__rbiu_grp_di_valid_MASK__SI 0x00040000L
#define IA_DEBUG_REG0__rbiu_im_fifo_empty_MASK__SI 0x00001000L
#define IA_DEBUG_REG0__rbiu_im_fifo_full_MASK__SI 0x00002000L
#define IA_DEBUG_REG0__reg_clk_busy_MASK 0x01000000L
#define IA_DEBUG_REG0__sclk_adc_vld_MASK__SI 0x40000000L
#define IA_DEBUG_REG0__sclk_core_vld_MASK 0x20000000L
#define IA_DEBUG_REG0__sclk_input_vld_MASK__SI 0x80000000L
#define IA_DEBUG_REG0__sclk_reg_vld_MASK 0x10000000L
#define IA_DEBUG_REG1__SPARE0_MASK__SI 0x0c000000L
#define IA_DEBUG_REG1__current_data_valid_MASK__CI__VI 0x10000000L
#define IA_DEBUG_REG1__discard_1st_chunk_MASK__CI__VI 0x00000100L
#define IA_DEBUG_REG1__discard_2nd_chunk_MASK__CI__VI 0x00000200L
#define IA_DEBUG_REG1__disp_initiator_valid_q_MASK__SI 0x80000000L
#define IA_DEBUG_REG1__dma_buf_type_q_MASK__CI__VI 0x00000060L
#define IA_DEBUG_REG1__dma_data_fifo_empty_q_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG1__dma_data_fifo_full_MASK__CI__VI 0x00008000L
#define IA_DEBUG_REG1__dma_grp_valid_MASK__CI__VI 0x04000000L
#define IA_DEBUG_REG1__dma_input_fifo_empty_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG1__dma_input_fifo_full_MASK__CI__VI 0x00000002L
#define IA_DEBUG_REG1__dma_mask_fifo_empty_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG1__dma_mask_fifo_we_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG1__dma_rdreq_dr_q_MASK__CI__VI 0x00000008L
#define IA_DEBUG_REG1__dma_req_fifo_empty_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG1__dma_req_fifo_full_MASK__CI__VI 0x00020000L
#define IA_DEBUG_REG1__dma_req_path_q_MASK__CI__VI 0x00000080L
#define IA_DEBUG_REG1__dma_request_valid_q_MASK__SI 0x00000080L
#define IA_DEBUG_REG1__dma_ret_data_we_q_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG1__dma_skid_fifo_empty_MASK__CI__VI 0x01000000L
#define IA_DEBUG_REG1__dma_skid_fifo_full_MASK__CI__VI 0x02000000L
#define IA_DEBUG_REG1__dma_tc_ret_sel_q_MASK__CI__VI 0x00000800L
#define IA_DEBUG_REG1__dma_zero_indices_q_MASK__CI__VI 0x00000010L
#define IA_DEBUG_REG1__draw_initiator_valid_q_MASK__SI 0x00000010L
#define IA_DEBUG_REG1__event_addr_valid_q_MASK__SI 0x00000040L
#define IA_DEBUG_REG1__event_initiator_valid_q_MASK__SI 0x00000020L
#define IA_DEBUG_REG1__free_cnt_q_MASK__SI 0x03f00000L
#define IA_DEBUG_REG1__grbm_fifo_empty_MASK__SI 0x00000001L
#define IA_DEBUG_REG1__grbm_fifo_full_MASK__SI 0x00000002L
#define IA_DEBUG_REG1__grbm_fifo_rdata_reg_id_MASK__SI 0x0001f000L
#define IA_DEBUG_REG1__grbm_fifo_rdata_state_MASK__SI 0x000e0000L
#define IA_DEBUG_REG1__grbm_fifo_re_MASK__SI 0x00000008L
#define IA_DEBUG_REG1__grbm_fifo_we_MASK__SI 0x00000004L
#define IA_DEBUG_REG1__grp_dma_read_MASK__CI__VI 0x08000000L
#define IA_DEBUG_REG1__immed_data_valid_q_MASK__SI 0x00000100L
#define IA_DEBUG_REG1__indx_offset_valid_q_MASK__SI 0x00000800L
#define IA_DEBUG_REG1__last_rdreq_in_dma_op_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG1__max_indx_valid_q_MASK__SI 0x00000400L
#define IA_DEBUG_REG1__min_indx_valid_q_MASK__SI 0x00000200L
#define IA_DEBUG_REG1__out_of_range_r2_q_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG1__rbiu_di_fifo_we_MASK__SI 0x10000000L
#define IA_DEBUG_REG1__rbiu_dr_fifo_we_MASK__SI 0x20000000L
#define IA_DEBUG_REG1__rbiu_im_fifo_we_MASK__SI 0x40000000L
#define IA_DEBUG_REG1__second_tc_ret_data_q_MASK__CI__VI 0x00000400L
#define IA_DEBUG_REG1__stage2_dr_MASK__CI__VI 0x00040000L
#define IA_DEBUG_REG1__stage2_rtr_MASK__CI__VI 0x00080000L
#define IA_DEBUG_REG1__stage3_dr_MASK__CI__VI 0x00100000L
#define IA_DEBUG_REG1__stage3_rtr_MASK__CI__VI 0x00200000L
#define IA_DEBUG_REG1__stage4_dr_MASK__CI__VI 0x00400000L
#define IA_DEBUG_REG1__stage4_rtr_MASK__CI__VI 0x00800000L
#define IA_DEBUG_REG1__start_new_packet_MASK__CI__VI 0x00000004L
#define IA_DEBUG_REG2__bfa_dma_rdreq_freeze_MASK__SI 0x00000800L
#define IA_DEBUG_REG2__current_data_valid_MASK__SI 0x10000000L
#define IA_DEBUG_REG2__dma_bfa_rdreq_frozen_MASK__SI 0x00000400L
#define IA_DEBUG_REG2__dma_busy_MASK__SI 0x00000001L
#define IA_DEBUG_REG2__dma_data_fifo_empty_q_MASK__SI 0x00004000L
#define IA_DEBUG_REG2__dma_data_fifo_full_MASK__SI 0x00008000L
#define IA_DEBUG_REG2__dma_grp_valid_MASK__SI 0x04000000L
#define IA_DEBUG_REG2__dma_mask_fifo_empty_MASK__SI 0x00002000L
#define IA_DEBUG_REG2__dma_rdreq_dr_q_MASK__SI 0x00000008L
#define IA_DEBUG_REG2__dma_skid_fifo_empty_MASK__SI 0x01000000L
#define IA_DEBUG_REG2__dma_skid_fifo_full_MASK__SI 0x02000000L
#define IA_DEBUG_REG2__grp_dma_read_MASK__SI 0x08000000L
#define IA_DEBUG_REG2__hp_current_data_valid_MASK__CI__VI 0x10000000L
#define IA_DEBUG_REG2__hp_discard_1st_chunk_MASK__CI__VI 0x00000100L
#define IA_DEBUG_REG2__hp_discard_2nd_chunk_MASK__CI__VI 0x00000200L
#define IA_DEBUG_REG2__hp_dma_buf_type_q_MASK__CI__VI 0x00000060L
#define IA_DEBUG_REG2__hp_dma_data_fifo_empty_q_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG2__hp_dma_data_fifo_full_MASK__CI__VI 0x00008000L
#define IA_DEBUG_REG2__hp_dma_grp_valid_MASK__CI__VI 0x04000000L
#define IA_DEBUG_REG2__hp_dma_input_fifo_empty_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG2__hp_dma_input_fifo_full_MASK__CI__VI 0x00000002L
#define IA_DEBUG_REG2__hp_dma_mask_fifo_empty_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG2__hp_dma_mask_fifo_we_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG2__hp_dma_rdreq_dr_q_MASK__CI__VI 0x00000008L
#define IA_DEBUG_REG2__hp_dma_req_fifo_empty_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG2__hp_dma_req_fifo_full_MASK__CI__VI 0x00020000L
#define IA_DEBUG_REG2__hp_dma_req_path_q_MASK__CI__VI 0x00000080L
#define IA_DEBUG_REG2__hp_dma_ret_data_we_q_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG2__hp_dma_skid_fifo_empty_MASK__CI__VI 0x01000000L
#define IA_DEBUG_REG2__hp_dma_skid_fifo_full_MASK__CI__VI 0x02000000L
#define IA_DEBUG_REG2__hp_dma_tc_ret_sel_q_MASK__CI__VI 0x00000800L
#define IA_DEBUG_REG2__hp_dma_zero_indices_q_MASK__CI__VI 0x00000010L
#define IA_DEBUG_REG2__hp_grp_dma_read_MASK__CI__VI 0x08000000L
#define IA_DEBUG_REG2__hp_last_rdreq_in_dma_op_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG2__hp_out_of_range_r2_q_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG2__hp_second_tc_ret_data_q_MASK__CI__VI 0x00000400L
#define IA_DEBUG_REG2__hp_stage2_dr_MASK__CI__VI 0x00040000L
#define IA_DEBUG_REG2__hp_stage2_rtr_MASK__CI__VI 0x00080000L
#define IA_DEBUG_REG2__hp_stage3_dr_MASK__CI__VI 0x00100000L
#define IA_DEBUG_REG2__hp_stage3_rtr_MASK__CI__VI 0x00200000L
#define IA_DEBUG_REG2__hp_stage4_dr_MASK__CI__VI 0x00400000L
#define IA_DEBUG_REG2__hp_stage4_rtr_MASK__CI__VI 0x00800000L
#define IA_DEBUG_REG2__hp_start_new_packet_MASK__CI__VI 0x00000004L
#define IA_DEBUG_REG2__instances_remaining_MASK__SI 0x80000000L
#define IA_DEBUG_REG2__last_rdreq_in_dma_op_MASK__SI 0x00001000L
#define IA_DEBUG_REG2__mask_kill_MASK__SI 0x40000000L
#define IA_DEBUG_REG2__mc_rdreq_sent_cnt_q_MASK__SI 0x000003f0L
#define IA_DEBUG_REG2__rbiu_dma_valid_MASK__SI 0x00000002L
#define IA_DEBUG_REG2__rbiu_read_MASK__SI 0x00000004L
#define IA_DEBUG_REG2__reserved_MASK__SI 0x00030000L
#define IA_DEBUG_REG2__second_128bit_read_MASK__SI 0x20000000L
#define IA_DEBUG_REG2__stage2_dr_MASK__SI 0x00040000L
#define IA_DEBUG_REG2__stage2_rtr_MASK__SI 0x00080000L
#define IA_DEBUG_REG2__stage3_dr_MASK__SI 0x00100000L
#define IA_DEBUG_REG2__stage3_rtr_MASK__SI 0x00200000L
#define IA_DEBUG_REG2__stage4_dr_MASK__SI 0x00400000L
#define IA_DEBUG_REG2__stage4_rtr_MASK__SI 0x00800000L
#define IA_DEBUG_REG3__IA_TC_rdreq_send_out_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG3__SPARE_MASK__SI 0xc0000000L
#define IA_DEBUG_REG3__TAP_IA_rdret_vld_in_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG3__TC_IA_rdret_valid_in_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG3__adc_spi_freeze_r0_MASK__SI 0x00000200L
#define IA_DEBUG_REG3__adc_spi_freeze_r1_MASK__SI 0x00080000L
#define IA_DEBUG_REG3__adc_spi_freeze_r2_MASK__SI 0x20000000L
#define IA_DEBUG_REG3__csinvoc_en_r0_MASK__SI 0x00000008L
#define IA_DEBUG_REG3__csinvoc_en_r1_MASK__SI 0x00002000L
#define IA_DEBUG_REG3__csinvoc_en_r2_MASK__SI 0x00800000L
#define IA_DEBUG_REG3__current_state_r0_MASK__SI 0x00000007L
#define IA_DEBUG_REG3__current_state_r1_MASK__SI 0x00001c00L
#define IA_DEBUG_REG3__current_state_r2_MASK__SI 0x00700000L
#define IA_DEBUG_REG3__discard_1st_chunk_MASK__CI__VI 0x04000000L
#define IA_DEBUG_REG3__discard_2nd_chunk_MASK__CI__VI 0x08000000L
#define IA_DEBUG_REG3__dispatch_init_force_start_at_000_r0_MASK__SI 0x00000020L
#define IA_DEBUG_REG3__dispatch_init_force_start_at_000_r1_MASK__SI 0x00008000L
#define IA_DEBUG_REG3__dispatch_init_force_start_at_000_r2_MASK__SI 0x02000000L
#define IA_DEBUG_REG3__dispatch_init_ordered_append_enbl_r0_MASK__SI 0x00000040L
#define IA_DEBUG_REG3__dispatch_init_ordered_append_enbl_r1_MASK__SI 0x00010000L
#define IA_DEBUG_REG3__dispatch_init_ordered_append_enbl_r2_MASK__SI 0x04000000L
#define IA_DEBUG_REG3__dispatch_init_partial_tg_en_r0_MASK__SI 0x00000010L
#define IA_DEBUG_REG3__dispatch_init_partial_tg_en_r1_MASK__SI 0x00004000L
#define IA_DEBUG_REG3__dispatch_init_partial_tg_en_r2_MASK__SI 0x01000000L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out_MASK__CI__VI 0x00000008L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out_MASK__CI__VI 0x00000004L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_read_MASK__CI__VI 0x00000002L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out_MASK__CI__VI 0x00000010L
#define IA_DEBUG_REG3__dma_pipe0_rdreq_valid_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out_MASK__CI__VI 0x00000800L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out_MASK__CI__VI 0x00000400L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_read_MASK__CI__VI 0x00000200L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out_MASK__CI__VI 0x00001000L
#define IA_DEBUG_REG3__dma_pipe1_rdreq_valid_MASK__CI__VI 0x00000100L
#define IA_DEBUG_REG3__dma_rdreq_send_out_MASK__CI__VI 0x00008000L
#define IA_DEBUG_REG3__grp_dma_draw_is_pipe0_MASK__CI__VI 0x00000020L
#define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q_MASK__CI__VI 0x00040000L
#define IA_DEBUG_REG3__kill_threadgroup_r0_MASK__SI 0x00000100L
#define IA_DEBUG_REG3__kill_threadgroup_r1_MASK__SI 0x00040000L
#define IA_DEBUG_REG3__kill_threadgroup_r2_MASK__SI 0x10000000L
#define IA_DEBUG_REG3__last_tc_req_p1_MASK__CI__VI 0x10000000L
#define IA_DEBUG_REG3__mc_out_rtr_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG3__must_service_pipe0_req_MASK__CI__VI 0x00000040L
#define IA_DEBUG_REG3__pair0_valid_p1_MASK__CI__VI 0x00100000L
#define IA_DEBUG_REG3__pair1_valid_p1_MASK__CI__VI 0x00200000L
#define IA_DEBUG_REG3__pair2_valid_p1_MASK__CI__VI 0x00400000L
#define IA_DEBUG_REG3__pair3_valid_p1_MASK__CI__VI 0x00800000L
#define IA_DEBUG_REG3__pipe0_dr_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG3__pipe0_rtr_MASK__CI__VI 0x00020000L
#define IA_DEBUG_REG3__reset_wave_id_r0_MASK__SI 0x00000080L
#define IA_DEBUG_REG3__reset_wave_id_r1_MASK__SI 0x00020000L
#define IA_DEBUG_REG3__reset_wave_id_r2_MASK__SI 0x08000000L
#define IA_DEBUG_REG3__send_pipe1_req_MASK__CI__VI 0x00000080L
#define IA_DEBUG_REG3__tc_out_rtr_MASK__CI__VI 0x00080000L
#define IA_DEBUG_REG3__tc_req_count_q_MASK__CI__VI 0x03000000L
#define IA_DEBUG_REG4__current_shift_is_vect1_q_MASK 0x80000000L
#define IA_DEBUG_REG4__di_event_flag_p1_q_MASK 0x00100000L
#define IA_DEBUG_REG4__di_first_group_of_draw_q_MASK__CI__VI 0x20000000L
#define IA_DEBUG_REG4__di_first_group_of_inst_q_MASK__SI 0x20000000L
#define IA_DEBUG_REG4__di_major_mode_p1_q_0_MASK__SI 0x00010000L
#define IA_DEBUG_REG4__di_major_mode_p1_q_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG4__di_source_select_p1_q_MASK 0x0c000000L
#define IA_DEBUG_REG4__di_state_sel_p1_q_MASK 0x00e00000L
#define IA_DEBUG_REG4__draw_opaq_active_q_MASK 0x02000000L
#define IA_DEBUG_REG4__draw_opaq_en_p1_q_MASK 0x01000000L
#define IA_DEBUG_REG4__grp_se0_fifo_empty_MASK 0x00000040L
#define IA_DEBUG_REG4__grp_se0_fifo_full_MASK 0x00000080L
#define IA_DEBUG_REG4__gs_mode_p1_q_MASK 0x000e0000L
#define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q_MASK 0x00008000L
#define IA_DEBUG_REG4__ia_vgt_prim_rtr_q_MASK 0x00004000L
#define IA_DEBUG_REG4__last_shift_of_draw_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG4__last_shift_of_instance_MASK__SI 0x40000000L
#define IA_DEBUG_REG4__pipe0_dr_MASK 0x00000001L
#define IA_DEBUG_REG4__pipe0_rtr_MASK 0x00000100L
#define IA_DEBUG_REG4__pipe1_dr_MASK 0x00000002L
#define IA_DEBUG_REG4__pipe1_rtr_MASK 0x00000200L
#define IA_DEBUG_REG4__pipe2_dr_MASK 0x00000004L
#define IA_DEBUG_REG4__pipe2_rtr_MASK 0x00000400L
#define IA_DEBUG_REG4__pipe3_dr_MASK 0x00000008L
#define IA_DEBUG_REG4__pipe3_rtr_MASK 0x00000800L
#define IA_DEBUG_REG4__pipe4_dr_MASK 0x00000010L
#define IA_DEBUG_REG4__pipe4_rtr_MASK 0x00001000L
#define IA_DEBUG_REG4__pipe5_dr_MASK 0x00000020L
#define IA_DEBUG_REG4__pipe5_rtr_MASK 0x00002000L
#define IA_DEBUG_REG4__ready_to_read_di_MASK 0x10000000L
#define IA_DEBUG_REG5__current_instance_q_15_0_MASK__SI 0xffff0000L
#define IA_DEBUG_REG5__di_index_counter_q_15_0_MASK 0x0000ffffL
#define IA_DEBUG_REG5__draw_input_fifo_empty_MASK__CI__VI 0x80000000L
#define IA_DEBUG_REG5__draw_input_fifo_full_MASK__CI__VI 0x40000000L
#define IA_DEBUG_REG5__instanceid_13_0_MASK__CI__VI 0x3fff0000L
#define IA_DEBUG_REG6__after_group_partial_MASK__CI__VI 0x00400000L
#define IA_DEBUG_REG6__after_prim_partial_MASK__SI 0x00400000L
#define IA_DEBUG_REG6__curr_prim_partial_MASK 0x00008000L
#define IA_DEBUG_REG6__current_shift_q_MASK 0x0000000fL
#define IA_DEBUG_REG6__current_stride_pre_MASK 0x000000f0L
#define IA_DEBUG_REG6__current_stride_q_MASK 0x00001f00L
#define IA_DEBUG_REG6__extract_group_MASK 0x00800000L
#define IA_DEBUG_REG6__first_group_partial_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG6__first_prim_partial_MASK__SI 0x00002000L
#define IA_DEBUG_REG6__grp_shift_debug_data_MASK__CI__VI 0xff000000L
#define IA_DEBUG_REG6__next_group_partial_MASK__CI__VI 0x00200000L
#define IA_DEBUG_REG6__next_prim_partial_MASK__SI 0x00200000L
#define IA_DEBUG_REG6__next_stride_q_MASK 0x001f0000L
#define IA_DEBUG_REG6__second_group_partial_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG6__second_prim_partial_MASK__SI 0x00004000L
#define IA_DEBUG_REG6__shifter_load_needed_MASK__SI 0x40000000L
#define IA_DEBUG_REG6__shifter_space_avail_MASK__SI 0x20000000L
#define IA_DEBUG_REG6__shifter_waiting_for_first_load_q_MASK__SI 0x80000000L
#define IA_DEBUG_REG6__shifter_word_count_q_MASK__SI 0x1f000000L
#define IA_DEBUG_REG7__indx_shift_is_one_p2_q_MASK 0x02000000L
#define IA_DEBUG_REG7__indx_shift_is_two_p2_q_MASK 0x04000000L
#define IA_DEBUG_REG7__indx_stride_is_four_p2_q_MASK 0x08000000L
#define IA_DEBUG_REG7__last_group_of_draw_p2_q_MASK__CI__VI 0x00800000L
#define IA_DEBUG_REG7__last_group_of_inst_p2_q_MASK__SI 0x00800000L
#define IA_DEBUG_REG7__num_indx_in_group_p2_q_MASK 0x00700000L
#define IA_DEBUG_REG7__reset_indx_state_q_MASK 0x0000000fL
#define IA_DEBUG_REG7__shift_event_flag_p2_q_MASK 0x01000000L
#define IA_DEBUG_REG7__shift_prim0_partial_p3_q_MASK 0x80000000L
#define IA_DEBUG_REG7__shift_prim0_reset_p3_q_MASK 0x40000000L
#define IA_DEBUG_REG7__shift_prim1_partial_p3_q_MASK 0x20000000L
#define IA_DEBUG_REG7__shift_prim1_reset_p3_q_MASK 0x10000000L
#define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q_MASK 0x0000f000L
#define IA_DEBUG_REG7__shift_vect1_comp_en_p2_q_MASK__SI 0x00000f00L
#define IA_DEBUG_REG7__shift_vect1_reset_match_p2_q_MASK 0x000f0000L
#define IA_DEBUG_REG7__shift_vect1_valid_p2_q_MASK__CI__VI 0x00000f00L
#define IA_DEBUG_REG7__shift_vect_valid_p2_q_MASK 0x000000f0L
#define IA_DEBUG_REG8__di_prim_type_p1_q_MASK 0x0000001fL
#define IA_DEBUG_REG8__grp_components_valid_MASK 0xf0000000L
#define IA_DEBUG_REG8__grp_continued_MASK 0x00000800L
#define IA_DEBUG_REG8__grp_eop_MASK 0x02000000L
#define IA_DEBUG_REG8__grp_eopg_MASK 0x04000000L
#define IA_DEBUG_REG8__grp_event_flag_MASK 0x08000000L
#define IA_DEBUG_REG8__grp_null_primitive_MASK 0x01000000L
#define IA_DEBUG_REG8__grp_output_path_MASK 0x00e00000L
#define IA_DEBUG_REG8__grp_state_sel_MASK 0x00007000L
#define IA_DEBUG_REG8__grp_sub_prim_type_MASK 0x001f8000L
#define IA_DEBUG_REG8__last_group_of_inst_p5_q_MASK 0x00000100L
#define IA_DEBUG_REG8__shift_prim0_null_flag_p5_q_MASK 0x00000400L
#define IA_DEBUG_REG8__shift_prim1_null_flag_p5_q_MASK 0x00000200L
#define IA_DEBUG_REG8__shift_vect_end_of_packet_p5_q_MASK 0x00000080L
#define IA_DEBUG_REG8__two_cycle_xfer_p1_q_MASK 0x00000020L
#define IA_DEBUG_REG8__two_prim_input_p1_q_MASK 0x00000040L
#define IA_DEBUG_REG9__SPARE0_MASK__CI__VI 0x00004000L
#define IA_DEBUG_REG9__SPARE1_MASK__CI__VI 0x00008000L
#define IA_DEBUG_REG9__disp_se_switch_p6_MASK__SI 0x00004000L
#define IA_DEBUG_REG9__eopg_between_prims_p6_MASK 0x00000400L
#define IA_DEBUG_REG9__eopg_on_last_prim_p6_MASK 0x00000200L
#define IA_DEBUG_REG9__gfx_se_switch_p6_MASK 0x00000002L
#define IA_DEBUG_REG9__gfx_send_to_se1_p5_q_MASK__SI 0x00002000L
#define IA_DEBUG_REG9__grp_se1_fifo_empty_MASK__CI__VI 0x00040000L
#define IA_DEBUG_REG9__grp_se1_fifo_full_MASK__CI__VI 0x00080000L
#define IA_DEBUG_REG9__null_eoi_xfer_prim0_p6_MASK 0x00000008L
#define IA_DEBUG_REG9__null_eoi_xfer_prim1_p6_MASK 0x00000004L
#define IA_DEBUG_REG9__other_se_empty_packet_p6_MASK__SI 0x00008000L
#define IA_DEBUG_REG9__prim0_eoi_p6_MASK 0x00000020L
#define IA_DEBUG_REG9__prim0_valid_eopg_p6_MASK 0x00000080L
#define IA_DEBUG_REG9__prim1_eoi_p6_MASK 0x00000010L
#define IA_DEBUG_REG9__prim1_to_other_se_p6_MASK 0x00000100L
#define IA_DEBUG_REG9__prim1_valid_eopg_p6_MASK 0x00000040L
#define IA_DEBUG_REG9__prim1_xfer_p6_MASK 0x00020000L
#define IA_DEBUG_REG9__prim_count_eq_group_size_p6_MASK 0x00000800L
#define IA_DEBUG_REG9__prim_count_gt_group_size_p6_MASK 0x00001000L
#define IA_DEBUG_REG9__prim_counter_q_MASK__CI__VI 0xfff00000L
#define IA_DEBUG_REG9__prim_counter_q_MASK__SI 0xfffc0000L
#define IA_DEBUG_REG9__send_to_se1_p5_q_MASK__SI 0x00000001L
#define IA_DEBUG_REG9__send_to_se1_p6_MASK__CI__VI 0x00000001L
#define IA_DEBUG_REG9__shift_vect_end_of_packet_p5_q_MASK__CI__VI 0x00010000L
#define IA_DEBUG_REG9__two_prim_output_p5_q_MASK__CI__VI 0x00002000L
#define IA_DEBUG_REG9__valid_eop_switch_p6_MASK__SI 0x00010000L
#define IA_ENHANCE__MISC_MASK 0xffffffffL
#define IA_MULTI_VGT_PARAM__PARTIAL_ES_WAVE_ON_MASK 0x00040000L
#define IA_MULTI_VGT_PARAM__PARTIAL_VS_WAVE_ON_MASK 0x00010000L
#define IA_MULTI_VGT_PARAM__PRIMGROUP_SIZE_MASK 0x0000ffffL
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOI_MASK 0x00080000L
#define IA_MULTI_VGT_PARAM__SWITCH_ON_EOP_MASK 0x00020000L
#define IA_MULTI_VGT_PARAM__WD_SWITCH_ON_EOP_MASK__CI__VI 0x00100000L
#define IA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define IA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define IA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define IA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define IA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define IA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define IA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define IA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define IA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define IA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000000ffL
#define IA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define IA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define IA_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L
#define IA_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000000ffL
#define IA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define IA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define IA_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L
#define IA_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000000ffL
#define IA_VMID_OVERRIDE__ENABLE_MASK__SI__CI 0x00000001L
#define IA_VMID_OVERRIDE__VMID_MASK__SI__CI 0x0000001eL
#define ICON_COLOR1__ICON_COLOR1_BLUE_MASK__SI 0x000000ffL
#define ICON_COLOR1__ICON_COLOR1_GREEN_MASK__SI 0x0000ff00L
#define ICON_COLOR1__ICON_COLOR1_RED_MASK__SI 0x00ff0000L
#define ICON_COLOR2__ICON_COLOR2_BLUE_MASK__SI 0x000000ffL
#define ICON_COLOR2__ICON_COLOR2_GREEN_MASK__SI 0x0000ff00L
#define ICON_COLOR2__ICON_COLOR2_RED_MASK__SI 0x00ff0000L
#define ICON_CONTROL__ICON_2X_MAGNIFY_MASK__SI 0x00010000L
#define ICON_CONTROL__ICON_ENABLE_MASK__SI 0x00000001L
#define ICON_CONTROL__ICON_FORCE_MC_ON_MASK__SI 0x00100000L
#define ICON_SIZE__ICON_HEIGHT_MASK__SI 0x0000007fL
#define ICON_SIZE__ICON_WIDTH_MASK__SI 0x007f0000L
#define ICON_START_POSITION__ICON_X_POSITION_MASK__SI 0x1fff0000L
#define ICON_START_POSITION__ICON_Y_POSITION_MASK__SI 0x00001fffL
#define ICON_SURFACE_ADDRESS_HIGH__ICON_SURFACE_ADDRESS_HIGH_MASK__SI 0x000000ffL
#define ICON_SURFACE_ADDRESS__ICON_SURFACE_ADDRESS_MASK__SI 0xffffffffL
#define ICON_UPDATE__ICON_DISABLE_MULTIPLE_UPDATE_MASK__SI 0x01000000L
#define ICON_UPDATE__ICON_UPDATE_LOCK_MASK__SI 0x00010000L
#define ICON_UPDATE__ICON_UPDATE_PENDING_MASK__SI 0x00000001L
#define ICON_UPDATE__ICON_UPDATE_TAKEN_MASK__SI 0x00000002L
#define ID00_DCP_LB_DATA_P0__ID00_DCP_LB_DATA_SEND_MASK__SI 0x80000000L
#define ID00_DCP_LB_DATA_P0__ID00_DCP_LB_EOC_MASK__SI 0x40000000L
#define ID00_DCP_LB_DATA_P0__ID00_DCP_LB_P0_B_CB_MASK__SI 0x3ff00000L
#define ID00_DCP_LB_DATA_P0__ID00_DCP_LB_P0_G_Y_MASK__SI 0x000ffc00L
#define ID00_DCP_LB_DATA_P0__ID00_DCP_LB_P0_R_CR_MASK__SI 0x000003ffL
#define ID01_DCP_LB_DATA_P1__ID01_DCP_LB_DISPNUM_MASK__SI 0x40000000L
#define ID01_DCP_LB_DATA_P1__ID01_DCP_LB_P1_B_CB_MASK__SI 0x3ff00000L
#define ID01_DCP_LB_DATA_P1__ID01_DCP_LB_P1_G_Y_MASK__SI 0x000ffc00L
#define ID01_DCP_LB_DATA_P1__ID01_DCP_LB_P1_R_CR_MASK__SI 0x000003ffL
#define ID01_DCP_LB_DATA_P1__ID01_LB_DCP_SOF2_MASK__SI 0x80000000L
#define ID02_DCP_DMIF_GRPH_DATA_LOW_p0__ID02_DMIF_DCP_grph_data_LOW_p0_MASK__SI 0xffffffffL
#define ID03_DCP_DMIF_GRPH_DATA_HIGH_p0__ID03_DMIF_DCP_grph_data_HIGH_p0_MASK__SI 0xffffffffL
#define ID04_DCP_DMIF_GRPH_DATA_LOW_p1__ID04_DMIF_DCP_grph_data_LOW_p1_MASK__SI 0xffffffffL
#define ID05_DCP_DMIF_GRPH_DATA_HIGH_p1__ID05_DMIF_DCP_grph_data_HIGH_p1_MASK__SI 0xffffffffL
#define ID06_DCP_DMIF_OVLDATA_p0__ID06_DMIF_DCP_ovl_data_p0_MASK__SI 0xffffffffL
#define ID07_DCP_DMIF_OVLDATA_p1__ID07_DMIF_DCP_ovl_data_p1_MASK__SI 0xffffffffL
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_DCP_LB_RTR_MASK__SI 0x40000000L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_CHUNKSIZE_MASK__SI 0x08000000L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_DISPNUM_MASK__SI 0x00000080L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_L0_TAG_MASK__SI 0x00000007L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_L1_TAG_MASK__SI 0x00000038L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_LAST_CHUNK_OF_LINE_MASK__SI 0x10000000L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_NOT_LAST_LINE_PAIR_MASK__SI 0x20000000L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_RTS_MASK__SI 0x00000040L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_SOF1_MASK__SI 0x80000000L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_X_MASK__SI 0x00003f00L
#define ID08_DCP_LB_CHUNK_REQUEST__ID08_LB_DCP_Y_MASK__SI 0x07ffc000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_DCP_DMIF_req_MASK__SI 0x00100000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_DCP_DMIF_size_MASK__SI 0x00600000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_DCP_DMIF_surface_MASK__SI 0x03000000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_DCP_DMIF_x_MASK__SI 0x0000007fL
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_DCP_DMIF_y_MASK__SI 0x000fff80L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_DMIF_DCP_req_fifo_empty_MASK__SI 0x00800000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_LB_DCP_D1_START_LINE_MASK__SI 0x04000000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_LB_DCP_D1_STEREO_SELECT_MASK__SI 0x10000000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_LB_DCP_D1_V_UPDATE_MASK__SI 0x40000000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_LB_DCP_D2_START_LINE_MASK__SI 0x08000000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_LB_DCP_D2_STEREO_SELECT_MASK__SI 0x20000000L
#define ID09_DCP_DMIF_CHUNK_REQUEST__ID09_LB_DCP_D2_V_UPDATE_MASK__SI 0x80000000L
#define ID10_DCP_DCCIF_DATA__ID10_CRTC1_DCP_htotal_by_8_MASK__SI 0x00010000L
#define ID10_DCP_DCCIF_DATA__ID10_CRTC2_DCP_htotal_by_8_MASK__SI 0x00020000L
#define ID10_DCP_DCCIF_DATA__ID10_DCCG_SCLK_G_DCP_clock_on_MASK__SI 0x00002000L
#define ID10_DCP_DCCIF_DATA__ID10_DCCIF_CLIENT_RTAG_MASK__SI 0x000007f8L
#define ID10_DCP_DCCIF_DATA__ID10_DCCIF_CLIENT_R_ID_MASK__SI 0x00001800L
#define ID10_DCP_DCCIF_DATA__ID10_DCCIF_CLIENT_VALID_MASK__SI 0x00000004L
#define ID10_DCP_DCCIF_DATA__ID10_DCCIF_DCP_CURSOR_RRTR_MASK__SI 0x00000002L
#define ID10_DCP_DCCIF_DATA__ID10_DCCIF_DCP_ICON_RRTR_MASK__SI 0x00000001L
#define ID10_DCP_DCCIF_DATA__ID10_DCP_DMIF_grph_rtr_MASK__SI 0x00080000L
#define ID10_DCP_DCCIF_DATA__ID10_DCP_DMIF_ovl_rtr_MASK__SI 0x00100000L
#define ID10_DCP_DCCIF_DATA__ID10_DCP_DMIF_req_MASK__SI 0x00200000L
#define ID10_DCP_DCCIF_DATA__ID10_DCP_DMIF_size_MASK__SI 0x00c00000L
#define ID10_DCP_DCCIF_DATA__ID10_DCP_DMIF_urgent_MASK__SI 0x80000000L
#define ID10_DCP_DCCIF_DATA__ID10_DCP_DMIF_x_MASK__SI 0x7f000000L
#define ID10_DCP_DCCIF_DATA__ID10_DMIF_DCP_busy_MASK__SI 0x00008000L
#define ID10_DCP_DCCIF_DATA__ID10_LB_DCP_URGENT_MASK__SI 0x00040000L
#define ID10_DCP_DCCIF_DATA__ID10_LB_DCP_WR_busy_MASK__SI 0x00004000L
#define ID11_DCP_DCCIF_REQUEST__ID11_DCP_ICON_DCCIF_ID_MASK__SI 0xe0000000L
#define ID11_DCP_DCCIF_REQUEST__ID11_DCP_ICON_DCCIF_RADDR_MASK__SI 0x1ffffffeL
#define ID11_DCP_DCCIF_REQUEST__ID11_DCP_ICON_DCCIF_RREQ_MASK__SI 0x00000001L
#define ID12_DCP_DCCIF_REQUEST__ID12_DCP_CURSOR_DCCIF_ID_MASK__SI 0xe0000000L
#define ID12_DCP_DCCIF_REQUEST__ID12_DCP_CURSOR_DCCIF_RADDR_MASK__SI 0x1ffffffeL
#define ID12_DCP_DCCIF_REQUEST__ID12_DCP_CURSOR_DCCIF_RREQ_MASK__SI 0x00000001L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_CURSOR_DCCIF_RTAG_MASK__SI 0x0000ff00L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_CURSOR_DCCIF_URGENT_MASK__SI 0x00020000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_CURSOR_EN_p0_MASK__SI 0x02000000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_CURSOR_EN_p1_MASK__SI 0x04000000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_GRPH_EN_p0_MASK__SI 0x00200000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_GRPH_EN_p1_MASK__SI 0x00400000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_G_O_REQUEST_STATE_MASK__SI 0xe0000000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_ICON_EN_p0_MASK__SI 0x08000000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_ICON_EN_p1_MASK__SI 0x10000000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_OVL_EN_p0_MASK__SI 0x00800000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_DEBUG_OVL_EN_p1_MASK__SI 0x01000000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_ICON_DCCIF_RTAG_MASK__SI 0x000000ffL
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_ICON_DCCIF_URGENT_MASK__SI 0x00040000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_PER_lut_host_rw_MASK__SI 0x00080000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_PER_lut_rw_by_host_MASK__SI 0x00100000L
#define ID13_DCP_DCCIF_REQUEST__ID13_DCP_RBBMIF_ready_MASK__SI 0x00010000L
#define ID14_DCP_DMIF_STATUS__ID14_DCP_d1req_pipe_idle_MASK__SI 0x00000001L
#define ID14_DCP_DMIF_STATUS__ID14_DCP_d2req_pipe_idle_MASK__SI 0x00000002L
#define ID14_DCP_DMIF_STATUS__ID15_DMIF_dmif_req_pipe_idle_MASK__SI 0x00010000L
#define ID14_DMIF_STATUS__ID14_DCP_d1req_pipe_idle_MASK__SI 0x00000001L
#define ID14_DMIF_STATUS__ID14_DCP_d2req_pipe_idle_MASK__SI 0x00000002L
#define ID14_DMIF_STATUS__ID15_DMIF_DCP_debug_mc_max_latency_overflow_MASK__SI 0x02000000L
#define ID14_DMIF_STATUS__ID15_DMIF_DCP_debug_mc_min_latency_overflow_MASK__SI 0x01000000L
#define ID14_DMIF_STATUS__ID15_DMIF_dmif_req_pipe_idle_MASK__SI 0x00010000L
#define ID15_DMIF_MC_LATENCY__ID15_DMIF_DCP_debug_mc_max_latency_MASK__SI 0xffff0000L
#define ID15_DMIF_MC_LATENCY__ID15_DMIF_DCP_debug_mc_min_latency_MASK__SI 0x0000ffffL
#define ID16_MCIF_MC_LATENCY__ID16_MCIF_DCP_debug_mc_max_latency_overflow_MASK__SI 0x02000000L
#define ID16_MCIF_MC_LATENCY__ID16_MCIF_DCP_debug_mc_min_latency_overflow_MASK__SI 0x01000000L
#define ID17_MCIF_MC_LATENCY__ID17_MCIF_DCP_debug_mc_max_latency_MASK__SI 0xffff0000L
#define ID17_MCIF_MC_LATENCY__ID17_MCIF_DCP_debug_mc_min_latency_MASK__SI 0x0000ffffL
#define ID18_D1GRPH_PRIMARY_SURFACE_ADDRESS__ID18_D1GRPH_PRIMARY_SURFACE_ADDRESS_MASK__SI          \
  0xffffffffL
#define ID19_D1GRPH_SECONDARY_SURFACE_ADDRESS__ID19_D1GRPH_SECONDARY_SURFACE_ADDRESS_MASK__SI      \
  0xffffffffL
#define ID20_D1OVL_SURFACE_ADDRESS__ID20_D1OVL_SURFACE_ADDRESS_MASK__SI 0xffffffffL
#define ID21_D1GRPH_COMPRESS_SURFACE_ADDRESS__ID21_D1GRPH_COMPRESS_SURFACE_ADDRESS_MASK__SI        \
  0xffffffffL
#define ID22_D1CURSOR_SURFACE_ADDRESS__ID22_D1CURSOR_SURFACE_ADDRESS_MASK__SI 0x0fffffffL
#define ID23_D1ICON_SURFACE_ADDRESS__ID23_D1ICON_SURFACE_ADDRESS_MASK__SI 0x0fffffffL
#define ID30_DCCARB_VIP_R_ADDR__ID30_DCCARB_VIP_R_ADDR_MASK__SI 0xffffffffL
#define ID31_DCCARB_DCT_R_ADDR__ID31_DCCARB_DCT_R_ADDR_MASK__SI 0xffffffffL
#define ID34_DCCARB_FBC_R_ADDR__ID34_DCCARB_FBC_R_ADDR_MASK__SI 0xffffffffL
#define ID35_DCCARB_VGA_W_ADDR__ID35_DCCARB_VGA_W_ADDR_MASK__SI 0xffffffffL
#define ID36_DCCARB_FBC_W_ADDR__ID36_DCCARB_FBC_W_ADDR_MASK__SI 0xffffffffL
#define ID37_MC_IF_DEBUG_01__ID37_DMIF_MC_RDREQ_FREE_MASK__SI 0x00000002L
#define ID37_MC_IF_DEBUG_01__ID37_DMIF_MC_RDREQ_SEND_MASK__SI 0x00000001L
#define ID37_MC_IF_DEBUG_01__ID37_DMIF_TAP_RDNFO_ASK_MASK__SI 0x00000010L
#define ID37_MC_IF_DEBUG_01__ID37_DMIF_TAP_RDNFO_GO_MASK__SI 0x00000020L
#define ID37_MC_IF_DEBUG_01__ID37_DMIF_TAP_RDREQ_SEND_MASK__SI 0x00000008L
#define ID37_MC_IF_DEBUG_01__ID37_MC_DMIF_RDRET_VLD_MASK__SI 0x00000004L
#define ID37_MC_IF_DEBUG_01__ID37_MC_VIP_WRCLEAN_PHASE_MASK__SI 0x00018000L
#define ID37_MC_IF_DEBUG_01__ID37_TAP_DMIF_RDRET_NACK_MASK__SI 0x00000180L
#define ID37_MC_IF_DEBUG_01__ID37_TAP_DMIF_RDRET_VLD_MASK__SI 0x00000040L
#define ID37_MC_IF_DEBUG_01__ID37_TAP_VIP_WRRET_NACK_MASK__SI 0x00600000L
#define ID37_MC_IF_DEBUG_01__ID37_TAP_VIP_WRRET_VLD_MASK__SI 0x00100000L
#define ID37_MC_IF_DEBUG_01__ID37_VIP_MC_WRREQ_FREE_MASK__SI 0x00002000L
#define ID37_MC_IF_DEBUG_01__ID37_VIP_MC_WRREQ_PHASE_MASK__SI 0x00004000L
#define ID37_MC_IF_DEBUG_01__ID37_VIP_MC_WRREQ_SEND_MASK__SI 0x00001000L
#define ID37_MC_IF_DEBUG_01__ID37_VIP_TAP_WRNFO_ASK_MASK__SI 0x00040000L
#define ID37_MC_IF_DEBUG_01__ID37_VIP_TAP_WRNFO_GO_MASK__SI 0x00080000L
#define ID37_MC_IF_DEBUG_01__ID37_VIP_TAP_WRREQ_SEND_MASK__SI 0x00020000L
#define ID38_MC_IF_DEBUG_02__ID38_DMIF_MC_RDREQ_ADDR_MASK__SI 0xffffffffL
#define ID39_MC_IF_DEBUG_03__ID39_DMIF_TAP_RDREQ_ADDR_MASK__SI 0x0fffffffL
#define ID40_MC_IF_DEBUG_04__ID40_VIP_MC_WRREQ_ADDR_MASK__SI 0xffffffffL
#define ID41_MC_IF_DEBUG_05__ID41_VIP_TAP_WRREQ_ADDR_MASK__SI 0x7fffffffL
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_MC_RDREQ_FREE_MASK__SI 0x00000002L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_MC_RDREQ_SEND_MASK__SI 0x00000001L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_MC_WRREQ_FREE_MASK__SI 0x00002000L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_MC_WRREQ_PHASE_MASK__SI 0x00004000L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_MC_WRREQ_SEND_MASK__SI 0x00001000L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_TAP_RDNFO_ASK_MASK__SI 0x00000010L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_TAP_RDNFO_GO_MASK__SI 0x00000020L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_TAP_RDREQ_SEND_MASK__SI 0x00000008L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_TAP_WRNFO_ASK_MASK__SI 0x00040000L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_TAP_WRNFO_GO_MASK__SI 0x00080000L
#define ID42_MC_IF_DEBUG_06__ID42_MCIF_TAP_WRREQ_SEND_MASK__SI 0x00020000L
#define ID42_MC_IF_DEBUG_06__ID42_MC_MCIF_RDRET_VLD_MASK__SI 0x00000004L
#define ID42_MC_IF_DEBUG_06__ID42_MC_MCIF_WRCLEAN_PHASE_MASK__SI 0x00018000L
#define ID42_MC_IF_DEBUG_06__ID42_TAP_MCIF_RDRET_NACK_MASK__SI 0x00000180L
#define ID42_MC_IF_DEBUG_06__ID42_TAP_MCIF_RDRET_VLD_MASK__SI 0x00000040L
#define ID42_MC_IF_DEBUG_06__ID42_TAP_MCIF_WRRET_NACK_MASK__SI 0x00600000L
#define ID42_MC_IF_DEBUG_06__ID42_TAP_MCIF_WRRET_VLD_MASK__SI 0x00100000L
#define ID43_MC_IF_DEBUG_07__ID43_MCIF_MC_RDREQ_ADDR_MASK__SI 0xffffffffL
#define ID44_MC_IF_DEBUG_08__ID44_MCIF_TAP_RDREQ_ADDR_MASK__SI 0x0fffffffL
#define ID45_MC_IF_DEBUG_09__ID45_MCIF_MC_WRREQ_ADDR_MASK__SI 0xffffffffL
#define ID46_MC_IF_DEBUG_10__ID46_MCIF_TAP_WRREQ_ADDR_MASK__SI 0x7fffffffL
#define IDCT_AUTH0__AUTH0_MASK__SI 0xffffffffL
#define IDCT_AUTH1__AUTH1_MASK__SI 0xffffffffL
#define IDCT_AUTH2__AUTH2_MASK__SI 0xffffffffL
#define IDCT_AUTH3__AUTH3_MASK__SI 0xffffffffL
#define IDCT_AUTH_CONTROL0__CONTROL0_BITS_MASK__SI 0xffffffffL
#define IDCT_AUTH_CONTROL1__CONTROL1_BITS_MASK__SI 0xffffffffL
#define IDCT_AUTH_CONTROL2__CONTROL2_BITS_MASK__SI 0xffffffffL
#define IDCT_AUTH_CONTROL3__CONTROL3_BITS_MASK__SI 0xffffffffL
#define IDCT_COEF_BASE__IDCT_COEF_MEM_LOCATION_MASK__SI 0xffffffffL
#define IDCT_COEF_DATA__IDCT_COEF_DATA_MASK__SI 0xffffffffL
#define IDCT_CONFIG__IDCT_RDREQ_URG_MASK__SI 0x00000f00L
#define IDCT_CONFIG__IDCT_REQ_TRAN_MASK__SI 0x00010000L
#define IDCT_CONTROL__COEF_FETCH_WATERMARK_MASK__SI 0x3c000000L
#define IDCT_CONTROL__COEF_SWAP_MASK__SI 0x03000000L
#define IDCT_CONTROL__DCT_CORE_BYPASS_MASK__SI 0x00020000L
#define IDCT_CONTROL__DRM_MASK_DEBUG_EN_MASK__SI 0x40000000L
#define IDCT_CONTROL__IDCT_248_MODE_MASK__SI 0x00002000L
#define IDCT_CONTROL__IDCT_CTL_INTRA_MASK__SI 0x00000020L
#define IDCT_CONTROL__IDCT_CTL_SCAN_PATTERN_MASK__SI 0x00000018L
#define IDCT_CONTROL__IDCT_DECRYP_SEL_MASK__SI 0x00000200L
#define IDCT_CONTROL__IDCT_FIELD_ENCODING_MASK__SI 0x00000800L
#define IDCT_CONTROL__IDCT_MISMATCH_CONTROL_MASK__SI 0x00010000L
#define IDCT_CONTROL__IDCT_SCRAMBLE_MASK__SI 0x00000400L
#define IDCT_CONTROL__IDCT_ZERO_ON_ERROR_MASK__SI 0x00001000L
#define IDCT_CURRENT_MB_STATUS_DEBUG__CURRENT_MACROBLOCK_NUMBER_MASK__SI 0x0000ffffL
#define IDCT_DEBUG_00__DEBUG00_SCRAM_IDCT3A_MASK__SI 0x000007ffL
#define IDCT_DEBUG_01__DEBUG01_SCRAM_IDCT3B_MASK__SI 0x000007ffL
#define IDCT_DEBUG_02__DEBUG02_SCRAM_IDCT3C_MASK__SI 0x000007ffL
#define IDCT_DEBUG_03__DEBUG03_SCRAM_IDCT3D_MASK__SI 0x000007ffL
#define IDCT_DEBUG_04__DEBUG04_DEZIGZAG_MASK__SI 0x00000fffL
#define IDCT_DEBUG_05__DEBUG05_INTER_BUF_MASK__SI 0x00000fffL
#define IDCT_DEBUG_06__DEBUG06_OUT_BUF_MASK__SI 0x00000fffL
#define IDCT_DEBUG_0A__DEBUG0A_IDCT_RD_CTRL_DEBUG_1_MASK__SI 0x00000fffL
#define IDCT_DEBUG_0A__DEBUG0A_IDCT_RD_CTRL_DEBUG_2_MASK__SI 0x00fff000L
#define IDCT_DEBUG_0B__DEBUG0B_IDCT_RD_CTRL_DEBUG_3_MASK__SI 0x00000fffL
#define IDCT_DEBUG_0B__DEBUG0B_IDCT_RD_CTRL_DEBUG_4_MASK__SI 0x00fff000L
#define IDCT_DEBUG_0C__DEBUG0C_IDCT_RD_CTRL_DEBUG_5_MASK__SI 0x00000fffL
#define IDCT_DEBUG_0C__DEBUG0C_IDCT_RD_CTRL_DEBUG_6_MASK__SI 0x00fff000L
#define IDCT_DEBUG_18__DEBUG18_IDCT_RD_CTRL_DEBUG_7_MASK__SI 0x00000fffL
#define IDCT_DEBUG_18__DEBUG18_IDCT_RD_CTRL_DEBUG_8_MASK__SI 0x00fff000L
#define IDCT_DEBUG_19__DEBUG19_IDCT_RD_CTRL_DEBUG_10_MASK__SI 0x00fff000L
#define IDCT_DEBUG_19__DEBUG19_IDCT_RD_CTRL_DEBUG_9_MASK__SI 0x00000fffL
#define IDCT_DEBUG_20__DEBUG20_IDCT_RD_CTRL_DEBUG_11_MASK__SI 0x00000fffL
#define IDCT_DEBUG_20__DEBUG20_IDCT_RD_CTRL_DEBUG_12_MASK__SI 0x00fff000L
#define IDCT_DEBUG_21__DEBUG21_IDCT_RD_CTRL_DEBUG_13_MASK__SI 0x00000fffL
#define IDCT_DEBUG_21__DEBUG21_IDCT_RD_CTRL_DEBUG_14_MASK__SI 0x00fff000L
#define IDCT_DEBUG_22__DEBUG22_IDCT_RD_CTRL_DEBUG_15_MASK__SI 0x00000fffL
#define IDCT_DEBUG_23__DEBUG23_IDCT_DRM_IF_DEBUG_1_MASK__SI 0x00000fffL
#define IDCT_DEBUG_23__DEBUG23_IDCT_DRM_IF_DEBUG_2_MASK__SI 0x00fff000L
#define IDCT_DEBUG_24__DEBUG24_IDCT_DRM_IF_DEBUG_3_MASK__SI 0x00000fffL
#define IDCT_DRM_CONTROL_STATUS__DRM_VCPU_FLUSHED_MASK__SI 0x00000001L
#define IDCT_DRM_CONTROL_STATUS__DRM_VCPU_STOP_FLUSH_MASK__SI 0x00000002L
#define IDCT_DRM_WR_CREDIT__DRM_WR_CREDIT_MASK__SI 0x0000003fL
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_00_MASK__SI 0x00000001L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_01_MASK__SI 0x00000002L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_02_MASK__SI 0x00000004L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_03_MASK__SI 0x00000008L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_04_MASK__SI 0x00000010L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_05_MASK__SI 0x00000020L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_06_MASK__SI 0x00000040L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_07_MASK__SI 0x00000080L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_08_MASK__SI 0x00000100L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_09_MASK__SI 0x00000200L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_10_MASK__SI 0x00000400L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_11_MASK__SI 0x00000800L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_12_MASK__SI 0x00001000L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_13_MASK__SI 0x00002000L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_14_MASK__SI 0x00004000L
#define IDCT_EOB_ERROR_STATUS__IDCT_EOB_ERROR_15_MASK__SI 0x00008000L
#define IDCT_IDLE_DEBUG__CMDIF_CTRL_IDLE_STAT_MASK__SI 0x00000400L
#define IDCT_IDLE_DEBUG__DEZIGZAG_IDLE_STAT_MASK__SI 0x10000000L
#define IDCT_IDLE_DEBUG__DRM_IF_IDLE_STAT_MASK__SI 0x40000000L
#define IDCT_IDLE_DEBUG__IDCT_END_OF_STREAM_STAT_MASK__SI 0x00000010L
#define IDCT_IDLE_DEBUG__IDCT_IDLE_STAT_MASK__SI 0x00000001L
#define IDCT_IDLE_DEBUG__INTER_BUF_IDLE_STAT_MASK__SI 0x08000000L
#define IDCT_IDLE_DEBUG__OUT_BUF_IDLE_STAT_MASK__SI 0x04000000L
#define IDCT_IDLE_DEBUG__XDCT_COEF_RDER_IDLE_STAT_MASK__SI 0x02000000L
#define IDCT_PIO_MODE_XY__IDCT_PIO_SCREEN_X_MASK__SI 0x00000fffL
#define IDCT_PIO_MODE_XY__IDCT_PIO_SCREEN_Y_MASK__SI 0x0fff0000L
#define IDCT_SCRAMBLE_SELECT__IDCT_SCRAMBLE_SELECT_MASK__SI 0x00000003L
#define IDCT_SCRATCH__IDCT_SCRATCH_MASK__SI 0xffffffffL
#define IDCT_SPAN__IDCT_SPAN_MASK__SI 0x000007ffL
#define IDCT_STATUS__IDCT_ERROR_00_MASK__SI 0x00000001L
#define IDCT_STATUS__IDCT_ERROR_01_MASK__SI 0x00000002L
#define IDCT_STATUS__IDCT_ERROR_02_MASK__SI 0x00000004L
#define IDCT_STATUS__IDCT_ERROR_03_MASK__SI 0x00000008L
#define IDCT_STATUS__IDCT_ERROR_04_MASK__SI 0x00000010L
#define IDCT_STATUS__IDCT_ERROR_05_MASK__SI 0x00000020L
#define IDCT_STATUS__IDCT_ERROR_06_MASK__SI 0x00000040L
#define IDCT_STATUS__IDCT_ERROR_07_MASK__SI 0x00000080L
#define IDCT_STATUS__IDCT_ERROR_08_MASK__SI 0x00000100L
#define IDCT_STATUS__IDCT_ERROR_09_MASK__SI 0x00000200L
#define IDCT_STATUS__IDCT_ERROR_10_MASK__SI 0x00000400L
#define IDCT_STATUS__IDCT_ERROR_11_MASK__SI 0x00000800L
#define IDCT_STATUS__IDCT_ERROR_12_MASK__SI 0x00001000L
#define IDCT_STATUS__IDCT_ERROR_13_MASK__SI 0x00002000L
#define IDCT_STATUS__IDCT_ERROR_14_MASK__SI 0x00004000L
#define IDCT_STATUS__IDCT_ERROR_15_MASK__SI 0x00008000L
#define IDCT_STATUS__IDCT_IDLE_MASK__SI 0x80000000L
#define IDCT_STATUS__IDCT_PIO_READY_MASK__SI 0x40000000L
#define IDCT_STREAM_ID__STREAM_ID_MASK__SI 0x0000000fL
#define IDCT_TEST_DEBUG_DATA__IDCT_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define IDCT_TEST_DEBUG_INDEX__IDCT_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define IDDCCIF00_DBG_DCCIF_A__DBG_DCCIF_A_MASK__SI 0xffffffffL
#define IDDCCIF01_DBG_DCCIF_B__DBG_DCCIF_B_MASK__SI 0xffffffffL
#define IDDCCIF02_DBG_DCCIF_C__DBG_DCCIF_C_MASK__SI 0xffffffffL
#define IDDCCIF03_DBG_DCCIF_D__DBG_DCCIF_D_MASK__SI 0xffffffffL
#define IDDCCIF04_DBG_DCCIF_E__DBG_DCCIF_E_MASK__SI 0xffffffffL
#define IDDCCIF05_DBG_DCCIF_F__DBG_DCCIF_F_MASK__SI 0xffffffffL
#define IDDCCIF06_DBG_DCCIF_G__DBG_DCCIF_G_MASK__SI 0xffffffffL
#define IDDCCIF07_DBG_DCCIF_H__DBG_DCCIF_H_MASK__SI 0xffffffffL
#define IDDCCIF08_DBG_DCCIF_I__DBG_DCCIF_I_MASK__SI 0xffffffffL
#define IDDCCIF09_DBG_DCCIF_J__DBG_DCCIF_J_MASK__SI 0xffffffffL
#define IDDCCIF10_DBG_DCCIF_K__DBG_DCCIF_K_MASK__SI 0xffffffffL
#define IDDCCIF11_DBG_DCCIF_L__DBG_DCCIF_L_MASK__SI 0xffffffffL
#define IDSC_REG__CLK_SELECT_MASK__CI 0x40000000L
#define IDSC_REG__CMON_ADC_DOUT_MASK__CI 0x3ff00000L
#define IDSC_REG__CMON_ADC_MAX_MASK__CI 0x000003ffL
#define IDSC_REG__CMON_ADC_MIN_MASK__CI 0x000ffc00L
#define IDSC_REG__FULL_TEST_MODE_MASK__CI 0x80000000L
#define IH_ADVFAULT_CNTL__NUM_FAULTS_DROPPED_MASK__SI__CI 0x0000ff00L
#define IH_ADVFAULT_CNTL__WAIT_TIMER_MASK__SI__CI 0x3fff0000L
#define IH_ADVFAULT_CNTL__WATERMARK_ENABLE_MASK__SI__CI 0x00000008L
#define IH_ADVFAULT_CNTL__WATERMARK_MASK__SI__CI 0x00000007L
#define IH_ADVFAULT_CNTL__WATERMARK_REACHED_MASK__SI__CI 0x00000010L
#define IH_CNTL__CLIENT_FIFO_HIGHWATER_MASK 0x00000300L
#define IH_CNTL__ENABLE_INTR_MASK 0x00000001L
#define IH_CNTL__MC_FIFO_HIGHWATER_MASK 0x00007c00L
#define IH_CNTL__MC_SWAP_MASK 0x00000006L
#define IH_CNTL__MC_TRAN_MASK__SI__CI 0x00000008L
#define IH_CNTL__MC_VMID_MASK__CI__VI 0x1e000000L
#define IH_CNTL__MC_WRREQ_CREDIT_MASK 0x000f8000L
#define IH_CNTL__MC_WR_CLEAN_CNT_MASK 0x01f00000L
#define IH_CNTL__RPTR_REARM_MASK 0x00000010L
#define IH_LEVEL_STATUS__BIF_STATUS_MASK 0x00000010L
#define IH_LEVEL_STATUS__DC_STATUS_MASK 0x00000001L
#define IH_LEVEL_STATUS__DRM_STATUS_MASK 0x00000002L
#define IH_LEVEL_STATUS__ROM_STATUS_MASK 0x00000004L
#define IH_LEVEL_STATUS__SRBM_STATUS_MASK 0x00000008L
#define IH_LEVEL_STATUS__XDMA_STATUS_MASK__CI__VI 0x00000020L
#define IH_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define IH_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define IH_PERFMON_CNTL__CLEAR0_MASK__CI__VI 0x00000002L
#define IH_PERFMON_CNTL__CLEAR1_MASK__CI__VI 0x00000200L
#define IH_PERFMON_CNTL__ENABLE0_MASK__CI__VI 0x00000001L
#define IH_PERFMON_CNTL__ENABLE1_MASK__CI__VI 0x00000100L
#define IH_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI 0x000000fcL
#define IH_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define IH_PERF_CNTL__CLEAR0_MASK__SI 0x00000002L
#define IH_PERF_CNTL__CLEAR1_MASK__SI 0x00000200L
#define IH_PERF_CNTL__ENABLE0_MASK__SI 0x00000001L
#define IH_PERF_CNTL__ENABLE1_MASK__SI 0x00000100L
#define IH_PERF_CNTL__SELECT0_MASK__SI 0x0000007cL
#define IH_PERF_CNTL__SELECT1_MASK__SI 0x00007c00L
#define IH_PERF_COUNT0__PERF_COUNT_MASK__SI 0xffffffffL
#define IH_PERF_COUNT1__PERF_COUNT_MASK__SI 0xffffffffL
#define IH_RB_BASE__ADDR_MASK 0xffffffffL
#define IH_RB_CNTL__RB_ENABLE_MASK 0x00000001L
#define IH_RB_CNTL__RB_FULL_DRAIN_ENABLE_MASK 0x00000040L
#define IH_RB_CNTL__RB_GPU_TS_ENABLE_MASK 0x00000080L
#define IH_RB_CNTL__RB_SIZE_MASK 0x0000003eL
#define IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK 0x80000000L
#define IH_RB_CNTL__WPTR_OVERFLOW_ENABLE_MASK 0x00010000L
#define IH_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK 0x00000100L
#define IH_RB_CNTL__WPTR_WRITEBACK_TIMER_MASK 0x00003e00L
#define IH_RB_RPTR__OFFSET_MASK 0x0003fffcL
#define IH_RB_WPTR_ADDR_HI__ADDR_MASK 0x000000ffL
#define IH_RB_WPTR_ADDR_LO__ADDR_MASK 0xfffffffcL
#define IH_RB_WPTR__OFFSET_MASK 0x0003fffcL
#define IH_RB_WPTR__RB_OVERFLOW_MASK 0x00000001L
#define IH_STATUS__BIF_INTERRUPT_LINE_MASK 0x00000400L
#define IH_STATUS__IDLE_MASK 0x00000001L
#define IH_STATUS__INPUT_IDLE_MASK 0x00000002L
#define IH_STATUS__MC_WR_CLEAN_PENDING_MASK 0x00000100L
#define IH_STATUS__MC_WR_CLEAN_STALL_MASK 0x00000200L
#define IH_STATUS__MC_WR_IDLE_MASK 0x00000040L
#define IH_STATUS__MC_WR_STALL_MASK 0x00000080L
#define IH_STATUS__RB_FULL_DRAIN_MASK 0x00000010L
#define IH_STATUS__RB_FULL_MASK 0x00000008L
#define IH_STATUS__RB_IDLE_MASK 0x00000004L
#define IH_STATUS__RB_OVERFLOW_MASK 0x00000020L
#define IH_VMID_0_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_10_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_11_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_12_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_13_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_14_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_15_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_1_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_2_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_3_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_4_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_5_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_6_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_7_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_8_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IH_VMID_9_LUT__PASID_MASK__CI__VI 0x0000ffffL
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__IMMEDIATE_COMMAND_WRITE_MASK__SI 0xffffffffL
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__IMMEDIATE_COMMAND_WRITE_MASK__SI 0x0000ffffL
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE__IMMEDIATE_COMMAND_WRITE_CODEC_ADDRESS_MASK__SI         \
  0xf0000000L
#define IMMEDIATE_COMMAND_OUTPUT_INTERFACE__IMMEDIATE_COMMAND_WRITE_VERB_AND_PAYLOAD_MASK__SI      \
  0x0fffffffL
#define IMMEDIATE_COMMAND_STATUS__IMMEDIATE_COMMAND_BUSY_MASK__SI 0x00000001L
#define IMMEDIATE_COMMAND_STATUS__IMMEDIATE_RESULT_VALID_MASK__SI 0x00000002L
#define IMMEDIATE_RESPONSE_INPUT_INTERFACE__IMMEDIATE_RESPONSE_READ_MASK__SI 0xffffffffL
#define IMPCTL_RESET__IMP_SW_RESET_MASK__CI__VI 0x00000001L
#define IM_INT_EN__CM_INT_EN_MASK__SI 0x00000004L
#define IM_INT_EN__DB_INT_EN_MASK__SI 0x00000040L
#define IM_INT_EN__IT_INT_EN_MASK__SI 0x00000010L
#define IM_INT_EN__MI_INT_EN_MASK__SI 0x00000002L
#define IM_INT_EN__MP_INT_EN_MASK__SI 0x00000020L
#define IM_INT_EN__PES_INT_EN_MASK__SI 0x00000080L
#define IM_INT_EN__RE_INT_EN_MASK__SI 0x00000008L
#define IM_INT_EN__RI_INT_EN_MASK__SI 0x00000001L
#define IM_INT_STAT__CM_INT_MASK__SI 0x00000004L
#define IM_INT_STAT__DB_INT_MASK__SI 0x00000040L
#define IM_INT_STAT__IT_INT_MASK__SI 0x00000010L
#define IM_INT_STAT__MI_INT_MASK__SI 0x00000002L
#define IM_INT_STAT__MP_INT_MASK__SI 0x00000020L
#define IM_INT_STAT__PES_INT_MASK__SI 0x00000080L
#define IM_INT_STAT__RE_INT_MASK__SI 0x00000008L
#define IM_INT_STAT__RI_INT_MASK__SI 0x00000001L
#define INPUT_PAYLOAD_CAPABILITY__INPUT_PAYLOAD_CAPABILITY_MASK__SI 0x0000ffffL
#define INTERRUPT_CNTL2__IH_DUMMY_RD_ADDR_MASK 0xffffffffL
#define INTERRUPT_CNTL__GEN_GPIO_INT_EN_MASK 0x00001e00L
#define INTERRUPT_CNTL__GEN_IH_INT_EN_MASK 0x00000100L
#define INTERRUPT_CNTL__IH_DUMMY_RD_EN_MASK 0x00000002L
#define INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK 0x00000001L
#define INTERRUPT_CNTL__IH_INTR_DLY_CNTR_MASK 0x000000f0L
#define INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK 0x00000008L
#define INTERRUPT_CNTL__SELECT_INT_GPIO_OUTPUT_MASK 0x00006000L
#define INTERRUPT_CONTROL__CONTROLLER_INTERRUPT_ENABLE_MASK__SI 0x40000000L
#define INTERRUPT_CONTROL__GLOBAL_INTERRUPT_ENABLE_MASK__SI 0x80000000L
#define INTERRUPT_CONTROL__OUTPUT_STREAM_0_INTERRUPT_ENABLE_MASK__SI 0x00000001L
#define INTERRUPT_LINE__INTERRUPT_LINE_MASK 0x000000ffL
#define INTERRUPT_PIN__INTERRUPT_PIN_MASK 0x000000ffL
#define INTERRUPT_STATUS__CONTROLLER_INTERRUPT_STATUS_MASK__SI 0x40000000L
#define INTERRUPT_STATUS__GLOBAL_INTERRUPT_STATUS_MASK__SI 0x80000000L
#define INTERRUPT_STATUS__OUTPUT_STREAM_0_INTERRUPT_STATUS_MASK__SI 0x00000001L
#define INT_MASK__VBLANK_CP_SEL_MASK__SI 0x40000000L
#define INT_MASK__VBLANK_INT_MASK_MASK__SI 0x00000001L
#define INT_MASK__VLINE_INT_MASK_MASK__SI 0x00000010L
#define IOU_MISC_STATUS__IOC_GPU_DIS_MASK__CI__VI 0x00000001L
#define IOU_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define IOU_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define IT_BUF_SIZE__PITCH_MASK__SI 0x00000ff0L
#define IT_CF_DAT__COMMAND_DAT_MASK__SI 0xffffffffL
#define IT_CTL__FLUSH_MB_MASK__SI 0x10000000L
#define IT_CTL__MEM_TIMEOUT_MASK__SI 0x0ff00000L
#define IT_CTL__NSG_MODE_MASK__SI 0x00000030L
#define IT_CTL__STANDARD_MASK__SI 0x0000000fL
#define IT_CTL__STD_VERSION_MASK__SI 0x000f0000L
#define IT_CTL__SW_MRST_MASK__SI 0x40000000L
#define IT_CTL__SW_RRST_MASK__SI 0x20000000L
#define IT_CTL__SW_SRST_MASK__SI 0x80000000L
#define IT_CTL__TBYPS_MASK__SI 0x00000040L
#define IT_DEBUG_BUS__DAT_MASK__SI 0xffffffffL
#define IT_DEBUG_INT_STAT__CTXT_READ_RDY_MASK__SI 0x00000004L
#define IT_DEBUG_INT_STAT__CTXT_READ_TIMEOUT_MASK__SI 0x00000020L
#define IT_DEBUG_INT_STAT__CTXT_WRITE_DONE_MASK__SI 0x00000008L
#define IT_DEBUG_INT_STAT__CTXT_WRITE_TIMEOUT_MASK__SI 0x00000040L
#define IT_DEBUG_INT_STAT__DONE_MASK__SI 0x00000001L
#define IT_DEBUG_INT_STAT__HOR_CHROMAPRED_ERR_MASK__SI 0x00002000L
#define IT_DEBUG_INT_STAT__HOR_PRED16_ERR_MASK__SI 0x00000400L
#define IT_DEBUG_INT_STAT__ILLEGAL_4X4_PREDMODE_ERR_MASK__SI 0x00000100L
#define IT_DEBUG_INT_STAT__ILLEGAL_CHROMAPRED_ERR_MASK__SI 0x00008000L
#define IT_DEBUG_INT_STAT__MB_PROC_DONE_MASK__SI 0x00000002L
#define IT_DEBUG_INT_STAT__MEM_READ_TIMEOUT_MASK__SI 0x00000010L
#define IT_DEBUG_INT_STAT__MEM_WRITE_TIMEOUT_MASK__SI 0x00010000L
#define IT_DEBUG_INT_STAT__PLANE_CHROMAPRED_ERR_MASK__SI 0x00001000L
#define IT_DEBUG_INT_STAT__PLANE_PRED16_ERR_MASK__SI 0x00000800L
#define IT_DEBUG_INT_STAT__RD_NEIGHBOUR_ERR_MASK__SI 0x00000080L
#define IT_DEBUG_INT_STAT__RE_IT_OVERFLOW_ERR_MASK__SI 0x00040000L
#define IT_DEBUG_INT_STAT__RE_IT_UNDERFLOW_ERR_MASK__SI 0x00020000L
#define IT_DEBUG_INT_STAT__VERT_CHROMAPRED_ERR_MASK__SI 0x00004000L
#define IT_DEBUG_INT_STAT__VERT_PRED16_ERR_MASK__SI 0x00000200L
#define IT_HW_DEBUG__DAT_MASK__SI 0xffffffffL
#define IT_INTRA_HOR_ADR__HOR_ADR_RESERVE_HI_MASK__SI 0xc0000000L
#define IT_INTRA_HOR_ADR__HOR_ADR_RESERVE_LO_MASK__SI 0x0000003fL
#define IT_INTRA_HOR_ADR__INTRA_HOR_ADR_MASK__SI 0x3fffffc0L
#define IT_INT_EN__CTXT_READ_RDY_EN_MASK__SI 0x00000004L
#define IT_INT_EN__CTXT_READ_TIMEOUT_EN_MASK__SI 0x00000020L
#define IT_INT_EN__CTXT_WRITE_DONE_EN_MASK__SI 0x00000008L
#define IT_INT_EN__CTXT_WRITE_TIMEOUT_EN_MASK__SI 0x00000040L
#define IT_INT_EN__DONE_EN_MASK__SI 0x00000001L
#define IT_INT_EN__HOR_CHROMAPRED_ERR_EN_MASK__SI 0x00002000L
#define IT_INT_EN__HOR_PRED16_ERR_EN_MASK__SI 0x00000400L
#define IT_INT_EN__ILLEGAL_4X4_PREDMODE_ERR_EN_MASK__SI 0x00000100L
#define IT_INT_EN__ILLEGAL_CHROMAPRED_ERR_EN_MASK__SI 0x00008000L
#define IT_INT_EN__MB_PROC_DONE_EN_MASK__SI 0x00000002L
#define IT_INT_EN__MEM_READ_TIMEOUT_EN_MASK__SI 0x00000010L
#define IT_INT_EN__MEM_WRITE_TIMEOUT_EN_MASK__SI 0x00010000L
#define IT_INT_EN__PLANE_CHROMAPRED_ERR_EN_MASK__SI 0x00001000L
#define IT_INT_EN__PLANE_PRED16_ERR_EN_MASK__SI 0x00000800L
#define IT_INT_EN__RD_NEIGHBOUR_ERR_EN_MASK__SI 0x00000080L
#define IT_INT_EN__RE_IT_OVERFLOW_ERR_EN_MASK__SI 0x00040000L
#define IT_INT_EN__RE_IT_UNDERFLOW_ERR_EN_MASK__SI 0x00020000L
#define IT_INT_EN__VERT_CHROMAPRED_ERR_EN_MASK__SI 0x00004000L
#define IT_INT_EN__VERT_PRED16_ERR_EN_MASK__SI 0x00000200L
#define IT_INT_STAT__CTXT_READ_RDY_MASK__SI 0x00000004L
#define IT_INT_STAT__CTXT_READ_TIMEOUT_MASK__SI 0x00000020L
#define IT_INT_STAT__CTXT_WRITE_DONE_MASK__SI 0x00000008L
#define IT_INT_STAT__CTXT_WRITE_TIMEOUT_MASK__SI 0x00000040L
#define IT_INT_STAT__DONE_MASK__SI 0x00000001L
#define IT_INT_STAT__HOR_CHROMAPRED_ERR_MASK__SI 0x00002000L
#define IT_INT_STAT__HOR_PRED16_ERR_MASK__SI 0x00000400L
#define IT_INT_STAT__ILLEGAL_4X4_PREDMODE_ERR_MASK__SI 0x00000100L
#define IT_INT_STAT__ILLEGAL_CHROMAPRED_ERR_MASK__SI 0x00008000L
#define IT_INT_STAT__MB_PROC_DONE_MASK__SI 0x00000002L
#define IT_INT_STAT__MEM_READ_TIMEOUT_MASK__SI 0x00000010L
#define IT_INT_STAT__MEM_WRITE_TIMEOUT_MASK__SI 0x00010000L
#define IT_INT_STAT__PLANE_CHROMAPRED_ERR_MASK__SI 0x00001000L
#define IT_INT_STAT__PLANE_PRED16_ERR_MASK__SI 0x00000800L
#define IT_INT_STAT__RD_NEIGHBOUR_ERR_MASK__SI 0x00000080L
#define IT_INT_STAT__RE_IT_OVERFLOW_ERR_MASK__SI 0x00040000L
#define IT_INT_STAT__RE_IT_UNDERFLOW_ERR_MASK__SI 0x00020000L
#define IT_INT_STAT__VERT_CHROMAPRED_ERR_MASK__SI 0x00004000L
#define IT_INT_STAT__VERT_PRED16_ERR_MASK__SI 0x00000200L
#define IT_LMA_ADR__LMA_ADR_MASK__SI 0x000000ffL
#define IT_LMA_CTL__ACCESS_MODE_MASK__SI 0x00000001L
#define IT_LMA_CTL__AUTO_INCREMENT_MASK__SI 0x00000040L
#define IT_LMA_CTL__MEMORY_SELECT_MASK__SI 0x0000003eL
#define IT_LMA_DAT__LMA_DAT_MASK__SI 0x000000ffL
#define IT_PPS_INFO__CONSTRAINED_INTRA_PRED_FLAG_MASK__SI 0x00000001L
#define IT_PPS_INFO__FCM_MASK__SI 0x00006000L
#define IT_PPS_INFO__FMO_MASK__SI 0x00001000L
#define IT_PPS_INFO__INTERLACED_MASK__SI 0x00000800L
#define IT_PPS_INFO__NON_UNIFORM_MASK__SI 0x00000080L
#define IT_PPS_INFO__PQUANT_MASK__SI 0x0000007eL
#define IT_PPS_INFO__PTYPE_MASK__SI 0x00000700L
#define IT_SLICE_INFO__MBAFF_FRAME_FLAG_MASK__SI 0x00000001L
#define IT_SPS_INFO__CHROMA_FORMAT_IDC_MASK__SI 0x10000000L
#define IT_SPS_INFO__PIC_HEIGHT_MASK__SI 0x0fff0000L
#define IT_SPS_INFO__PIC_WIDTH_MASK__SI 0x00000fffL
#define IT_SPS_INFO__PROFILE_MASK__SI 0x60000000L
#define IT_SRAM_RM_CTL__IT_M032X064R2M01S00_RME_MASK__SI 0x00000200L
#define IT_SRAM_RM_CTL__IT_M032X064R2M01S00_RM_MASK__SI 0x000001e0L
#define IT_SRAM_RM_CTL__IT_M128X016R2M01S00_RME_MASK__SI 0x00080000L
#define IT_SRAM_RM_CTL__IT_M128X016R2M01S00_RM_MASK__SI 0x00078000L
#define IT_SRAM_RM_CTL__IT_M224X008H1M08S00_RME_MASK__SI 0x00000010L
#define IT_SRAM_RM_CTL__IT_M224X008H1M08S00_RM_MASK__SI 0x0000000fL
#define IT_SRAM_RM_CTL__IT_M384X010R2M04S00_RME_MASK__SI 0x00004000L
#define IT_SRAM_RM_CTL__IT_M384X010R2M04S00_RM_MASK__SI 0x00003c00L
#define IT_SRAM_RM_CTL__IT_WRM_MASK__SI 0x00f00000L
#define IT_STAT__CTXT_RD_BUSY_MASK__SI 0x00000008L
#define IT_STAT__DECODE_MBP_BUSY_MASK__SI 0x00000002L
#define IT_STAT__DECODE_TPACKET_BUSY_MASK__SI 0x00000001L
#define IT_STAT__IPRED_CHROMA_PEL_BUSY_MASK__SI 0x00000080L
#define IT_STAT__IPRED_CHROMA_PRED_BUSY_MASK__SI 0x00000100L
#define IT_STAT__IPRED_LUMA_PEL_BUSY_MASK__SI 0x00000020L
#define IT_STAT__IPRED_LUMA_PRED_BUSY_MASK__SI 0x00000040L
#define IT_STAT__OUTPUT_BUSY_MASK__SI 0x00000200L
#define IT_STAT__PREFETCH_BUSY_MASK__SI 0x00000400L
#define IT_STAT__RUN_BUSY_MASK__SI 0x00000004L
#define IT_STAT__TRANS_CHROMA_BUSY_MASK__SI 0x00000010L
#define IT_STAT__VC1_COMPUTE_BUSY_MASK__SI 0x00000800L
#define IT_STAT__VC1_MEMWRITE_BUSY_MASK__SI 0x00001000L
#define KEFUSE0__RESERVED_MASK 0xffffffffL
#define KEFUSE1__RESERVED_MASK 0xffffffffL
#define KEFUSE2__RESERVED_MASK 0xffffffffL
#define KEFUSE3__RESERVED_MASK 0xffffffffL
#define KHFS0__RESERVED_MASK 0xffffffffL
#define KHFS1__RESERVED_MASK 0xffffffffL
#define KHFS2__RESERVED_MASK 0xffffffffL
#define KHFS3__RESERVED_MASK 0xffffffffL
#define KSESSION0__RESERVED_MASK 0xffffffffL
#define KSESSION1__RESERVED_MASK 0xffffffffL
#define KSESSION2__RESERVED_MASK 0xffffffffL
#define KSESSION3__RESERVED_MASK 0xffffffffL
#define KSIG0__RESERVED_MASK 0xffffffffL
#define KSIG1__RESERVED_MASK 0xffffffffL
#define KSIG2__RESERVED_MASK 0xffffffffL
#define KSIG3__RESERVED_MASK 0xffffffffL
#define LATENCY__LATENCY_TIMER_MASK 0x000000ffL
#define LB_DCP_WRITE__ID92_DATA_AVAIL_MASK__SI 0x00000080L
#define LB_DCP_WRITE__ID92_DCP_DISP_NUM_MASK__SI 0x00040000L
#define LB_DCP_WRITE__ID92_DCP_TAG_MASK__SI 0x00007000L
#define LB_DCP_WRITE__ID92_EOC_MASK__SI 0x00080000L
#define LB_DCP_WRITE__ID92_EOC_W_MASK__SI 0x00008000L
#define LB_DCP_WRITE__ID92_FIFO_READ_SEL_MASK__SI 0x00000400L
#define LB_DCP_WRITE__ID92_IGNORE_MASK__SI 0x00000004L
#define LB_DCP_WRITE__ID92_LB_DISP_NUM_MASK__SI 0x00020000L
#define LB_DCP_WRITE__ID92_REQ_MASK__SI 0x00010000L
#define LB_DCP_WRITE__ID92_ROW_ADR_MASK__SI 0x00000002L
#define LB_DCP_WRITE__ID92_ROW_READ_SEL_MASK__SI 0x00000200L
#define LB_DCP_WRITE__ID92_SEND_MASK__SI 0x00000008L
#define LB_DCP_WRITE__ID92_SOF1_MASK__SI 0x00000001L
#define LB_DCP_WRITE__ID92_SOF2_MASK__SI 0x00000800L
#define LB_DCP_WRITE__ID92_WEN_MASK__SI 0x00000100L
#define LB_DCP_WRITE__ID92_WORD_ADR_MASK__SI 0x00000070L
#define LB_DCP_WRITE__ID92_WRITE_ADR_MASK__SI 0xfff00000L
#define LB_DEBUG_ID__LB_DEBUG_ID_MASK__SI 0xffffffffL
#define LB_DEBUG_PRE_ECO__DISABLE_LB_MEM_ADR_CLAMPING_MASK__SI 0x00001000L
#define LB_DEBUG_PRE_ECO__DISABLE_LB_RTR_USE_MEM_LEVEL_OLD_MASK__SI 0x00000020L
#define LB_DEBUG_PRE_ECO__DISABLE_NEW_LEVEL_MASK__SI 0x00000010L
#define LB_DEBUG_PRE_ECO__DISABLE_NEW_WCONTROL_INTERLEAVE_MASK__SI 0x00000001L
#define LB_DEBUG_PRE_ECO__DISABLE_NEW_WPOINTER_MASK__SI 0x00000100L
#define LB_DEBUG_PRE_ECO__DISABLE_RND_SCR_SCALE_EN_MASK__SI 0x00010000L
#define LB_DEBUG_PRE_ECO__LB_DEBUG_PRE_ECO_MASK__SI 0xfffe0000L
#define LB_DEBUG__LB_DEBUG_MASK__SI 0xffffffffL
#define LB_DISP1_ALU__ID95_DISP1_EOL_Q_MASK__SI 0x00000001L
#define LB_DISP1_ALU__ID95_DISP1_LC_FRAME_BUSY_MASK__SI 0x00000010L
#define LB_DISP1_ALU__ID95_DISP1_LC_FRAME_DONE_MASK__SI 0x00000100L
#define LB_DISP1_ALU__ID95_DISP1_LC_LINE_BUSY_MASK__SI 0x00000008L
#define LB_DISP1_ALU__ID95_DISP1_LC_LINE_DONE_MASK__SI 0x00000080L
#define LB_DISP1_ALU__ID95_DISP1_RT_FRAME_CAL_BUSY_MASK__SI 0x00000004L
#define LB_DISP1_ALU__ID95_DISP1_RT_FRAME_CAL_DONE_MASK__SI 0x00000040L
#define LB_DISP1_ALU__ID95_DISP1_RT_LINE_CAL_BUSY_MASK__SI 0x00000002L
#define LB_DISP1_ALU__ID95_DISP1_RT_LINE_CAL_DONE_MASK__SI 0x00000020L
#define LB_DISP1_ALU__ID95_DISP1_SOF_MASK__SI 0x00001000L
#define LB_DISP1_ALU__ID95_DISP1_STATE_MASK__SI 0x00000e00L
#define LB_DISP1_ALU__ID95_DISP1_SUM_MASK__SI 0xfffe0000L
#define LB_DISP1_ALU__ID95_DISP1_S_MASK__SI 0x0001e000L
#define LB_DISP1_PARAM__ID97_DISP1_END_SIZE_MASK__SI 0x00070000L
#define LB_DISP1_PARAM__ID97_DISP1_END_TAP_CYCLE_MASK__SI 0x20000000L
#define LB_DISP1_PARAM__ID97_DISP1_LAST_LINE_MASK__SI 0x40000000L
#define LB_DISP1_PARAM__ID97_DISP1_NUMS_LINE_AVAIL_MASK__SI 0x00003800L
#define LB_DISP1_PARAM__ID97_DISP1_PITCH_MASK__SI 0x000007ffL
#define LB_DISP1_PARAM__ID97_DISP1_READ_CYCLE_MASK__SI 0x00008000L
#define LB_DISP1_PARAM__ID97_DISP1_READ_PIXEL_COUNTER_MASK__SI 0x0f000000L
#define LB_DISP1_PARAM__ID97_DISP1_SEND_FOR_THE_NXT_LINE_MASK__SI 0x80000000L
#define LB_DISP1_PARAM__ID97_DISP1_SEND_MASK__SI 0x10000000L
#define LB_DISP1_PARAM__ID97_DISP1_SOF_MASK__SI 0x00080000L
#define LB_DISP1_PARAM__ID97_DISP1_WRITE_CYCLE_MASK__SI 0x00004000L
#define LB_DISP1_PARAM__ID97_DISP1_WRITE_PIXEL_COUNTER_MASK__SI 0x00f00000L
#define LB_DISP1_REQ__ID90_DISP1_CHUNCK_LOC_STATE_MASK__SI 0x00000600L
#define LB_DISP1_REQ__ID90_DISP1_DCP_ACK_MASK__SI 0x10000000L
#define LB_DISP1_REQ__ID90_DISP1_EOL_MASK__SI 0x00000008L
#define LB_DISP1_REQ__ID90_DISP1_INIT_MASK__SI 0x40000000L
#define LB_DISP1_REQ__ID90_DISP1_NUM_LINE_TOBE_SERVICED_MASK__SI 0x000000e0L
#define LB_DISP1_REQ__ID90_DISP1_PULSE_ALL_LINE_SERV_MASK__SI 0x80000000L
#define LB_DISP1_REQ__ID90_DISP1_READ_POINTER_MASK__SI 0x000fc000L
#define LB_DISP1_REQ__ID90_DISP1_REQ_MASK__SI 0x00000100L
#define LB_DISP1_REQ__ID90_DISP1_REQ_POINTER_MASK__SI 0x07f00000L
#define LB_DISP1_REQ__ID90_DISP1_RESET_REQ_MASK__SI 0x08000000L
#define LB_DISP1_REQ__ID90_DISP1_SOF_MASK__SI 0x00000010L
#define LB_DISP1_REQ__ID90_DISP1_TAG_MASK__SI 0x00003800L
#define LB_DISP1_REQ__ID90_DISP1_TAP_SHIFT_MASK__SI 0x00000007L
#define LB_DISP2_ALU__ID96_DISP2_EOL_Q_MASK__SI 0x00000001L
#define LB_DISP2_ALU__ID96_DISP2_LC_FRAME_BUSY_MASK__SI 0x00000010L
#define LB_DISP2_ALU__ID96_DISP2_LC_FRAME_DONE_MASK__SI 0x00000100L
#define LB_DISP2_ALU__ID96_DISP2_LC_LINE_BUSY_MASK__SI 0x00000008L
#define LB_DISP2_ALU__ID96_DISP2_LC_LINE_DONE_MASK__SI 0x00000080L
#define LB_DISP2_ALU__ID96_DISP2_RT_FRAME_CAL_BUSY_MASK__SI 0x00000004L
#define LB_DISP2_ALU__ID96_DISP2_RT_FRAME_CAL_DONE_MASK__SI 0x00000040L
#define LB_DISP2_ALU__ID96_DISP2_RT_LINE_CAL_BUSY_MASK__SI 0x00000002L
#define LB_DISP2_ALU__ID96_DISP2_RT_LINE_CAL_DONE_MASK__SI 0x00000020L
#define LB_DISP2_ALU__ID96_DISP2_SOF_MASK__SI 0x00001000L
#define LB_DISP2_ALU__ID96_DISP2_STATE_MASK__SI 0x00000e00L
#define LB_DISP2_ALU__ID96_DISP2_SUM_MASK__SI 0xfffe0000L
#define LB_DISP2_ALU__ID96_DISP2_S_MASK__SI 0x0001e000L
#define LB_DISP2_PARAM__ID98_DISP2_END_SIZE_MASK__SI 0x00070000L
#define LB_DISP2_PARAM__ID98_DISP2_END_TAP_CYCLE_MASK__SI 0x20000000L
#define LB_DISP2_PARAM__ID98_DISP2_LAST_LINE_MASK__SI 0x40000000L
#define LB_DISP2_PARAM__ID98_DISP2_NUMS_LINE_AVAIL_MASK__SI 0x00003800L
#define LB_DISP2_PARAM__ID98_DISP2_PITCH_MASK__SI 0x000007ffL
#define LB_DISP2_PARAM__ID98_DISP2_READ_CYCLE_MASK__SI 0x00008000L
#define LB_DISP2_PARAM__ID98_DISP2_READ_PIXEL_COUNTER_MASK__SI 0x0f000000L
#define LB_DISP2_PARAM__ID98_DISP2_SEND_FOR_THE_NXT_LINE_MASK__SI 0x80000000L
#define LB_DISP2_PARAM__ID98_DISP2_SEND_MASK__SI 0x10000000L
#define LB_DISP2_PARAM__ID98_DISP2_SOF_MASK__SI 0x00080000L
#define LB_DISP2_PARAM__ID98_DISP2_WRITE_CYCLE_MASK__SI 0x00004000L
#define LB_DISP2_PARAM__ID98_DISP2_WRITE_PIXEL_COUNTER_MASK__SI 0x00f00000L
#define LB_DISP2_REQ__ID91_DISP2_CHUNCK_LOC_STATE_MASK__SI 0x00000600L
#define LB_DISP2_REQ__ID91_DISP2_DCP_ACK_MASK__SI 0x10000000L
#define LB_DISP2_REQ__ID91_DISP2_EOL_MASK__SI 0x00000008L
#define LB_DISP2_REQ__ID91_DISP2_INIT_MASK__SI 0x40000000L
#define LB_DISP2_REQ__ID91_DISP2_NUM_LINE_TOBE_SERVICED_MASK__SI 0x000000e0L
#define LB_DISP2_REQ__ID91_DISP2_PULSE_ALL_LINE_SERV_MASK__SI 0x80000000L
#define LB_DISP2_REQ__ID91_DISP2_READ_POINTER_MASK__SI 0x000fc000L
#define LB_DISP2_REQ__ID91_DISP2_REQ_MASK__SI 0x00000100L
#define LB_DISP2_REQ__ID91_DISP2_REQ_POINTER_MASK__SI 0x07f00000L
#define LB_DISP2_REQ__ID91_DISP2_RESET_REQ_MASK__SI 0x08000000L
#define LB_DISP2_REQ__ID91_DISP2_SOF_MASK__SI 0x00000010L
#define LB_DISP2_REQ__ID91_DISP2_TAG_MASK__SI 0x00003800L
#define LB_DISP2_REQ__ID91_DISP2_TAP_SHIFT_MASK__SI 0x00000007L
#define LB_MAX_REQ_OUTSTANDING__LB_MAX_REQ_OUTSTANDING_MASK__SI 0x0000000fL
#define LB_MCLK_CHG_DBG1__IDA3_DC_CG_DISP1_WM_MCLK_CHG_CNT_OVERFLOW_MASK__SI 0x80000000L
#define LB_MCLK_CHG_DBG1__IDA3_DC_CG_DISP1_WM_MCLK_CHG_MAX_CNT_MASK__SI 0x0000ffffL
#define LB_MCLK_CHG_DBG1__IDA3_DC_CG_DISP1_WM_MCLK_CHG_MIN_CNT_MASK__SI 0x7fff0000L
#define LB_MCLK_CHG_DBG2__IDA4_DC_CG_DISP2_WM_MCLK_CHG_CNT_OVERFLOW_MASK__SI 0x80000000L
#define LB_MCLK_CHG_DBG2__IDA4_DC_CG_DISP2_WM_MCLK_CHG_MAX_CNT_MASK__SI 0x0000ffffL
#define LB_MCLK_CHG_DBG2__IDA4_DC_CG_DISP2_WM_MCLK_CHG_MIN_CNT_MASK__SI 0x7fff0000L
#define LB_MVP_DEBUG1__IDE7_CRTC1_LB_MVP_AFR_HSYNC_SWITCH_DONE_MASK__SI 0x00002000L
#define LB_MVP_DEBUG1__IDE7_D1_AFR_FIFO_EMPTY_COND_MASK__SI 0x40000000L
#define LB_MVP_DEBUG1__IDE7_D1_AFR_FIFO_EMPTY_MASK__SI 0x10000000L
#define LB_MVP_DEBUG1__IDE7_D1_FLIP_NOW_MASK__SI 0x00400000L
#define LB_MVP_DEBUG1__IDE7_D1_FLIP_NOW_OCCURRED1_MASK__SI 0x00000400L
#define LB_MVP_DEBUG1__IDE7_D1_FLIP_REQUEST_MASK__SI 0x00010000L
#define LB_MVP_DEBUG1__IDE7_D1_HSYNC_FLIP_NOW_MASK__SI 0x00000040L
#define LB_MVP_DEBUG1__IDE7_D1_SWAP_LOCK_IN_MASK__SI 0x00100000L
#define LB_MVP_DEBUG1__IDE7_D1_SWAP_LOCK_MASK__SI 0x00000001L
#define LB_MVP_DEBUG1__IDE7_D1_SWAP_LOCK_OUT_MASK__SI 0x00000004L
#define LB_MVP_DEBUG1__IDE7_D1_UPDATE_PENDING_MASK__SI 0x00040000L
#define LB_MVP_DEBUG1__IDE7_D1_VSYNC_FLIP_NOW_MASK__SI 0x00000100L
#define LB_MVP_DEBUG1__IDE7_D1_V_UPDATE_MASK__SI 0x01000000L
#define LB_MVP_DEBUG1__IDE7_D2_AFR_FIFO_EMPTY_COND_MASK__SI 0x80000000L
#define LB_MVP_DEBUG1__IDE7_D2_AFR_FIFO_EMPTY_MASK__SI 0x20000000L
#define LB_MVP_DEBUG1__IDE7_D2_FLIP_NOW_MASK__SI 0x00800000L
#define LB_MVP_DEBUG1__IDE7_D2_FLIP_NOW_OCCURRED1_MASK__SI 0x00000800L
#define LB_MVP_DEBUG1__IDE7_D2_FLIP_REQUEST_MASK__SI 0x00020000L
#define LB_MVP_DEBUG1__IDE7_D2_HSYNC_FLIP_NOW_MASK__SI 0x00000080L
#define LB_MVP_DEBUG1__IDE7_D2_SWAP_LOCK_IN_MASK__SI 0x00200000L
#define LB_MVP_DEBUG1__IDE7_D2_SWAP_LOCK_MASK__SI 0x00000002L
#define LB_MVP_DEBUG1__IDE7_D2_SWAP_LOCK_OUT_MASK__SI 0x00000008L
#define LB_MVP_DEBUG1__IDE7_D2_UPDATE_PENDING_MASK__SI 0x00080000L
#define LB_MVP_DEBUG1__IDE7_D2_VSYNC_FLIP_NOW_MASK__SI 0x00000200L
#define LB_MVP_DEBUG1__IDE7_D2_V_UPDATE_MASK__SI 0x02000000L
#define LB_MVP_DEBUG1__IDE7_LATCH_D1_Y_AFTER_VBLANK_MASK__SI 0x00004000L
#define LB_MVP_DEBUG1__IDE7_LATCH_D2_Y_AFTER_VBLANK_MASK__SI 0x00008000L
#define LB_MVP_DEBUG1__IDE7_LB_CRTC1_MVP_AFR_HSYNC_SWITCH_MASK__SI 0x00001000L
#define LB_MVP_DEBUG1__IDE7_LB_DCP_D1_ALLOW_FLIP_MASK__SI 0x00000010L
#define LB_MVP_DEBUG1__IDE7_LB_DCP_D2_ALLOW_FLIP_MASK__SI 0x00000020L
#define LB_MVP_DEBUG1__IDE7_WTRIG_POST_FLD_D1_MVP_AFR_FLIP_MODE_MASK__SI 0x04000000L
#define LB_MVP_DEBUG1__IDE7_WTRIG_POST_FLD_D2_MVP_AFR_FLIP_MODE_MASK__SI 0x08000000L
#define LB_MVP_DEBUG2__IDE8_CRTC1_LB_MVP_FLIP_LINE_NUMBER_MASK__SI 0x00001fffL
#define LB_MVP_DEBUG2__IDE8_CRTC2_LB_MVP_FLIP_LINE_NUMBER_MASK__SI 0x03ffe000L
#define LB_MVP_DEBUG3__IDE9_D1_FLIP_REQUEST_MASK__SI 0x40000000L
#define LB_MVP_DEBUG3__IDE9_D2_FLIP_REQUEST_MASK__SI 0x80000000L
#define LB_MVP_DEBUG3__IDE9_LB_CRTC1_MVP_FLIP_LINE_NUMBER_MASK__SI 0x00001fffL
#define LB_MVP_DEBUG3__IDE9_LB_CRTC1_MVP_FLIP_QUEUE_STATUS_MASK__SI 0x0c000000L
#define LB_MVP_DEBUG3__IDE9_LB_CRTC2_MVP_FLIP_LINE_NUMBER_MASK__SI 0x03ffe000L
#define LB_MVP_DEBUG3__IDE9_LB_CRTC2_MVP_FLIP_QUEUE_STATUS_MASK__SI 0x30000000L
#define LB_MVP_DEBUG4__IDEA_LAST_D1_Y_MASK__SI 0x00001fffL
#define LB_MVP_DEBUG4__IDEA_LAST_D2_Y_MASK__SI 0x03ffe000L
#define LB_MVP_DEBUG5__IDEB_D1_MVP_AFR_FLIP_FIFO_NUM_ENTRIES_MASK__SI 0x0000000fL
#define LB_MVP_DEBUG5__IDEB_D2_MVP_AFR_FLIP_FIFO_NUM_ENTRIES_MASK__SI 0x000000f0L
#define LB_MVP_DEBUG5__IDEB_LB_DCP_MVP_REQ_MASK__SI 0x00800000L
#define LB_MVP_DEBUG5__IDEB_LB_MVP_LAST_CHUNK_MASK__SI 0x00200000L
#define LB_MVP_DEBUG5__IDEB_LB_MVP_REQ_DISPNUM_MASK__SI 0x00400000L
#define LB_MVP_DEBUG5__IDEB_LB_MVP_Y_MASK__SI 0x001fff00L
#define LB_NEW_LEVEL1__ID81_DISP1_3RD_LINE_WRITE_LEVEL_MASK__SI 0x07fc0000L
#define LB_NEW_LEVEL1__ID81_DISP1_NEXT_LINE_SEND_DONE_MASK__SI 0x10000000L
#define LB_NEW_LEVEL1__ID81_DISP1_READ_WRITE_LEVEL_MASK__SI 0x000001ffL
#define LB_NEW_LEVEL1__ID81_DISP1_SEND_FOR_NEXT_LINE_MASK__SI 0x40000000L
#define LB_NEW_LEVEL1__ID81_DISP1_SEND_FOR_THIRD_LINE_MASK__SI 0x80000000L
#define LB_NEW_LEVEL1__ID81_DISP1_THIRD_LINE_SEND_DONE_MASK__SI 0x20000000L
#define LB_NEW_LEVEL1__ID81_DISP1_THIS_LINE_SEND_DONE_MASK__SI 0x08000000L
#define LB_NEW_LEVEL1__ID81_DISP1_WRITE_ONLY_LEVEL_MASK__SI 0x0003fe00L
#define LB_NEW_LEVEL2__ID82_DISP2_3RD_LINE_WRITE_LEVEL_MASK__SI 0x07fc0000L
#define LB_NEW_LEVEL2__ID82_DISP2_NEXT_LINE_SEND_DONE_MASK__SI 0x10000000L
#define LB_NEW_LEVEL2__ID82_DISP2_READ_WRITE_LEVEL_MASK__SI 0x000001ffL
#define LB_NEW_LEVEL2__ID82_DISP2_SEND_FOR_NEXT_LINE_MASK__SI 0x40000000L
#define LB_NEW_LEVEL2__ID82_DISP2_SEND_FOR_THIRD_LINE_MASK__SI 0x80000000L
#define LB_NEW_LEVEL2__ID82_DISP2_THIRD_LINE_SEND_DONE_MASK__SI 0x20000000L
#define LB_NEW_LEVEL2__ID82_DISP2_THIS_LINE_SEND_DONE_MASK__SI 0x08000000L
#define LB_NEW_LEVEL2__ID82_DISP2_WRITE_ONLY_LEVEL_MASK__SI 0x0003fe00L
#define LB_NEW_STATUS1__ID80_CURSOR_ICON_ALLOW_STUTTER_MASK__SI 0x04000000L
#define LB_NEW_STATUS1__ID80_DC_CG_DISP1_VBI_MASK__SI 0x40000000L
#define LB_NEW_STATUS1__ID80_DC_CG_DISP2_VBI_MASK__SI 0x80000000L
#define LB_NEW_STATUS1__ID80_DC_CG_WM_HIGH_OCCURRED_MASK__SI 0x00800000L
#define LB_NEW_STATUS1__ID80_DC_CG_WM_HIGH_STATUS_MASK__SI 0x00400000L
#define LB_NEW_STATUS1__ID80_DC_CG_WM_MCHANGE_OCCURRED_MASK__SI 0x20000000L
#define LB_NEW_STATUS1__ID80_DC_CG_WM_MCHANGE_STATUS_MASK__SI 0x10000000L
#define LB_NEW_STATUS1__ID80_DISP1_MODE_PREFETCH_MASK__SI 0x00000001L
#define LB_NEW_STATUS1__ID80_DISP1_NEW_LINE_RECEIVED_MASK__SI 0x01000000L
#define LB_NEW_STATUS1__ID80_DISP1_NUM_PARTITIONS_MASK__SI 0x0000003cL
#define LB_NEW_STATUS1__ID80_DISP1_REQ_FIFO_LEVEL_MASK__SI 0x0000fc00L
#define LB_NEW_STATUS1__ID80_DISP2_MODE_PREFETCH_MASK__SI 0x00000002L
#define LB_NEW_STATUS1__ID80_DISP2_NEW_LINE_RECEIVED_MASK__SI 0x02000000L
#define LB_NEW_STATUS1__ID80_DISP2_NUM_PARTITIONS_MASK__SI 0x000003c0L
#define LB_NEW_STATUS1__ID80_DISP2_REQ_FIFO_LEVEL_MASK__SI 0x003f0000L
#define LB_SCL1_READ__ID93_DISP1_BLACK_STATE_MASK__SI 0x00020000L
#define LB_SCL1_READ__ID93_DISP1_EOL_MASK__SI 0x00000002L
#define LB_SCL1_READ__ID93_DISP1_FIRST_LINE_MASK__SI 0x0000e000L
#define LB_SCL1_READ__ID93_DISP1_LAST_LINE_MASK__SI 0x00010000L
#define LB_SCL1_READ__ID93_DISP1_LINE_SEL_MASK__SI 0x00001c00L
#define LB_SCL1_READ__ID93_DISP1_NUM_TAP_IGNORE_MASK__SI 0x000000e0L
#define LB_SCL1_READ__ID93_DISP1_READ_ADR_MASK__SI 0xffe00000L
#define LB_SCL1_READ__ID93_DISP1_RTR_MASK__SI 0x00000100L
#define LB_SCL1_READ__ID93_DISP1_RTS_MASK__SI 0x00000200L
#define LB_SCL1_READ__ID93_DISP1_SOF_MASK__SI 0x00000001L
#define LB_SCL1_READ__ID93_DISP1_TAP_MASK__SI 0x001c0000L
#define LB_SCL1_READ__ID93_DISP1_TAP_SHIFT_MASK__SI 0x0000001cL
#define LB_SCL2_READ__ID94_DISP2_BLACK_STATE_MASK__SI 0x00020000L
#define LB_SCL2_READ__ID94_DISP2_EOL_MASK__SI 0x00000002L
#define LB_SCL2_READ__ID94_DISP2_FIRST_LINE_MASK__SI 0x0000e000L
#define LB_SCL2_READ__ID94_DISP2_LAST_LINE_MASK__SI 0x00010000L
#define LB_SCL2_READ__ID94_DISP2_LINE_SEL_MASK__SI 0x00001c00L
#define LB_SCL2_READ__ID94_DISP2_NUM_TAP_IGNORE_MASK__SI 0x000000e0L
#define LB_SCL2_READ__ID94_DISP2_READ_ADR_MASK__SI 0xffe00000L
#define LB_SCL2_READ__ID94_DISP2_RTR_MASK__SI 0x00000100L
#define LB_SCL2_READ__ID94_DISP2_RTS_MASK__SI 0x00000200L
#define LB_SCL2_READ__ID94_DISP2_SOF_MASK__SI 0x00000001L
#define LB_SCL2_READ__ID94_DISP2_TAP_MASK__SI 0x001c0000L
#define LB_SCL2_READ__ID94_DISP2_TAP_SHIFT_MASK__SI 0x0000001cL
#define LB_SLOW_REQ_VAL__LB_SLOW_REQ_VAL_MASK__SI 0x0000001fL
#define LB_STUTTER_DBG1__IDA0_DC_CG_DISP1_WM_HIGH_CNT_OVERFLOW_MASK__SI 0x80000000L
#define LB_STUTTER_DBG1__IDA0_DC_CG_DISP1_WM_HIGH_MAX_CNT_MASK__SI 0x0000ffffL
#define LB_STUTTER_DBG1__IDA0_DC_CG_DISP1_WM_HIGH_MIN_CNT_MASK__SI 0x7fff0000L
#define LB_STUTTER_DBG2__IDA1_DC_CG_DISP2_WM_HIGH_CNT_OVERFLOW_MASK__SI 0x80000000L
#define LB_STUTTER_DBG2__IDA1_DC_CG_DISP2_WM_HIGH_MAX_CNT_MASK__SI 0x0000ffffL
#define LB_STUTTER_DBG2__IDA1_DC_CG_DISP2_WM_HIGH_MIN_CNT_MASK__SI 0x7fff0000L
#define LB_STUTTER_DBG3__IDA2_D1_WM_ABOVE_STUTTER_ON_MASK__SI 0x04000000L
#define LB_STUTTER_DBG3__IDA2_D1_WM_BELOW_STUTTER_OFF_MASK__SI 0x01000000L
#define LB_STUTTER_DBG3__IDA2_D2_WM_ABOVE_STUTTER_ON_MASK__SI 0x08000000L
#define LB_STUTTER_DBG3__IDA2_D2_WM_BELOW_STUTTER_OFF_MASK__SI 0x02000000L
#define LB_STUTTER_DBG3__IDA2_DC_CG_DISP1_WM_HIGH_MASK__SI 0x00000001L
#define LB_STUTTER_DBG3__IDA2_DC_CG_DISP2_WM_HIGH_MASK__SI 0x00001000L
#define LB_STUTTER_DBG3__IDA2_DISP1_COMP_LEVEL_ALLOW_STOP_MASK__SI 0x00000100L
#define LB_STUTTER_DBG3__IDA2_DISP1_CURSOR_ICON_ALLOW_STOP_MASK__SI 0x00000040L
#define LB_STUTTER_DBG3__IDA2_DISP1_FID_ALLOW_STOP_MASK__SI 0x00000080L
#define LB_STUTTER_DBG3__IDA2_DISP1_LEVEL_ALLOW_STOP_MASK__SI 0x00000004L
#define LB_STUTTER_DBG3__IDA2_DISP1_NEW_LINE_RECVD_MASK__SI 0x00000020L
#define LB_STUTTER_DBG3__IDA2_DISP1_OUTPUT_LINE_RECVD_MASK__SI 0x00000002L
#define LB_STUTTER_DBG3__IDA2_DISP1_UNCOMP_LINE_RECVD_MASK__SI 0x00000018L
#define LB_STUTTER_DBG3__IDA2_DISP1_WM_MCLK_CHG_MASK__SI 0x10000000L
#define LB_STUTTER_DBG3__IDA2_DISP2_COMP_LEVEL_ALLOW_STOP_MASK__SI 0x00100000L
#define LB_STUTTER_DBG3__IDA2_DISP2_CURSOR_ICON_ALLOW_STOP_MASK__SI 0x00040000L
#define LB_STUTTER_DBG3__IDA2_DISP2_FID_ALLOW_STOP_MASK__SI 0x00080000L
#define LB_STUTTER_DBG3__IDA2_DISP2_LEVEL_ALLOW_STOP_MASK__SI 0x00004000L
#define LB_STUTTER_DBG3__IDA2_DISP2_NEW_LINE_RECVD_MASK__SI 0x00020000L
#define LB_STUTTER_DBG3__IDA2_DISP2_OUTPUT_LINE_RECVD_MASK__SI 0x00002000L
#define LB_STUTTER_DBG3__IDA2_DISP2_UNCOMP_LINE_RECVD_MASK__SI 0x00018000L
#define LB_STUTTER_DBG3__IDA2_DISP2_WM_MCLK_CHG_MASK__SI 0x20000000L
#define LB_STUTTER_DBG3__IDA2_LINE_RECEIVED1_MASK__SI 0x00000c00L
#define LB_STUTTER_DBG3__IDA2_LINE_RECEIVED2_MASK__SI 0x00c00000L
#define LB_SYNC_RESET_SEL__LB_SYNC_RESET_SEL_MASK__SI 0x00000003L
#define LB_TEST_DEBUG_DATA__LB_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define LB_TEST_DEBUG_INDEX__LB_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define LB_URGENCY__ID99_DISP1_URGENCY_FLAG_MASK__SI 0x00000001L
#define LB_URGENCY__ID99_DISP1_URGLEVEL_MASK__SI 0x000000feL
#define LB_URGENCY__ID99_DISP2_URGENCY_FLAG_MASK__SI 0x00000100L
#define LB_URGENCY__ID99_DISP2_URGLEVEL_MASK__SI 0x0000fe00L
#define LB_URGENCY__ID99_LB_DCP_URGENCY_FLAG_MASK__SI 0x00010000L
#define LB_URGENCY__ID99_LB_DCP_URGLEVEL_DEBUG_MASK__SI 0xfe000000L
#define LB_URGENCY__ID99_LB_DCP_URGLEVEL_MASK__SI 0x00fe0000L
#define LB_URGENT_LEVEL_CNTL__CURR_PRIORITY_MARK_MASK__SI 0x00007fffL
#define LB_URGENT_LEVEL_CNTL__LB_MAX_URGENT_WHEN_UNDERFLOW_MASK__SI 0x80000000L
#define LB_URGENT_LEVEL_CNTL__LB_URGENT_LEVEL_SEL_MASK__SI 0x00008000L
#define LCAC_CPL_CB_CNTL__CPL_CB_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_CB_CNTL__CPL_CB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_CB_OVR_SEL__CPL_CB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_CB_OVR_VAL__CPL_CB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_CNTL__CPL_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_CPL_CNTL__CPL_ENABLE_MASK__CI 0x00000001L
#define LCAC_CPL_CNTL__CPL_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_CPL_CNTL__CPL_THRESHOLD_MASK__CI 0x0001fffeL
#define LCAC_CPL_DB_CNTL__CPL_DB_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_DB_CNTL__CPL_DB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_DB_OVR_SEL__CPL_DB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_DB_OVR_VAL__CPL_DB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_LDS_CNTL__CPL_LDS_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_LDS_CNTL__CPL_LDS_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_LDS_OVR_SEL__CPL_LDS_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_LDS_OVR_VAL__CPL_LDS_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_MC_CNTL__CPL_MC_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_MC_CNTL__CPL_MC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_MC_OVR_SEL__CPL_MC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_MC_OVR_VAL__CPL_MC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_OVR_SEL__CPL_OVR_SEL_MASK__CI 0xffffffffL
#define LCAC_CPL_OVR_VAL__CPL_OVR_VAL_MASK__CI 0xffffffffL
#define LCAC_CPL_PA_CNTL__CPL_PA_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_PA_CNTL__CPL_PA_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_PA_OVR_SEL__CPL_PA_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_PA_OVR_VAL__CPL_PA_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_SC_CNTL__CPL_SC_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_SC_CNTL__CPL_SC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_SC_OVR_SEL__CPL_SC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_SC_OVR_VAL__CPL_SC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_SPI_CNTL__CPL_SPI_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_SPI_CNTL__CPL_SPI_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_SPI_OVR_SEL__CPL_SPI_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_SPI_OVR_VAL__CPL_SPI_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_SQ_CNTL__CPL_SQ_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_SQ_CNTL__CPL_SQ_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_SQ_OVR_SEL__CPL_SQ_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_SQ_OVR_VAL__CPL_SQ_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_SX_CNTL__CPL_SX_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_SX_CNTL__CPL_SX_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_SX_OVR_SEL__CPL_SX_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_SX_OVR_VAL__CPL_SX_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_TA_CNTL__CPL_TA_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_TA_CNTL__CPL_TA_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_TA_OVR_SEL__CPL_TA_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_TA_OVR_VAL__CPL_TA_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_TCC_CNTL__CPL_TCC_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_TCC_CNTL__CPL_TCC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_TCC_OVR_SEL__CPL_TCC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_TCC_OVR_VAL__CPL_TCC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_TCP_CNTL__CPL_TCP_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_TCP_CNTL__CPL_TCP_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_TCP_OVR_SEL__CPL_TCP_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_TCP_OVR_VAL__CPL_TCP_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_CPL_VGT_CNTL__CPL_VGT_ENABLE_MASK__SI 0x00000001L
#define LCAC_CPL_VGT_CNTL__CPL_VGT_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_CPL_VGT_OVR_SEL__CPL_VGT_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_CPL_VGT_OVR_VAL__CPL_VGT_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_MC0_CNTL__MC0_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_MC0_CNTL__MC0_ENABLE_MASK__SI__CI 0x00000001L
#define LCAC_MC0_CNTL__MC0_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_MC0_CNTL__MC0_THRESHOLD_MASK__SI__CI 0x0001fffeL
#define LCAC_MC0_OVR_SEL__MC0_OVR_SEL_MASK__SI__CI 0xffffffffL
#define LCAC_MC0_OVR_VAL__MC0_OVR_VAL_MASK__SI__CI 0xffffffffL
#define LCAC_MC1_CNTL__MC1_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_MC1_CNTL__MC1_ENABLE_MASK__SI__CI 0x00000001L
#define LCAC_MC1_CNTL__MC1_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_MC1_CNTL__MC1_THRESHOLD_MASK__SI__CI 0x0001fffeL
#define LCAC_MC1_OVR_SEL__MC1_OVR_SEL_MASK__SI__CI 0xffffffffL
#define LCAC_MC1_OVR_VAL__MC1_OVR_VAL_MASK__SI__CI 0xffffffffL
#define LCAC_MC2_CNTL__MC2_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_MC2_CNTL__MC2_ENABLE_MASK__SI__CI 0x00000001L
#define LCAC_MC2_CNTL__MC2_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_MC2_CNTL__MC2_THRESHOLD_MASK__SI__CI 0x0001fffeL
#define LCAC_MC2_OVR_SEL__MC2_OVR_SEL_MASK__SI__CI 0xffffffffL
#define LCAC_MC2_OVR_VAL__MC2_OVR_VAL_MASK__SI__CI 0xffffffffL
#define LCAC_MC3_CNTL__MC3_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_MC3_CNTL__MC3_ENABLE_MASK__SI__CI 0x00000001L
#define LCAC_MC3_CNTL__MC3_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_MC3_CNTL__MC3_THRESHOLD_MASK__SI__CI 0x0001fffeL
#define LCAC_MC3_OVR_SEL__MC3_OVR_SEL_MASK__SI__CI 0xffffffffL
#define LCAC_MC3_OVR_VAL__MC3_OVR_VAL_MASK__SI__CI 0xffffffffL
#define LCAC_MC4_CNTL__MC4_ENABLE_MASK__SI 0x00000001L
#define LCAC_MC4_CNTL__MC4_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_MC4_OVR_SEL__MC4_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_MC4_OVR_VAL__MC4_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_MC5_CNTL__MC5_ENABLE_MASK__SI 0x00000001L
#define LCAC_MC5_CNTL__MC5_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_MC5_OVR_SEL__MC5_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_MC5_OVR_VAL__MC5_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX0_CB_CNTL__SX0_CB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX0_CB_CNTL__SX0_CB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX0_CB_OVR_SEL__SX0_CB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX0_CB_OVR_VAL__SX0_CB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX0_CNTL__SX0_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_SX0_CNTL__SX0_ENABLE_MASK__CI 0x00000001L
#define LCAC_SX0_CNTL__SX0_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_SX0_CNTL__SX0_THRESHOLD_MASK__CI 0x0001fffeL
#define LCAC_SX0_DB_CNTL__SX0_DB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX0_DB_CNTL__SX0_DB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX0_DB_OVR_SEL__SX0_DB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX0_DB_OVR_VAL__SX0_DB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX0_LDS_CNTL__SX0_LDS_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX0_LDS_CNTL__SX0_LDS_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX0_LDS_OVR_SEL__SX0_LDS_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX0_LDS_OVR_VAL__SX0_LDS_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX0_OVR_SEL__SX0_OVR_SEL_MASK__CI 0xffffffffL
#define LCAC_SX0_OVR_VAL__SX0_OVR_VAL_MASK__CI 0xffffffffL
#define LCAC_SX0_TA_CNTL__SX0_TA_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX0_TA_CNTL__SX0_TA_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX0_TA_OVR_SEL__SX0_TA_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX0_TA_OVR_VAL__SX0_TA_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX0_TCC_CNTL__SX0_TCC_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX0_TCC_CNTL__SX0_TCC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX0_TCC_OVR_SEL__SX0_TCC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX0_TCC_OVR_VAL__SX0_TCC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX0_TCP_CNTL__SX0_TCP_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX0_TCP_CNTL__SX0_TCP_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX0_TCP_OVR_SEL__SX0_TCP_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX0_TCP_OVR_VAL__SX0_TCP_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX1_CB_CNTL__SX1_CB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX1_CB_CNTL__SX1_CB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX1_CB_OVR_SEL__SX1_CB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX1_CB_OVR_VAL__SX1_CB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX1_CNTL__SX1_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_SX1_CNTL__SX1_ENABLE_MASK__CI 0x00000001L
#define LCAC_SX1_CNTL__SX1_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_SX1_CNTL__SX1_THRESHOLD_MASK__CI 0x0001fffeL
#define LCAC_SX1_DB_CNTL__SX1_DB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX1_DB_CNTL__SX1_DB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX1_DB_OVR_SEL__SX1_DB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX1_DB_OVR_VAL__SX1_DB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX1_LDS_CNTL__SX1_LDS_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX1_LDS_CNTL__SX1_LDS_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX1_LDS_OVR_SEL__SX1_LDS_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX1_LDS_OVR_VAL__SX1_LDS_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX1_OVR_SEL__SX1_OVR_SEL_MASK__CI 0xffffffffL
#define LCAC_SX1_OVR_VAL__SX1_OVR_VAL_MASK__CI 0xffffffffL
#define LCAC_SX1_TA_CNTL__SX1_TA_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX1_TA_CNTL__SX1_TA_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX1_TA_OVR_SEL__SX1_TA_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX1_TA_OVR_VAL__SX1_TA_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX1_TCC_CNTL__SX1_TCC_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX1_TCC_CNTL__SX1_TCC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX1_TCC_OVR_SEL__SX1_TCC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX1_TCC_OVR_VAL__SX1_TCC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX1_TCP_CNTL__SX1_TCP_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX1_TCP_CNTL__SX1_TCP_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX1_TCP_OVR_SEL__SX1_TCP_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX1_TCP_OVR_VAL__SX1_TCP_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX2_CB_CNTL__SX2_CB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX2_CB_CNTL__SX2_CB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX2_CB_OVR_SEL__SX2_CB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX2_CB_OVR_VAL__SX2_CB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX2_CNTL__SX2_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_SX2_CNTL__SX2_ENABLE_MASK__CI 0x00000001L
#define LCAC_SX2_CNTL__SX2_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_SX2_CNTL__SX2_THRESHOLD_MASK__CI 0x0001fffeL
#define LCAC_SX2_DB_CNTL__SX2_DB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX2_DB_CNTL__SX2_DB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX2_DB_OVR_SEL__SX2_DB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX2_DB_OVR_VAL__SX2_DB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX2_LDS_CNTL__SX2_LDS_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX2_LDS_CNTL__SX2_LDS_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX2_LDS_OVR_SEL__SX2_LDS_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX2_LDS_OVR_VAL__SX2_LDS_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX2_OVR_SEL__SX2_OVR_SEL_MASK__CI 0xffffffffL
#define LCAC_SX2_OVR_VAL__SX2_OVR_VAL_MASK__CI 0xffffffffL
#define LCAC_SX2_TA_CNTL__SX2_TA_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX2_TA_CNTL__SX2_TA_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX2_TA_OVR_SEL__SX2_TA_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX2_TA_OVR_VAL__SX2_TA_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX2_TCC_CNTL__SX2_TCC_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX2_TCC_CNTL__SX2_TCC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX2_TCC_OVR_SEL__SX2_TCC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX2_TCC_OVR_VAL__SX2_TCC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX2_TCP_CNTL__SX2_TCP_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX2_TCP_CNTL__SX2_TCP_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX2_TCP_OVR_SEL__SX2_TCP_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX2_TCP_OVR_VAL__SX2_TCP_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX3_CB_CNTL__SX3_CB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX3_CB_CNTL__SX3_CB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX3_CB_OVR_SEL__SX3_CB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX3_CB_OVR_VAL__SX3_CB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX3_CNTL__SX3_BLOCK_ID_MASK__CI 0x003e0000L
#define LCAC_SX3_CNTL__SX3_ENABLE_MASK__CI 0x00000001L
#define LCAC_SX3_CNTL__SX3_SIGNAL_ID_MASK__CI 0x3fc00000L
#define LCAC_SX3_CNTL__SX3_THRESHOLD_MASK__CI 0x0001fffeL
#define LCAC_SX3_DB_CNTL__SX3_DB_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX3_DB_CNTL__SX3_DB_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX3_DB_OVR_SEL__SX3_DB_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX3_DB_OVR_VAL__SX3_DB_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX3_LDS_CNTL__SX3_LDS_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX3_LDS_CNTL__SX3_LDS_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX3_LDS_OVR_SEL__SX3_LDS_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX3_LDS_OVR_VAL__SX3_LDS_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX3_OVR_SEL__SX3_OVR_SEL_MASK__CI 0xffffffffL
#define LCAC_SX3_OVR_VAL__SX3_OVR_VAL_MASK__CI 0xffffffffL
#define LCAC_SX3_TA_CNTL__SX3_TA_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX3_TA_CNTL__SX3_TA_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX3_TA_OVR_SEL__SX3_TA_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX3_TA_OVR_VAL__SX3_TA_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX3_TCC_CNTL__SX3_TCC_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX3_TCC_CNTL__SX3_TCC_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX3_TCC_OVR_SEL__SX3_TCC_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX3_TCC_OVR_VAL__SX3_TCC_OVR_VAL_MASK__SI 0xffffffffL
#define LCAC_SX3_TCP_CNTL__SX3_TCP_ENABLE_MASK__SI 0x00000001L
#define LCAC_SX3_TCP_CNTL__SX3_TCP_THRESHOLD_MASK__SI 0x0001fffeL
#define LCAC_SX3_TCP_OVR_SEL__SX3_TCP_OVR_SEL_MASK__SI 0xffffffffL
#define LCAC_SX3_TCP_OVR_VAL__SX3_TCP_OVR_VAL_MASK__SI 0xffffffffL
#define LCLK_ACTIVITY_CNT_CNTL__START_ACTIVITY_CNT_MASK__CI__VI 0x00000001L
#define LCLK_ACTIVITY_CNT_STATUS__ACTIVITY_CNT_MASK__CI__VI 0x00ffffffL
#define LCLK_ACTIVITY_CNT_STATUS__ACTIVITY_CNT_VALID_MASK__CI__VI 0x80000000L
#define LCLK_AM_CNTL__ACTIVITY_CNT_RST_MASK__CI__VI 0x00000001L
#define LCLK_AM_CNTL__BUSY_CNT_RESOLUTION_MASK__CI__VI 0x000000c0L
#define LCLK_AM_CNTL__BUSY_CNT_SEL_MASK__CI__VI 0x00000018L
#define LCLK_AM_CNTL__EN_BIF_CNT_MASK__CI__VI 0x00000100L
#define LCLK_AM_CNTL__EN_ORB_DS_CNT_MASK__CI__VI 0x00000400L
#define LCLK_AM_CNTL__EN_ORB_US_CNT_MASK__CI__VI 0x00000200L
#define LCLK_AM_CNTL__PERIOD_CNT_RST_MASK__CI__VI 0x00000002L
#define LCLK_DEEP_SLEEP_CNTL2__BIF_CG_LCLK_BUSY_MASK_MASK__CI__VI 0x00000002L
#define LCLK_DEEP_SLEEP_CNTL2__DMAACTIVE_MASK_MASK__CI__VI 0x00100000L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUBIF_IDLE_MASK_MASK__CI__VI 0x00001000L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUGPPSB_IDLE_MASK_MASK__CI__VI 0x00000800L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUGPP_IDLE_MASK_MASK__CI__VI 0x00000400L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMUINTGEN_IDLE_MASK_MASK__CI__VI 0x00002000L
#define LCLK_DEEP_SLEEP_CNTL2__L1IMU_SMU_IDLE_MASK_MASK__CI__VI 0x00000004L
#define LCLK_DEEP_SLEEP_CNTL2__L2IMU_IDLE_MASK_MASK__CI__VI 0x00004000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_INB_WAKE_ACK_MASK_MASK__CI__VI 0x00020000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_INB_WAKE_MASK_MASK__CI__VI 0x00010000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_OUTB_WAKE_ACK_MASK_MASK__CI__VI 0x00080000L
#define LCLK_DEEP_SLEEP_CNTL2__ON_OUTB_WAKE_MASK_MASK__CI__VI 0x00040000L
#define LCLK_DEEP_SLEEP_CNTL2__ORB_IDLE_MASK_MASK__CI__VI 0x00008000L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE1_MASK_MASK__CI__VI 0x00000040L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE2_MASK_MASK__CI__VI 0x00000080L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE3_MASK_MASK__CI__VI 0x00000100L
#define LCLK_DEEP_SLEEP_CNTL2__PCIE_LCLK_IDLE4_MASK_MASK__CI__VI 0x00000200L
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_MASK__CI 0xffe00000L
#define LCLK_DEEP_SLEEP_CNTL2__RFE_BUSY_MASK_MASK__CI__VI 0x00000001L
#define LCLK_DEEP_SLEEP_CNTL2__SCLK_RUNNING_MASK_MASK__CI__VI 0x00000010L
#define LCLK_DEEP_SLEEP_CNTL2__SMU_BUSY_MASK_MASK__CI__VI 0x00000020L
#define LCLK_DEEP_SLEEP_CNTL__DIV_ID_MASK__CI__VI 0x00000007L
#define LCLK_DEEP_SLEEP_CNTL__ENABLE_DS_MASK__CI__VI 0x80000000L
#define LCLK_DEEP_SLEEP_CNTL__HYSTERESIS_MASK__CI__VI 0x0000fff0L
#define LCLK_DEEP_SLEEP_CNTL__RAMP_DIS_MASK__CI__VI 0x00000008L
#define LCLK_PERIOD_CNT_STATUS__PERIOD_CNT_MASK__CI__VI 0x00ffffffL
#define LINK_CAP2__CROSSLINK_SUPPORTED_MASK__CI__VI 0x00000100L
#define LINK_CAP2__RESERVED_MASK__CI__VI 0xfffffe00L
#define LINK_CAP2__RESERVED_MASK__SI 0xffffffffL
#define LINK_CAP2__SUPPORTED_LINK_SPEED_MASK__CI__VI 0x000000feL
#define LINK_CAP__ASPM_OPTIONALITY_COMPLIANCE_MASK__CI__VI 0x00400000L
#define LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK 0x00040000L
#define LINK_CAP__DL_ACTIVE_REPORTING_CAPABLE_MASK 0x00100000L
#define LINK_CAP__L0S_EXIT_LATENCY_MASK 0x00007000L
#define LINK_CAP__L1_EXIT_LATENCY_MASK 0x00038000L
#define LINK_CAP__LINK_BW_NOTIFICATION_CAP_MASK 0x00200000L
#define LINK_CAP__LINK_SPEED_MASK 0x0000000fL
#define LINK_CAP__LINK_WIDTH_MASK 0x000003f0L
#define LINK_CAP__PM_SUPPORT_MASK 0x00000c00L
#define LINK_CAP__PORT_NUMBER_MASK 0xff000000L
#define LINK_CAP__SURPRISE_DOWN_ERR_REPORTING_MASK 0x00080000L
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK__CI__VI 0x0000f000L
#define LINK_CNTL2__COMPLIANCE_DEEMPHASIS_MASK__SI 0x00001000L
#define LINK_CNTL2__COMPLIANCE_SOS_MASK 0x00000800L
#define LINK_CNTL2__ENTER_COMPLIANCE_MASK 0x00000010L
#define LINK_CNTL2__ENTER_MOD_COMPLIANCE_MASK 0x00000400L
#define LINK_CNTL2__HW_AUTONOMOUS_SPEED_DISABLE_MASK 0x00000020L
#define LINK_CNTL2__SELECTABLE_DEEMPHASIS_MASK 0x00000040L
#define LINK_CNTL2__TARGET_LINK_SPEED_MASK 0x0000000fL
#define LINK_CNTL2__XMIT_MARGIN_MASK 0x00000380L
#define LINK_CNTL__CLOCK_POWER_MANAGEMENT_EN_MASK 0x00000100L
#define LINK_CNTL__COMMON_CLOCK_CFG_MASK 0x00000040L
#define LINK_CNTL__EXTENDED_SYNC_MASK 0x00000080L
#define LINK_CNTL__HW_AUTONOMOUS_WIDTH_DISABLE_MASK 0x00000200L
#define LINK_CNTL__LINK_AUTONOMOUS_BW_INT_EN_MASK 0x00000800L
#define LINK_CNTL__LINK_BW_MANAGEMENT_INT_EN_MASK 0x00000400L
#define LINK_CNTL__LINK_DIS_MASK 0x00000010L
#define LINK_CNTL__PM_CONTROL_MASK 0x00000003L
#define LINK_CNTL__READ_CPL_BOUNDARY_MASK 0x00000008L
#define LINK_CNTL__RETRAIN_LINK_MASK 0x00000020L
#define LINK_STATUS2__CUR_DEEMPHASIS_LEVEL_MASK 0x00000001L
#define LINK_STATUS2__EQUALIZATION_COMPLETE_MASK__CI__VI 0x00000002L
#define LINK_STATUS2__EQUALIZATION_PHASE1_SUCCESS_MASK__CI__VI 0x00000004L
#define LINK_STATUS2__EQUALIZATION_PHASE2_SUCCESS_MASK__CI__VI 0x00000008L
#define LINK_STATUS2__EQUALIZATION_PHASE3_SUCCESS_MASK__CI__VI 0x00000010L
#define LINK_STATUS2__LINK_EQUALIZATION_REQUEST_MASK__CI__VI 0x00000020L
#define LINK_STATUS__CURRENT_LINK_SPEED_MASK 0x0000000fL
#define LINK_STATUS__DL_ACTIVE_MASK 0x00002000L
#define LINK_STATUS__LINK_AUTONOMOUS_BW_STATUS_MASK 0x00008000L
#define LINK_STATUS__LINK_BW_MANAGEMENT_STATUS_MASK 0x00004000L
#define LINK_STATUS__LINK_TRAINING_MASK 0x00000800L
#define LINK_STATUS__NEGOTIATED_LINK_WIDTH_MASK 0x000003f0L
#define LINK_STATUS__SLOT_CLOCK_CFG_MASK 0x00001000L
#define LNCNT_CONTROL__LNCNT_ACC_MODE_MASK__CI 0x00000001L
#define LNCNT_CONTROL__LNCNT_REF_TIMEBASE_MASK__CI 0x00000006L
#define LPML_SCALAR_1__Lmpl1_MASK__CI 0x0000003fL
#define LPML_SCALAR_1__Lmpl2_MASK__CI 0x00000fc0L
#define LPML_SCALAR_1__Lmpl3_MASK__CI 0x0003f000L
#define LPML_SCALAR_1__Lmpl4_MASK__CI 0x00fc0000L
#define LPML_SCALAR_1__Lmpl5_MASK__CI 0x3f000000L
#define LPML_SCALAR_1__RESERVED_MASK__CI__VI 0xc0000000L
#define LPML_SCALAR_2__Lmpl0_MASK__CI 0x0003f000L
#define LPML_SCALAR_2__Lmpl6_MASK__CI 0x0000003fL
#define LPML_SCALAR_2__Lmpl7_MASK__CI 0x00000fc0L
#define LPML_SCALAR_2__RESERVED_MASK__CI__VI 0xfffc0000L
#define LPMV_SCALAR_1__Lmpv1_MASK__CI 0x0000003fL
#define LPMV_SCALAR_1__Lmpv2_MASK__CI 0x00000fc0L
#define LPMV_SCALAR_1__Lmpv3_MASK__CI 0x0003f000L
#define LPMV_SCALAR_1__Lmpv4_MASK__CI 0x00fc0000L
#define LPMV_SCALAR_1__Lmpv5_MASK__CI 0x3f000000L
#define LPMV_SCALAR_1__RESERVED_MASK__CI__VI 0xc0000000L
#define LPMV_SCALAR_2__Lmpv0_MASK__CI 0x0003f000L
#define LPMV_SCALAR_2__Lmpv6_MASK__CI 0x0000003fL
#define LPMV_SCALAR_2__Lmpv7_MASK__CI 0x00000fc0L
#define LPMV_SCALAR_2__Lpm_Trigger_MASK__CI__VI 0x80000000L
#define LPMV_SCALAR_2__RESERVED_MASK__CI__VI 0x7ffc0000L
#define LUMA_BOT_ADDR__Y_BOT_BASE_MASK__SI 0xffffffffL
#define LUMA_TOP_ADDR__Y_TOP_BASE_MASK__SI 0xffffffffL
#define LVDSA_PREEMPHASIS_CONTROL__LVDSA_CLK_PREMPHEN_MASK__SI 0x00000001L
#define LVDSA_PREEMPHASIS_CONTROL__LVDSA_CLK_PREMPH_DT_MASK__SI 0x00000f00L
#define LVDSA_PREEMPHASIS_CONTROL__LVDSA_CLK_PREMPH_STR_MASK__SI 0x00000070L
#define LVDSA_PREEMPHASIS_CONTROL__LVDSA_DAT_PREMPHEN_MASK__SI 0x00010000L
#define LVDSA_PREEMPHASIS_CONTROL__LVDSA_DAT_PREMPH_DT_MASK__SI 0x0f000000L
#define LVDSA_PREEMPHASIS_CONTROL__LVDSA_DAT_PREMPH_STR_MASK__SI 0x00700000L
#define LVDSA_TRANSMITTER_ADJUST__LVDSA_NTXVS_MASK__SI 0x00001f00L
#define LVDSA_TRANSMITTER_ADJUST__LVDSA_PTXVS_MASK__SI 0x001f0000L
#define LVDSA_TRANSMITTER_ADJUST__LVDSA_TXOP_MASK__SI 0x00000007L
#define LVDSB_PREEMPHASIS_CONTROL__LVDSB_CLK_PREMPHEN_MASK__SI 0x00000001L
#define LVDSB_PREEMPHASIS_CONTROL__LVDSB_CLK_PREMPH_DT_MASK__SI 0x00000f00L
#define LVDSB_PREEMPHASIS_CONTROL__LVDSB_CLK_PREMPH_STR_MASK__SI 0x00000070L
#define LVDSB_PREEMPHASIS_CONTROL__LVDSB_DAT_PREMPHEN_MASK__SI 0x00010000L
#define LVDSB_PREEMPHASIS_CONTROL__LVDSB_DAT_PREMPH_DT_MASK__SI 0x0f000000L
#define LVDSB_PREEMPHASIS_CONTROL__LVDSB_DAT_PREMPH_STR_MASK__SI 0x00700000L
#define LVDSB_TRANSMITTER_ADJUST__LVDSB_NTXVS_MASK__SI 0x00001f00L
#define LVDSB_TRANSMITTER_ADJUST__LVDSB_PTXVS_MASK__SI 0x001f0000L
#define LVDSB_TRANSMITTER_ADJUST__LVDSB_TXOP_MASK__SI 0x00000007L
#define LVDS_DATA_CNTL__LVDS_24BIT_ENABLE_MASK__SI 0x00000001L
#define LVDS_DATA_CNTL__LVDS_24BIT_FORMAT_MASK__SI 0x00000010L
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_DE_MASK__SI 0x00000100L
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_HS_MASK__SI 0x00000400L
#define LVDS_DATA_CNTL__LVDS_2ND_CHAN_VS_MASK__SI 0x00000200L
#define LVDS_DATA_CNTL__LVDS_2ND_LINK_CNTL_BITS_MASK__SI 0x00007000L
#define LVDS_DATA_CNTL__LVDS_DTMG_POL_MASK__SI 0x00040000L
#define LVDS_DATA_CNTL__LVDS_FP_POL_MASK__SI 0x00010000L
#define LVDS_DATA_CNTL__LVDS_LP_POL_MASK__SI 0x00020000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BGSLEEP_MASK__SI 0x00000020L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_MASK__SI 0x01000000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_OVRD_MASK__SI 0x02000000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_BLON_POL_MASK__SI 0x04000000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK__SI 0x00010000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_OVRD_MASK__SI 0x00020000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_POL_MASK__SI 0x00040000L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PLL_ENABLE_PWRSEQ_MASK_MASK__SI 0x00000004L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PLL_RESET_PWRSEQ_MASK_MASK__SI 0x00000008L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_DISABLE_SYNCEN_CONTROL_OF_TX_EN_MASK__SI 0x00000002L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_EN_MASK__SI 0x00000001L
#define LVTMA_PWRSEQ_CNTL__LVTMA_PWRSEQ_TARGET_STATE_MASK__SI 0x00000010L
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_MASK__SI 0x00000100L
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_OVRD_MASK__SI 0x00000200L
#define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL_MASK__SI 0x00000400L
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY1_MASK__SI 0x00ff0000L
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRDN_DELAY2_MASK__SI 0xff000000L
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY1_MASK__SI 0x000000ffL
#define LVTMA_PWRSEQ_DELAY1__LVTMA_PWRUP_DELAY2_MASK__SI 0x0000ff00L
#define LVTMA_PWRSEQ_DELAY2__LVTMA_PWRDN_MIN_LENGTH_MASK__SI 0x000000ffL
#define LVTMA_PWRSEQ_REF_DIV__BL_PWM_REF_DIV_MASK__SI 0xffff0000L
#define LVTMA_PWRSEQ_REF_DIV__LVTMA_PWRSEQ_REF_DIV_MASK__SI 0x00000fffL
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_BLON_MASK__SI 0x00000008L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK__SI 0x00000002L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DONE_MASK__SI 0x00000010L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_STATE_MASK__SI 0x00000f00L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_SYNCEN_MASK__SI 0x00000004L
#define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_TARGET_STATE_R_MASK__SI 0x00000001L
#define LX0__RESERVED_MASK 0xffffffffL
#define LX1__RESERVED_MASK 0xffffffffL
#define LX2__RESERVED_MASK 0xffffffffL
#define LX3__RESERVED_MASK 0xffffffffL
#define MAJOR_VERSION__MAJOR_VERSION_MASK__SI 0x000000ffL
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE0_MASK__SI 0x000000ffL
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE1_MASK__SI 0x0000ff00L
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE2_MASK__SI 0x00ff0000L
#define MASTER_COMM_CMD_REG__MASTER_COMM_CMD_REG_BYTE3_MASK__SI 0xff000000L
#define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK__SI 0x00000001L
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE0_MASK__SI 0x000000ffL
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE1_MASK__SI 0x0000ff00L
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE2_MASK__SI 0x00ff0000L
#define MASTER_COMM_DATA_REG1__MASTER_COMM_DATA_REG1_BYTE3_MASK__SI 0xff000000L
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE0_MASK__SI 0x000000ffL
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE1_MASK__SI 0x0000ff00L
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE2_MASK__SI 0x00ff0000L
#define MASTER_COMM_DATA_REG2__MASTER_COMM_DATA_REG2_BYTE3_MASK__SI 0xff000000L
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE0_MASK__SI 0x000000ffL
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE1_MASK__SI 0x0000ff00L
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE2_MASK__SI 0x00ff0000L
#define MASTER_COMM_DATA_REG3__MASTER_COMM_DATA_REG3_BYTE3_MASK__SI 0xff000000L
#define MASTER_CREDIT_CNTL__BIF_AZ_RDRET_CREDIT_MASK 0x003f0000L
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT_MASK__CI__VI 0x0000007fL
#define MASTER_CREDIT_CNTL__BIF_MC_RDRET_CREDIT_MASK__SI 0x0000003fL
#define MASTER_UPDATE_LOCK__MASTER_UPDATE_LOCK_MASK__SI 0x00000001L
#define MASTER_UPDATE_MODE__MASTER_UPDATE_INTERLACED_MODE_MASK__SI 0x00030000L
#define MASTER_UPDATE_MODE__MASTER_UPDATE_MODE_MASK__SI 0x00000007L
#define MAX_LATENCY__MAX_LAT_MASK 0x000000ffL
#define MB_DONE__MB_X_MASK__SI 0x00000fffL
#define MB_DONE__MB_Y_MASK__SI 0x0fff0000L
#define MCIF_CONTROL__ADDRESS_TRANSLATION_ENABLE_MASK__SI 0x00000010L
#define MCIF_CONTROL__LOW_READ_URG_LEVEL_MASK__SI 0x00ff0000L
#define MCIF_CONTROL__MCIF_BUFF_SIZE_MASK__SI 0x00000003L
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_ENABLE_MASK__SI 0x40000000L
#define MCIF_CONTROL__MCIF_MC_LATENCY_COUNTER_URGENT_ONLY_MASK__SI 0x80000000L
#define MCIF_CONTROL__MC_CLEAN_DEASSERT_LATENCY_MASK__SI 0x3f000000L
#define MCIF_CONTROL__PRIVILEGED_ACCESS_ENABLE_MASK__SI 0x00000100L
#define MCIF_TEST_DEBUG_DATA__MCIF_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define MCIF_TEST_DEBUG_INDEX__MCIF_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define MCIF_WRITE_COMBINE_CONTROL__MCIF_WRITE_COMBINE_TIMEOUT_MASK__SI 0x000000ffL
#define MCIF_WRITE_COMBINE_CONTROL__VIP_WRITE_COMBINE_TIMEOUT_MASK__SI 0x0000ff00L
#define MCLK_AM_CNTL__CLEAR_MCLK_AM_BUSY_CNT_MASK__CI__VI 0x00000001L
#define MCLK_AM_CNTL__CLEAR_MCLK_AM_SCLK_CNT_MASK__CI__VI 0x00000002L
#define MCLK_AM_CNTL__START_MCLK_AM_BUSY_CNT_MASK__CI__VI 0x00000004L
#define MCLK_AM_CNTL__START_MCLK_AM_SCLK_CNT_MASK__CI__VI 0x00000008L
#define MCLK_AM_PERIOD_CNT__AM_MCLK_PERIOD_CNT_MASK__CI__VI 0xffffffffL
#define MCLK_AM_READ_CNT__AM_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define MCLK_AM_WRITE_CNT__AM_BUSY_CNT_MASK__CI__VI 0xffffffffL
#define MCLK_CHG_CNT__MCLK_CHG_MARK_A_MASK__SI 0x00007fffL
#define MCLK_CHG_CNT__MCLK_CHG_MARK_B_MASK__SI 0x7fff0000L
#define MCLK_PWRMGT_CNTL__DLL_READY_MASK__SI__CI 0x00000040L
#define MCLK_PWRMGT_CNTL__DLL_READY_READ_MASK__SI__CI 0x01000000L
#define MCLK_PWRMGT_CNTL__DLL_SPEED_MASK__SI__CI 0x0000001fL
#define MCLK_PWRMGT_CNTL__MC_INT_CNTL_MASK__SI__CI 0x00000080L
#define MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK__SI__CI 0x00000100L
#define MCLK_PWRMGT_CNTL__MRDCK0_RESET_MASK__SI__CI 0x00010000L
#define MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK__SI__CI 0x00000200L
#define MCLK_PWRMGT_CNTL__MRDCK1_RESET_MASK__SI__CI 0x00020000L
#define MC_ARB_ADDR_HASH__BANK_XOR_ENABLE_MASK 0x0000000fL
#define MC_ARB_ADDR_HASH__COL_XOR_MASK 0x00000ff0L
#define MC_ARB_ADDR_HASH__ROW_XOR_MASK 0x0ffff000L
#define MC_ARB_ADDR_SWIZ0__A10_MASK__CI__VI 0x00000f00L
#define MC_ARB_ADDR_SWIZ0__A11_MASK__CI__VI 0x0000f000L
#define MC_ARB_ADDR_SWIZ0__A12_MASK__CI__VI 0x000f0000L
#define MC_ARB_ADDR_SWIZ0__A13_MASK__CI__VI 0x00f00000L
#define MC_ARB_ADDR_SWIZ0__A14_MASK__CI__VI 0x0f000000L
#define MC_ARB_ADDR_SWIZ0__A15_MASK__CI__VI 0xf0000000L
#define MC_ARB_ADDR_SWIZ0__A8_MASK__CI__VI 0x0000000fL
#define MC_ARB_ADDR_SWIZ0__A9_MASK__CI__VI 0x000000f0L
#define MC_ARB_ADDR_SWIZ1__A16_MASK__CI__VI 0x0000000fL
#define MC_ARB_ADDR_SWIZ1__A17_MASK__CI__VI 0x000000f0L
#define MC_ARB_ADDR_SWIZ1__A18_MASK__CI__VI 0x00000f00L
#define MC_ARB_ADDR_SWIZ1__A19_MASK__CI__VI 0x0000f000L
#define MC_ARB_AGE_CNTL__AGE_LOW_RATE_RD_MASK__CI__VI 0x00070000L
#define MC_ARB_AGE_CNTL__AGE_LOW_RATE_WR_MASK__CI__VI 0x00380000L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP0_MASK__CI__VI 0x00000001L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP1_MASK__CI__VI 0x00000002L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP2_MASK__CI__VI 0x00000004L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP3_MASK__CI__VI 0x00000008L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP4_MASK__CI__VI 0x00000010L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP5_MASK__CI__VI 0x00000020L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP6_MASK__CI__VI 0x00000040L
#define MC_ARB_AGE_CNTL__RESET_RD_GROUP7_MASK__CI__VI 0x00000080L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP0_MASK__CI__VI 0x00000100L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP1_MASK__CI__VI 0x00000200L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP2_MASK__CI__VI 0x00000400L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP3_MASK__CI__VI 0x00000800L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP4_MASK__CI__VI 0x00001000L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP5_MASK__CI__VI 0x00002000L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP6_MASK__CI__VI 0x00004000L
#define MC_ARB_AGE_CNTL__RESET_WR_GROUP7_MASK__CI__VI 0x00008000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP0_MASK 0x01000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP1_MASK 0x02000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP2_MASK 0x04000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP3_MASK 0x08000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP4_MASK 0x10000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP5_MASK 0x20000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP6_MASK 0x40000000L
#define MC_ARB_AGE_RD__DIVIDE_GROUP7_MASK 0x80000000L
#define MC_ARB_AGE_RD__ENABLE_GROUP0_MASK 0x00010000L
#define MC_ARB_AGE_RD__ENABLE_GROUP1_MASK 0x00020000L
#define MC_ARB_AGE_RD__ENABLE_GROUP2_MASK 0x00040000L
#define MC_ARB_AGE_RD__ENABLE_GROUP3_MASK 0x00080000L
#define MC_ARB_AGE_RD__ENABLE_GROUP4_MASK 0x00100000L
#define MC_ARB_AGE_RD__ENABLE_GROUP5_MASK 0x00200000L
#define MC_ARB_AGE_RD__ENABLE_GROUP6_MASK 0x00400000L
#define MC_ARB_AGE_RD__ENABLE_GROUP7_MASK 0x00800000L
#define MC_ARB_AGE_RD__RATE_GROUP0_MASK 0x00000003L
#define MC_ARB_AGE_RD__RATE_GROUP1_MASK 0x0000000cL
#define MC_ARB_AGE_RD__RATE_GROUP2_MASK 0x00000030L
#define MC_ARB_AGE_RD__RATE_GROUP3_MASK 0x000000c0L
#define MC_ARB_AGE_RD__RATE_GROUP4_MASK 0x00000300L
#define MC_ARB_AGE_RD__RATE_GROUP5_MASK 0x00000c00L
#define MC_ARB_AGE_RD__RATE_GROUP6_MASK 0x00003000L
#define MC_ARB_AGE_RD__RATE_GROUP7_MASK 0x0000c000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP0_MASK 0x01000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP1_MASK 0x02000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP2_MASK 0x04000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP3_MASK 0x08000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP4_MASK 0x10000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP5_MASK 0x20000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP6_MASK 0x40000000L
#define MC_ARB_AGE_WR__DIVIDE_GROUP7_MASK 0x80000000L
#define MC_ARB_AGE_WR__ENABLE_GROUP0_MASK 0x00010000L
#define MC_ARB_AGE_WR__ENABLE_GROUP1_MASK 0x00020000L
#define MC_ARB_AGE_WR__ENABLE_GROUP2_MASK 0x00040000L
#define MC_ARB_AGE_WR__ENABLE_GROUP3_MASK 0x00080000L
#define MC_ARB_AGE_WR__ENABLE_GROUP4_MASK 0x00100000L
#define MC_ARB_AGE_WR__ENABLE_GROUP5_MASK 0x00200000L
#define MC_ARB_AGE_WR__ENABLE_GROUP6_MASK 0x00400000L
#define MC_ARB_AGE_WR__ENABLE_GROUP7_MASK 0x00800000L
#define MC_ARB_AGE_WR__RATE_GROUP0_MASK 0x00000003L
#define MC_ARB_AGE_WR__RATE_GROUP1_MASK 0x0000000cL
#define MC_ARB_AGE_WR__RATE_GROUP2_MASK 0x00000030L
#define MC_ARB_AGE_WR__RATE_GROUP3_MASK 0x000000c0L
#define MC_ARB_AGE_WR__RATE_GROUP4_MASK 0x00000300L
#define MC_ARB_AGE_WR__RATE_GROUP5_MASK 0x00000c00L
#define MC_ARB_AGE_WR__RATE_GROUP6_MASK 0x00003000L
#define MC_ARB_AGE_WR__RATE_GROUP7_MASK 0x0000c000L
#define MC_ARB_BANKMAP__BANK0_MASK 0x0000000fL
#define MC_ARB_BANKMAP__BANK1_MASK 0x000000f0L
#define MC_ARB_BANKMAP__BANK2_MASK 0x00000f00L
#define MC_ARB_BANKMAP__BANK3_MASK 0x0000f000L
#define MC_ARB_BANKMAP__RANK_MASK 0x000f0000L
#define MC_ARB_BURST_TIME__STATE0_MASK 0x0000001fL
#define MC_ARB_BURST_TIME__STATE1_MASK 0x000003e0L
#define MC_ARB_BURST_TIME__STATE2_MASK 0x00007c00L
#define MC_ARB_BURST_TIME__STATE3_MASK 0x000f8000L
#define MC_ARB_BUSY_STATUS__GECC2_RD0_MASK__CI__VI 0x00100000L
#define MC_ARB_BUSY_STATUS__GECC2_RD1_MASK__CI__VI 0x00200000L
#define MC_ARB_BUSY_STATUS__GECC2_WR0_MASK__CI__VI 0x00400000L
#define MC_ARB_BUSY_STATUS__GECC2_WR1_MASK__CI__VI 0x00800000L
#define MC_ARB_BUSY_STATUS__HM_RD0_MASK__CI__VI 0x00000010L
#define MC_ARB_BUSY_STATUS__HM_RD1_MASK__CI__VI 0x00000020L
#define MC_ARB_BUSY_STATUS__HM_WR0_MASK__CI__VI 0x00000040L
#define MC_ARB_BUSY_STATUS__HM_WR1_MASK__CI__VI 0x00000080L
#define MC_ARB_BUSY_STATUS__LM_RD0_MASK__CI__VI 0x00000001L
#define MC_ARB_BUSY_STATUS__LM_RD1_MASK__CI__VI 0x00000002L
#define MC_ARB_BUSY_STATUS__LM_WR0_MASK__CI__VI 0x00000004L
#define MC_ARB_BUSY_STATUS__LM_WR1_MASK__CI__VI 0x00000008L
#define MC_ARB_BUSY_STATUS__POP0_MASK__CI__VI 0x00001000L
#define MC_ARB_BUSY_STATUS__POP1_MASK__CI__VI 0x00002000L
#define MC_ARB_BUSY_STATUS__RDRET0_MASK__CI__VI 0x00040000L
#define MC_ARB_BUSY_STATUS__RDRET1_MASK__CI__VI 0x00080000L
#define MC_ARB_BUSY_STATUS__REM_RD0_MASK__CI__VI 0x10000000L
#define MC_ARB_BUSY_STATUS__REM_RD1_MASK__CI__VI 0x20000000L
#define MC_ARB_BUSY_STATUS__REM_WR0_MASK__CI__VI 0x40000000L
#define MC_ARB_BUSY_STATUS__REM_WR1_MASK__CI__VI 0x80000000L
#define MC_ARB_BUSY_STATUS__REPLAY0_MASK__CI__VI 0x00010000L
#define MC_ARB_BUSY_STATUS__REPLAY1_MASK__CI__VI 0x00020000L
#define MC_ARB_BUSY_STATUS__RTT0_MASK__CI__VI 0x04000000L
#define MC_ARB_BUSY_STATUS__RTT1_MASK__CI__VI 0x08000000L
#define MC_ARB_BUSY_STATUS__TAGFIFO0_MASK__CI__VI 0x00004000L
#define MC_ARB_BUSY_STATUS__TAGFIFO1_MASK__CI__VI 0x00008000L
#define MC_ARB_BUSY_STATUS__WCDR0_MASK__CI 0x01000000L
#define MC_ARB_BUSY_STATUS__WCDR1_MASK__CI 0x02000000L
#define MC_ARB_BUSY_STATUS__WDE_RD0_MASK__CI__VI 0x00000100L
#define MC_ARB_BUSY_STATUS__WDE_RD1_MASK__CI__VI 0x00000200L
#define MC_ARB_BUSY_STATUS__WDE_WR0_MASK__CI__VI 0x00000400L
#define MC_ARB_BUSY_STATUS__WDE_WR1_MASK__CI__VI 0x00000800L
#define MC_ARB_CAC_CNTL__ALLOW_OVERFLOW_MASK 0x00002000L
#define MC_ARB_CAC_CNTL__ENABLE_MASK 0x00000001L
#define MC_ARB_CAC_CNTL__READ_WEIGHT_MASK 0x0000007eL
#define MC_ARB_CAC_CNTL__WRITE_WEIGHT_MASK 0x00001f80L
#define MC_ARB_CG__ARB_CG_REQ_MASK__SI 0x00ff0000L
#define MC_ARB_CG__ARB_CG_RESP_MASK__SI 0xff000000L
#define MC_ARB_CG__CG_ARB_REQ_MASK 0x000000ffL
#define MC_ARB_CG__CG_ARB_RESP_MASK 0x0000ff00L
#define MC_ARB_CG__RSV_0_MASK__CI__VI 0x00ff0000L
#define MC_ARB_CG__RSV_1_MASK__CI__VI 0xff000000L
#define MC_ARB_DRAM_TIMING2_1__BUS_TURN_MASK 0x1f000000L
#define MC_ARB_DRAM_TIMING2_1__RAS2RAS_MASK 0x000000ffL
#define MC_ARB_DRAM_TIMING2_1__RP_MASK 0x0000ff00L
#define MC_ARB_DRAM_TIMING2_1__WRPLUSRP_MASK 0x00ff0000L
#define MC_ARB_DRAM_TIMING2_2__BUS_TURN_MASK__SI 0x1f000000L
#define MC_ARB_DRAM_TIMING2_2__RAS2RAS_MASK__SI 0x000000ffL
#define MC_ARB_DRAM_TIMING2_2__RP_MASK__SI 0x0000ff00L
#define MC_ARB_DRAM_TIMING2_2__WRPLUSRP_MASK__SI 0x00ff0000L
#define MC_ARB_DRAM_TIMING2_3__BUS_TURN_MASK__SI 0x1f000000L
#define MC_ARB_DRAM_TIMING2_3__RAS2RAS_MASK__SI 0x000000ffL
#define MC_ARB_DRAM_TIMING2_3__RP_MASK__SI 0x0000ff00L
#define MC_ARB_DRAM_TIMING2_3__WRPLUSRP_MASK__SI 0x00ff0000L
#define MC_ARB_DRAM_TIMING2__BUS_TURN_MASK 0x1f000000L
#define MC_ARB_DRAM_TIMING2__RAS2RAS_MASK 0x000000ffL
#define MC_ARB_DRAM_TIMING2__RP_MASK 0x0000ff00L
#define MC_ARB_DRAM_TIMING2__WRPLUSRP_MASK 0x00ff0000L
#define MC_ARB_DRAM_TIMING_1__ACTRD_MASK 0x000000ffL
#define MC_ARB_DRAM_TIMING_1__ACTWR_MASK 0x0000ff00L
#define MC_ARB_DRAM_TIMING_1__RASMACTRD_MASK 0x00ff0000L
#define MC_ARB_DRAM_TIMING_1__RASMACTWR_MASK 0xff000000L
#define MC_ARB_DRAM_TIMING_2__ACTRD_MASK__SI 0x000000ffL
#define MC_ARB_DRAM_TIMING_2__ACTWR_MASK__SI 0x0000ff00L
#define MC_ARB_DRAM_TIMING_2__RASMACTRD_MASK__SI 0x00ff0000L
#define MC_ARB_DRAM_TIMING_2__RASMACTWR_MASK__SI 0xff000000L
#define MC_ARB_DRAM_TIMING_3__ACTRD_MASK__SI 0x000000ffL
#define MC_ARB_DRAM_TIMING_3__ACTWR_MASK__SI 0x0000ff00L
#define MC_ARB_DRAM_TIMING_3__RASMACTRD_MASK__SI 0x00ff0000L
#define MC_ARB_DRAM_TIMING_3__RASMACTWR_MASK__SI 0xff000000L
#define MC_ARB_DRAM_TIMING__ACTRD_MASK 0x000000ffL
#define MC_ARB_DRAM_TIMING__ACTWR_MASK 0x0000ff00L
#define MC_ARB_DRAM_TIMING__RASMACTRD_MASK 0x00ff0000L
#define MC_ARB_DRAM_TIMING__RASMACTWR_MASK 0xff000000L
#define MC_ARB_FED_CNTL__DEBUG_RSV_MASK__CI__VI 0xffffff80L
#define MC_ARB_FED_CNTL__KEEP_POISON_IN_PAGE_MASK 0x00000010L
#define MC_ARB_FED_CNTL__MODE_MASK 0x00000003L
#define MC_ARB_FED_CNTL__RDRET_PARITY_NACK_MASK__CI__VI 0x00000020L
#define MC_ARB_FED_CNTL__USE_LEGACY_NACK_MASK__CI__VI 0x00000040L
#define MC_ARB_FED_CNTL__WR_ERR_MASK 0x0000000cL
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT0_MASK 0x0000000fL
#define MC_ARB_GDEC_RD_CNTL__PAGEBIT1_MASK 0x000000f0L
#define MC_ARB_GDEC_RD_CNTL__REM_DEFAULT_GRP_MASK 0x00003c00L
#define MC_ARB_GDEC_RD_CNTL__USE_RANK_MASK 0x00000100L
#define MC_ARB_GDEC_RD_CNTL__USE_RSNO_MASK 0x00000200L
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT0_MASK 0x0000000fL
#define MC_ARB_GDEC_WR_CNTL__PAGEBIT1_MASK 0x000000f0L
#define MC_ARB_GDEC_WR_CNTL__REM_DEFAULT_GRP_MASK 0x00003c00L
#define MC_ARB_GDEC_WR_CNTL__USE_RANK_MASK 0x00000100L
#define MC_ARB_GDEC_WR_CNTL__USE_RSNO_MASK 0x00000200L
#define MC_ARB_GECC2_CLI__NO_GECC_CLI0_MASK 0x000000ffL
#define MC_ARB_GECC2_CLI__NO_GECC_CLI1_MASK 0x0000ff00L
#define MC_ARB_GECC2_CLI__NO_GECC_CLI2_MASK 0x00ff0000L
#define MC_ARB_GECC2_CLI__NO_GECC_CLI3_MASK 0xff000000L
#define MC_ARB_GECC2_DEBUG2__ERR0_START_MASK 0x0000ff00L
#define MC_ARB_GECC2_DEBUG2__ERR1_START_MASK 0x00ff0000L
#define MC_ARB_GECC2_DEBUG2__ERR2_START_MASK 0xff000000L
#define MC_ARB_GECC2_DEBUG2__PERIOD_MASK 0x000000ffL
#define MC_ARB_GECC2_DEBUG__DATA_FIELD_MASK 0x00000018L
#define MC_ARB_GECC2_DEBUG__DIRECTION_MASK 0x00000004L
#define MC_ARB_GECC2_DEBUG__NUM_ERR_BITS_MASK 0x00000003L
#define MC_ARB_GECC2_DEBUG__SW_INJECTION_MASK 0x00000020L
#define MC_ARB_GECC2_MISC__COL10_HACK_MASK__CI__VI 0x00000010L
#define MC_ARB_GECC2_MISC__CWRD_IN_REPLAY_MASK__CI__VI 0x00000020L
#define MC_ARB_GECC2_MISC__DEBUG_RSV_MASK__CI 0xffffff80L
#define MC_ARB_GECC2_MISC__NO_EOB_ALL_WR_IN_REPLAY_MASK__CI__VI 0x00000040L
#define MC_ARB_GECC2_MISC__STREAK_BREAK_MASK 0x0000000fL
#define MC_ARB_GECC2_STATUS__CORR_CLEAR0_MASK 0x00000100L
#define MC_ARB_GECC2_STATUS__CORR_CLEAR1_MASK 0x00001000L
#define MC_ARB_GECC2_STATUS__CORR_STS0_MASK 0x00000001L
#define MC_ARB_GECC2_STATUS__CORR_STS1_MASK 0x00000010L
#define MC_ARB_GECC2_STATUS__FED_CLEAR0_MASK 0x00000400L
#define MC_ARB_GECC2_STATUS__FED_CLEAR1_MASK 0x00004000L
#define MC_ARB_GECC2_STATUS__FED_STS0_MASK 0x00000004L
#define MC_ARB_GECC2_STATUS__FED_STS1_MASK 0x00000040L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_CLEAR0_MASK__CI__VI 0x01000000L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_CLEAR1_MASK__CI__VI 0x10000000L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_STS0_MASK__CI__VI 0x00010000L
#define MC_ARB_GECC2_STATUS__RMWRD_CORR_STS1_MASK__CI__VI 0x00100000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_CLEAR0_MASK__CI__VI 0x02000000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_CLEAR1_MASK__CI__VI 0x20000000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_STS0_MASK__CI__VI 0x00020000L
#define MC_ARB_GECC2_STATUS__RMWRD_UNCORR_STS1_MASK__CI__VI 0x00200000L
#define MC_ARB_GECC2_STATUS__RSVD0_MASK 0x00000008L
#define MC_ARB_GECC2_STATUS__RSVD1_MASK 0x00000080L
#define MC_ARB_GECC2_STATUS__RSVD2_MASK 0x00000800L
#define MC_ARB_GECC2_STATUS__RSVD3_MASK__CI__VI 0x00008000L
#define MC_ARB_GECC2_STATUS__RSVD4_MASK__CI__VI 0x000c0000L
#define MC_ARB_GECC2_STATUS__RSVD5_MASK__CI__VI 0x00c00000L
#define MC_ARB_GECC2_STATUS__RSVD6_MASK__CI__VI 0x0c000000L
#define MC_ARB_GECC2_STATUS__UNCORR_CLEAR0_MASK 0x00000200L
#define MC_ARB_GECC2_STATUS__UNCORR_CLEAR1_MASK 0x00002000L
#define MC_ARB_GECC2_STATUS__UNCORR_STS0_MASK 0x00000002L
#define MC_ARB_GECC2_STATUS__UNCORR_STS1_MASK 0x00000020L
#define MC_ARB_GECC2__CLOSE_BANK_RMW_MASK 0x00004000L
#define MC_ARB_GECC2__COLFIFO_WATER_MASK 0x001f8000L
#define MC_ARB_GECC2__ECC_MODE_MASK 0x00000006L
#define MC_ARB_GECC2__ENABLE_MASK 0x00000001L
#define MC_ARB_GECC2__EXOR_BANK_SEL_MASK 0x00000060L
#define MC_ARB_GECC2__NO_GECC_CLI_MASK 0x00000780L
#define MC_ARB_GECC2__PAGE_BIT0_MASK 0x00000018L
#define MC_ARB_GECC2__READ_ERR_MASK 0x00003800L
#define MC_ARB_GECC2__RMWRD_UNCOR_POISON_MASK__CI__VI 0x00400000L
#define MC_ARB_GECC2__WRADDR_CONV_MASK__CI__VI 0x00200000L
#define MC_ARB_HARSH_BWCNT0_RD__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWCNT0_RD__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWCNT0_RD__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWCNT0_RD__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWCNT0_WR__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWCNT0_WR__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWCNT0_WR__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWCNT0_WR__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWCNT1_RD__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWCNT1_RD__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWCNT1_RD__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWCNT1_RD__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWCNT1_WR__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWCNT1_WR__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWCNT1_WR__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWCNT1_WR__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD0_RD__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD0_WR__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD1_RD__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_BWPERIOD1_WR__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_CTL_RD__BANK_AGE_ONLY_MASK__CI__VI 0x00000200L
#define MC_ARB_HARSH_CTL_RD__BWCNT_CATCHUP_MASK__CI__VI 0x00000800L
#define MC_ARB_HARSH_CTL_RD__FORCE_HIGHEST_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_CTL_RD__FORCE_STALL_MASK__CI__VI 0x003fc000L
#define MC_ARB_HARSH_CTL_RD__HARSH_RR_MASK__CI__VI 0x00000100L
#define MC_ARB_HARSH_CTL_RD__PERF_MON_SEL_MASK__CI__VI 0x01c00000L
#define MC_ARB_HARSH_CTL_RD__ST_MODE_MASK__CI__VI 0x00003000L
#define MC_ARB_HARSH_CTL_RD__USE_LEGACY_HARSH_MASK__CI__VI 0x00000400L
#define MC_ARB_HARSH_CTL_WR__BANK_AGE_ONLY_MASK__CI__VI 0x00000200L
#define MC_ARB_HARSH_CTL_WR__BWCNT_CATCHUP_MASK__CI__VI 0x00000800L
#define MC_ARB_HARSH_CTL_WR__FORCE_HIGHEST_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_CTL_WR__FORCE_STALL_MASK__CI__VI 0x003fc000L
#define MC_ARB_HARSH_CTL_WR__HARSH_RR_MASK__CI__VI 0x00000100L
#define MC_ARB_HARSH_CTL_WR__PERF_MON_SEL_MASK__CI__VI 0x01c00000L
#define MC_ARB_HARSH_CTL_WR__ST_MODE_MASK__CI__VI 0x00003000L
#define MC_ARB_HARSH_CTL_WR__USE_LEGACY_HARSH_MASK__CI__VI 0x00000400L
#define MC_ARB_HARSH_EN_RD__BW_PRI_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_EN_RD__FIX_PRI_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_EN_RD__ST_PRI_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_EN_RD__TX_PRI_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_EN_WR__BW_PRI_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_EN_WR__FIX_PRI_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_EN_WR__ST_PRI_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_EN_WR__TX_PRI_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_SAT0_RD__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_SAT0_RD__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_SAT0_RD__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_SAT0_RD__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_SAT0_WR__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_SAT0_WR__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_SAT0_WR__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_SAT0_WR__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_SAT1_RD__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_SAT1_RD__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_SAT1_RD__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_SAT1_RD__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_SAT1_WR__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_SAT1_WR__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_SAT1_WR__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_SAT1_WR__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_HI0_RD__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_HI0_RD__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_HI0_RD__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_HI0_RD__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_HI0_WR__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_HI0_WR__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_HI0_WR__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_HI0_WR__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_HI1_RD__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_HI1_RD__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_HI1_RD__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_HI1_RD__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_HI1_WR__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_HI1_WR__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_HI1_WR__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_HI1_WR__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_LO0_RD__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_LO0_RD__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_LO0_RD__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_LO0_RD__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_LO0_WR__GROUP0_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_LO0_WR__GROUP1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_LO0_WR__GROUP2_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_LO0_WR__GROUP3_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_LO1_RD__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_LO1_RD__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_LO1_RD__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_LO1_RD__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_HARSH_TX_LO1_WR__GROUP4_MASK__CI__VI 0x000000ffL
#define MC_ARB_HARSH_TX_LO1_WR__GROUP5_MASK__CI__VI 0x0000ff00L
#define MC_ARB_HARSH_TX_LO1_WR__GROUP6_MASK__CI__VI 0x00ff0000L
#define MC_ARB_HARSH_TX_LO1_WR__GROUP7_MASK__CI__VI 0xff000000L
#define MC_ARB_LAZY0_RD__GROUP0_MASK 0x000000ffL
#define MC_ARB_LAZY0_RD__GROUP1_MASK 0x0000ff00L
#define MC_ARB_LAZY0_RD__GROUP2_MASK 0x00ff0000L
#define MC_ARB_LAZY0_RD__GROUP3_MASK 0xff000000L
#define MC_ARB_LAZY0_WR__GROUP0_MASK 0x000000ffL
#define MC_ARB_LAZY0_WR__GROUP1_MASK 0x0000ff00L
#define MC_ARB_LAZY0_WR__GROUP2_MASK 0x00ff0000L
#define MC_ARB_LAZY0_WR__GROUP3_MASK 0xff000000L
#define MC_ARB_LAZY1_RD__GROUP4_MASK 0x000000ffL
#define MC_ARB_LAZY1_RD__GROUP5_MASK 0x0000ff00L
#define MC_ARB_LAZY1_RD__GROUP6_MASK 0x00ff0000L
#define MC_ARB_LAZY1_RD__GROUP7_MASK 0xff000000L
#define MC_ARB_LAZY1_WR__GROUP4_MASK 0x000000ffL
#define MC_ARB_LAZY1_WR__GROUP5_MASK 0x0000ff00L
#define MC_ARB_LAZY1_WR__GROUP6_MASK 0x00ff0000L
#define MC_ARB_LAZY1_WR__GROUP7_MASK 0xff000000L
#define MC_ARB_LM_RD__BANKGROUP_CONFIG_MASK 0x00e00000L
#define MC_ARB_LM_RD__ENABLE_TWO_LIST_MASK 0x00040000L
#define MC_ARB_LM_RD__POPIDLE_RST_TWOLIST_MASK 0x00080000L
#define MC_ARB_LM_RD__SKID1_RST_TWOLIST_MASK 0x00100000L
#define MC_ARB_LM_RD__STREAK_BREAK_MASK 0x00010000L
#define MC_ARB_LM_RD__STREAK_LIMIT_MASK 0x000000ffL
#define MC_ARB_LM_RD__STREAK_LIMIT_UBER_MASK 0x0000ff00L
#define MC_ARB_LM_RD__STREAK_UBER_MASK 0x00020000L
#define MC_ARB_LM_WR__BANKGROUP_CONFIG_MASK 0x00e00000L
#define MC_ARB_LM_WR__ENABLE_TWO_LIST_MASK 0x00040000L
#define MC_ARB_LM_WR__POPIDLE_RST_TWOLIST_MASK 0x00080000L
#define MC_ARB_LM_WR__SKID1_RST_TWOLIST_MASK 0x00100000L
#define MC_ARB_LM_WR__STREAK_BREAK_MASK 0x00010000L
#define MC_ARB_LM_WR__STREAK_LIMIT_MASK 0x000000ffL
#define MC_ARB_LM_WR__STREAK_LIMIT_UBER_MASK 0x0000ff00L
#define MC_ARB_LM_WR__STREAK_UBER_MASK 0x00020000L
#define MC_ARB_MAX_LAT_CID__CID_CH0_MASK__CI__VI 0x000000ffL
#define MC_ARB_MAX_LAT_CID__CID_CH1_MASK__CI__VI 0x0000ff00L
#define MC_ARB_MAX_LAT_CID__REALTIME_CH0_MASK__CI__VI 0x00040000L
#define MC_ARB_MAX_LAT_CID__REALTIME_CH1_MASK__CI__VI 0x00080000L
#define MC_ARB_MAX_LAT_CID__WRITE_CH0_MASK__CI__VI 0x00010000L
#define MC_ARB_MAX_LAT_CID__WRITE_CH1_MASK__CI__VI 0x00020000L
#define MC_ARB_MAX_LAT_RSLT0__MAX_LATENCY_MASK__CI__VI 0xffffffffL
#define MC_ARB_MAX_LAT_RSLT1__MAX_LATENCY_MASK__CI__VI 0xffffffffL
#define MC_ARB_MINCLKS__ARB_RW_SWITCH_MASK 0x00010000L
#define MC_ARB_MINCLKS__READ_CLKS_MASK 0x000000ffL
#define MC_ARB_MINCLKS__RW_SWITCH_HARSH_MASK__CI__VI 0x00060000L
#define MC_ARB_MINCLKS__WRITE_CLKS_MASK 0x0000ff00L
#define MC_ARB_MISC2__ARB_DEBUG29_MASK 0x20000000L
#define MC_ARB_MISC2__GECC_MASK 0x00040000L
#define MC_ARB_MISC2__GECC_RST_MASK 0x00080000L
#define MC_ARB_MISC2__GECC_STATUS_MASK 0x00100000L
#define MC_ARB_MISC2__POP_IDLE_REPLAY_MASK 0x00000800L
#define MC_ARB_MISC2__RDRET_NO_BP_MASK 0x00002000L
#define MC_ARB_MISC2__RDRET_NO_REORDERING_MASK 0x00001000L
#define MC_ARB_MISC2__RDRET_SEQ_SKID_MASK 0x0003c000L
#define MC_ARB_MISC2__REPLAY_DEBUG_MASK 0x10000000L
#define MC_ARB_MISC2__SCRAMBLE_2D_MASK 0x00000018L
#define MC_ARB_MISC2__SCRAMBLE_ENABLE_MASK 0x00000001L
#define MC_ARB_MISC2__SCRAMBLE_MIX_MASK 0x00000002L
#define MC_ARB_MISC2__SCRAMBLE_WITH_ADDR_MASK 0x00000004L
#define MC_ARB_MISC2__SEQ_RDY_POP_IDLE_MASK 0x40000000L
#define MC_ARB_MISC2__TAGFIFO_THRESHOLD_MASK 0x01e00000L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT4_MASK 0x00000040L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT5_MASK 0x00000080L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT6_MASK 0x00000100L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT7_MASK 0x00000200L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_COLBIT8_MASK 0x00000400L
#define MC_ARB_MISC2__TCCDL4_BANKBIT3_XOR_ENABLE_MASK 0x00000020L
#define MC_ARB_MISC2__TCCDL4_REPLAY_EOB_MASK 0x80000000L
#define MC_ARB_MISC2__WCDR_REPLAY_MASKCNT_MASK 0x0e000000L
#define MC_ARB_MISC3__NO_GECC_EXT_EOB_MASK__CI__VI 0x00000001L
#define MC_ARB_MISC3__TBD_FIELD_MASK__CI 0xfffffffeL
#define MC_ARB_MISC__ACPURG_STALL_MASK__CI__VI 0x80000000L
#define MC_ARB_MISC__CALI_ENABLE_MASK 0x00100000L
#define MC_ARB_MISC__CALI_RATES_MASK 0x00600000L
#define MC_ARB_MISC__CHAN_COUPLE_MASK 0x000007f8L
#define MC_ARB_MISC__DISPURGVLD_NOWRT_MASK 0x00800000L
#define MC_ARB_MISC__DISPURG_NOSW2WR_MASK 0x01000000L
#define MC_ARB_MISC__DISPURG_STALL_MASK 0x02000000L
#define MC_ARB_MISC__DISPURG_THROTTLE_MASK 0x3c000000L
#define MC_ARB_MISC__EXTEND_WEIGHT_MASK__CI__VI 0x40000000L
#define MC_ARB_MISC__HARSHNESS_MASK 0x0007f800L
#define MC_ARB_MISC__IDLE_RFSH_MASK 0x00000002L
#define MC_ARB_MISC__SMART_RDWR_SW_MASK 0x00080000L
#define MC_ARB_MISC__STICKY_RFSH_MASK 0x00000001L
#define MC_ARB_MISC__STUTTER_RFSH_MASK 0x00000004L
#define MC_ARB_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_ARB_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_ARB_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_ARB_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_ARB_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_ARB_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_ARB_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_ARB_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_ARB_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_ARB_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_ARB_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_ARB_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_ARB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_ARB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_ARB_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_ARB_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_ARB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_ARB_PERF_MON_CNTL0_ECC__ALLOW_WRAP_MASK__CI 0x00000001L
#define MC_ARB_PERF_MON_CNTL0__ALLOW_WRAP_MASK__SI 0x10000000L
#define MC_ARB_PERF_MON_CNTL0__START_MODE_MASK__SI 0x03000000L
#define MC_ARB_PERF_MON_CNTL0__START_THRESH_MASK__SI 0x00000fffL
#define MC_ARB_PERF_MON_CNTL0__STOP_MODE_MASK__SI 0x0c000000L
#define MC_ARB_PERF_MON_CNTL0__STOP_THRESH_MASK__SI 0x00fff000L
#define MC_ARB_PERF_MON_CNTL1__MON0_ID_MASK__SI 0x00fc0000L
#define MC_ARB_PERF_MON_CNTL1__MON1_ID_MASK__SI 0x3f000000L
#define MC_ARB_PERF_MON_CNTL1__START_TRIG_ID_MASK__SI 0x00000fc0L
#define MC_ARB_PERF_MON_CNTL1__STOP_TRIG_ID_MASK__SI 0x0003f000L
#define MC_ARB_PERF_MON_CNTL1__THRESH_CNTR_ID_MASK__SI 0x0000003fL
#define MC_ARB_PERF_MON_CNTL2__MON0_ID_HI_MASK__SI 0x00030000L
#define MC_ARB_PERF_MON_CNTL2__MON1_ID_HI_MASK__SI 0x000c0000L
#define MC_ARB_PERF_MON_CNTL2__MON2_ID_MASK__SI 0x000000ffL
#define MC_ARB_PERF_MON_CNTL2__MON3_ID_MASK__SI 0x0000ff00L
#define MC_ARB_PERF_MON_CNTL2__START_TRIG_ID_HI_MASK__SI 0x00c00000L
#define MC_ARB_PERF_MON_CNTL2__STOP_TRIG_ID_HI_MASK__SI 0x03000000L
#define MC_ARB_PERF_MON_CNTL2__THRESH_CNTR_ID_HI_MASK__SI 0x00300000L
#define MC_ARB_PERF_MON_RSLT0__COUNT_MASK__SI 0xffffffffL
#define MC_ARB_PERF_MON_RSLT1__COUNT_MASK__SI 0xffffffffL
#define MC_ARB_PERF_MON_RSLT2__COUNT_MASK__SI 0xffffffffL
#define MC_ARB_PERF_MON_RSLT3__COUNT_MASK__SI 0xffffffffL
#define MC_ARB_PM_CNTL__ALLOW_STOP_SEL0_MASK__SI 0x01000000L
#define MC_ARB_PM_CNTL__ALLOW_STOP_SEL1_MASK__SI 0x02000000L
#define MC_ARB_PM_CNTL__BLKOUT_ON_D1_MASK 0x00000020L
#define MC_ARB_PM_CNTL__IDLE_CNT_MASK 0x00f00000L
#define MC_ARB_PM_CNTL__IDLE_ON_D1_MASK 0x00000040L
#define MC_ARB_PM_CNTL__IDLE_ON_D2_MASK 0x00040000L
#define MC_ARB_PM_CNTL__IDLE_ON_D3_MASK 0x00080000L
#define MC_ARB_PM_CNTL__OVERRIDE_CGSTATE_MASK 0x00000003L
#define MC_ARB_PM_CNTL__OVRR_CGRFSH_MASK 0x00000004L
#define MC_ARB_PM_CNTL__OVRR_CGSQM_MASK 0x00000008L
#define MC_ARB_PM_CNTL__OVRR_PM_MASK 0x00000080L
#define MC_ARB_PM_CNTL__OVRR_PM_STATE_MASK 0x00000300L
#define MC_ARB_PM_CNTL__OVRR_RD_MASK 0x00000400L
#define MC_ARB_PM_CNTL__OVRR_RD_STATE_MASK 0x00000800L
#define MC_ARB_PM_CNTL__OVRR_RFSH_MASK 0x00004000L
#define MC_ARB_PM_CNTL__OVRR_RFSH_STATE_MASK 0x00008000L
#define MC_ARB_PM_CNTL__OVRR_WR_MASK 0x00001000L
#define MC_ARB_PM_CNTL__OVRR_WR_STATE_MASK 0x00002000L
#define MC_ARB_PM_CNTL__RSV_0_MASK__CI 0x00030000L
#define MC_ARB_PM_CNTL__RSV_1_MASK__CI 0x01000000L
#define MC_ARB_PM_CNTL__RSV_2_MASK__CI 0x02000000L
#define MC_ARB_PM_CNTL__SRFSH_ON_D1_MASK 0x00000010L
#define MC_ARB_PM_CNTL__STUTTER_MODE_MASK__SI 0x00030000L
#define MC_ARB_POP__ALLOW_EOB_BY_WRRET_STALL_MASK 0x00080000L
#define MC_ARB_POP__ENABLE_ARB_MASK 0x00000001L
#define MC_ARB_POP__ENABLE_TWO_PAGE_MASK 0x00040000L
#define MC_ARB_POP__POP_DEPTH_MASK 0x0000003cL
#define MC_ARB_POP__QUICK_STOP_MASK 0x00020000L
#define MC_ARB_POP__SKID_DEPTH_MASK 0x00007000L
#define MC_ARB_POP__SPEC_OPEN_MASK 0x00000002L
#define MC_ARB_POP__WAIT_AFTER_RFSH_MASK 0x00018000L
#define MC_ARB_POP__WRDATAINDEX_DEPTH_MASK 0x00000fc0L
#define MC_ARB_RAMCFG__BURSTLENGTH_MASK__SI 0x00000200L
#define MC_ARB_RAMCFG__BURST_TIME_MASK__SI 0x0003e000L
#define MC_ARB_RAMCFG__CHANSIZE_MASK 0x00000100L
#define MC_ARB_RAMCFG__CHANSIZE_OVERRIDE_MASK__SI 0x00000800L
#define MC_ARB_RAMCFG__NOOFBANK_MASK 0x00000003L
#define MC_ARB_RAMCFG__NOOFCOLS_MASK 0x000000c0L
#define MC_ARB_RAMCFG__NOOFGROUPS_MASK 0x00001000L
#define MC_ARB_RAMCFG__NOOFRANKS_MASK 0x00000004L
#define MC_ARB_RAMCFG__NOOFROWS_MASK 0x00000038L
#define MC_ARB_RAMCFG__REQUEST_512B_MASK__SI 0x00000400L
#define MC_ARB_RAMCFG__RSV_1_MASK__CI__VI 0x00000200L
#define MC_ARB_RAMCFG__RSV_2_MASK__CI__VI 0x00000400L
#define MC_ARB_RAMCFG__RSV_3_MASK__CI__VI 0x00000800L
#define MC_ARB_RAMCFG__RSV_4_MASK__CI__VI 0x0003e000L
#define MC_ARB_REFRESH_SCALE_CNTL__MC_ARB_REFRESH_SCALE_MASK__SI 0x0000ff00L
#define MC_ARB_REFRESH_SCALE_CNTL__MC_WAIT_PERIOD_MASK__SI 0x000000ffL
#define MC_ARB_REMREQ__RD_WATER_MASK 0x000000ffL
#define MC_ARB_REMREQ__WR_LAZY_TIMER_MASK 0x00f00000L
#define MC_ARB_REMREQ__WR_MAXBURST_SIZE_MASK 0x000f0000L
#define MC_ARB_REMREQ__WR_WATER_MASK 0x0000ff00L
#define MC_ARB_REPLAY__BOS_ENABLE_WAIT_CYC_MASK 0x00000080L
#define MC_ARB_REPLAY__BOS_WAIT_CYC_MASK 0x00007f00L
#define MC_ARB_REPLAY__BREAK_ON_STALL_MASK 0x00000040L
#define MC_ARB_REPLAY__ENABLE_RD_MASK 0x00000001L
#define MC_ARB_REPLAY__ENABLE_WR_MASK 0x00000002L
#define MC_ARB_REPLAY__IGNORE_WR_CDC_MASK 0x00000020L
#define MC_ARB_REPLAY__NO_PCH_AT_REPLAY_START_MASK__CI__VI 0x00008000L
#define MC_ARB_REPLAY__RAW_ENABLE_MASK 0x00000010L
#define MC_ARB_REPLAY__WAW_ENABLE_MASK 0x00000008L
#define MC_ARB_REPLAY__WRACK_MODE_MASK 0x00000004L
#define MC_ARB_RET_CREDITS2__ACP_WR_MASK__CI__VI 0x000000ffL
#define MC_ARB_RET_CREDITS_RD__DISP_MASK 0x00ff0000L
#define MC_ARB_RET_CREDITS_RD__HUB_MASK 0x0000ff00L
#define MC_ARB_RET_CREDITS_RD__LCL_MASK 0x000000ffL
#define MC_ARB_RET_CREDITS_RD__RETURN_CREDIT_MASK 0xff000000L
#define MC_ARB_RET_CREDITS_WR__HUB_MASK 0x0000ff00L
#define MC_ARB_RET_CREDITS_WR__LCL_MASK 0x000000ffL
#define MC_ARB_RET_CREDITS_WR__RETURN_CREDIT_MASK 0x00ff0000L
#define MC_ARB_RET_CREDITS_WR__WRRET_SEQ_SKID_MASK 0x0f000000L
#define MC_ARB_RFSH_CNTL__ACCUM_MASK 0x00000800L
#define MC_ARB_RFSH_CNTL__ENABLE_MASK 0x00000001L
#define MC_ARB_RFSH_CNTL__URG0_MASK 0x0000003eL
#define MC_ARB_RFSH_CNTL__URG1_MASK 0x000007c0L
#define MC_ARB_RFSH_RATE__POWERMODE0_MASK 0x000000ffL
#define MC_ARB_RFSH_RATE__POWERMODE1_MASK__SI 0x0000ff00L
#define MC_ARB_RFSH_RATE__POWERMODE2_MASK__SI 0x00ff0000L
#define MC_ARB_RFSH_RATE__POWERMODE3_MASK__SI 0xff000000L
#define MC_ARB_RSV0__TBD_FIELD_MASK__SI 0xffffffffL
#define MC_ARB_RTT_CNTL0__BREAK_ON_HARSH_MASK 0x00000100L
#define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTRD_MASK 0x00000200L
#define MC_ARB_RTT_CNTL0__BREAK_ON_URGENTWR_MASK 0x00000400L
#define MC_ARB_RTT_CNTL0__DATA_CNTL_MASK 0x01000000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_0_MASK 0x00008000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_1_MASK 0x00010000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_2_MASK 0x00020000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_3_MASK 0x00040000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_4_MASK 0x00080000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_5_MASK 0x00100000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_6_MASK 0x00200000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_7_MASK 0x00400000L
#define MC_ARB_RTT_CNTL0__DEBUG_RSV_8_MASK 0x00800000L
#define MC_ARB_RTT_CNTL0__ENABLE_MASK 0x00000001L
#define MC_ARB_RTT_CNTL0__FLUSH_ON_ENTER_MASK 0x00000010L
#define MC_ARB_RTT_CNTL0__HARSH_START_MASK 0x00000020L
#define MC_ARB_RTT_CNTL0__NEIGHBOR_BIT_MASK 0x02000000L
#define MC_ARB_RTT_CNTL0__START_IDLE_MASK 0x00000002L
#define MC_ARB_RTT_CNTL0__START_R2W_MASK 0x0000000cL
#define MC_ARB_RTT_CNTL0__START_R2W_RFSH_MASK 0x00004000L
#define MC_ARB_RTT_CNTL0__TPS_HARSH_PRIORITY_MASK 0x00000040L
#define MC_ARB_RTT_CNTL0__TRAIN_PERIOD_MASK 0x00003800L
#define MC_ARB_RTT_CNTL0__TWRT_HARSH_PRIORITY_MASK 0x00000080L
#define MC_ARB_RTT_CNTL1__WINDOW_DEC_THRESHOLD_MASK 0x000fe000L
#define MC_ARB_RTT_CNTL1__WINDOW_INC_THRESHOLD_MASK 0x00001fc0L
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MASK 0x0000001fL
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MAX_MASK 0x01f00000L
#define MC_ARB_RTT_CNTL1__WINDOW_SIZE_MIN_MASK 0x3e000000L
#define MC_ARB_RTT_CNTL1__WINDOW_UPDATE_COUNT_MASK 0xc0000000L
#define MC_ARB_RTT_CNTL1__WINDOW_UPDATE_MASK 0x00000020L
#define MC_ARB_RTT_CNTL2__FILTER_CNTL_MASK 0x00002000L
#define MC_ARB_RTT_CNTL2__PHASE_ADJUST_SIZE_MASK 0x00001000L
#define MC_ARB_RTT_CNTL2__PHASE_ADJUST_THRESHOLD_MASK 0x00000fc0L
#define MC_ARB_RTT_CNTL2__SAMPLE_CNT_MASK 0x0000003fL
#define MC_ARB_RTT_DATA__PATTERN_MASK 0x000000ffL
#define MC_ARB_RTT_DEBUG__DEBUG_BYTE_CH0_MASK 0x00000003L
#define MC_ARB_RTT_DEBUG__DEBUG_BYTE_CH1_MASK 0x0000000cL
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH0_MASK 0x00000ff0L
#define MC_ARB_RTT_DEBUG__SHIFTED_PHASE_CH1_MASK 0x01fe0000L
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH0_MASK 0x0001f000L
#define MC_ARB_RTT_DEBUG__WINDOW_SIZE_CH1_MASK 0x3e000000L
#define MC_ARB_SCRAMBLE_KEY0__KEY_MASK 0xffffffffL
#define MC_ARB_SCRAMBLE_KEY1__KEY_MASK 0xffffffffL
#define MC_ARB_SPARE0__BIT_MASK__SI 0xffffffffL
#define MC_ARB_SPARE1__BIT_MASK__SI 0xffffffffL
#define MC_ARB_SQM_CNTL__DYN_SQM_ENABLE_MASK 0x00000100L
#define MC_ARB_SQM_CNTL__MIN_PENAL_MASK 0x000000ffL
#define MC_ARB_SQM_CNTL__RATIO_DEBUG_MASK 0xff000000L
#define MC_ARB_SQM_CNTL__RATIO_MASK 0x00ff0000L
#define MC_ARB_SQM_CNTL__SQM_RDY16_MASK__CI__VI 0x00000200L
#define MC_ARB_SQM_CNTL__SQM_RESERVE_MASK__CI__VI 0x0000fc00L
#define MC_ARB_SQM_CNTL__SQM_RESERVE_MASK__SI 0x0000fe00L
#define MC_ARB_SSM__FORMAT_MASK__CI 0x0000001fL
#define MC_ARB_TM_CNTL_RD__BANK_SELECT_MASK 0x00000006L
#define MC_ARB_TM_CNTL_RD__GROUPBY_RANK_MASK 0x00000001L
#define MC_ARB_TM_CNTL_RD__MATCH_BANK_MASK 0x00000010L
#define MC_ARB_TM_CNTL_RD__MATCH_RANK_MASK 0x00000008L
#define MC_ARB_TM_CNTL_WR__BANK_SELECT_MASK 0x00000006L
#define MC_ARB_TM_CNTL_WR__GROUPBY_RANK_MASK 0x00000001L
#define MC_ARB_TM_CNTL_WR__MATCH_BANK_MASK 0x00000010L
#define MC_ARB_TM_CNTL_WR__MATCH_RANK_MASK 0x00000008L
#define MC_ARB_WCDR_2__DEBUG_0_MASK__SI__CI 0x00000200L
#define MC_ARB_WCDR_2__DEBUG_1_MASK__SI__CI 0x00000400L
#define MC_ARB_WCDR_2__DEBUG_2_MASK__SI__CI 0x00000800L
#define MC_ARB_WCDR_2__DEBUG_3_MASK__SI__CI 0x00001000L
#define MC_ARB_WCDR_2__DEBUG_4_MASK__SI__CI 0x00002000L
#define MC_ARB_WCDR_2__DEBUG_5_MASK__SI__CI 0x00004000L
#define MC_ARB_WCDR_2__WPRE_INC_STEP_MASK__SI__CI 0x0000000fL
#define MC_ARB_WCDR_2__WPRE_MIN_THRESHOLD_MASK__SI__CI 0x000001f0L
#define MC_ARB_WCDR__IDLE_BURST_MASK__SI__CI 0x00001f80L
#define MC_ARB_WCDR__IDLE_BURST_MODE_MASK__SI__CI 0x00002000L
#define MC_ARB_WCDR__IDLE_DEGLITCH_ENABLE_MASK__SI__CI 0x00010000L
#define MC_ARB_WCDR__IDLE_ENABLE_MASK__SI__CI 0x00000001L
#define MC_ARB_WCDR__IDLE_PERIOD_MASK__SI__CI 0x0000007cL
#define MC_ARB_WCDR__IDLE_WAKEUP_MASK__SI__CI 0x0000c000L
#define MC_ARB_WCDR__SEQ_IDLE_MASK__SI__CI 0x00000002L
#define MC_ARB_WCDR__WPRE_ENABLE_MASK__SI__CI 0x00020000L
#define MC_ARB_WCDR__WPRE_INC_READ_MASK__SI__CI 0x02000000L
#define MC_ARB_WCDR__WPRE_INC_SEQIDLE_MASK__SI__CI 0x08000000L
#define MC_ARB_WCDR__WPRE_INC_SKIDIDLE_MASK__SI__CI 0x04000000L
#define MC_ARB_WCDR__WPRE_MAX_BURST_MASK__SI__CI 0x01c00000L
#define MC_ARB_WCDR__WPRE_THRESHOLD_MASK__SI__CI 0x003c0000L
#define MC_ARB_WCDR__WPRE_TWOPAGE_MASK__SI__CI 0x10000000L
#define MC_ARB_WTM_CNTL_RD__ACP_HARSH_PRI_MASK__CI__VI 0x00000800L
#define MC_ARB_WTM_CNTL_RD__ACP_OVER_DISP_MASK__CI__VI 0x00001000L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP0_MASK 0x00000008L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP1_MASK 0x00000010L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP2_MASK 0x00000020L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP3_MASK 0x00000040L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP4_MASK 0x00000080L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP5_MASK 0x00000100L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP6_MASK 0x00000200L
#define MC_ARB_WTM_CNTL_RD__ALLOW_STUTTER_GRP7_MASK 0x00000400L
#define MC_ARB_WTM_CNTL_RD__FORCE_ACP_URG_MASK__CI__VI 0x00002000L
#define MC_ARB_WTM_CNTL_RD__HARSH_PRI_MASK 0x00000004L
#define MC_ARB_WTM_CNTL_RD__WTMODE_MASK 0x00000003L
#define MC_ARB_WTM_CNTL_WR__ACP_HARSH_PRI_MASK__CI__VI 0x00000800L
#define MC_ARB_WTM_CNTL_WR__ACP_OVER_DISP_MASK__CI__VI 0x00001000L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP0_MASK 0x00000008L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP1_MASK 0x00000010L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP2_MASK 0x00000020L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP3_MASK 0x00000040L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP4_MASK 0x00000080L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP5_MASK 0x00000100L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP6_MASK 0x00000200L
#define MC_ARB_WTM_CNTL_WR__ALLOW_STUTTER_GRP7_MASK 0x00000400L
#define MC_ARB_WTM_CNTL_WR__FORCE_ACP_URG_MASK__CI__VI 0x00002000L
#define MC_ARB_WTM_CNTL_WR__HARSH_PRI_MASK 0x00000004L
#define MC_ARB_WTM_CNTL_WR__WTMODE_MASK 0x00000003L
#define MC_ARB_WTM_GRPWT_RD__GRP0_MASK 0x00000003L
#define MC_ARB_WTM_GRPWT_RD__GRP1_MASK 0x0000000cL
#define MC_ARB_WTM_GRPWT_RD__GRP2_MASK 0x00000030L
#define MC_ARB_WTM_GRPWT_RD__GRP3_MASK 0x000000c0L
#define MC_ARB_WTM_GRPWT_RD__GRP4_MASK 0x00000300L
#define MC_ARB_WTM_GRPWT_RD__GRP5_MASK 0x00000c00L
#define MC_ARB_WTM_GRPWT_RD__GRP6_MASK 0x00003000L
#define MC_ARB_WTM_GRPWT_RD__GRP7_MASK 0x0000c000L
#define MC_ARB_WTM_GRPWT_RD__GRP_EXT_MASK 0x00ff0000L
#define MC_ARB_WTM_GRPWT_WR__GRP0_MASK 0x00000003L
#define MC_ARB_WTM_GRPWT_WR__GRP1_MASK 0x0000000cL
#define MC_ARB_WTM_GRPWT_WR__GRP2_MASK 0x00000030L
#define MC_ARB_WTM_GRPWT_WR__GRP3_MASK 0x000000c0L
#define MC_ARB_WTM_GRPWT_WR__GRP4_MASK 0x00000300L
#define MC_ARB_WTM_GRPWT_WR__GRP5_MASK 0x00000c00L
#define MC_ARB_WTM_GRPWT_WR__GRP6_MASK 0x00003000L
#define MC_ARB_WTM_GRPWT_WR__GRP7_MASK 0x0000c000L
#define MC_ARB_WTM_GRPWT_WR__GRP_EXT_MASK 0x00ff0000L
#define MC_BIST_AUTO_CNTL__ADR_GEN_MASK__SI__CI 0x000000f0L
#define MC_BIST_AUTO_CNTL__ADR_RESET_MASK__SI__CI 0x02000000L
#define MC_BIST_AUTO_CNTL__LFSR_KEY_MASK__SI__CI 0x00ffff00L
#define MC_BIST_AUTO_CNTL__LFSR_RESET_MASK__SI__CI 0x01000000L
#define MC_BIST_AUTO_CNTL__MOP_MASK__SI__CI 0x00000003L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_LOOP_MASK__SI__CI 0x00000004L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_MASK__SI__CI 0x00000002L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_MODE_U_MASK__SI__CI 0x00010000L
#define MC_BIST_CMD_CNTL__CMD_ISSUE_RUN_MASK__SI__CI 0x00020000L
#define MC_BIST_CMD_CNTL__DONE_MASK__SI__CI 0x80000000L
#define MC_BIST_CMD_CNTL__ENABLE_D0_MASK__SI__CI 0x10000000L
#define MC_BIST_CMD_CNTL__ENABLE_D1_MASK__SI__CI 0x20000000L
#define MC_BIST_CMD_CNTL__LOOP_CNT_MAX_MASK__SI__CI 0x0000fff0L
#define MC_BIST_CMD_CNTL__LOOP_CNT_RD_MASK__SI__CI 0x0ffc0000L
#define MC_BIST_CMD_CNTL__LOOP_END_CONDITION_MASK__SI__CI 0x00000008L
#define MC_BIST_CMD_CNTL__RESET_MASK__SI__CI 0x00000001L
#define MC_BIST_CMD_CNTL__STATUS_CH_MASK__SI__CI 0x40000000L
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_MASK__SI__CI 0x0000001fL
#define MC_BIST_CMP_CNTL_2__DATA_STORE_CNT_RST_MASK__SI__CI 0x00000100L
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_MASK__SI__CI 0x0001f000L
#define MC_BIST_CMP_CNTL_2__EDC_STORE_CNT_RST_MASK__SI__CI 0x00100000L
#define MC_BIST_CMP_CNTL__CMP_MASK__SI__CI 0x00030000L
#define MC_BIST_CMP_CNTL__CMP_MASK_BIT_MASK__SI__CI 0x00000ff0L
#define MC_BIST_CMP_CNTL__CMP_MASK_BYTE_MASK__SI__CI 0x0000000fL
#define MC_BIST_CMP_CNTL__DATA_STORE_MODE_MASK__SI__CI 0x00300000L
#define MC_BIST_CMP_CNTL__DATA_STORE_SEL_MASK__SI__CI 0x00002000L
#define MC_BIST_CMP_CNTL__DAT_MODE_MASK__SI__CI 0x00040000L
#define MC_BIST_CMP_CNTL__EDC_STORE_MODE_MASK__SI__CI 0x00080000L
#define MC_BIST_CMP_CNTL__EDC_STORE_SEL_MASK__SI__CI 0x00004000L
#define MC_BIST_CMP_CNTL__ENABLE_CMD_FIFO_MASK__SI__CI 0x00008000L
#define MC_BIST_CMP_CNTL__LOAD_RTEDC_MASK__SI__CI 0x00001000L
#define MC_BIST_CMP_CNTL__MISMATCH_CNT_MASK__SI__CI 0xffc00000L
#define MC_BIST_CNTL__ADR_MODE_MASK__SI__CI 0x00000020L
#define MC_BIST_CNTL__DAT_MODE_MASK__SI__CI 0x00000040L
#define MC_BIST_CNTL__DONE_MASK__SI__CI 0x40000000L
#define MC_BIST_CNTL__ENABLE_D0_MASK__SI__CI 0x00001000L
#define MC_BIST_CNTL__ENABLE_D1_MASK__SI__CI 0x00002000L
#define MC_BIST_CNTL__LOAD_RTDATA_CH_MASK__SI__CI 0x00004000L
#define MC_BIST_CNTL__LOAD_RTDATA_MASK__SI__CI 0x80000000L
#define MC_BIST_CNTL__LOOP_CNT_MASK__SI__CI 0x0fff0000L
#define MC_BIST_CNTL__LOOP_MASK__SI__CI 0x00000c00L
#define MC_BIST_CNTL__MOP_MODE_MASK__SI__CI 0x00000010L
#define MC_BIST_CNTL__PTR_RST_D0_MASK__SI__CI 0x00000004L
#define MC_BIST_CNTL__PTR_RST_D1_MASK__SI__CI 0x00000008L
#define MC_BIST_CNTL__RESET_MASK__SI__CI 0x00000001L
#define MC_BIST_CNTL__RUN_MASK__SI__CI 0x00000002L
#define MC_BIST_DATA_MASK__MASK_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD0__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD1__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD2__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD3__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD4__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD5__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD6__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DATA_WORD7__DATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_DIR_CNTL__CMD_RTR_D0_MASK__SI__CI 0x00000040L
#define MC_BIST_DIR_CNTL__CMD_RTR_D1_MASK__SI__CI 0x00000100L
#define MC_BIST_DIR_CNTL__DATA_LOAD_MASK__SI__CI 0x00000020L
#define MC_BIST_DIR_CNTL__DAT_RTR_D0_MASK__SI__CI 0x00000080L
#define MC_BIST_DIR_CNTL__DAT_RTR_D1_MASK__SI__CI 0x00000200L
#define MC_BIST_DIR_CNTL__EOB_MASK__SI__CI 0x00000008L
#define MC_BIST_DIR_CNTL__MOP3_MASK__SI__CI 0x00000400L
#define MC_BIST_DIR_CNTL__MOP_LOAD_MASK__SI__CI 0x00000010L
#define MC_BIST_DIR_CNTL__MOP_MASK__SI__CI 0x00000007L
#define MC_BIST_EADDR__BANK_MASK__SI__CI 0x0f000000L
#define MC_BIST_EADDR__COLH_MASK__SI__CI 0x20000000L
#define MC_BIST_EADDR__COL_MASK__SI__CI 0x000003ffL
#define MC_BIST_EADDR__RANK_MASK__SI__CI 0x10000000L
#define MC_BIST_EADDR__ROWH_MASK__SI__CI 0xc0000000L
#define MC_BIST_EADDR__ROW_MASK__SI__CI 0x00fffc00L
#define MC_BIST_MISMATCH_ADDR__BANK_MASK__SI__CI 0x0f000000L
#define MC_BIST_MISMATCH_ADDR__COLH_MASK__SI__CI 0x20000000L
#define MC_BIST_MISMATCH_ADDR__COL_MASK__SI__CI 0x000003ffL
#define MC_BIST_MISMATCH_ADDR__RANK_MASK__SI__CI 0x10000000L
#define MC_BIST_MISMATCH_ADDR__ROWH_MASK__SI__CI 0xc0000000L
#define MC_BIST_MISMATCH_ADDR__ROW_MASK__SI__CI 0x00fffc00L
#define MC_BIST_RDATA_EDC__EDC_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_MASK__MASK_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD0__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD1__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD2__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD3__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD4__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD5__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD6__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_RDATA_WORD7__RDATA_MASK__SI__CI 0xffffffffL
#define MC_BIST_SADDR__BANK_MASK__SI__CI 0x0f000000L
#define MC_BIST_SADDR__COLH_MASK__SI__CI 0x20000000L
#define MC_BIST_SADDR__COL_MASK__SI__CI 0x000003ffL
#define MC_BIST_SADDR__RANK_MASK__SI__CI 0x10000000L
#define MC_BIST_SADDR__ROWH_MASK__SI__CI 0xc0000000L
#define MC_BIST_SADDR__ROW_MASK__SI__CI 0x00fffc00L
#define MC_CG_CONFIG_MCD__INDEX_MASK 0x1fffe000L
#define MC_CG_CONFIG_MCD__MCD0_WR_ENABLE_MASK 0x00000001L
#define MC_CG_CONFIG_MCD__MCD1_WR_ENABLE_MASK 0x00000002L
#define MC_CG_CONFIG_MCD__MCD2_WR_ENABLE_MASK 0x00000004L
#define MC_CG_CONFIG_MCD__MCD3_WR_ENABLE_MASK 0x00000008L
#define MC_CG_CONFIG_MCD__MCD4_WR_ENABLE_MASK 0x00000010L
#define MC_CG_CONFIG_MCD__MCD5_WR_ENABLE_MASK 0x00000020L
#define MC_CG_CONFIG_MCD__MC_RD_ENABLE_MASK 0x00000700L
#define MC_CG_CONFIG__INDEX_MASK 0x003fffc0L
#define MC_CG_CONFIG__MCDW_WR_ENABLE_MASK 0x00000001L
#define MC_CG_CONFIG__MCDX_WR_ENABLE_MASK 0x00000002L
#define MC_CG_CONFIG__MCDY_WR_ENABLE_MASK 0x00000004L
#define MC_CG_CONFIG__MCDZ_WR_ENABLE_MASK 0x00000008L
#define MC_CG_CONFIG__MC_RD_ENABLE_MASK 0x00000030L
#define MC_CG_DATAPORT__DATA_FIELD_MASK 0xffffffffL
#define MC_CITF_CNTL__CNTR_CHMAP_MODE_MASK__CI 0x00000080L
#define MC_CITF_CNTL__DUMMY_MASK__SI 0x00003f80L
#define MC_CITF_CNTL__EXEMPTPM_MASK 0x00000008L
#define MC_CITF_CNTL__GFX_IDLE_OVERRIDE_MASK 0x00000030L
#define MC_CITF_CNTL__IGNOREPM_MASK 0x00000004L
#define MC_CITF_CNTL__MCD_SRBM_MASK_ENABLE_MASK 0x00000040L
#define MC_CITF_CNTL__REMOTE_RB_CONNECT_ENABLE_MASK__CI 0x00000100L
#define MC_CITF_CREDITS_ARB_RD__HUB_PRI_MASK 0x02000000L
#define MC_CITF_CREDITS_ARB_RD__LCL_PRI_MASK 0x01000000L
#define MC_CITF_CREDITS_ARB_RD__READ_HUB_MASK 0x0000ff00L
#define MC_CITF_CREDITS_ARB_RD__READ_LCL_MASK 0x000000ffL
#define MC_CITF_CREDITS_ARB_RD__READ_PRI_MASK 0x00ff0000L
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI_MASK__CI 0x00020000L
#define MC_CITF_CREDITS_ARB_WR__WRITE_HUB_MASK 0x0000ff00L
#define MC_CITF_CREDITS_ARB_WR__WRITE_LCL_MASK 0x000000ffL
#define MC_CITF_CREDITS_VM__READ_ALL_MASK 0x0000003fL
#define MC_CITF_CREDITS_VM__WRITE_ALL_MASK 0x00000fc0L
#define MC_CITF_CREDITS_XBAR__READ_LCL_MASK 0x000000ffL
#define MC_CITF_CREDITS_XBAR__WRITE_LCL_MASK 0x0000ff00L
#define MC_CITF_DAGB_CNTL__CENTER_RD_MAX_BURST_MASK 0x0000001eL
#define MC_CITF_DAGB_CNTL__CENTER_WR_MAX_BURST_MASK__CI__VI 0x000003c0L
#define MC_CITF_DAGB_CNTL__DISABLE_SELF_INIT_MASK 0x00000020L
#define MC_CITF_DAGB_CNTL__JUMP_AHEAD_MASK 0x00000001L
#define MC_CITF_DAGB_DLY__DLY_MASK 0x0000001fL
#define MC_CITF_INT_CREDITS_WR__CNTR_WR_HUB_MASK__CI__VI 0x0000003fL
#define MC_CITF_INT_CREDITS_WR__CNTR_WR_LCL_MASK__CI__VI 0x00000fc0L
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_HP_MASK 0x00fc0000L
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_LP_MASK 0x0003f000L
#define MC_CITF_INT_CREDITS__CNTR_RD_LCL_MASK 0x3f000000L
#define MC_CITF_INT_CREDITS__REMRDRET_MASK 0x0000003fL
#define MC_CITF_MISC_RD_CG__ENABLE_MASK 0x00040000L
#define MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_CITF_MISC_RD_CG__OFFDLY_MASK 0x00000fc0L
#define MC_CITF_MISC_RD_CG__ONDLY_MASK 0x0000003fL
#define MC_CITF_MISC_RD_CG__RDYDLY_MASK 0x0003f000L
#define MC_CITF_MISC_VM_CG__ENABLE_MASK 0x00040000L
#define MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_CITF_MISC_VM_CG__OFFDLY_MASK 0x00000fc0L
#define MC_CITF_MISC_VM_CG__ONDLY_MASK 0x0000003fL
#define MC_CITF_MISC_VM_CG__RDYDLY_MASK 0x0003f000L
#define MC_CITF_MISC_WR_CG__ENABLE_MASK 0x00040000L
#define MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_CITF_MISC_WR_CG__OFFDLY_MASK 0x00000fc0L
#define MC_CITF_MISC_WR_CG__ONDLY_MASK 0x0000003fL
#define MC_CITF_MISC_WR_CG__RDYDLY_MASK 0x0003f000L
#define MC_CITF_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_CITF_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_CITF_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_CITF_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_CITF_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_CITF_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_CITF_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_CITF_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_CITF_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_CITF_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_CITF_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_CITF_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_CITF_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_CITF_PERF_MON_CNTL0__ALLOW_WRAP_MASK__SI 0x10000000L
#define MC_CITF_PERF_MON_CNTL0__START_MODE_MASK__SI 0x03000000L
#define MC_CITF_PERF_MON_CNTL0__START_THRESH_MASK__SI 0x00000fffL
#define MC_CITF_PERF_MON_CNTL0__STOP_MODE_MASK__SI 0x0c000000L
#define MC_CITF_PERF_MON_CNTL0__STOP_THRESH_MASK__SI 0x00fff000L
#define MC_CITF_PERF_MON_CNTL1__MON0_ID_MASK__SI 0x00fc0000L
#define MC_CITF_PERF_MON_CNTL1__MON1_ID_MASK__SI 0x3f000000L
#define MC_CITF_PERF_MON_CNTL1__START_TRIG_ID_MASK__SI 0x00000fc0L
#define MC_CITF_PERF_MON_CNTL1__STOP_TRIG_ID_MASK__SI 0x0003f000L
#define MC_CITF_PERF_MON_CNTL1__THRESH_CNTR_ID_MASK__SI 0x0000003fL
#define MC_CITF_PERF_MON_CNTL2__CID_MASK__CI__VI 0x000000ffL
#define MC_CITF_PERF_MON_CNTL2__CID_MASK__SI 0x000001ffL
#define MC_CITF_PERF_MON_CNTL2__MON0_ID6_MASK__SI 0x00001000L
#define MC_CITF_PERF_MON_CNTL2__MON1_ID6_MASK__SI 0x00002000L
#define MC_CITF_PERF_MON_CNTL2__START_TRIG_ID6_MASK__SI 0x00000400L
#define MC_CITF_PERF_MON_CNTL2__STOP_TRIG_ID6_MASK__SI 0x00000800L
#define MC_CITF_PERF_MON_CNTL2__THRESH_CNTR_ID6_MASK__SI 0x00000200L
#define MC_CITF_PERF_MON_RSLT0__COUNT_MASK__SI 0xffffffffL
#define MC_CITF_PERF_MON_RSLT1__COUNT_MASK__SI 0xffffffffL
#define MC_CITF_PERF_MON_RSLT2__RSLT1_HIGH_MASK__SI 0x0000003fL
#define MC_CITF_REMREQ__CREDITS_ENABLE_MASK 0x00004000L
#define MC_CITF_REMREQ__READ_CREDITS_MASK 0x0000007fL
#define MC_CITF_REMREQ__WRITE_CREDITS_MASK 0x00003f80L
#define MC_CITF_RET_MODE__INORDER_RD_MASK 0x00000001L
#define MC_CITF_RET_MODE__INORDER_WR_MASK 0x00000002L
#define MC_CITF_RET_MODE__LCLPRI_RD_MASK 0x00000010L
#define MC_CITF_RET_MODE__LCLPRI_WR_MASK 0x00000020L
#define MC_CITF_RET_MODE__REMPRI_RD_MASK 0x00000004L
#define MC_CITF_RET_MODE__REMPRI_WR_MASK 0x00000008L
#define MC_CITF_WTM_RD_CNTL__DIABLE_LOCAL_MASK__SI 0x02000000L
#define MC_CITF_WTM_RD_CNTL__DISABLE_LOCAL_MASK__CI__VI 0x02000000L
#define MC_CITF_WTM_RD_CNTL__DISABLE_REMOTE_MASK 0x01000000L
#define MC_CITF_WTM_RD_CNTL__GROUP0_DECREMENT_MASK 0x00000007L
#define MC_CITF_WTM_RD_CNTL__GROUP1_DECREMENT_MASK 0x00000038L
#define MC_CITF_WTM_RD_CNTL__GROUP2_DECREMENT_MASK 0x000001c0L
#define MC_CITF_WTM_RD_CNTL__GROUP3_DECREMENT_MASK 0x00000e00L
#define MC_CITF_WTM_RD_CNTL__GROUP4_DECREMENT_MASK 0x00007000L
#define MC_CITF_WTM_RD_CNTL__GROUP5_DECREMENT_MASK 0x00038000L
#define MC_CITF_WTM_RD_CNTL__GROUP6_DECREMENT_MASK 0x001c0000L
#define MC_CITF_WTM_RD_CNTL__GROUP7_DECREMENT_MASK 0x00e00000L
#define MC_CITF_WTM_WR_CNTL__DIABLE_LOCAL_MASK__SI 0x02000000L
#define MC_CITF_WTM_WR_CNTL__DISABLE_LOCAL_MASK__CI__VI 0x02000000L
#define MC_CITF_WTM_WR_CNTL__DISABLE_REMOTE_MASK 0x01000000L
#define MC_CITF_WTM_WR_CNTL__GROUP0_DECREMENT_MASK 0x00000007L
#define MC_CITF_WTM_WR_CNTL__GROUP1_DECREMENT_MASK 0x00000038L
#define MC_CITF_WTM_WR_CNTL__GROUP2_DECREMENT_MASK 0x000001c0L
#define MC_CITF_WTM_WR_CNTL__GROUP3_DECREMENT_MASK 0x00000e00L
#define MC_CITF_WTM_WR_CNTL__GROUP4_DECREMENT_MASK 0x00007000L
#define MC_CITF_WTM_WR_CNTL__GROUP5_DECREMENT_MASK 0x00038000L
#define MC_CITF_WTM_WR_CNTL__GROUP6_DECREMENT_MASK 0x001c0000L
#define MC_CITF_WTM_WR_CNTL__GROUP7_DECREMENT_MASK 0x00e00000L
#define MC_CITF_XTRA_ENABLE__ARB_DBG_MASK 0x00000f00L
#define MC_CITF_XTRA_ENABLE__CB0_CID_CNTL_ENABLE_MASK__CI__VI 0x02000000L
#define MC_CITF_XTRA_ENABLE__CB0_CONNECT_CNTL_MASK__CI__VI 0x00006000L
#define MC_CITF_XTRA_ENABLE__CB1_CID_CNTL_ENABLE_MASK__CI__VI 0x08000000L
#define MC_CITF_XTRA_ENABLE__CB1_CONNECT_CNTL_MASK__CI__VI 0x00060000L
#define MC_CITF_XTRA_ENABLE__CB1_RD_MASK 0x00000001L
#define MC_CITF_XTRA_ENABLE__CB1_WR_MASK 0x00000002L
#define MC_CITF_XTRA_ENABLE__DB0_CID_CNTL_ENABLE_MASK__CI__VI 0x04000000L
#define MC_CITF_XTRA_ENABLE__DB0_CONNECT_CNTL_MASK__CI__VI 0x00018000L
#define MC_CITF_XTRA_ENABLE__DB1_CID_CNTL_ENABLE_MASK__CI__VI 0x10000000L
#define MC_CITF_XTRA_ENABLE__DB1_CONNECT_CNTL_MASK__CI__VI 0x00180000L
#define MC_CITF_XTRA_ENABLE__DB1_RD_MASK 0x00000004L
#define MC_CITF_XTRA_ENABLE__DB1_WR_MASK 0x00000008L
#define MC_CITF_XTRA_ENABLE__DUMMY0_MASK__SI 0x00000040L
#define MC_CITF_XTRA_ENABLE__DUMMY1_MASK__SI 0x00000080L
#define MC_CITF_XTRA_ENABLE__TC0_CONNECT_CNTL_MASK__CI__VI 0x00600000L
#define MC_CITF_XTRA_ENABLE__TC1_CONNECT_CNTL_MASK__CI__VI 0x01800000L
#define MC_CITF_XTRA_ENABLE__TC2_RD_MASK 0x00000010L
#define MC_CITF_XTRA_ENABLE__TC2_REPAIR_ENABLE_MASK__CI__VI 0x60000000L
#define MC_CITF_XTRA_ENABLE__TC2_WR_MASK 0x00001000L
#define MC_CITF_XTRA_ENABLE__TC3_RD_MASK__SI 0x00000020L
#define MC_CONFIG_MCD__MCD0_WR_ENABLE_MASK 0x00000001L
#define MC_CONFIG_MCD__MCD1_WR_ENABLE_MASK 0x00000002L
#define MC_CONFIG_MCD__MCD2_WR_ENABLE_MASK 0x00000004L
#define MC_CONFIG_MCD__MCD3_WR_ENABLE_MASK 0x00000008L
#define MC_CONFIG_MCD__MCD4_WR_ENABLE_MASK 0x00000010L
#define MC_CONFIG_MCD__MCD5_WR_ENABLE_MASK 0x00000020L
#define MC_CONFIG_MCD__MCD_INDEX_MODE_ENABLE_MASK 0x80000000L
#define MC_CONFIG_MCD__MC_RD_ENABLE_MASK 0x00000700L
#define MC_CONFIG__MCC_INDEX_MODE_ENABLE_MASK 0x80000000L
#define MC_CONFIG__MCDW_WR_ENABLE_MASK 0x00000001L
#define MC_CONFIG__MCDX_WR_ENABLE_MASK 0x00000002L
#define MC_CONFIG__MCDY_WR_ENABLE_MASK 0x00000004L
#define MC_CONFIG__MCDZ_WR_ENABLE_MASK 0x00000008L
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_CLEAR_MASK__SI 0x00000010L
#define MC_DC_INTERFACE_NACK_STATUS__DMIF_RDRET_NACK_OCCURRED_MASK__SI 0x00000001L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_CLEAR_MASK__SI 0x00100000L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_RDRET_NACK_OCCURRED_MASK__SI 0x00010000L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_CLEAR_MASK__SI 0x10000000L
#define MC_DC_INTERFACE_NACK_STATUS__MCIF_WRRET_NACK_OCCURRED_MASK__SI 0x01000000L
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_CLEAR_MASK__SI 0x00001000L
#define MC_DC_INTERFACE_NACK_STATUS__VIP_WRRET_NACK_OCCURRED_MASK__SI 0x00000100L
#define MC_DLB_CONFIG0__CONF_AUTO_EN_MASK__CI 0x00000004L
#define MC_DLB_CONFIG0__CONF_EN_CH0_MASK__CI 0x00000001L
#define MC_DLB_CONFIG0__CONF_EN_CH1_MASK__CI 0x00000002L
#define MC_DLB_CONFIG0__MASK_MASK__CI 0x000000f0L
#define MC_DLB_CONFIG0__PTR_MASK__CI 0x0003ff00L
#define MC_DLB_CONFIG1__DATA_MASK__CI 0xffffffffL
#define MC_DLB_MISCCTRL0__ADR_STATUS_SEL_MASK__CI 0x00000008L
#define MC_DLB_MISCCTRL0__DATA_SEL_MASK__CI 0x000000f0L
#define MC_DLB_MISCCTRL0__LOAD_DATA_SEL_MASK__CI 0x00000002L
#define MC_DLB_MISCCTRL0__LOAD_UDD_MASK__CI 0x00000004L
#define MC_DLB_MISCCTRL0__PRBS_CHK_LOAD_CNT_MASK__CI 0x00007f00L
#define MC_DLB_MISCCTRL0__UDD_MASK__CI 0xffff0000L
#define MC_DLB_MISCCTRL0__UDD_ON_STATUS_BITS_MASK__CI 0x00000001L
#define MC_DLB_MISCCTRL1__PRBS_ERR_CNT_LIMIT_MASK__CI 0xffffffffL
#define MC_DLB_MISCCTRL2__GRAY_CODE_EN_MASK__CI 0x04000000L
#define MC_DLB_MISCCTRL2__PRBS15_MODE_MASK__CI 0x00040000L
#define MC_DLB_MISCCTRL2__PRBS23_MODE_MASK__CI 0x00080000L
#define MC_DLB_MISCCTRL2__PRBS_FREERUN_MASK__CI 0x00020000L
#define MC_DLB_MISCCTRL2__PRBS_RUN_LENGTH_MASK__CI 0x0001ffffL
#define MC_DLB_MISCCTRL2__SEL_AC_PRBS_CHK_MASK__CI 0x20000000L
#define MC_DLB_MISCCTRL2__SEL_PHY_PRBS_CHK_MASK__CI 0x10000000L
#define MC_DLB_MISCCTRL2__STATUS_SEL_MASK__CI 0x40000000L
#define MC_DLB_MISCCTRL2__STOP_CLK_MASK__CI 0x00200000L
#define MC_DLB_MISCCTRL2__STOP_ON_NEXT_ERR_MASK__CI 0x00100000L
#define MC_DLB_MISCCTRL2__SWEEP_DLY_MASK__CI 0x03000000L
#define MC_DLB_SETUPFIFO__BOTH_FIFO_RST_MASK__CI 0x00000004L
#define MC_DLB_SETUPFIFO__DELAY_RD_FIFO_PTR_MASK__CI 0x00001c00L
#define MC_DLB_SETUPFIFO__OUTPUT_EN_RST_MASK__CI 0x00000040L
#define MC_DLB_SETUPFIFO__READ_FIFO_RST_MASK__CI 0x00000002L
#define MC_DLB_SETUPFIFO__SHIFT_WR_FIFO_PTR_MASK__CI 0x00000300L
#define MC_DLB_SETUPFIFO__STROBE_MASK__CI 0x000f0000L
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK_MASK__CI 0x00000030L
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK__CI 0x00000008L
#define MC_DLB_SETUPFIFO__WRITE_FIFO_RST_MASK__CI 0x00000001L
#define MC_DLB_SETUPSWEEP__CONFIG_MASK__CI 0x00000002L
#define MC_DLB_SETUPSWEEP__DLLDLY_MASK__CI 0x000000f0L
#define MC_DLB_SETUPSWEEP__DLLSTEPS_MASK__CI 0x00001f00L
#define MC_DLB_SETUPSWEEP__DLL_RST_MASK__CI 0x00000001L
#define MC_DLB_SETUPSWEEP__MASTER_MASK__CI 0x00000004L
#define MC_DLB_SETUP__CHK_DATA_BITS_MASK__CI 0x00ff0000L
#define MC_DLB_SETUP__DLB_CONFIG_EN_MASK__CI 0x00000008L
#define MC_DLB_SETUP__DLB_EN_MASK__CI 0x00000001L
#define MC_DLB_SETUP__DLB_FIFO_EN_MASK__CI 0x00000002L
#define MC_DLB_SETUP__DLB_PRBS_EN_MASK__CI 0x00000010L
#define MC_DLB_SETUP__DLB_STATUS_EN_MASK__CI 0x00000004L
#define MC_DLB_SETUP__MEM_BIT_SEL_MASK__CI 0x1f000000L
#define MC_DLB_SETUP__PRBS_CHK_RST_MASK__CI 0x00000040L
#define MC_DLB_SETUP__PRBS_GEN_RST_MASK__CI 0x00000020L
#define MC_DLB_SETUP__PRBS_PHY_RST_MASK__CI 0x00000080L
#define MC_DLB_SETUP__QDR_MODE_MASK__CI 0x00000100L
#define MC_DLB_SETUP__RXTXLP_EN_MASK__CI 0x80000000L
#define MC_DLB_STATUS_MISC0__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC1__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC2__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC3__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC4__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC5__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC6__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS_MISC7__DATA_MASK__CI 0xffffffffL
#define MC_DLB_STATUS__LOCK_MASK__CI 0x000000f0L
#define MC_DLB_STATUS__STICK_ERROR_MASK__CI 0x0000000fL
#define MC_DLB_STATUS__SWEEP_DONE_MASK__CI 0x00000f00L
#define MC_DLB_WRITE_MASK__BIT_MASK_MASK__CI 0x003fffffL
#define MC_DLB_WRITE_MASK__CH_MASK_MASK__CI 0x0f000000L
#define MC_HUB_MISC_DBG__CTRL0_MASK__CI 0x00001f00L
#define MC_HUB_MISC_DBG__CTRL1_MASK__CI 0x0003e000L
#define MC_HUB_MISC_DBG__SELECT0_MASK__SI__CI 0x0000000fL
#define MC_HUB_MISC_DBG__SELECT1_MASK__SI__CI 0x000000f0L
#define MC_HUB_MISC_FRAMING__BITS_MASK 0xffffffffL
#define MC_HUB_MISC_HUB_CG__ENABLE_MASK 0x00040000L
#define MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_HUB_MISC_HUB_CG__OFFDLY_MASK 0x00000fc0L
#define MC_HUB_MISC_HUB_CG__ONDLY_MASK 0x0000003fL
#define MC_HUB_MISC_HUB_CG__RDYDLY_MASK 0x0003f000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_READ_MASK__CI 0x01000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_WRITE_MASK__CI 0x02000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_READ_MASK__CI 0x04000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_READ_MASK__SI 0x00000001L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_WRITE_MASK__CI 0x08000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_CP_WRITE_MASK__SI 0x00000002L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_READ_MASK__CI__VI 0x00000100L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_READ_MASK__SI 0x00000400L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_WRITE_MASK__CI__VI 0x00000200L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DISP_WRITE_MASK__SI 0x00000800L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DRMDMA0_READ_MASK__SI 0x00000100L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DRMDMA0_WRITE_MASK__SI 0x00000200L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DRMDMA1_READ_MASK__SI 0x00000010L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_DRMDMA1_WRITE_MASK__SI 0x00000020L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_READ_MASK__CI__VI 0x00000001L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_READ_MASK__SI 0x00000004L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_WRITE_MASK__CI__VI 0x00000002L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_GFX_WRITE_MASK__SI 0x00000008L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_READ_MASK__CI__VI 0x00004000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_READ_MASK__SI 0x00010000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_WRITE_MASK__CI__VI 0x00008000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_HDP_WRITE_MASK__SI 0x00020000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_IA_READ_MASK__CI 0x00100000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_IA_WRITE_MASK__CI 0x00200000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_READ_MASK__CI__VI 0x00010000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_READ_MASK__SI 0x00040000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_WRITE_MASK__CI__VI 0x00020000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_OTH_WRITE_MASK__SI 0x00080000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_READ_MASK__CI__VI 0x00000004L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_READ_MASK__SI 0x00000040L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_WRITE_MASK__CI__VI 0x00000008L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_RLC_WRITE_MASK__SI 0x00000080L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA0_READ_MASK__CI__VI 0x00000010L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA0_WRITE_MASK__CI__VI 0x00000020L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA1_READ_MASK__CI__VI 0x00000040L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SDMA1_WRITE_MASK__CI__VI 0x00000080L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_READ_MASK__CI__VI 0x00001000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_READ_MASK__SI 0x00004000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_WRITE_MASK__CI__VI 0x00002000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SMU_WRITE_MASK__SI 0x00008000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_READ_MASK__CI__VI 0x00000400L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_READ_MASK__SI 0x00001000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_WRITE_MASK__CI__VI 0x00000800L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_UVD_WRITE_MASK__SI 0x00002000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ_MASK__CI 0x00400000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ_MASK__SI 0x01000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE_MASK__CI 0x00800000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE_MASK__SI 0x02000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VGT_READ_MASK__SI 0x00400000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VGT_WRITE_MASK__SI 0x00800000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_READ_MASK__CI__VI 0x00040000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_READ_MASK__SI 0x00100000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_WRITE_MASK__CI__VI 0x00080000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VMC_WRITE_MASK__SI 0x00200000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_READ_MASK__CI 0x10000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_READ_MASK__SI__VI 0x04000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_WRITE_MASK__CI 0x20000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_XDMA_WRITE_MASK__SI__VI 0x08000000L
#define MC_HUB_MISC_OVERRIDE__IDLE_MASK 0x00000003L
#define MC_HUB_MISC_POWER__PM_BLACKOUT_CNTL_MASK 0x00000018L
#define MC_HUB_MISC_POWER__SRBM_GATE_OVERRIDE_MASK 0x00000004L
#define MC_HUB_MISC_POWER__SS_STUTTER_MODE_MASK__SI 0x00000020L
#define MC_HUB_MISC_POWER__STUTTER_LPT_MODE_MASK__SI 0x00000040L
#define MC_HUB_MISC_POWER__STUTTER_MODE_MASK__SI 0x00000003L
#define MC_HUB_MISC_SIP_CG__ENABLE_MASK 0x00040000L
#define MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_HUB_MISC_SIP_CG__OFFDLY_MASK 0x00000fc0L
#define MC_HUB_MISC_SIP_CG__ONDLY_MASK 0x0000003fL
#define MC_HUB_MISC_SIP_CG__RDYDLY_MASK 0x0003f000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_READ_MASK 0x00000001L
#define MC_HUB_MISC_STATUS__OUTSTANDING_WRITE_MASK 0x00000002L
#define MC_HUB_MISC_VM_CG__ENABLE_MASK 0x00040000L
#define MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_HUB_MISC_VM_CG__OFFDLY_MASK 0x00000fc0L
#define MC_HUB_MISC_VM_CG__ONDLY_MASK 0x0000003fL
#define MC_HUB_MISC_VM_CG__RDYDLY_MASK 0x0003f000L
#define MC_HUB_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_HUB_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_HUB_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_HUB_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_HUB_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_HUB_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_HUB_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_HUB_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_HUB_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_HUB_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_HUB_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_HUB_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_HUB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_HUB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_HUB_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_HUB_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_HUB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_HUB_RDREQ_ACPG_LIMIT__ENABLE_MASK__CI__VI 0x00000003L
#define MC_HUB_RDREQ_ACPG_LIMIT__LIMIT_COUNT_MASK__CI__VI 0x0000007cL
#define MC_HUB_RDREQ_ACPG__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_ACPG__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_RDREQ_ACPG__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_RDREQ_ACPG__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_RDREQ_ACPG__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_RDREQ_ACPG__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_RDREQ_ACPG__PRIORITY_DISABLE_MASK__CI__VI 0x00020000L
#define MC_HUB_RDREQ_ACPG__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_RDREQ_ACPG__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_RDREQ_ACPG__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_RDREQ_ACPG__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_ACPG__STALL_THRESHOLD_MASK__CI__VI 0x01f80000L
#define MC_HUB_RDREQ_ACPO__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_ACPO__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_RDREQ_ACPO__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_RDREQ_ACPO__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_RDREQ_ACPO__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_RDREQ_ACPO__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_RDREQ_ACPO__PRIORITY_DISABLE_MASK__CI__VI 0x00020000L
#define MC_HUB_RDREQ_ACPO__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_RDREQ_ACPO__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_RDREQ_ACPO__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_RDREQ_ACPO__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_ACPO__STALL_THRESHOLD_MASK__CI__VI 0x01f80000L
#define MC_HUB_RDREQ_CNTL__ACPG_HP_TO_MCD_OVERRIDE_MASK__CI 0x00100000L
#define MC_HUB_RDREQ_CNTL__JUMPAHEAD_GBL0_MASK 0x00000004L
#define MC_HUB_RDREQ_CNTL__JUMPAHEAD_GBL1_MASK 0x00000008L
#define MC_HUB_RDREQ_CNTL__MCDW_STALL_MODE_MASK 0x00000020L
#define MC_HUB_RDREQ_CNTL__MCDX_STALL_MODE_MASK 0x00000040L
#define MC_HUB_RDREQ_CNTL__MCDY_STALL_MODE_MASK 0x00000080L
#define MC_HUB_RDREQ_CNTL__MCDZ_STALL_MODE_MASK 0x00000100L
#define MC_HUB_RDREQ_CNTL__OVERRIDE_STALL_ENABLE_MASK 0x00000010L
#define MC_HUB_RDREQ_CNTL__REMOTE_BLACKOUT_MASK 0x00000001L
#define MC_HUB_RDREQ_CPC__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_CPC__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_CPC__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_CPC__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_CPC__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_CPC__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_CPC__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_CPC__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_CPF__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_CPF__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_CPF__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_CPF__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_CPF__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_CPF__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_CPF__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_CPF__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_CPG__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_CPG__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_CPG__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_CPG__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_CPG__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_CPG__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_CPG__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_CPG__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_CP__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_RDREQ_CP__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_RDREQ_CP__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_RDREQ_CP__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_RDREQ_CP__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_RDREQ_CP__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_RDREQ_CP__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_RDREQ_CP__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_RDREQ_CREDITS__STOR0_MASK 0x00ff0000L
#define MC_HUB_RDREQ_CREDITS__STOR1_MASK 0xff000000L
#define MC_HUB_RDREQ_CREDITS__VM0_MASK 0x000000ffL
#define MC_HUB_RDREQ_CREDITS__VM1_MASK 0x0000ff00L
#define MC_HUB_RDREQ_DMIF_LIMIT__ENABLE_MASK 0x00000003L
#define MC_HUB_RDREQ_DMIF_LIMIT__LIMIT_COUNT_MASK 0x0000007cL
#define MC_HUB_RDREQ_DMIF__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_DMIF__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_DMIF__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_DMIF__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_DMIF__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_DMIF__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_DMIF__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_DMIF__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_DRMDMA0__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_RDREQ_DRMDMA0__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_RDREQ_DRMDMA0__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_RDREQ_DRMDMA0__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_RDREQ_DRMDMA0__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_RDREQ_DRMDMA0__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_RDREQ_DRMDMA0__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_RDREQ_DRMDMA0__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_RDREQ_DRMDMA1__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_RDREQ_DRMDMA1__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_RDREQ_DRMDMA1__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_RDREQ_DRMDMA1__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_RDREQ_DRMDMA1__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_RDREQ_DRMDMA1__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_RDREQ_DRMDMA1__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_RDREQ_DRMDMA1__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_RDREQ_GBL0__STALL_THRESHOLD_MASK 0x000000ffL
#define MC_HUB_RDREQ_GBL1__STALL_THRESHOLD_MASK 0x000000ffL
#define MC_HUB_RDREQ_HDP__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_HDP__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_HDP__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_HDP__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_HDP__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_HDP__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_HDP__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_HDP__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_IA0__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_IA0__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_IA0__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_IA0__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_IA0__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_IA0__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_IA0__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_IA0__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_IA1__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_IA1__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_IA1__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_IA1__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_IA1__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_IA1__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_IA1__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_IA1__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_IA__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_IA__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_IA__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_IA__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_IA__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_IA__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_IA__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_IA__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_MCDW__ASK_CREDITS_MASK 0x0003f800L
#define MC_HUB_RDREQ_MCDW__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_RDREQ_MCDW__BUS_MASK 0x00000004L
#define MC_HUB_RDREQ_MCDW__DISPLAY_CREDITS_MASK 0x01fc0000L
#define MC_HUB_RDREQ_MCDW__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_MCDW__LAZY_TIMER_MASK 0x00000780L
#define MC_HUB_RDREQ_MCDW__MAXBURST_MASK 0x00000078L
#define MC_HUB_RDREQ_MCDW__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCDX__ASK_CREDITS_MASK 0x0003f800L
#define MC_HUB_RDREQ_MCDX__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_RDREQ_MCDX__BUS_MASK 0x00000004L
#define MC_HUB_RDREQ_MCDX__DISPLAY_CREDITS_MASK 0x01fc0000L
#define MC_HUB_RDREQ_MCDX__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_MCDX__LAZY_TIMER_MASK 0x00000780L
#define MC_HUB_RDREQ_MCDX__MAXBURST_MASK 0x00000078L
#define MC_HUB_RDREQ_MCDX__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCDY__ASK_CREDITS_MASK 0x0003f800L
#define MC_HUB_RDREQ_MCDY__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_RDREQ_MCDY__BUS_MASK 0x00000004L
#define MC_HUB_RDREQ_MCDY__DISPLAY_CREDITS_MASK 0x01fc0000L
#define MC_HUB_RDREQ_MCDY__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_MCDY__LAZY_TIMER_MASK 0x00000780L
#define MC_HUB_RDREQ_MCDY__MAXBURST_MASK 0x00000078L
#define MC_HUB_RDREQ_MCDY__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCDZ__ASK_CREDITS_MASK 0x0003f800L
#define MC_HUB_RDREQ_MCDZ__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_RDREQ_MCDZ__BUS_MASK 0x00000004L
#define MC_HUB_RDREQ_MCDZ__DISPLAY_CREDITS_MASK 0x01fc0000L
#define MC_HUB_RDREQ_MCDZ__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_MCDZ__LAZY_TIMER_MASK 0x00000780L
#define MC_HUB_RDREQ_MCDZ__MAXBURST_MASK 0x00000078L
#define MC_HUB_RDREQ_MCDZ__STALL_THRESHOLD_MASK__SI__CI 0xfe000000L
#define MC_HUB_RDREQ_MCIF__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_MCIF__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_MCIF__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_MCIF__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_MCIF__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_MCIF__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_MCIF__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_MCIF__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_RLC__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_RLC__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_RLC__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_RLC__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_RLC__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_RLC__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_RLC__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_RLC__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_SAM__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_RDREQ_SAM__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_RDREQ_SAM__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_RDREQ_SAM__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_RDREQ_SAM__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_RDREQ_SAM__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_RDREQ_SAM__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_RDREQ_SAM__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_RDREQ_SDMA0__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_SDMA0__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_RDREQ_SDMA0__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_RDREQ_SDMA0__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_RDREQ_SDMA0__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_RDREQ_SDMA0__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_RDREQ_SDMA0__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_RDREQ_SDMA0__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_SDMA1__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_RDREQ_SDMA1__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_RDREQ_SDMA1__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_RDREQ_SDMA1__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_RDREQ_SDMA1__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_RDREQ_SDMA1__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_RDREQ_SDMA1__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_RDREQ_SDMA1__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_RDREQ_SEM__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_SEM__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_SEM__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_SEM__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_SEM__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_SEM__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_SEM__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_SEM__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_SIP__ASK_CREDITS_MASK 0x0000007fL
#define MC_HUB_RDREQ_SIP__DISPLAY_CREDITS_MASK 0x00007f00L
#define MC_HUB_RDREQ_SIP__DUMMY_MASK__SI__CI 0x00000080L
#define MC_HUB_RDREQ_SMU__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_SMU__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_SMU__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_SMU__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_SMU__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_SMU__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_SMU__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_SMU__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_STATUS__MCDW_RD_AVAIL_MASK 0x00000002L
#define MC_HUB_RDREQ_STATUS__MCDX_RD_AVAIL_MASK 0x00000004L
#define MC_HUB_RDREQ_STATUS__MCDY_RD_AVAIL_MASK 0x00000008L
#define MC_HUB_RDREQ_STATUS__MCDZ_RD_AVAIL_MASK 0x00000010L
#define MC_HUB_RDREQ_STATUS__SIP_AVAIL_MASK 0x00000001L
#define MC_HUB_RDREQ_UMC__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_UMC__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_UMC__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_UMC__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_UMC__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_UMC__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_UMC__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_UMC__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_UVD__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_UVD__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_UVD__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_UVD__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_UVD__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_UVD__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_UVD__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_UVD__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_UVD__VM_BYPASS_MASK 0x00010000L
#define MC_HUB_RDREQ_VCEU__BLACKOUT_EXEMPT_MASK__SI__CI 0x00000008L
#define MC_HUB_RDREQ_VCEU__ENABLE_MASK__SI__CI 0x00000001L
#define MC_HUB_RDREQ_VCEU__LAZY_TIMER_MASK__SI__CI 0x00007800L
#define MC_HUB_RDREQ_VCEU__MAXBURST_MASK__SI__CI 0x00000780L
#define MC_HUB_RDREQ_VCEU__PRESCALE_MASK__SI__CI 0x00000006L
#define MC_HUB_RDREQ_VCEU__STALL_MODE_MASK__SI__CI 0x00000030L
#define MC_HUB_RDREQ_VCEU__STALL_OVERRIDE_MASK__SI__CI 0x00000040L
#define MC_HUB_RDREQ_VCEU__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_RDREQ_VCE__BLACKOUT_EXEMPT_MASK__SI__CI 0x00000008L
#define MC_HUB_RDREQ_VCE__ENABLE_MASK__SI__CI 0x00000001L
#define MC_HUB_RDREQ_VCE__LAZY_TIMER_MASK__SI__CI 0x00007800L
#define MC_HUB_RDREQ_VCE__MAXBURST_MASK__SI__CI 0x00000780L
#define MC_HUB_RDREQ_VCE__PRESCALE_MASK__SI__CI 0x00000006L
#define MC_HUB_RDREQ_VCE__STALL_MODE_MASK__SI__CI 0x00000030L
#define MC_HUB_RDREQ_VCE__STALL_OVERRIDE_MASK__SI__CI 0x00000040L
#define MC_HUB_RDREQ_VCE__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_RDREQ_VGT__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_RDREQ_VGT__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_RDREQ_VGT__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_RDREQ_VGT__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_RDREQ_VGT__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_RDREQ_VGT__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_RDREQ_VGT__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_RDREQ_VGT__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_RDREQ_VMC__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_VMC__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_VMC__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_VMC__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_VMC__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_VMC__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_VMC__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_VMC__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP0_DECREMENT_MASK 0x00000007L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP1_DECREMENT_MASK 0x00000038L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP2_DECREMENT_MASK 0x000001c0L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP3_DECREMENT_MASK 0x00000e00L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP4_DECREMENT_MASK 0x00007000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP5_DECREMENT_MASK 0x00038000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP6_DECREMENT_MASK 0x001c0000L
#define MC_HUB_RDREQ_WTM_CNTL__GROUP7_DECREMENT_MASK 0x00e00000L
#define MC_HUB_RDREQ_XDMAM__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_RDREQ_XDMAM__ENABLE_MASK 0x00000001L
#define MC_HUB_RDREQ_XDMAM__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_RDREQ_XDMAM__MAXBURST_MASK 0x00000780L
#define MC_HUB_RDREQ_XDMAM__PRESCALE_MASK 0x00000006L
#define MC_HUB_RDREQ_XDMAM__STALL_MODE_MASK 0x00000030L
#define MC_HUB_RDREQ_XDMAM__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_RDREQ_XDMAM__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_SHARED_DAGB_DLY__DLY_MASK 0x0000003fL
#define MC_HUB_SHARED_DAGB_DLY__POS_MASK 0x1f000000L
#define MC_HUB_WDP_ACPG__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_WDP_ACPG__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_WDP_ACPG__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_WDP_ACPG__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_WDP_ACPG__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_WDP_ACPG__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_WDP_ACPG__PRIORITY_DISABLE_MASK__CI__VI 0x00020000L
#define MC_HUB_WDP_ACPG__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_WDP_ACPG__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_WDP_ACPG__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_WDP_ACPG__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_ACPG__STALL_THRESHOLD_MASK__CI__VI 0x01f80000L
#define MC_HUB_WDP_ACPO__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_WDP_ACPO__BYPASS_AVAIL_OVERRIDE_MASK__CI__VI 0x00010000L
#define MC_HUB_WDP_ACPO__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_WDP_ACPO__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_WDP_ACPO__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_WDP_ACPO__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_WDP_ACPO__PRIORITY_DISABLE_MASK__CI__VI 0x00020000L
#define MC_HUB_WDP_ACPO__STALL_FILTER_ENABLE_MASK__CI__VI 0x00040000L
#define MC_HUB_WDP_ACPO__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_WDP_ACPO__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_WDP_ACPO__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_ACPO__STALL_THRESHOLD_MASK__CI__VI 0x01f80000L
#define MC_HUB_WDP_BP__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_BP__RDRET_MASK 0x0003fffeL
#define MC_HUB_WDP_BP__WRREQ_MASK 0x3ffc0000L
#define MC_HUB_WDP_CNTL__DEBUG_REG_MASK 0x00001fe0L
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_GBL0_MASK 0x00002000L
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_GBL1_MASK 0x00004000L
#define MC_HUB_WDP_CNTL__DISABLE_SELF_INIT_INTERNAL_MASK 0x00008000L
#define MC_HUB_WDP_CNTL__DISP_WAIT_EOP_MASK 0x00040000L
#define MC_HUB_WDP_CNTL__FAIR_CH_SW_MASK 0x00010000L
#define MC_HUB_WDP_CNTL__JUMPAHEAD_GBL0_MASK 0x00000002L
#define MC_HUB_WDP_CNTL__JUMPAHEAD_GBL1_MASK 0x00000004L
#define MC_HUB_WDP_CNTL__JUMPAHEAD_INTERNAL_MASK 0x00000008L
#define MC_HUB_WDP_CNTL__LCLWRREQ_BYPASS_MASK 0x00020000L
#define MC_HUB_WDP_CNTL__MCD_WAIT_EOP_MASK 0x00080000L
#define MC_HUB_WDP_CNTL__OVERRIDE_STALL_ENABLE_MASK 0x00000010L
#define MC_HUB_WDP_CNTL__SIP_WAIT_EOP_MASK 0x00100000L
#define MC_HUB_WDP_CPC__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_WDP_CPC__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_WDP_CPC__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_WDP_CPC__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_WDP_CPC__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_WDP_CPC__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_WDP_CPC__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_WDP_CPC__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_WDP_CPF__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_WDP_CPF__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_WDP_CPF__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_WDP_CPF__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_WDP_CPF__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_WDP_CPF__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_WDP_CPF__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_WDP_CPG__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_WDP_CPG__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_WDP_CPG__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_WDP_CPG__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_WDP_CPG__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_WDP_CPG__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_WDP_CPG__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_WDP_CPG__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_WDP_CP__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_WDP_CP__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_WDP_CP__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_WDP_CP__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_WDP_CP__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_WDP_CP__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_WDP_CP__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_WDP_CP__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_WDP_CREDITS__STOR0_MASK 0x00ff0000L
#define MC_HUB_WDP_CREDITS__STOR1_MASK 0xff000000L
#define MC_HUB_WDP_CREDITS__VM0_MASK 0x000000ffL
#define MC_HUB_WDP_CREDITS__VM1_MASK 0x0000ff00L
#define MC_HUB_WDP_DRMDMA0__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_WDP_DRMDMA0__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_WDP_DRMDMA0__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_WDP_DRMDMA0__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_WDP_DRMDMA0__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_WDP_DRMDMA0__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_WDP_DRMDMA0__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_WDP_DRMDMA0__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_WDP_DRMDMA1__BLACKOUT_EXEMPT_MASK__SI 0x00000008L
#define MC_HUB_WDP_DRMDMA1__ENABLE_MASK__SI 0x00000001L
#define MC_HUB_WDP_DRMDMA1__LAZY_TIMER_MASK__SI 0x00007800L
#define MC_HUB_WDP_DRMDMA1__MAXBURST_MASK__SI 0x00000780L
#define MC_HUB_WDP_DRMDMA1__PRESCALE_MASK__SI 0x00000006L
#define MC_HUB_WDP_DRMDMA1__STALL_MODE_MASK__SI 0x00000030L
#define MC_HUB_WDP_DRMDMA1__STALL_OVERRIDE_MASK__SI 0x00000040L
#define MC_HUB_WDP_DRMDMA1__STALL_OVERRIDE_WTM_MASK__SI 0x00008000L
#define MC_HUB_WDP_ERR__MGPU1_TARG_SYS_MASK 0x00000001L
#define MC_HUB_WDP_ERR__MGPU2_TARG_SYS_MASK 0x00000002L
#define MC_HUB_WDP_GBL0__LAZY_TIMER_MASK 0x000000f0L
#define MC_HUB_WDP_GBL0__MAXBURST_MASK 0x0000000fL
#define MC_HUB_WDP_GBL0__STALL_MODE_MASK 0x00010000L
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_MASK 0x0000ff00L
#define MC_HUB_WDP_GBL1__LAZY_TIMER_MASK 0x000000f0L
#define MC_HUB_WDP_GBL1__MAXBURST_MASK 0x0000000fL
#define MC_HUB_WDP_GBL1__STALL_MODE_MASK 0x00010000L
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_MASK 0x0000ff00L
#define MC_HUB_WDP_HDP__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_HDP__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_HDP__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_HDP__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_HDP__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_HDP__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_HDP__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_HDP__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_IH__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_IH__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_IH__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_IH__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_IH__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_IH__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_IH__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_IH__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_MCDW__ASK_CREDITS_MASK 0x00001f80L
#define MC_HUB_WDP_MCDW__ASK_CREDITS_W_MASK 0x7f000000L
#define MC_HUB_WDP_MCDW__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_WDP_MCDW__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_MCDW__LAZY_TIMER_MASK 0x0001e000L
#define MC_HUB_WDP_MCDW__MAXBURST_MASK 0x00000078L
#define MC_HUB_WDP_MCDW__STALL_MODE_MASK 0x00000004L
#define MC_HUB_WDP_MCDW__STALL_THRESHOLD_MASK 0x00fe0000L
#define MC_HUB_WDP_MCDX__ASK_CREDITS_MASK 0x00001f80L
#define MC_HUB_WDP_MCDX__ASK_CREDITS_W_MASK 0x7f000000L
#define MC_HUB_WDP_MCDX__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_WDP_MCDX__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_MCDX__LAZY_TIMER_MASK 0x0001e000L
#define MC_HUB_WDP_MCDX__MAXBURST_MASK 0x00000078L
#define MC_HUB_WDP_MCDX__STALL_MODE_MASK 0x00000004L
#define MC_HUB_WDP_MCDX__STALL_THRESHOLD_MASK 0x00fe0000L
#define MC_HUB_WDP_MCDY__ASK_CREDITS_MASK 0x00001f80L
#define MC_HUB_WDP_MCDY__ASK_CREDITS_W_MASK 0x7f000000L
#define MC_HUB_WDP_MCDY__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_WDP_MCDY__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_MCDY__LAZY_TIMER_MASK 0x0001e000L
#define MC_HUB_WDP_MCDY__MAXBURST_MASK 0x00000078L
#define MC_HUB_WDP_MCDY__STALL_MODE_MASK 0x00000004L
#define MC_HUB_WDP_MCDY__STALL_THRESHOLD_MASK 0x00fe0000L
#define MC_HUB_WDP_MCDZ__ASK_CREDITS_MASK 0x00001f80L
#define MC_HUB_WDP_MCDZ__ASK_CREDITS_W_MASK 0x7f000000L
#define MC_HUB_WDP_MCDZ__BLACKOUT_EXEMPT_MASK 0x00000002L
#define MC_HUB_WDP_MCDZ__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_MCDZ__LAZY_TIMER_MASK 0x0001e000L
#define MC_HUB_WDP_MCDZ__MAXBURST_MASK 0x00000078L
#define MC_HUB_WDP_MCDZ__STALL_MODE_MASK 0x00000004L
#define MC_HUB_WDP_MCDZ__STALL_THRESHOLD_MASK 0x00fe0000L
#define MC_HUB_WDP_MCIF__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_MCIF__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_MCIF__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_MCIF__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_MCIF__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_MCIF__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_MCIF__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_MCIF__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_MGPU2__CID2_MASK__SI__CI 0x000000ffL
#define MC_HUB_WDP_MGPU__CID_MASK__SI__CI 0x0000ff00L
#define MC_HUB_WDP_MGPU__ENABLE_MASK__SI__CI 0x00800000L
#define MC_HUB_WDP_MGPU__MGPU_PRIORITY_TIME_MASK__SI__CI 0x007f0000L
#define MC_HUB_WDP_MGPU__OTH_PRIORITY_TIME_MASK__SI__CI 0x7f000000L
#define MC_HUB_WDP_MGPU__STOR_MASK__SI__CI 0x000000ffL
#define MC_HUB_WDP_RLC__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_RLC__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_RLC__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_RLC__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_RLC__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_RLC__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_RLC__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_RLC__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_SAM__BLACKOUT_EXEMPT_MASK__CI 0x00000008L
#define MC_HUB_WDP_SAM__ENABLE_MASK__CI 0x00000001L
#define MC_HUB_WDP_SAM__LAZY_TIMER_MASK__CI 0x00007800L
#define MC_HUB_WDP_SAM__MAXBURST_MASK__CI 0x00000780L
#define MC_HUB_WDP_SAM__PRESCALE_MASK__CI 0x00000006L
#define MC_HUB_WDP_SAM__STALL_MODE_MASK__CI 0x00000030L
#define MC_HUB_WDP_SAM__STALL_OVERRIDE_MASK__CI 0x00000040L
#define MC_HUB_WDP_SAM__STALL_OVERRIDE_WTM_MASK__CI 0x00008000L
#define MC_HUB_WDP_SDMA0__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_WDP_SDMA0__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_WDP_SDMA0__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_WDP_SDMA0__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_WDP_SDMA0__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_WDP_SDMA0__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_WDP_SDMA0__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_WDP_SDMA0__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SDMA1__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_WDP_SDMA1__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_WDP_SDMA1__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_WDP_SDMA1__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_WDP_SDMA1__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_WDP_SDMA1__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_WDP_SDMA1__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_WDP_SDMA1__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SEM__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_SEM__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_SEM__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_SEM__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_SEM__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_SEM__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_SEM__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_SEM__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_SH0__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_SH0__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_SH0__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_SH0__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_SH0__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_SH0__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_SH0__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_SH0__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_SH1__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_SH1__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_SH1__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_SH1__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_SH1__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_SH1__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_SH1__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_SH1__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_SH2__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_WDP_SH2__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_WDP_SH2__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_WDP_SH2__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_WDP_SH2__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_WDP_SH2__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_WDP_SH2__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_WDP_SH2__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SH3__BLACKOUT_EXEMPT_MASK__CI__VI 0x00000008L
#define MC_HUB_WDP_SH3__ENABLE_MASK__CI__VI 0x00000001L
#define MC_HUB_WDP_SH3__LAZY_TIMER_MASK__CI__VI 0x00007800L
#define MC_HUB_WDP_SH3__MAXBURST_MASK__CI__VI 0x00000780L
#define MC_HUB_WDP_SH3__PRESCALE_MASK__CI__VI 0x00000006L
#define MC_HUB_WDP_SH3__STALL_MODE_MASK__CI__VI 0x00000030L
#define MC_HUB_WDP_SH3__STALL_OVERRIDE_MASK__CI__VI 0x00000040L
#define MC_HUB_WDP_SH3__STALL_OVERRIDE_WTM_MASK__CI__VI 0x00008000L
#define MC_HUB_WDP_SIP__ASK_CREDITS_MASK 0x000001fcL
#define MC_HUB_WDP_SIP__STALL_MODE_MASK 0x00000003L
#define MC_HUB_WDP_SMU__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_SMU__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_SMU__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_SMU__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_SMU__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_SMU__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_SMU__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_SMU__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_STATUS__MCDW_RD_AVAIL_MASK 0x00000002L
#define MC_HUB_WDP_STATUS__MCDW_WR_AVAIL_MASK__SI 0x00000800L
#define MC_HUB_WDP_STATUS__MCDX_RD_AVAIL_MASK 0x00000004L
#define MC_HUB_WDP_STATUS__MCDX_WR_AVAIL_MASK__SI 0x00001000L
#define MC_HUB_WDP_STATUS__MCDY_RD_AVAIL_MASK 0x00000008L
#define MC_HUB_WDP_STATUS__MCDY_WR_AVAIL_MASK__SI 0x00002000L
#define MC_HUB_WDP_STATUS__MCDZ_RD_AVAIL_MASK 0x00000010L
#define MC_HUB_WDP_STATUS__MCDZ_WR_AVAIL_MASK__SI 0x00004000L
#define MC_HUB_WDP_STATUS__SIP_AVAIL_MASK 0x00000001L
#define MC_HUB_WDP_UMC__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_UMC__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_UMC__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_UMC__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_UMC__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_UMC__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_UMC__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_UMC__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_UVD__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_UVD__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_UVD__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_UVD__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_UVD__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_UVD__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_UVD__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_UVD__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_UVD__VM_BYPASS_MASK 0x00010000L
#define MC_HUB_WDP_VCEU__BLACKOUT_EXEMPT_MASK__SI__CI 0x00000008L
#define MC_HUB_WDP_VCEU__ENABLE_MASK__SI__CI 0x00000001L
#define MC_HUB_WDP_VCEU__LAZY_TIMER_MASK__SI__CI 0x00007800L
#define MC_HUB_WDP_VCEU__MAXBURST_MASK__SI__CI 0x00000780L
#define MC_HUB_WDP_VCEU__PRESCALE_MASK__SI__CI 0x00000006L
#define MC_HUB_WDP_VCEU__STALL_MODE_MASK__SI__CI 0x00000030L
#define MC_HUB_WDP_VCEU__STALL_OVERRIDE_MASK__SI__CI 0x00000040L
#define MC_HUB_WDP_VCEU__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_WDP_VCE__BLACKOUT_EXEMPT_MASK__SI__CI 0x00000008L
#define MC_HUB_WDP_VCE__ENABLE_MASK__SI__CI 0x00000001L
#define MC_HUB_WDP_VCE__LAZY_TIMER_MASK__SI__CI 0x00007800L
#define MC_HUB_WDP_VCE__MAXBURST_MASK__SI__CI 0x00000780L
#define MC_HUB_WDP_VCE__PRESCALE_MASK__SI__CI 0x00000006L
#define MC_HUB_WDP_VCE__STALL_MODE_MASK__SI__CI 0x00000030L
#define MC_HUB_WDP_VCE__STALL_OVERRIDE_MASK__SI__CI 0x00000040L
#define MC_HUB_WDP_VCE__STALL_OVERRIDE_WTM_MASK__SI__CI 0x00008000L
#define MC_HUB_WDP_WTM_CNTL__GROUP0_DECREMENT_MASK 0x00000007L
#define MC_HUB_WDP_WTM_CNTL__GROUP1_DECREMENT_MASK 0x00000038L
#define MC_HUB_WDP_WTM_CNTL__GROUP2_DECREMENT_MASK 0x000001c0L
#define MC_HUB_WDP_WTM_CNTL__GROUP3_DECREMENT_MASK 0x00000e00L
#define MC_HUB_WDP_WTM_CNTL__GROUP4_DECREMENT_MASK 0x00007000L
#define MC_HUB_WDP_WTM_CNTL__GROUP5_DECREMENT_MASK 0x00038000L
#define MC_HUB_WDP_WTM_CNTL__GROUP6_DECREMENT_MASK 0x001c0000L
#define MC_HUB_WDP_WTM_CNTL__GROUP7_DECREMENT_MASK 0x00e00000L
#define MC_HUB_WDP_XDMAM__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_XDMAM__BYPASS_AVAIL_OVERRIDE_MASK 0x00010000L
#define MC_HUB_WDP_XDMAM__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_XDMAM__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_XDMAM__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_XDMAM__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_XDMAM__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_XDMAM__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_XDMAM__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_XDMA__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_XDMA__BYPASS_AVAIL_OVERRIDE_MASK 0x00010000L
#define MC_HUB_WDP_XDMA__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_XDMA__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_XDMA__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_XDMA__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_XDMA__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_XDMA__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_XDMA__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WDP_XDP__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_HUB_WDP_XDP__ENABLE_MASK 0x00000001L
#define MC_HUB_WDP_XDP__LAZY_TIMER_MASK 0x00007800L
#define MC_HUB_WDP_XDP__MAXBURST_MASK 0x00000780L
#define MC_HUB_WDP_XDP__PRESCALE_MASK 0x00000006L
#define MC_HUB_WDP_XDP__STALL_MODE_MASK 0x00000030L
#define MC_HUB_WDP_XDP__STALL_OVERRIDE_MASK 0x00000040L
#define MC_HUB_WDP_XDP__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_HUB_WRRET_CNTL__BP_ENABLE_MASK 0x00200000L
#define MC_HUB_WRRET_CNTL__BP_MASK 0x001ffffeL
#define MC_HUB_WRRET_CNTL__DEBUG_REG_MASK 0x3fc00000L
#define MC_HUB_WRRET_CNTL__DISABLE_SELF_INIT_MASK 0x40000000L
#define MC_HUB_WRRET_CNTL__FAIR_CH_SW_MASK 0x80000000L
#define MC_HUB_WRRET_CNTL__JUMPAHEAD_MASK 0x00000001L
#define MC_HUB_WRRET_MCDW__CREDIT_COUNT_MASK 0x000000feL
#define MC_HUB_WRRET_MCDW__STALL_MODE_MASK 0x00000001L
#define MC_HUB_WRRET_MCDX__CREDIT_COUNT_MASK 0x000000feL
#define MC_HUB_WRRET_MCDX__STALL_MODE_MASK 0x00000001L
#define MC_HUB_WRRET_MCDY__CREDIT_COUNT_MASK 0x000000feL
#define MC_HUB_WRRET_MCDY__STALL_MODE_MASK 0x00000001L
#define MC_HUB_WRRET_MCDZ__CREDIT_COUNT_MASK 0x000000feL
#define MC_HUB_WRRET_MCDZ__STALL_MODE_MASK 0x00000001L
#define MC_HUB_WRRET_STATUS__MCDW_AVAIL_MASK 0x00000001L
#define MC_HUB_WRRET_STATUS__MCDX_AVAIL_MASK 0x00000002L
#define MC_HUB_WRRET_STATUS__MCDY_AVAIL_MASK 0x00000004L
#define MC_HUB_WRRET_STATUS__MCDZ_AVAIL_MASK 0x00000008L
#define MC_IMP_CNTL__CAL_PWRON_MASK__SI__CI 0x80000000L
#define MC_IMP_CNTL__CAL_VREFMODE_MASK__SI__CI 0x00000040L
#define MC_IMP_CNTL__CAL_VREF_MASK__SI__CI 0x007f0000L
#define MC_IMP_CNTL__CAL_VREF_SEL_MASK__SI__CI 0x00000020L
#define MC_IMP_CNTL__CAL_WHEN_IDLE_MASK__SI__CI 0x20000000L
#define MC_IMP_CNTL__CAL_WHEN_REFRESH_MASK__SI__CI 0x40000000L
#define MC_IMP_CNTL__CLEAR_TIMEOUT_ERR_MASK__SI__CI 0x00000200L
#define MC_IMP_CNTL__MEM_IO_SAMPLE_CNT_MASK__SI__CI 0x0000e000L
#define MC_IMP_CNTL__MEM_IO_UPDATE_RATE_MASK__SI__CI 0x0000001fL
#define MC_IMP_CNTL__TIMEOUT_ERR_MASK__SI__CI 0x00000100L
#define MC_IMP_DEBUG__DEBUG_CAL_DONE_MASK__SI__CI 0x80000000L
#define MC_IMP_DEBUG__DEBUG_CAL_EN_MASK__SI__CI 0x10000000L
#define MC_IMP_DEBUG__DEBUG_CAL_INTR_MASK__SI__CI 0x40000000L
#define MC_IMP_DEBUG__DEBUG_CAL_START_MASK__SI__CI 0x20000000L
#define MC_IMP_DEBUG__PMVCAL_RESERVED_MASK__CI 0x00ff0000L
#define MC_IMP_DEBUG__PMVCAL_RESERVED_MASK__SI 0x0fff0000L
#define MC_IMP_DEBUG__TIMEOUT_CNTR_MASK__SI__CI 0x0000ff00L
#define MC_IMP_DEBUG__TSTARTUP_CNTR_MASK__SI__CI 0x000000ffL
#define MC_IMP_DQ_STATUS__CH0_DQ_NSTR_MASK__SI__CI 0x0000ff00L
#define MC_IMP_DQ_STATUS__CH0_DQ_PSTR_MASK__SI__CI 0x000000ffL
#define MC_IMP_DQ_STATUS__CH1_DQ_NSTR_MASK__SI__CI 0xff000000L
#define MC_IMP_DQ_STATUS__CH1_DQ_PSTR_MASK__SI__CI 0x00ff0000L
#define MC_IMP_STATUS__NSTR_ACCUM_VAL_MASK__SI__CI 0xff000000L
#define MC_IMP_STATUS__NSTR_CAL_MASK__SI__CI 0x00ff0000L
#define MC_IMP_STATUS__PSTR_ACCUM_VAL_MASK__SI__CI 0x0000ff00L
#define MC_IMP_STATUS__PSTR_CAL_MASK__SI__CI 0x000000ffL
#define MC_IO_APHY_STR_CNTL_D0__CAL_SEL_MASK__SI__CI 0x0c000000L
#define MC_IO_APHY_STR_CNTL_D0__LOAD_A_STR_MASK__SI__CI 0x10000000L
#define MC_IO_APHY_STR_CNTL_D0__LOAD_D_RD_STR_MASK__SI__CI 0x20000000L
#define MC_IO_APHY_STR_CNTL_D0__NSTR_OFF_A_MASK__SI__CI 0x00000fc0L
#define MC_IO_APHY_STR_CNTL_D0__PSTR_OFF_A_MASK__SI__CI 0x0000003fL
#define MC_IO_APHY_STR_CNTL_D0__PSTR_OFF_D_RD_MASK__SI__CI 0x0003f000L
#define MC_IO_APHY_STR_CNTL_D0__USE_A_CAL_MASK__SI__CI 0x01000000L
#define MC_IO_APHY_STR_CNTL_D0__USE_D_RD_CAL_MASK__SI__CI 0x02000000L
#define MC_IO_APHY_STR_CNTL_D1__CAL_SEL_MASK__SI__CI 0x0c000000L
#define MC_IO_APHY_STR_CNTL_D1__LOAD_A_STR_MASK__SI__CI 0x10000000L
#define MC_IO_APHY_STR_CNTL_D1__LOAD_D_RD_STR_MASK__SI__CI 0x20000000L
#define MC_IO_APHY_STR_CNTL_D1__NSTR_OFF_A_MASK__SI__CI 0x00000fc0L
#define MC_IO_APHY_STR_CNTL_D1__PSTR_OFF_A_MASK__SI__CI 0x0000003fL
#define MC_IO_APHY_STR_CNTL_D1__PSTR_OFF_D_RD_MASK__SI__CI 0x0003f000L
#define MC_IO_APHY_STR_CNTL_D1__USE_A_CAL_MASK__SI__CI 0x01000000L
#define MC_IO_APHY_STR_CNTL_D1__USE_D_RD_CAL_MASK__SI__CI 0x02000000L
#define MC_IO_CDRCNTL1_D0__DQ_RXPHASE_B0_MASK__SI__CI 0x000000ffL
#define MC_IO_CDRCNTL1_D0__DQ_RXPHASE_B1_MASK__SI__CI 0x0000ff00L
#define MC_IO_CDRCNTL1_D0__WCDR_TXPHASE_B0_MASK__SI__CI 0x00ff0000L
#define MC_IO_CDRCNTL1_D0__WCDR_TXPHASE_B1_MASK__SI__CI 0xff000000L
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B0_MASK__SI__CI 0x000000ffL
#define MC_IO_CDRCNTL1_D1__DQ_RXPHASE_B1_MASK__SI__CI 0x0000ff00L
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B0_MASK__SI__CI 0x00ff0000L
#define MC_IO_CDRCNTL1_D1__WCDR_TXPHASE_B1_MASK__SI__CI 0xff000000L
#define MC_IO_CDRCNTL2_D0__CDR_FB_SEL0_MASK__SI__CI 0x00000001L
#define MC_IO_CDRCNTL2_D0__CDR_FB_SEL1_MASK__SI__CI 0x00000002L
#define MC_IO_CDRCNTL2_D0__EDC_RXEN_OVR0_MASK__SI__CI 0x00000004L
#define MC_IO_CDRCNTL2_D0__EDC_RXEN_OVR1_MASK__SI__CI 0x00000008L
#define MC_IO_CDRCNTL2_D0__TXCDRBYPASS0_MASK__SI__CI 0x00000010L
#define MC_IO_CDRCNTL2_D0__TXCDRBYPASS1_MASK__SI__CI 0x00000020L
#define MC_IO_CDRCNTL2_D0__WCDRTRACK01_MASK__CI 0x000f0000L
#define MC_IO_CDRCNTL2_D0__WCDRTXPWRON_MASK__CI 0x00000f00L
#define MC_IO_CDRCNTL2_D0__WCDRTXSEL_MASK__CI 0x0000f000L
#define MC_IO_CDRCNTL2_D0__WCK_RXEN_OVR0_MASK__SI__CI 0x00000040L
#define MC_IO_CDRCNTL2_D0__WCK_RXEN_OVR1_MASK__SI__CI 0x00000080L
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL0_MASK__SI__CI 0x00000001L
#define MC_IO_CDRCNTL2_D1__CDR_FB_SEL1_MASK__SI__CI 0x00000002L
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR0_MASK__SI__CI 0x00000004L
#define MC_IO_CDRCNTL2_D1__EDC_RXEN_OVR1_MASK__SI__CI 0x00000008L
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS0_MASK__SI__CI 0x00000010L
#define MC_IO_CDRCNTL2_D1__TXCDRBYPASS1_MASK__SI__CI 0x00000020L
#define MC_IO_CDRCNTL2_D1__WCDRTRACK01_MASK__CI 0x000f0000L
#define MC_IO_CDRCNTL2_D1__WCDRTXPWRON_MASK__CI 0x00000f00L
#define MC_IO_CDRCNTL2_D1__WCDRTXSEL_MASK__CI 0x0000f000L
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR0_MASK__SI__CI 0x00000040L
#define MC_IO_CDRCNTL2_D1__WCK_RXEN_OVR1_MASK__SI__CI 0x00000080L
#define MC_IO_CDRCNTL_D0__DQRXCDREN_B0_MASK__SI__CI 0x00400000L
#define MC_IO_CDRCNTL_D0__DQRXCDREN_B1_MASK__SI__CI 0x00800000L
#define MC_IO_CDRCNTL_D0__DQRXSEL_B0_MASK__SI__CI 0x10000000L
#define MC_IO_CDRCNTL_D0__DQRXSEL_B1_MASK__SI__CI 0x20000000L
#define MC_IO_CDRCNTL_D0__DQTXCDREN_B0_MASK__SI__CI 0x00100000L
#define MC_IO_CDRCNTL_D0__DQTXCDREN_B1_MASK__SI__CI 0x00200000L
#define MC_IO_CDRCNTL_D0__DQTXSEL_B0_MASK__SI__CI 0x40000000L
#define MC_IO_CDRCNTL_D0__DQTXSEL_B1_MASK__SI__CI 0x80000000L
#define MC_IO_CDRCNTL_D0__RXCDRBYPASS_B01_MASK__SI__CI 0x00000400L
#define MC_IO_CDRCNTL_D0__RXCDRBYPASS_B23_MASK__SI__CI 0x00000800L
#define MC_IO_CDRCNTL_D0__RXCDREN_B01_MASK__SI__CI 0x00000100L
#define MC_IO_CDRCNTL_D0__RXCDREN_B23_MASK__SI__CI 0x00000200L
#define MC_IO_CDRCNTL_D0__RXPHASE1_B01_MASK__SI__CI 0x0000f000L
#define MC_IO_CDRCNTL_D0__RXPHASE1_B23_MASK__SI__CI 0x000f0000L
#define MC_IO_CDRCNTL_D0__RXPHASE_B01_MASK__SI__CI 0x0000000fL
#define MC_IO_CDRCNTL_D0__RXPHASE_B23_MASK__SI__CI 0x000000f0L
#define MC_IO_CDRCNTL_D0__WCDREDC_B0_MASK__SI__CI 0x04000000L
#define MC_IO_CDRCNTL_D0__WCDREDC_B1_MASK__SI__CI 0x08000000L
#define MC_IO_CDRCNTL_D0__WCDRRXCDREN_B0_MASK__SI__CI 0x01000000L
#define MC_IO_CDRCNTL_D0__WCDRRXCDREN_B1_MASK__SI__CI 0x02000000L
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B0_MASK__SI__CI 0x00400000L
#define MC_IO_CDRCNTL_D1__DQRXCDREN_B1_MASK__SI__CI 0x00800000L
#define MC_IO_CDRCNTL_D1__DQRXSEL_B0_MASK__SI__CI 0x10000000L
#define MC_IO_CDRCNTL_D1__DQRXSEL_B1_MASK__SI__CI 0x20000000L
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B0_MASK__SI__CI 0x00100000L
#define MC_IO_CDRCNTL_D1__DQTXCDREN_B1_MASK__SI__CI 0x00200000L
#define MC_IO_CDRCNTL_D1__DQTXSEL_B0_MASK__SI__CI 0x40000000L
#define MC_IO_CDRCNTL_D1__DQTXSEL_B1_MASK__SI__CI 0x80000000L
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B01_MASK__SI__CI 0x00000400L
#define MC_IO_CDRCNTL_D1__RXCDRBYPASS_B23_MASK__SI__CI 0x00000800L
#define MC_IO_CDRCNTL_D1__RXCDREN_B01_MASK__SI__CI 0x00000100L
#define MC_IO_CDRCNTL_D1__RXCDREN_B23_MASK__SI__CI 0x00000200L
#define MC_IO_CDRCNTL_D1__RXPHASE1_B01_MASK__SI__CI 0x0000f000L
#define MC_IO_CDRCNTL_D1__RXPHASE1_B23_MASK__SI__CI 0x000f0000L
#define MC_IO_CDRCNTL_D1__RXPHASE_B01_MASK__SI__CI 0x0000000fL
#define MC_IO_CDRCNTL_D1__RXPHASE_B23_MASK__SI__CI 0x000000f0L
#define MC_IO_CDRCNTL_D1__WCDREDC_B0_MASK__SI__CI 0x04000000L
#define MC_IO_CDRCNTL_D1__WCDREDC_B1_MASK__SI__CI 0x08000000L
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B0_MASK__SI__CI 0x01000000L
#define MC_IO_CDRCNTL_D1__WCDRRXCDREN_B1_MASK__SI__CI 0x02000000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ACMD_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRH_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_ADDRL_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CK_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_CMD_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DBI_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3H_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3L_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_EDC_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_100__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_100__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_100__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_100__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_101__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_101__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_101__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_101__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_102__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_102__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_102__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_102__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_103__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_103__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_103__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_103__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_104__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_104__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_104__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_104__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_105__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_105__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_105__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_105__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_106__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_106__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_106__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_106__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_107__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_107__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_107__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_107__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_108__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_108__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_108__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_108__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_109__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_109__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_109__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_109__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_10__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_10__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_10__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_10__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_110__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_110__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_110__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_110__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_111__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_111__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_111__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_111__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_112__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_112__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_112__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_112__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_113__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_113__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_113__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_113__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_114__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_114__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_114__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_114__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_115__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_115__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_115__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_115__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_116__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_116__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_116__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_116__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_117__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_117__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_117__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_117__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_118__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_118__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_118__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_118__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_119__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_119__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_119__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_119__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_11__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_11__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_11__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_11__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_120__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_120__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_120__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_120__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_121__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_121__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_121__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_121__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_122__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_122__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_122__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_122__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_123__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_123__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_123__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_123__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_124__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_124__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_124__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_124__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_125__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_125__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_125__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_125__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_126__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_126__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_126__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_126__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_127__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_127__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_127__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_127__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_128__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_128__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_128__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_128__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_129__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_129__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_129__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_129__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_12__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_12__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_12__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_12__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_130__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_130__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_130__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_130__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_131__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_131__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_131__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_131__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_132__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_132__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_132__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_132__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_133__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_133__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_133__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_133__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_134__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_134__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_134__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_134__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_135__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_135__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_135__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_135__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_136__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_136__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_136__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_136__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_137__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_137__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_137__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_137__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_138__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_138__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_138__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_138__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_139__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_139__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_139__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_139__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_13__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_13__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_13__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_13__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_140__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_140__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_140__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_140__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_141__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_141__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_141__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_141__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_142__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_142__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_142__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_142__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_143__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_143__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_143__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_143__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_144__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_144__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_144__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_144__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_145__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_145__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_145__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_145__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_146__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_146__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_146__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_146__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_147__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_147__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_147__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_147__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_148__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_148__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_148__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_148__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_149__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_149__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_149__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_149__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_14__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_14__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_14__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_14__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_150__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_150__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_150__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_150__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_151__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_151__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_151__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_151__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_152__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_152__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_152__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_152__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_153__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_153__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_153__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_153__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_154__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_154__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_154__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_154__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_155__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_155__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_155__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_155__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_156__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_156__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_156__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_156__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_157__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_157__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_157__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_157__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_158__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_158__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_158__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_158__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_159__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_159__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_159__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_159__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_15__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_15__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_15__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_15__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_16__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_16__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_16__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_16__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_17__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_17__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_17__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_17__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_18__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_18__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_18__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_18__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_19__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_19__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_19__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_19__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_20__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_20__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_20__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_20__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_21__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_21__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_21__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_21__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_22__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_22__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_22__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_22__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_23__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_23__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_23__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_23__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_24__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_24__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_24__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_24__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_25__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_25__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_25__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_25__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_26__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_26__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_26__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_26__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_27__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_27__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_27__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_27__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_28__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_28__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_28__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_28__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_29__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_29__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_29__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_29__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_2__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_2__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_2__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_2__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_30__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_30__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_30__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_30__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_31__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_31__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_31__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_31__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_32__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_32__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_32__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_32__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_33__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_33__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_33__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_33__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_34__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_34__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_34__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_34__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_35__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_35__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_35__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_35__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_36__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_36__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_36__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_36__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_37__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_37__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_37__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_37__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_38__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_38__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_38__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_38__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_39__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_39__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_39__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_39__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_3__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_3__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_3__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_3__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_40__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_40__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_40__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_40__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_41__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_41__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_41__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_41__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_42__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_42__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_42__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_42__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_43__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_43__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_43__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_43__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_44__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_44__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_44__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_44__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_45__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_45__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_45__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_45__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_46__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_46__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_46__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_46__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_47__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_47__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_47__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_47__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_48__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_48__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_48__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_48__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_49__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_49__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_49__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_49__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_4__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_4__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_4__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_4__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_50__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_50__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_50__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_50__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_51__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_51__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_51__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_51__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_52__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_52__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_52__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_52__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_53__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_53__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_53__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_53__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_54__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_54__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_54__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_54__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_55__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_55__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_55__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_55__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_56__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_56__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_56__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_56__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_57__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_57__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_57__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_57__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_58__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_58__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_58__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_58__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_59__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_59__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_59__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_59__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_5__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_5__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_5__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_5__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_60__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_60__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_60__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_60__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_61__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_61__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_61__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_61__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_62__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_62__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_62__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_62__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_63__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_63__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_63__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_63__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_64__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_64__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_64__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_64__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_65__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_65__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_65__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_65__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_66__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_66__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_66__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_66__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_67__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_67__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_67__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_67__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_68__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_68__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_68__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_68__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_69__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_69__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_69__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_69__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_6__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_6__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_6__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_6__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_70__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_70__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_70__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_70__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_71__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_71__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_71__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_71__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_72__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_72__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_72__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_72__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_73__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_73__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_73__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_73__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_74__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_74__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_74__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_74__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_75__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_75__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_75__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_75__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_76__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_76__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_76__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_76__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_77__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_77__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_77__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_77__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_78__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_78__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_78__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_78__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_79__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_79__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_79__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_79__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_7__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_7__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_7__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_7__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_80__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_80__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_80__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_80__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_81__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_81__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_81__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_81__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_82__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_82__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_82__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_82__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_83__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_83__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_83__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_83__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_84__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_84__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_84__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_84__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_85__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_85__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_85__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_85__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_86__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_86__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_86__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_86__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_87__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_87__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_87__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_87__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_88__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_88__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_88__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_88__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_89__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_89__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_89__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_89__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_8__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_8__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_8__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_8__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_90__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_90__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_90__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_90__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_91__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_91__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_91__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_91__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_92__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_92__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_92__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_92__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_93__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_93__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_93__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_93__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_94__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_94__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_94__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_94__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_95__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_95__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_95__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_95__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_96__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_96__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_96__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_96__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_97__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_97__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_97__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_97__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_98__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_98__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_98__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_98__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_99__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_99__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_99__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_99__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_UP_9__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_UP_9__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_UP_9__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_UP_9__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCDR_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_CLKSEL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_CLKSEL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_MISC_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_MISC_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_OFSCAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_OFSCAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_EQ_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_EQ_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PD_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXBST_PU_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXPHASE_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXPHASE_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXSLF_D0__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE0_MASK__SI__CI 0x000000ffL
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE1_MASK__SI__CI 0x0000ff00L
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE2_MASK__SI__CI 0x00ff0000L
#define MC_IO_DEBUG_WCK_TXSLF_D1__VALUE3_MASK__SI__CI 0xff000000L
#define MC_IO_DPHY_STR_CNTL_D0__AUTO_LD_STR_MASK__CI 0x40000000L
#define MC_IO_DPHY_STR_CNTL_D0__CAL_SEL_MASK__SI__CI 0x0c000000L
#define MC_IO_DPHY_STR_CNTL_D0__LOAD_D_STR_MASK__SI__CI 0x10000000L
#define MC_IO_DPHY_STR_CNTL_D0__LOAD_S_STR_MASK__SI__CI 0x20000000L
#define MC_IO_DPHY_STR_CNTL_D0__NSTR_OFF_D_MASK__SI__CI 0x00000fc0L
#define MC_IO_DPHY_STR_CNTL_D0__NSTR_OFF_S_MASK__SI__CI 0x00fc0000L
#define MC_IO_DPHY_STR_CNTL_D0__PSTR_OFF_D_MASK__SI__CI 0x0000003fL
#define MC_IO_DPHY_STR_CNTL_D0__PSTR_OFF_S_MASK__SI__CI 0x0003f000L
#define MC_IO_DPHY_STR_CNTL_D0__USE_D_CAL_MASK__SI__CI 0x01000000L
#define MC_IO_DPHY_STR_CNTL_D0__USE_S_CAL_MASK__SI__CI 0x02000000L
#define MC_IO_DPHY_STR_CNTL_D1__AUTO_LD_STR_MASK__CI 0x40000000L
#define MC_IO_DPHY_STR_CNTL_D1__CAL_SEL_MASK__SI__CI 0x0c000000L
#define MC_IO_DPHY_STR_CNTL_D1__LOAD_D_STR_MASK__SI__CI 0x10000000L
#define MC_IO_DPHY_STR_CNTL_D1__LOAD_S_STR_MASK__SI__CI 0x20000000L
#define MC_IO_DPHY_STR_CNTL_D1__NSTR_OFF_D_MASK__SI__CI 0x00000fc0L
#define MC_IO_DPHY_STR_CNTL_D1__NSTR_OFF_S_MASK__SI__CI 0x00fc0000L
#define MC_IO_DPHY_STR_CNTL_D1__PSTR_OFF_D_MASK__SI__CI 0x0000003fL
#define MC_IO_DPHY_STR_CNTL_D1__PSTR_OFF_S_MASK__SI__CI 0x0003f000L
#define MC_IO_DPHY_STR_CNTL_D1__USE_D_CAL_MASK__SI__CI 0x01000000L
#define MC_IO_DPHY_STR_CNTL_D1__USE_S_CAL_MASK__SI__CI 0x02000000L
#define MC_IO_PAD_CNTL_D0__CK_AUTO_EN_MASK__SI__CI 0x00100000L
#define MC_IO_PAD_CNTL_D0__CK_DELAY_N_MASK__SI__CI 0x00c00000L
#define MC_IO_PAD_CNTL_D0__CK_DELAY_P_MASK__SI__CI 0x03000000L
#define MC_IO_PAD_CNTL_D0__CK_DELAY_SEL_MASK__SI__CI 0x00200000L
#define MC_IO_PAD_CNTL_D0__DELAY_ADR_SYNC_MASK__SI__CI 0x00000010L
#define MC_IO_PAD_CNTL_D0__DELAY_CLK_SYNC_MASK__SI__CI 0x00000004L
#define MC_IO_PAD_CNTL_D0__DELAY_CMD_SYNC_MASK__SI__CI 0x00000008L
#define MC_IO_PAD_CNTL_D0__DIFF_STR_MASK__SI__CI 0x20000000L
#define MC_IO_PAD_CNTL_D0__DISABLE_ADR_MASK__SI__CI 0x00002000L
#define MC_IO_PAD_CNTL_D0__DISABLE_CMD_MASK__SI__CI 0x00001000L
#define MC_IO_PAD_CNTL_D0__EN_RD_STR_DLY_MASK__SI__CI 0x00000800L
#define MC_IO_PAD_CNTL_D0__FORCE_EN_RD_STR_MASK__SI__CI 0x00000400L
#define MC_IO_PAD_CNTL_D0__GDDR_PWRON_MASK__SI__CI 0x40000000L
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_ADR_MASK__SI__CI 0x00000200L
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CLK_MASK__SI__CI 0x00000080L
#define MC_IO_PAD_CNTL_D0__MEM_FALL_OUT_CMD_MASK__SI__CI 0x00000100L
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CKE_MASK__SI__CI 0x08000000L
#define MC_IO_PAD_CNTL_D0__TXPWROFF_CLK_MASK__SI__CI 0x80000000L
#define MC_IO_PAD_CNTL_D0__UNI_STR_MASK__SI__CI 0x10000000L
#define MC_IO_PAD_CNTL_D0__VREFI_EN_MASK__SI__CI 0x00004000L
#define MC_IO_PAD_CNTL_D0__VREFI_SEL_MASK__SI__CI 0x000f8000L
#define MC_IO_PAD_CNTL_D1__CK_AUTO_EN_MASK__SI__CI 0x00100000L
#define MC_IO_PAD_CNTL_D1__CK_DELAY_N_MASK__SI__CI 0x00c00000L
#define MC_IO_PAD_CNTL_D1__CK_DELAY_P_MASK__SI__CI 0x03000000L
#define MC_IO_PAD_CNTL_D1__CK_DELAY_SEL_MASK__SI__CI 0x00200000L
#define MC_IO_PAD_CNTL_D1__DELAY_ADR_SYNC_MASK__SI__CI 0x00000010L
#define MC_IO_PAD_CNTL_D1__DELAY_CLK_SYNC_MASK__SI__CI 0x00000004L
#define MC_IO_PAD_CNTL_D1__DELAY_CMD_SYNC_MASK__SI__CI 0x00000008L
#define MC_IO_PAD_CNTL_D1__DELAY_DATA_SYNC_MASK__SI__CI 0x00000001L
#define MC_IO_PAD_CNTL_D1__DELAY_STR_SYNC_MASK__SI__CI 0x00000002L
#define MC_IO_PAD_CNTL_D1__DIFF_STR_MASK__SI__CI 0x20000000L
#define MC_IO_PAD_CNTL_D1__DISABLE_ADR_MASK__SI__CI 0x00002000L
#define MC_IO_PAD_CNTL_D1__DISABLE_CMD_MASK__SI__CI 0x00001000L
#define MC_IO_PAD_CNTL_D1__EN_RD_STR_DLY_MASK__SI__CI 0x00000800L
#define MC_IO_PAD_CNTL_D1__FORCE_EN_RD_STR_MASK__SI__CI 0x00000400L
#define MC_IO_PAD_CNTL_D1__GDDR_PWRON_MASK__SI__CI 0x40000000L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_ADR_MASK__SI__CI 0x00000200L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CLK_MASK__SI__CI 0x00000080L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_CMD_MASK__SI__CI 0x00000100L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_DATA_MASK__SI__CI 0x00000020L
#define MC_IO_PAD_CNTL_D1__MEM_FALL_OUT_STR_MASK__SI__CI 0x00000040L
#define MC_IO_PAD_CNTL_D1__TXPWROFF_CKE_MASK__SI__CI 0x08000000L
#define MC_IO_PAD_CNTL_D1__TXPWROFF_CLK_MASK__SI__CI 0x80000000L
#define MC_IO_PAD_CNTL_D1__UNI_STR_MASK__SI__CI 0x10000000L
#define MC_IO_PAD_CNTL_D1__VREFI_EN_MASK__SI__CI 0x00004000L
#define MC_IO_PAD_CNTL_D1__VREFI_SEL_MASK__SI__CI 0x000f8000L
#define MC_IO_PAD_CNTL__ATBEN_MASK__SI__CI 0x3f000000L
#define MC_IO_PAD_CNTL__ATBSEL_D0_MASK__SI__CI 0x80000000L
#define MC_IO_PAD_CNTL__ATBSEL_D1_MASK__SI__CI 0x40000000L
#define MC_IO_PAD_CNTL__ATBSEL_MASK__SI__CI 0x00f00000L
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MAX_MASK__SI__CI 0x0000ff00L
#define MC_IO_PAD_CNTL__MEM_IO_IMP_MIN_MASK__SI__CI 0x000000ffL
#define MC_IO_PAD_CNTL__OVL_YCLKON_D0_MASK__SI__CI 0x00040000L
#define MC_IO_PAD_CNTL__OVL_YCLKON_D1_MASK__SI__CI 0x00080000L
#define MC_IO_PAD_CNTL__RXPHASE_GRAY_MASK__SI__CI 0x00020000L
#define MC_IO_PAD_CNTL__TXPHASE_GRAY_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_MSTR_STBY_MASK__CI 0x00200000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_RSV_MASK__SI__CI 0xf0000000L
#define MC_IO_RXCNTL1_DPHY0_D0__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY0_D0__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY0_D0__RXLEQ_EN_MASK__CI 0x00400000L
#define MC_IO_RXCNTL1_DPHY0_D0__RXLEQ_NXT_MASK__CI 0x00800000L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFCAL3_MASK__SI__CI 0x0000ff00L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFSEL2_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL1_DPHY0_D0__VREFSEL3_MASK__SI__CI 0x00020000L
#define MC_IO_RXCNTL1_DPHY0_D0__WCDRTRACK01_0_MASK__SI 0x00800000L
#define MC_IO_RXCNTL1_DPHY0_D0__WCDRTRACK01_1_MASK__SI 0x01000000L
#define MC_IO_RXCNTL1_DPHY0_D0__WCDRTXPWRON_B0_MASK__SI 0x00080000L
#define MC_IO_RXCNTL1_DPHY0_D0__WCDRTXPWRON_B1_MASK__SI 0x00100000L
#define MC_IO_RXCNTL1_DPHY0_D0__WCDRTXSEL_B0_MASK__SI 0x00200000L
#define MC_IO_RXCNTL1_DPHY0_D0__WCDRTXSEL_B1_MASK__SI 0x00400000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_MSTR_STBY_MASK__CI 0x00200000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_RSV_MASK__SI__CI 0xf0000000L
#define MC_IO_RXCNTL1_DPHY0_D1__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY0_D1__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY0_D1__RXLEQ_EN_MASK__CI 0x00400000L
#define MC_IO_RXCNTL1_DPHY0_D1__RXLEQ_NXT_MASK__CI 0x00800000L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFCAL3_MASK__SI__CI 0x0000ff00L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFSEL2_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL1_DPHY0_D1__VREFSEL3_MASK__SI__CI 0x00020000L
#define MC_IO_RXCNTL1_DPHY0_D1__WCDRTRACK01_0_MASK__SI 0x00800000L
#define MC_IO_RXCNTL1_DPHY0_D1__WCDRTRACK01_1_MASK__SI 0x01000000L
#define MC_IO_RXCNTL1_DPHY0_D1__WCDRTXPWRON_B0_MASK__SI 0x00080000L
#define MC_IO_RXCNTL1_DPHY0_D1__WCDRTXPWRON_B1_MASK__SI 0x00100000L
#define MC_IO_RXCNTL1_DPHY0_D1__WCDRTXSEL_B0_MASK__SI 0x00200000L
#define MC_IO_RXCNTL1_DPHY0_D1__WCDRTXSEL_B1_MASK__SI 0x00400000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_MSTR_STBY_MASK__CI 0x00200000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_RSV_MASK__SI__CI 0xf0000000L
#define MC_IO_RXCNTL1_DPHY1_D0__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY1_D0__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY1_D0__RXLEQ_EN_MASK__CI 0x00400000L
#define MC_IO_RXCNTL1_DPHY1_D0__RXLEQ_NXT_MASK__CI 0x00800000L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFCAL3_MASK__SI__CI 0x0000ff00L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFSEL2_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL1_DPHY1_D0__VREFSEL3_MASK__SI__CI 0x00020000L
#define MC_IO_RXCNTL1_DPHY1_D0__WCDRTRACK01_0_MASK__SI 0x00800000L
#define MC_IO_RXCNTL1_DPHY1_D0__WCDRTRACK01_1_MASK__SI 0x01000000L
#define MC_IO_RXCNTL1_DPHY1_D0__WCDRTXPWRON_B0_MASK__SI 0x00080000L
#define MC_IO_RXCNTL1_DPHY1_D0__WCDRTXPWRON_B1_MASK__SI 0x00100000L
#define MC_IO_RXCNTL1_DPHY1_D0__WCDRTXSEL_B0_MASK__SI 0x00200000L
#define MC_IO_RXCNTL1_DPHY1_D0__WCDRTXSEL_B1_MASK__SI 0x00400000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_MSTR_STBY_MASK__CI 0x00200000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_PWRGOOD_OVR_MASK__CI 0x00080000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_RSV_MASK__SI__CI 0xf0000000L
#define MC_IO_RXCNTL1_DPHY1_D1__DLL_VCTRLADC_EN_MASK__CI 0x00100000L
#define MC_IO_RXCNTL1_DPHY1_D1__PMD_LOOPBACK_MASK__SI__CI 0x0e000000L
#define MC_IO_RXCNTL1_DPHY1_D1__RXLEQ_EN_MASK__CI 0x00400000L
#define MC_IO_RXCNTL1_DPHY1_D1__RXLEQ_NXT_MASK__CI 0x00800000L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL1_MSB_MASK__SI__CI 0x0000000fL
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL2_MSB_MASK__SI__CI 0x000000f0L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFCAL3_MASK__SI__CI 0x0000ff00L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFPDNB_1_MASK__SI__CI 0x00040000L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFSEL2_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL1_DPHY1_D1__VREFSEL3_MASK__SI__CI 0x00020000L
#define MC_IO_RXCNTL1_DPHY1_D1__WCDRTRACK01_0_MASK__SI 0x00800000L
#define MC_IO_RXCNTL1_DPHY1_D1__WCDRTRACK01_1_MASK__SI 0x01000000L
#define MC_IO_RXCNTL1_DPHY1_D1__WCDRTXPWRON_B0_MASK__SI 0x00080000L
#define MC_IO_RXCNTL1_DPHY1_D1__WCDRTXPWRON_B1_MASK__SI 0x00100000L
#define MC_IO_RXCNTL1_DPHY1_D1__WCDRTXSEL_B0_MASK__SI 0x00200000L
#define MC_IO_RXCNTL1_DPHY1_D1__WCDRTXSEL_B1_MASK__SI 0x00400000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_B0_MASK__SI__CI 0x00700000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_B1_MASK__SI__CI 0x07000000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_ADJ_M_MASK__SI__CI 0x10000000L
#define MC_IO_RXCNTL_DPHY0_D0__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY0_D0__RCVSEL_MASK__SI__CI 0x00000004L
#define MC_IO_RXCNTL_DPHY0_D0__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY0_D0__RXBIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_RXCNTL_DPHY0_D0__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY0_D0__RXLP_MASK__SI__CI 0x00000080L
#define MC_IO_RXCNTL_DPHY0_D0__RXPDNB_MASK__SI__CI 0x00000040L
#define MC_IO_RXCNTL_DPHY0_D0__RX_PEAKSEL_MASK__SI__CI 0x000c0000L
#define MC_IO_RXCNTL_DPHY0_D0__VREFCAL_MASK__SI__CI 0x00000f00L
#define MC_IO_RXCNTL_DPHY0_D0__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY0_D0__VREFPDNB_MASK__SI__CI 0x00000008L
#define MC_IO_RXCNTL_DPHY0_D0__VREFSEL_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_B0_MASK__SI__CI 0x00700000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_B1_MASK__SI__CI 0x07000000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_ADJ_M_MASK__SI__CI 0x10000000L
#define MC_IO_RXCNTL_DPHY0_D1__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY0_D1__RCVSEL_MASK__SI__CI 0x00000004L
#define MC_IO_RXCNTL_DPHY0_D1__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY0_D1__RXBIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_RXCNTL_DPHY0_D1__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY0_D1__RXLP_MASK__SI__CI 0x00000080L
#define MC_IO_RXCNTL_DPHY0_D1__RXPDNB_MASK__SI__CI 0x00000040L
#define MC_IO_RXCNTL_DPHY0_D1__RX_PEAKSEL_MASK__SI__CI 0x000c0000L
#define MC_IO_RXCNTL_DPHY0_D1__VREFCAL_MASK__SI__CI 0x00000f00L
#define MC_IO_RXCNTL_DPHY0_D1__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY0_D1__VREFPDNB_MASK__SI__CI 0x00000008L
#define MC_IO_RXCNTL_DPHY0_D1__VREFSEL_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_B0_MASK__SI__CI 0x00700000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_B1_MASK__SI__CI 0x07000000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_ADJ_M_MASK__SI__CI 0x10000000L
#define MC_IO_RXCNTL_DPHY1_D0__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY1_D0__RCVSEL_MASK__SI__CI 0x00000004L
#define MC_IO_RXCNTL_DPHY1_D0__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY1_D0__RXBIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_RXCNTL_DPHY1_D0__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY1_D0__RXLP_MASK__SI__CI 0x00000080L
#define MC_IO_RXCNTL_DPHY1_D0__RXPDNB_MASK__SI__CI 0x00000040L
#define MC_IO_RXCNTL_DPHY1_D0__RX_PEAKSEL_MASK__SI__CI 0x000c0000L
#define MC_IO_RXCNTL_DPHY1_D0__VREFCAL_MASK__SI__CI 0x00000f00L
#define MC_IO_RXCNTL_DPHY1_D0__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY1_D0__VREFPDNB_MASK__SI__CI 0x00000008L
#define MC_IO_RXCNTL_DPHY1_D0__VREFSEL_MASK__SI__CI 0x00010000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_B0_MASK__SI__CI 0x00700000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_B1_MASK__SI__CI 0x07000000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_ADJ_M_MASK__SI__CI 0x10000000L
#define MC_IO_RXCNTL_DPHY1_D1__DLL_BW_CTRL_MASK__SI__CI 0xc0000000L
#define MC_IO_RXCNTL_DPHY1_D1__RCVSEL_MASK__SI__CI 0x00000004L
#define MC_IO_RXCNTL_DPHY1_D1__REFCLK_PWRON_MASK__SI__CI 0x20000000L
#define MC_IO_RXCNTL_DPHY1_D1__RXBIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_RXCNTL_DPHY1_D1__RXDPWRON_DLY_MASK__SI__CI 0x00000030L
#define MC_IO_RXCNTL_DPHY1_D1__RXLP_MASK__SI__CI 0x00000080L
#define MC_IO_RXCNTL_DPHY1_D1__RXPDNB_MASK__SI__CI 0x00000040L
#define MC_IO_RXCNTL_DPHY1_D1__RX_PEAKSEL_MASK__SI__CI 0x000c0000L
#define MC_IO_RXCNTL_DPHY1_D1__VREFCAL_MASK__SI__CI 0x00000f00L
#define MC_IO_RXCNTL_DPHY1_D1__VREFCAL_STR_MASK__SI__CI 0x0000f000L
#define MC_IO_RXCNTL_DPHY1_D1__VREFPDNB_MASK__SI__CI 0x00000008L
#define MC_IO_RXCNTL_DPHY1_D1__VREFSEL_MASK__SI__CI 0x00010000L
#define MC_IO_TXCNTL_APHY_D0__BIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_TXCNTL_APHY_D0__CKE_BIT_MASK__SI__CI 0x40000000L
#define MC_IO_TXCNTL_APHY_D0__CKE_SEL_MASK__SI__CI 0x80000000L
#define MC_IO_TXCNTL_APHY_D0__DRVDUTY_MASK__SI__CI 0x0000000cL
#define MC_IO_TXCNTL_APHY_D0__EMPH_MASK__SI__CI 0x00000040L
#define MC_IO_TXCNTL_APHY_D0__LOWCMEN_MASK__SI__CI 0x00000010L
#define MC_IO_TXCNTL_APHY_D0__NDRV_MASK__SI__CI 0x00700000L
#define MC_IO_TXCNTL_APHY_D0__PDRV_MASK__SI__CI 0x000f0000L
#define MC_IO_TXCNTL_APHY_D0__PMA_LOOPBACK_MASK__SI__CI 0x0000e000L
#define MC_IO_TXCNTL_APHY_D0__PTERM_MASK__SI__CI 0x00000f00L
#define MC_IO_TXCNTL_APHY_D0__QDR_MASK__SI__CI 0x00000020L
#define MC_IO_TXCNTL_APHY_D0__TSTEN_MASK__SI__CI 0x01000000L
#define MC_IO_TXCNTL_APHY_D0__TXBPASS_SEL_MASK__SI__CI 0x00001000L
#define MC_IO_TXCNTL_APHY_D0__TXBYPASS_DATA_MASK__SI__CI 0x38000000L
#define MC_IO_TXCNTL_APHY_D0__TXBYPASS_MASK__SI__CI 0x04000000L
#define MC_IO_TXCNTL_APHY_D0__TXPD_MASK__SI__CI 0x00000080L
#define MC_IO_TXCNTL_APHY_D0__TXRESET_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_APHY_D0__YCLKON_MASK__SI__CI 0x00800000L
#define MC_IO_TXCNTL_APHY_D1__BIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_TXCNTL_APHY_D1__CKE_BIT_MASK__SI__CI 0x40000000L
#define MC_IO_TXCNTL_APHY_D1__CKE_SEL_MASK__SI__CI 0x80000000L
#define MC_IO_TXCNTL_APHY_D1__DRVDUTY_MASK__SI__CI 0x0000000cL
#define MC_IO_TXCNTL_APHY_D1__EMPH_MASK__SI__CI 0x00000040L
#define MC_IO_TXCNTL_APHY_D1__LOWCMEN_MASK__SI__CI 0x00000010L
#define MC_IO_TXCNTL_APHY_D1__NDRV_MASK__SI__CI 0x00700000L
#define MC_IO_TXCNTL_APHY_D1__PDRV_MASK__SI__CI 0x000f0000L
#define MC_IO_TXCNTL_APHY_D1__PMA_LOOPBACK_MASK__SI__CI 0x0000e000L
#define MC_IO_TXCNTL_APHY_D1__PTERM_MASK__SI__CI 0x00000f00L
#define MC_IO_TXCNTL_APHY_D1__QDR_MASK__SI__CI 0x00000020L
#define MC_IO_TXCNTL_APHY_D1__TSTEN_MASK__SI__CI 0x01000000L
#define MC_IO_TXCNTL_APHY_D1__TXBPASS_SEL_MASK__SI__CI 0x00001000L
#define MC_IO_TXCNTL_APHY_D1__TXBYPASS_DATA_MASK__SI__CI 0x38000000L
#define MC_IO_TXCNTL_APHY_D1__TXBYPASS_MASK__SI__CI 0x04000000L
#define MC_IO_TXCNTL_APHY_D1__TXPD_MASK__SI__CI 0x00000080L
#define MC_IO_TXCNTL_APHY_D1__TXRESET_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_APHY_D1__YCLKON_MASK__SI__CI 0x00800000L
#define MC_IO_TXCNTL_DPHY0_D0__BIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_TXCNTL_DPHY0_D0__DRVDUTY_MASK__SI__CI 0x0000000cL
#define MC_IO_TXCNTL_DPHY0_D0__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY0_D0__EMPH_MASK__SI__CI 0x00000040L
#define MC_IO_TXCNTL_DPHY0_D0__LOWCMEN_MASK__SI__CI 0x00000010L
#define MC_IO_TXCNTL_DPHY0_D0__NDRV_MASK__SI__CI 0x00f00000L
#define MC_IO_TXCNTL_DPHY0_D0__NTERM_MASK__SI__CI 0x0000f000L
#define MC_IO_TXCNTL_DPHY0_D0__PDRV_MASK__SI__CI 0x000f0000L
#define MC_IO_TXCNTL_DPHY0_D0__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY0_D0__PTERM_MASK__SI__CI 0x00000f00L
#define MC_IO_TXCNTL_DPHY0_D0__QDR_MASK__SI__CI 0x00000020L
#define MC_IO_TXCNTL_DPHY0_D0__TSTEN_MASK__SI__CI 0x01000000L
#define MC_IO_TXCNTL_DPHY0_D0__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY0_D0__TXBYPASS_MASK__SI__CI 0x04000000L
#define MC_IO_TXCNTL_DPHY0_D0__TXPD_MASK__SI__CI 0x00000080L
#define MC_IO_TXCNTL_DPHY0_D1__BIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_TXCNTL_DPHY0_D1__DRVDUTY_MASK__SI__CI 0x0000000cL
#define MC_IO_TXCNTL_DPHY0_D1__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY0_D1__EMPH_MASK__SI__CI 0x00000040L
#define MC_IO_TXCNTL_DPHY0_D1__LOWCMEN_MASK__SI__CI 0x00000010L
#define MC_IO_TXCNTL_DPHY0_D1__NDRV_MASK__SI__CI 0x00f00000L
#define MC_IO_TXCNTL_DPHY0_D1__NTERM_MASK__SI__CI 0x0000f000L
#define MC_IO_TXCNTL_DPHY0_D1__PDRV_MASK__SI__CI 0x000f0000L
#define MC_IO_TXCNTL_DPHY0_D1__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY0_D1__PTERM_MASK__SI__CI 0x00000f00L
#define MC_IO_TXCNTL_DPHY0_D1__QDR_MASK__SI__CI 0x00000020L
#define MC_IO_TXCNTL_DPHY0_D1__TSTEN_MASK__SI__CI 0x01000000L
#define MC_IO_TXCNTL_DPHY0_D1__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY0_D1__TXBYPASS_MASK__SI__CI 0x04000000L
#define MC_IO_TXCNTL_DPHY0_D1__TXPD_MASK__SI__CI 0x00000080L
#define MC_IO_TXCNTL_DPHY1_D0__BIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_TXCNTL_DPHY1_D0__DRVDUTY_MASK__SI__CI 0x0000000cL
#define MC_IO_TXCNTL_DPHY1_D0__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY1_D0__EMPH_MASK__SI__CI 0x00000040L
#define MC_IO_TXCNTL_DPHY1_D0__LOWCMEN_MASK__SI__CI 0x00000010L
#define MC_IO_TXCNTL_DPHY1_D0__NDRV_MASK__SI__CI 0x00f00000L
#define MC_IO_TXCNTL_DPHY1_D0__NTERM_MASK__SI__CI 0x0000f000L
#define MC_IO_TXCNTL_DPHY1_D0__PDRV_MASK__SI__CI 0x000f0000L
#define MC_IO_TXCNTL_DPHY1_D0__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY1_D0__PTERM_MASK__SI__CI 0x00000f00L
#define MC_IO_TXCNTL_DPHY1_D0__QDR_MASK__SI__CI 0x00000020L
#define MC_IO_TXCNTL_DPHY1_D0__TSTEN_MASK__SI__CI 0x01000000L
#define MC_IO_TXCNTL_DPHY1_D0__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY1_D0__TXBYPASS_MASK__SI__CI 0x04000000L
#define MC_IO_TXCNTL_DPHY1_D0__TXPD_MASK__SI__CI 0x00000080L
#define MC_IO_TXCNTL_DPHY1_D1__BIASSEL_MASK__SI__CI 0x00000003L
#define MC_IO_TXCNTL_DPHY1_D1__DRVDUTY_MASK__SI__CI 0x0000000cL
#define MC_IO_TXCNTL_DPHY1_D1__EDCTX_CLKGATE_EN_MASK__SI__CI 0x02000000L
#define MC_IO_TXCNTL_DPHY1_D1__EMPH_MASK__SI__CI 0x00000040L
#define MC_IO_TXCNTL_DPHY1_D1__LOWCMEN_MASK__SI__CI 0x00000010L
#define MC_IO_TXCNTL_DPHY1_D1__NDRV_MASK__SI__CI 0x00f00000L
#define MC_IO_TXCNTL_DPHY1_D1__NTERM_MASK__SI__CI 0x0000f000L
#define MC_IO_TXCNTL_DPHY1_D1__PDRV_MASK__SI__CI 0x000f0000L
#define MC_IO_TXCNTL_DPHY1_D1__PLL_LOOPBCK_MASK__SI__CI 0x08000000L
#define MC_IO_TXCNTL_DPHY1_D1__PTERM_MASK__SI__CI 0x00000f00L
#define MC_IO_TXCNTL_DPHY1_D1__QDR_MASK__SI__CI 0x00000020L
#define MC_IO_TXCNTL_DPHY1_D1__TSTEN_MASK__SI__CI 0x01000000L
#define MC_IO_TXCNTL_DPHY1_D1__TXBYPASS_DATA_MASK__SI__CI 0xf0000000L
#define MC_IO_TXCNTL_DPHY1_D1__TXBYPASS_MASK__SI__CI 0x04000000L
#define MC_IO_TXCNTL_DPHY1_D1__TXPD_MASK__SI__CI 0x00000080L
#define MC_MCBVM_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCBVM_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCBVM_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCBVM_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCBVM_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCBVM_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_MCBVM_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_MCBVM_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_MCBVM_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_MCDVM_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCDVM_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCDVM_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCDVM_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_MCDVM_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_MCDVM_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_MCDVM_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_MCDVM_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_MCDVM_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_MEM_POWER_LS__LS_HOLD_MASK 0x00000fc0L
#define MC_MEM_POWER_LS__LS_SETUP_MASK 0x0000003fL
#define MC_NPL_STATUS__D0_NDELAY_MASK__SI__CI 0x0000000cL
#define MC_NPL_STATUS__D0_NEARLY_MASK__SI__CI 0x00000020L
#define MC_NPL_STATUS__D0_PDELAY_MASK__SI__CI 0x00000003L
#define MC_NPL_STATUS__D0_PEARLY_MASK__SI__CI 0x00000010L
#define MC_NPL_STATUS__D1_NDELAY_MASK__SI__CI 0x00000300L
#define MC_NPL_STATUS__D1_NEARLY_MASK__SI__CI 0x00000800L
#define MC_NPL_STATUS__D1_PDELAY_MASK__SI__CI 0x000000c0L
#define MC_NPL_STATUS__D1_PEARLY_MASK__SI__CI 0x00000400L
#define MC_PHY_TIMING_2__ADR_CLKEN_D0_MASK__SI__CI 0x00040000L
#define MC_PHY_TIMING_2__ADR_CLKEN_D1_MASK__SI__CI 0x00080000L
#define MC_PHY_TIMING_2__IND_LD_CNT_MASK__SI__CI 0x0000007fL
#define MC_PHY_TIMING_2__RXC0_FRC_MASK__SI__CI 0x00001000L
#define MC_PHY_TIMING_2__RXC0_INV_MASK__SI__CI 0x00000100L
#define MC_PHY_TIMING_2__RXC1_FRC_MASK__SI__CI 0x00002000L
#define MC_PHY_TIMING_2__RXC1_INV_MASK__SI__CI 0x00000200L
#define MC_PHY_TIMING_2__RXDPWRONC0_FRC_MASK__CI 0x01000000L
#define MC_PHY_TIMING_2__RXDPWRONC1_FRC_MASK__CI 0x02000000L
#define MC_PHY_TIMING_2__TXC0_FRC_MASK__SI__CI 0x00004000L
#define MC_PHY_TIMING_2__TXC0_INV_MASK__SI__CI 0x00000400L
#define MC_PHY_TIMING_2__TXC1_FRC_MASK__SI__CI 0x00008000L
#define MC_PHY_TIMING_2__TXC1_INV_MASK__SI__CI 0x00000800L
#define MC_PHY_TIMING_2__TX_CDREN_D0_MASK__SI__CI 0x00010000L
#define MC_PHY_TIMING_2__TX_CDREN_D1_MASK__SI__CI 0x00020000L
#define MC_PHY_TIMING_2__WR_DLY_MASK__SI__CI 0x00f00000L
#define MC_PHY_TIMING_D0__RXC0_DLY_MASK__SI__CI 0x0000000fL
#define MC_PHY_TIMING_D0__RXC0_EXT_MASK__SI__CI 0x000000f0L
#define MC_PHY_TIMING_D0__RXC1_DLY_MASK__SI__CI 0x00000f00L
#define MC_PHY_TIMING_D0__RXC1_EXT_MASK__SI__CI 0x0000f000L
#define MC_PHY_TIMING_D0__TXC0_DLY_MASK__SI__CI 0x00070000L
#define MC_PHY_TIMING_D0__TXC0_EXT_MASK__SI__CI 0x00f00000L
#define MC_PHY_TIMING_D0__TXC1_DLY_MASK__SI__CI 0x07000000L
#define MC_PHY_TIMING_D0__TXC1_EXT_MASK__SI__CI 0xf0000000L
#define MC_PHY_TIMING_D1__RXC0_DLY_MASK__SI__CI 0x0000000fL
#define MC_PHY_TIMING_D1__RXC0_EXT_MASK__SI__CI 0x000000f0L
#define MC_PHY_TIMING_D1__RXC1_DLY_MASK__SI__CI 0x00000f00L
#define MC_PHY_TIMING_D1__RXC1_EXT_MASK__SI__CI 0x0000f000L
#define MC_PHY_TIMING_D1__TXC0_DLY_MASK__SI__CI 0x00070000L
#define MC_PHY_TIMING_D1__TXC0_EXT_MASK__SI__CI 0x00f00000L
#define MC_PHY_TIMING_D1__TXC1_DLY_MASK__SI__CI 0x07000000L
#define MC_PHY_TIMING_D1__TXC1_EXT_MASK__SI__CI 0xf0000000L
#define MC_PMG_AUTO_CFG__DLL_CNT_MASK__SI__CI 0xff000000L
#define MC_PMG_AUTO_CFG__EXIT_ALLOW_STOP_MASK__SI__CI 0x00000800L
#define MC_PMG_AUTO_CFG__MRS_WAIT_CNT_MASK__SI__CI 0x000f0000L
#define MC_PMG_AUTO_CFG__PREA_SRX_MASK__SI__CI 0x00002000L
#define MC_PMG_AUTO_CFG__RFS_SRX_MASK__SI__CI 0x00001000L
#define MC_PMG_AUTO_CFG__RST_MRS_MASK__SI__CI 0x00000002L
#define MC_PMG_AUTO_CFG__RXPDNB_MASK__SI__CI 0x00400000L
#define MC_PMG_AUTO_CFG__SCDS_MODE_MASK__SI__CI 0x00000400L
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_0_MASK__SI__CI 0x00008000L
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_1_MASK__SI__CI 0x00800000L
#define MC_PMG_AUTO_CFG__SS_ALWAYS_SLF_MASK__SI__CI 0x00000100L
#define MC_PMG_AUTO_CFG__SS_S_SLF_MASK__SI__CI 0x00000200L
#define MC_PMG_AUTO_CFG__STUTTER_EN_MASK__SI__CI 0x00004000L
#define MC_PMG_AUTO_CFG__SYC_CLK_MASK__SI__CI 0x00000001L
#define MC_PMG_AUTO_CFG__TRI_MIO_MASK__SI__CI 0x00000004L
#define MC_PMG_AUTO_CFG__WRITE_DURING_DLOCK_MASK__SI__CI 0x00100000L
#define MC_PMG_AUTO_CFG__XSR_TMR_MASK__SI__CI 0x000000f0L
#define MC_PMG_AUTO_CFG__YCLK_ON_MASK__CI 0x00200000L
#define MC_PMG_AUTO_CMD__ADR_MASK__SI__CI 0x0001ffffL
#define MC_PMG_AUTO_CMD__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_PMG_AUTO_CMD__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_PMG_CFG__DPM_WAKE_MASK__SI__CI 0x00000400L
#define MC_PMG_CFG__EARLY_ACK_ACPI_MASK__SI__CI 0x00400000L
#define MC_PMG_CFG__MRS_WAIT_CNT_MASK__SI__CI 0x000f0000L
#define MC_PMG_CFG__PREA_SRX_MASK__SI__CI 0x00002000L
#define MC_PMG_CFG__RFS_SRX_MASK__SI__CI 0x00001000L
#define MC_PMG_CFG__RST_EMRS_MASK__SI__CI 0x00000004L
#define MC_PMG_CFG__RST_MRS1_MASK__SI__CI 0x00000100L
#define MC_PMG_CFG__RST_MRS2_MASK__SI__CI 0x00000200L
#define MC_PMG_CFG__RST_MRS_MASK__SI__CI 0x00000002L
#define MC_PMG_CFG__RXPDNB_MASK__SI__CI 0x02000000L
#define MC_PMG_CFG__SYC_CLK_MASK__SI__CI 0x00000001L
#define MC_PMG_CFG__TRI_MIO_MASK__SI__CI 0x00000008L
#define MC_PMG_CFG__WRITE_DURING_DLOCK_MASK__SI__CI 0x00100000L
#define MC_PMG_CFG__XSR_TMR_MASK__SI__CI 0x000000f0L
#define MC_PMG_CFG__YCLK_ON_MASK__CI 0x00200000L
#define MC_PMG_CFG__ZQCL_SEND_MASK__SI__CI 0x0c000000L
#define MC_PMG_CMD_EMRS__ADR_MASK__SI__CI 0x0000ffffL
#define MC_PMG_CMD_EMRS__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_PMG_CMD_EMRS__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_PMG_CMD_EMRS__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_PMG_CMD_EMRS__CSB_MASK__SI__CI 0x00600000L
#define MC_PMG_CMD_EMRS__END_MASK__SI__CI 0x00100000L
#define MC_PMG_CMD_EMRS__MOP_MASK__SI__CI 0x00070000L
#define MC_PMG_CMD_MRS1__ADR_MASK__SI__CI 0x0000ffffL
#define MC_PMG_CMD_MRS1__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_PMG_CMD_MRS1__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_PMG_CMD_MRS1__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_PMG_CMD_MRS1__CSB_MASK__SI__CI 0x00600000L
#define MC_PMG_CMD_MRS1__END_MASK__SI__CI 0x00100000L
#define MC_PMG_CMD_MRS1__MOP_MASK__SI__CI 0x00070000L
#define MC_PMG_CMD_MRS2__ADR_MASK__SI__CI 0x0000ffffL
#define MC_PMG_CMD_MRS2__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_PMG_CMD_MRS2__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_PMG_CMD_MRS2__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_PMG_CMD_MRS2__CSB_MASK__SI__CI 0x00600000L
#define MC_PMG_CMD_MRS2__END_MASK__SI__CI 0x00100000L
#define MC_PMG_CMD_MRS2__MOP_MASK__SI__CI 0x00070000L
#define MC_PMG_CMD_MRS__ADR_MASK__SI__CI 0x0000ffffL
#define MC_PMG_CMD_MRS__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_PMG_CMD_MRS__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_PMG_CMD_MRS__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_PMG_CMD_MRS__CSB_MASK__SI__CI 0x00600000L
#define MC_PMG_CMD_MRS__END_MASK__SI__CI 0x00100000L
#define MC_PMG_CMD_MRS__MOP_MASK__SI__CI 0x00070000L
#define MC_PWRMGT__MC_PULSE_EN_MASK__CI__VI 0x00000400L
#define MC_PWRMGT__MC_PULSE_PERIOD_MASK__CI__VI 0x000003ffL
#define MC_RD_CB__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_RD_CB__DUMMY_MASK__SI 0x00010000L
#define MC_RD_CB__ENABLE_MASK 0x00000001L
#define MC_RD_CB__LAZY_TIMER_MASK 0x00007800L
#define MC_RD_CB__MAX_BURST_MASK 0x00000780L
#define MC_RD_CB__PRESCALE_MASK 0x00000006L
#define MC_RD_CB__STALL_MODE_MASK 0x00000030L
#define MC_RD_CB__STALL_OVERRIDE_MASK 0x00000040L
#define MC_RD_CB__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_RD_DB__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_RD_DB__DUMMY_MASK__SI 0x00010000L
#define MC_RD_DB__ENABLE_MASK 0x00000001L
#define MC_RD_DB__LAZY_TIMER_MASK 0x00007800L
#define MC_RD_DB__MAX_BURST_MASK 0x00000780L
#define MC_RD_DB__PRESCALE_MASK 0x00000006L
#define MC_RD_DB__STALL_MODE_MASK 0x00000030L
#define MC_RD_DB__STALL_OVERRIDE_MASK 0x00000040L
#define MC_RD_DB__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_RD_GRP_EXT__DBSTEN0_MASK 0x0000000fL
#define MC_RD_GRP_EXT__TC0_MASK 0x000000f0L
#define MC_RD_GRP_GFX__ACPG_MASK__CI__VI 0x0000f000L
#define MC_RD_GRP_GFX__ACPO_MASK__CI__VI 0x000f0000L
#define MC_RD_GRP_GFX__CP_MASK 0x0000000fL
#define MC_RD_GRP_GFX__IA_MASK__CI__VI 0x00000f00L
#define MC_RD_GRP_GFX__SH0_MASK__SI 0x000000f0L
#define MC_RD_GRP_GFX__SH1_MASK__SI 0x0000f000L
#define MC_RD_GRP_GFX__SH_MASK__CI__VI 0x000000f0L
#define MC_RD_GRP_GFX__VGT_MASK__SI 0x00000f00L
#define MC_RD_GRP_GFX__XDMAM_MASK__CI 0x00f00000L
#define MC_RD_GRP_GFX__XDMAM_MASK__SI 0x000f0000L
#define MC_RD_GRP_LCL__CB0_MASK 0x0000f000L
#define MC_RD_GRP_LCL__CBCMASK0_MASK 0x000f0000L
#define MC_RD_GRP_LCL__CBFMASK0_MASK 0x00f00000L
#define MC_RD_GRP_LCL__DB0_MASK 0x0f000000L
#define MC_RD_GRP_LCL__DBHTILE0_MASK 0xf0000000L
#define MC_RD_GRP_OTH__DRMDMA0_MASK__SI 0x000000f0L
#define MC_RD_GRP_OTH__HDP_MASK 0x00000f00L
#define MC_RD_GRP_OTH__SAM_MASK__CI 0xf0000000L
#define MC_RD_GRP_OTH__SDMA0_MASK__CI__VI 0x000000f0L
#define MC_RD_GRP_OTH__SEM_MASK 0x0000f000L
#define MC_RD_GRP_OTH__SPU_MASK__SI 0xf0000000L
#define MC_RD_GRP_OTH__UMC_MASK 0x000f0000L
#define MC_RD_GRP_OTH__UVD_EXT0_MASK 0x0000000fL
#define MC_RD_GRP_OTH__UVD_EXT1_MASK 0x0f000000L
#define MC_RD_GRP_OTH__UVD_MASK 0x00f00000L
#define MC_RD_GRP_SYS__DMIF_MASK 0x0000f000L
#define MC_RD_GRP_SYS__DRMDMA1_MASK__SI 0x00000f00L
#define MC_RD_GRP_SYS__MCIF_MASK 0x000f0000L
#define MC_RD_GRP_SYS__RLC_MASK 0x0000000fL
#define MC_RD_GRP_SYS__SDMA1_MASK__CI__VI 0x00000f00L
#define MC_RD_GRP_SYS__SMU_MASK 0x00f00000L
#define MC_RD_GRP_SYS__VCEU_MASK 0xf0000000L
#define MC_RD_GRP_SYS__VCE_MASK 0x0f000000L
#define MC_RD_GRP_SYS__VMC_MASK 0x000000f0L
#define MC_RD_HUB__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_RD_HUB__DUMMY_MASK__SI 0x00010000L
#define MC_RD_HUB__ENABLE_MASK 0x00000001L
#define MC_RD_HUB__LAZY_TIMER_MASK 0x00007800L
#define MC_RD_HUB__MAX_BURST_MASK 0x00000780L
#define MC_RD_HUB__PRESCALE_MASK 0x00000006L
#define MC_RD_HUB__STALL_MODE_MASK 0x00000030L
#define MC_RD_HUB__STALL_OVERRIDE_MASK 0x00000040L
#define MC_RD_HUB__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_RD_TC0__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_RD_TC0__DUMMY_MASK__SI 0x00010000L
#define MC_RD_TC0__ENABLE_MASK 0x00000001L
#define MC_RD_TC0__LAZY_TIMER_MASK 0x00007800L
#define MC_RD_TC0__MAX_BURST_MASK 0x00000780L
#define MC_RD_TC0__PRESCALE_MASK 0x00000006L
#define MC_RD_TC0__STALL_MODE_MASK 0x00000030L
#define MC_RD_TC0__STALL_OVERRIDE_MASK 0x00000040L
#define MC_RD_TC0__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_RD_TC1__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_RD_TC1__DUMMY_MASK__SI 0x00010000L
#define MC_RD_TC1__ENABLE_MASK 0x00000001L
#define MC_RD_TC1__LAZY_TIMER_MASK 0x00007800L
#define MC_RD_TC1__MAX_BURST_MASK 0x00000780L
#define MC_RD_TC1__PRESCALE_MASK 0x00000006L
#define MC_RD_TC1__STALL_MODE_MASK 0x00000030L
#define MC_RD_TC1__STALL_OVERRIDE_MASK 0x00000040L
#define MC_RD_TC1__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_RPB_ARB_CNTL__ATC_SWITCH_NUM_MASK 0x00ff0000L
#define MC_RPB_ARB_CNTL__RD_SWITCH_NUM_MASK 0x0000ff00L
#define MC_RPB_ARB_CNTL__WR_SWITCH_NUM_MASK 0x000000ffL
#define MC_RPB_BIF_CNTL__ARB_SWITCH_NUM_MASK 0x000000ffL
#define MC_RPB_BIF_CNTL__XPB_SWITCH_NUM_MASK 0x0000ff00L
#define MC_RPB_CID_QUEUE_EX_DATA__READ_ENTRIES_MASK 0xffff0000L
#define MC_RPB_CID_QUEUE_EX_DATA__WRITE_ENTRIES_MASK 0x0000ffffL
#define MC_RPB_CID_QUEUE_EX__OFFSET_MASK 0x0000003eL
#define MC_RPB_CID_QUEUE_EX__START_MASK 0x00000001L
#define MC_RPB_CID_QUEUE_RD__CLIENT_ID_MASK 0x000000ffL
#define MC_RPB_CID_QUEUE_RD__READ_QUEUE_MASK 0x00000c00L
#define MC_RPB_CID_QUEUE_RD__WRITE_QUEUE_MASK 0x00000300L
#define MC_RPB_CID_QUEUE_WR__CLIENT_ID_MASK 0x000000ffL
#define MC_RPB_CID_QUEUE_WR__READ_QUEUE_MASK 0x00001800L
#define MC_RPB_CID_QUEUE_WR__UPDATE_MASK 0x00002000L
#define MC_RPB_CID_QUEUE_WR__UPDATE_MODE_MASK 0x00000100L
#define MC_RPB_CID_QUEUE_WR__WRITE_QUEUE_MASK 0x00000600L
#define MC_RPB_CONF__RPB_RD_PCIE_ORDER_MASK 0x00010000L
#define MC_RPB_CONF__RPB_WR_PCIE_ORDER_MASK 0x00020000L
#define MC_RPB_CONF__XPB_PCIE_ORDER_MASK 0x00008000L
#define MC_RPB_DBG1__DEBUG_BITS_MASK 0xfff00000L
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_32B_MASK 0x000fff00L
#define MC_RPB_DBG1__RPB_BIF_OUTSTANDING_RD_MASK 0x000000ffL
#define MC_RPB_EFF_CNTL__RD_LAZY_TIMER_MASK 0x0000ff00L
#define MC_RPB_EFF_CNTL__WR_LAZY_TIMER_MASK 0x000000ffL
#define MC_RPB_IF_CONF__OUTSTANDING_WRRET_ASK_MASK 0x0000ff00L
#define MC_RPB_IF_CONF__RPB_BIF_CREDITS_MASK 0x000000ffL
#define MC_RPB_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_RPB_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_RPB_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_RPB_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_RPB_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_RPB_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_RPB_PERFCOUNTER2_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_RPB_PERFCOUNTER2_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_RPB_PERFCOUNTER2_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER2_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER2_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_RPB_PERFCOUNTER3_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_RPB_PERFCOUNTER3_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_RPB_PERFCOUNTER3_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_RPB_PERFCOUNTER3_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER3_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_RPB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_RPB_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_RPB_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_RPB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_ALL_PERF_COUNTERS_MASK 0x00000008L
#define MC_RPB_PERF_COUNTER_CNTL__CLEAR_SELECTED_PERF_COUNTER_MASK 0x00000004L
#define MC_RPB_PERF_COUNTER_CNTL__ENABLE_PERF_COUNTERS_MASK 0x000001e0L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_0_MASK 0x00003e00L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_1_MASK 0x0007c000L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_2_MASK 0x00f80000L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_ASSIGN_3_MASK 0x1f000000L
#define MC_RPB_PERF_COUNTER_CNTL__PERF_COUNTER_SELECT_MASK 0x00000003L
#define MC_RPB_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK 0x00000010L
#define MC_RPB_PERF_COUNTER_STATUS__PERFORMANCE_COUNTER_VALUE_MASK 0xffffffffL
#define MC_RPB_RD_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK 0x000000ffL
#define MC_RPB_RD_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK 0x0000ff00L
#define MC_RPB_RD_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK 0x00ff0000L
#define MC_RPB_RD_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK 0xff000000L
#define MC_RPB_WR_COMBINE_CNTL__WC_ALIGN_MASK 0x00000080L
#define MC_RPB_WR_COMBINE_CNTL__WC_ENABLE_MASK 0x00000001L
#define MC_RPB_WR_COMBINE_CNTL__WC_FLUSH_TIMER_MASK 0x00000078L
#define MC_RPB_WR_COMBINE_CNTL__WC_MAX_PACKET_SIZE_MASK 0x00000006L
#define MC_RPB_WR_SWITCH_CNTL__QUEUE0_SWITCH_NUM_MASK 0x000000ffL
#define MC_RPB_WR_SWITCH_CNTL__QUEUE1_SWITCH_NUM_MASK 0x0000ff00L
#define MC_RPB_WR_SWITCH_CNTL__QUEUE2_SWITCH_NUM_MASK 0x00ff0000L
#define MC_RPB_WR_SWITCH_CNTL__QUEUE3_SWITCH_NUM_MASK 0xff000000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0_MASK__SI__CI 0x00000007L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1_MASK__SI__CI 0x00000038L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2_MASK__SI__CI 0x000001c0L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3_MASK__SI__CI 0x00000e00L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4_MASK__SI__CI 0x00007000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT5_MASK__SI__CI 0x00038000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT6_MASK__SI__CI 0x001c0000L
#define MC_SEQ_BIT_REMAP_B3_D1__BIT7_MASK__SI__CI 0x00e00000L
#define MC_SEQ_BYTE_REMAP_D0__BYTE0_MASK__SI__CI 0x00000003L
#define MC_SEQ_BYTE_REMAP_D0__BYTE1_MASK__SI__CI 0x0000000cL
#define MC_SEQ_BYTE_REMAP_D0__BYTE2_MASK__SI__CI 0x00000030L
#define MC_SEQ_BYTE_REMAP_D0__BYTE3_MASK__SI__CI 0x000000c0L
#define MC_SEQ_BYTE_REMAP_D1__BYTE0_MASK__SI__CI 0x00000003L
#define MC_SEQ_BYTE_REMAP_D1__BYTE1_MASK__SI__CI 0x0000000cL
#define MC_SEQ_BYTE_REMAP_D1__BYTE2_MASK__SI__CI 0x00000030L
#define MC_SEQ_BYTE_REMAP_D1__BYTE3_MASK__SI__CI 0x000000c0L
#define MC_SEQ_CAS_TIMING_LP__TCCDL_MASK__SI__CI 0x00000e00L
#define MC_SEQ_CAS_TIMING_LP__TCL_MASK__SI__CI 0x1f000000L
#define MC_SEQ_CAS_TIMING_LP__TNOPR_MASK__SI__CI 0x0000000cL
#define MC_SEQ_CAS_TIMING_LP__TNOPW_MASK__SI__CI 0x00000003L
#define MC_SEQ_CAS_TIMING_LP__TR2R_MASK__SI__CI 0x0000f000L
#define MC_SEQ_CAS_TIMING_LP__TR2W_MASK__SI__CI 0x000001f0L
#define MC_SEQ_CAS_TIMING_LP__TW2R_MASK__SI__CI 0x001f0000L
#define MC_SEQ_CAS_TIMING__TCCDL_MASK__SI__CI 0x00000e00L
#define MC_SEQ_CAS_TIMING__TCL_MASK__SI__CI 0x1f000000L
#define MC_SEQ_CAS_TIMING__TNOPR_MASK__SI__CI 0x0000000cL
#define MC_SEQ_CAS_TIMING__TNOPW_MASK__SI__CI 0x00000003L
#define MC_SEQ_CAS_TIMING__TR2R_MASK__SI__CI 0x0000f000L
#define MC_SEQ_CAS_TIMING__TR2W_MASK__SI__CI 0x000001f0L
#define MC_SEQ_CAS_TIMING__TW2R_MASK__SI__CI 0x001f0000L
#define MC_SEQ_CG__CG_SEQ_REQ_MASK__SI__CI 0x000000ffL
#define MC_SEQ_CG__CG_SEQ_RESP_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_CG__SEQ_CG_REQ_MASK__SI__CI 0x00ff0000L
#define MC_SEQ_CG__SEQ_CG_RESP_MASK__SI__CI 0xff000000L
#define MC_SEQ_CMD__ADR_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_CMD__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_SEQ_CMD__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_SEQ_CMD__CHAN0_MASK__SI__CI 0x01000000L
#define MC_SEQ_CMD__CHAN1_MASK__SI__CI 0x02000000L
#define MC_SEQ_CMD__CSB_MASK__SI__CI 0x00600000L
#define MC_SEQ_CMD__END_MASK__SI__CI 0x00100000L
#define MC_SEQ_CMD__MOP_MASK__SI__CI 0x000f0000L
#define MC_SEQ_CNTL_2__ARB_RTDAT_WMK_MSB_MASK__SI__CI 0x00000300L
#define MC_SEQ_CNTL_2__DRST_NSTR_MASK__SI__CI 0x0000fc00L
#define MC_SEQ_CNTL_2__DRST_PDRV_MASK__CI 0x0000000fL
#define MC_SEQ_CNTL_2__DRST_PD_MASK__CI 0x00000020L
#define MC_SEQ_CNTL_2__DRST_PSTR_MASK__SI__CI 0x003f0000L
#define MC_SEQ_CNTL_2__DRST_PU_MASK__CI 0x00000010L
#define MC_SEQ_CNTL_2__PIPE_DELAY_IN_1_D0_MASK__SI 0x00000002L
#define MC_SEQ_CNTL_2__PIPE_DELAY_IN_1_D1_MASK__SI 0x00000008L
#define MC_SEQ_CNTL_2__PIPE_DELAY_OUT_1_D0_MASK__SI 0x00000001L
#define MC_SEQ_CNTL_2__PIPE_DELAY_OUT_1_D1_MASK__SI 0x00000004L
#define MC_SEQ_CNTL_2__PLL_RX_PWRON_D0_MASK__SI__CI 0x0f000000L
#define MC_SEQ_CNTL_2__PLL_RX_PWRON_D1_MASK__SI__CI 0xf0000000L
#define MC_SEQ_CNTL_2__PLL_TX_PWRON_D0_MASK__SI__CI 0x00400000L
#define MC_SEQ_CNTL_2__PLL_TX_PWRON_D1_MASK__SI__CI 0x00800000L
#define MC_SEQ_CNTL_3__CAC_EN_MASK__CI 0x80000000L
#define MC_SEQ_CNTL_3__DBI_FRC_MASK__CI 0x00200000L
#define MC_SEQ_CNTL_3__DQS_FRC_MASK__CI 0x00800000L
#define MC_SEQ_CNTL_3__DQS_FRC_PAT_MASK__CI 0x0f000000L
#define MC_SEQ_CNTL_3__FCK_FRC_MASK__CI 0x00100000L
#define MC_SEQ_CNTL_3__IDSC_EN_MASK__CI 0x40000000L
#define MC_SEQ_CNTL_3__PIPE_DELAY_IN_D0_MASK__CI 0x00000038L
#define MC_SEQ_CNTL_3__PIPE_DELAY_IN_D1_MASK__CI 0x00000e00L
#define MC_SEQ_CNTL_3__PIPE_DELAY_OUT_D0_MASK__CI 0x00000007L
#define MC_SEQ_CNTL_3__PIPE_DELAY_OUT_D1_MASK__CI 0x000001c0L
#define MC_SEQ_CNTL_3__PRGRM_CDC_MASK__CI 0x00400000L
#define MC_SEQ_CNTL_3__REPCG_EN_D0_MASK__CI 0x00001000L
#define MC_SEQ_CNTL_3__REPCG_EN_D1_MASK__CI 0x00002000L
#define MC_SEQ_CNTL_3__REPCG_OFF_DLY_MASK__CI 0x000f0000L
#define MC_SEQ_CNTL__ARB_REQCMD_WMK_MASK__SI__CI 0x00f00000L
#define MC_SEQ_CNTL__ARB_REQDAT_WMK_MASK__SI__CI 0x0f000000L
#define MC_SEQ_CNTL__ARB_RTDAT_WMK_MASK__SI__CI 0xf0000000L
#define MC_SEQ_CNTL__BANKGROUP_ENB_MASK__SI__CI 0x00040000L
#define MC_SEQ_CNTL__BANKGROUP_SIZE_MASK__SI__CI 0x00020000L
#define MC_SEQ_CNTL__CHANNEL_DISABLE_MASK__SI__CI 0x00000300L
#define MC_SEQ_CNTL__DAT_INV_MASK__SI__CI 0x00000040L
#define MC_SEQ_CNTL__MEM_ADDR_MAP_BANK_MASK__SI__CI 0x0000000cL
#define MC_SEQ_CNTL__MEM_ADDR_MAP_COLS_MASK__SI__CI 0x00000003L
#define MC_SEQ_CNTL__MSKOFF_DAT_TH_MASK__SI__CI 0x00008000L
#define MC_SEQ_CNTL__MSKOFF_DAT_TL_MASK__SI__CI 0x00004000L
#define MC_SEQ_CNTL__MSK_DF1_MASK__SI__CI 0x00000080L
#define MC_SEQ_CNTL__PIPE_DELAY_IN_D0_MASK__SI 0x00000800L
#define MC_SEQ_CNTL__PIPE_DELAY_IN_D1_MASK__SI 0x00002000L
#define MC_SEQ_CNTL__PIPE_DELAY_OUT_D0_MASK__SI 0x00000400L
#define MC_SEQ_CNTL__PIPE_DELAY_OUT_D1_MASK__SI 0x00001000L
#define MC_SEQ_CNTL__RET_HOLD_EOP_MASK__SI__CI 0x00010000L
#define MC_SEQ_CNTL__RTR_OVERRIDE_MASK__SI__CI 0x00080000L
#define MC_SEQ_CNTL__SAFE_MODE_MASK__SI__CI 0x00000030L
#define MC_SEQ_DLL_STBY_LP__ENTR_DLY_MASK__CI 0x000000e0L
#define MC_SEQ_DLL_STBY_LP__EN_MASK__CI 0x00000001L
#define MC_SEQ_DLL_STBY_LP__EXIT_DLY_MASK__CI 0x3f000000L
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_FRC_MASK__CI 0x00000008L
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_VAL_MASK__CI 0x00000010L
#define MC_SEQ_DLL_STBY_LP__STBY_DLY_MASK__CI 0x00000f00L
#define MC_SEQ_DLL_STBY_LP__TCKE_EXTN_MASK__CI 0x00ff0000L
#define MC_SEQ_DLL_STBY_LP__TCKE_PULSE_EXTN_MASK__CI 0x0000f000L
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_FRC_MASK__CI 0x00000002L
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_VAL_MASK__CI 0x00000004L
#define MC_SEQ_DLL_STBY__ENTR_DLY_MASK__CI 0x000000e0L
#define MC_SEQ_DLL_STBY__EN_MASK__CI 0x00000001L
#define MC_SEQ_DLL_STBY__EXIT_DLY_MASK__CI 0x3f000000L
#define MC_SEQ_DLL_STBY__MSTRSTBY_FRC_MASK__CI 0x00000008L
#define MC_SEQ_DLL_STBY__MSTRSTBY_VAL_MASK__CI 0x00000010L
#define MC_SEQ_DLL_STBY__STBY_DLY_MASK__CI 0x00000f00L
#define MC_SEQ_DLL_STBY__TCKE_EXTN_MASK__CI 0x00ff0000L
#define MC_SEQ_DLL_STBY__TCKE_PULSE_EXTN_MASK__CI 0x0000f000L
#define MC_SEQ_DLL_STBY__VCTRLADC_FRC_MASK__CI 0x00000002L
#define MC_SEQ_DLL_STBY__VCTRLADC_VAL_MASK__CI 0x00000004L
#define MC_SEQ_DRAM_2__ADBI_ACT_MASK__SI__CI 0x04000000L
#define MC_SEQ_DRAM_2__ADBI_DF1_MASK__SI__CI 0x02000000L
#define MC_SEQ_DRAM_2__ADR_DBI_ACM_MASK__SI__CI 0x00000004L
#define MC_SEQ_DRAM_2__ADR_DBI_MASK__SI__CI 0x00000002L
#define MC_SEQ_DRAM_2__ADR_DDR_MASK__SI__CI 0x00000001L
#define MC_SEQ_DRAM_2__BNK_MRS_MASK__SI__CI 0x00002000L
#define MC_SEQ_DRAM_2__CMD_QDR_MASK__SI__CI 0x00000008L
#define MC_SEQ_DRAM_2__CS_BY16_MASK__SI__CI 0x80000000L
#define MC_SEQ_DRAM_2__DAT_QDR_MASK__SI__CI 0x00000010L
#define MC_SEQ_DRAM_2__DBI_ACT_MASK__SI__CI 0x10000000L
#define MC_SEQ_DRAM_2__DBI_DF1_MASK__SI__CI 0x08000000L
#define MC_SEQ_DRAM_2__DBI_EDC_DF1_MASK__SI__CI 0x20000000L
#define MC_SEQ_DRAM_2__DBI_OVR_MASK__SI__CI 0x00004000L
#define MC_SEQ_DRAM_2__DLL_EST_MASK__SI__CI 0x00001000L
#define MC_SEQ_DRAM_2__DQM_EST_MASK__SI__CI 0x00000080L
#define MC_SEQ_DRAM_2__PCH_BNK_MASK__SI__CI 0x01000000L
#define MC_SEQ_DRAM_2__PLL_CLR_MASK__SI__CI 0x00000800L
#define MC_SEQ_DRAM_2__PLL_CNT_MASK__SI__CI 0x00ff0000L
#define MC_SEQ_DRAM_2__PLL_EST_MASK__SI__CI 0x00000400L
#define MC_SEQ_DRAM_2__RDAT_EDC_MASK__SI__CI 0x00000040L
#define MC_SEQ_DRAM_2__RD_DQS_MASK__SI__CI 0x00000100L
#define MC_SEQ_DRAM_2__TESTCHIP_EN_MASK__SI__CI 0x40000000L
#define MC_SEQ_DRAM_2__TRI_CLK_MASK__SI__CI 0x00008000L
#define MC_SEQ_DRAM_2__WDAT_EDC_MASK__SI__CI 0x00000020L
#define MC_SEQ_DRAM_2__WR_DQS_MASK__SI__CI 0x00000200L
#define MC_SEQ_DRAM_ERROR_INSERTION__RX_MASK__SI__CI 0xffff0000L
#define MC_SEQ_DRAM_ERROR_INSERTION__TX_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_DRAM__ADR_2CK_MASK__SI__CI 0x00000001L
#define MC_SEQ_DRAM__ADR_DF1_MASK__SI__CI 0x00000004L
#define MC_SEQ_DRAM__ADR_MUX_MASK__SI__CI 0x00000002L
#define MC_SEQ_DRAM__AP8_MASK__SI__CI 0x00000008L
#define MC_SEQ_DRAM__BO4_MASK__SI__CI 0x00004000L
#define MC_SEQ_DRAM__CKE_ACT_MASK__SI__CI 0x00002000L
#define MC_SEQ_DRAM__CKE_DYN_MASK__SI__CI 0x00001000L
#define MC_SEQ_DRAM__DAT_DF1_MASK__SI__CI 0x00000010L
#define MC_SEQ_DRAM__DAT_INV_MASK__SI__CI 0x01000000L
#define MC_SEQ_DRAM__DLL_CLR_MASK__SI__CI 0x00008000L
#define MC_SEQ_DRAM__DLL_CNT_MASK__SI__CI 0x00ff0000L
#define MC_SEQ_DRAM__DQM_ACT_MASK__SI__CI 0x00000080L
#define MC_SEQ_DRAM__DQM_DF1_MASK__SI__CI 0x00000040L
#define MC_SEQ_DRAM__DQS_DF1_MASK__SI__CI 0x00000020L
#define MC_SEQ_DRAM__INV_ACM_MASK__SI__CI 0x02000000L
#define MC_SEQ_DRAM__ODT_ACT_MASK__SI__CI 0x08000000L
#define MC_SEQ_DRAM__ODT_ENB_MASK__SI__CI 0x04000000L
#define MC_SEQ_DRAM__RDSTRB_RSYC_DIS_MASK__CI 0x80000000L
#define MC_SEQ_DRAM__RST_CTL_MASK__SI__CI 0x10000000L
#define MC_SEQ_DRAM__STB_CNT_MASK__SI__CI 0x00000f00L
#define MC_SEQ_DRAM__TRI_CKE_MASK__SI__CI 0x40000000L
#define MC_SEQ_DRAM__TRI_MIO_DYN_MASK__SI__CI 0x20000000L
#define MC_SEQ_FIFO_CTL__CG_DIS_D0_MASK__SI__CI 0x00000100L
#define MC_SEQ_FIFO_CTL__CG_DIS_D1_MASK__SI__CI 0x00000200L
#define MC_SEQ_FIFO_CTL__R_DQS_FRC_MASK__CI 0x10000000L
#define MC_SEQ_FIFO_CTL__R_DQS_LD_INIT_MASK__CI 0x00f00000L
#define MC_SEQ_FIFO_CTL__R_DQS_STEP_MASK__CI 0x0f000000L
#define MC_SEQ_FIFO_CTL__R_LD_INIT_MASK__SI__CI 0x00000030L
#define MC_SEQ_FIFO_CTL__R_SYC_SEL_MASK__SI__CI 0x000000c0L
#define MC_SEQ_FIFO_CTL__SYC_DLY_MASK__SI__CI 0x00007000L
#define MC_SEQ_FIFO_CTL__W_ASYC_EXT_MASK__SI__CI 0x00030000L
#define MC_SEQ_FIFO_CTL__W_DSYC_EXT_MASK__SI__CI 0x000c0000L
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D0_MASK__SI__CI 0x00000003L
#define MC_SEQ_FIFO_CTL__W_LD_INIT_D1_MASK__SI__CI 0x00000c00L
#define MC_SEQ_FIFO_CTL__W_SYC_SEL_MASK__SI__CI 0x0000000cL
#define MC_SEQ_G5PDX_CMD0_LP__CMD_MASK__CI 0xffffffffL
#define MC_SEQ_G5PDX_CMD0__CMD_MASK__CI 0xffffffffL
#define MC_SEQ_G5PDX_CMD1_LP__CMD_MASK__CI 0xffffffffL
#define MC_SEQ_G5PDX_CMD1__CMD_MASK__CI 0xffffffffL
#define MC_SEQ_G5PDX_CTRL_LP__CH0_ENABLE_MASK__CI 0x00000001L
#define MC_SEQ_G5PDX_CTRL_LP__CH1_ENABLE_MASK__CI 0x00000002L
#define MC_SEQ_G5PDX_CTRL_LP__TMRD_MASK__CI 0x00f00000L
#define MC_SEQ_G5PDX_CTRL_LP__TMRS2WCK_MASK__CI 0x0000f000L
#define MC_SEQ_G5PDX_CTRL_LP__TPD2MRS_MASK__CI 0x000003f0L
#define MC_SEQ_G5PDX_CTRL_LP__TWCK2MRS_MASK__CI 0x000f0000L
#define MC_SEQ_G5PDX_CTRL_LP__WCKOFF_EARLY_MASK__CI 0x00000004L
#define MC_SEQ_G5PDX_CTRL_LP__WCKOFF_LATE_MASK__CI 0x00000008L
#define MC_SEQ_G5PDX_CTRL__CH0_ENABLE_MASK__CI 0x00000001L
#define MC_SEQ_G5PDX_CTRL__CH1_ENABLE_MASK__CI 0x00000002L
#define MC_SEQ_G5PDX_CTRL__TMRD_MASK__CI 0x00f00000L
#define MC_SEQ_G5PDX_CTRL__TMRS2WCK_MASK__CI 0x0000f000L
#define MC_SEQ_G5PDX_CTRL__TPD2MRS_MASK__CI 0x000003f0L
#define MC_SEQ_G5PDX_CTRL__TWCK2MRS_MASK__CI 0x000f0000L
#define MC_SEQ_G5PDX_CTRL__WCKOFF_EARLY_MASK__CI 0x00000004L
#define MC_SEQ_G5PDX_CTRL__WCKOFF_LATE_MASK__CI 0x00000008L
#define MC_SEQ_IO_DEBUG_DATA__IO_DEBUG_DATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_DEBUG_INDEX__IO_DEBUG_INDEX_MASK__SI__CI 0x000001ffL
#define MC_SEQ_IO_RDBI__MASK_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_REDC__EDC_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RESERVE_D0__APHY_RSV_MASK__SI__CI 0xff000000L
#define MC_SEQ_IO_RESERVE_D0__DPHY0_RSV_MASK__SI__CI 0x00000fffL
#define MC_SEQ_IO_RESERVE_D0__DPHY1_RSV_MASK__SI__CI 0x00fff000L
#define MC_SEQ_IO_RESERVE_D1__APHY_RSV_MASK__SI__CI 0xff000000L
#define MC_SEQ_IO_RESERVE_D1__DPHY0_RSV_MASK__SI__CI 0x00000fffL
#define MC_SEQ_IO_RESERVE_D1__DPHY1_RSV_MASK__SI__CI 0x00fff000L
#define MC_SEQ_IO_RWORD0__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD1__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD2__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD3__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD4__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD5__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD6__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_IO_RWORD7__RDATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC0__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC1__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC3__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC4__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC5__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC6__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC7__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC8__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC9__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_MISC_TIMING2_LP__FAW_MASK__SI__CI 0x00001f00L
#define MC_SEQ_MISC_TIMING2_LP__PA2RDATA_MASK__SI__CI 0x00000007L
#define MC_SEQ_MISC_TIMING2_LP__PA2WDATA_MASK__SI__CI 0x00000070L
#define MC_SEQ_MISC_TIMING2_LP__TADR_MASK__SI__CI 0x00e00000L
#define MC_SEQ_MISC_TIMING2_LP__TFCKTR_MASK__SI__CI 0x0f000000L
#define MC_SEQ_MISC_TIMING2_LP__TREDC_MASK__SI__CI 0x0000e000L
#define MC_SEQ_MISC_TIMING2_LP__TWDATATR_MASK__SI__CI 0xf0000000L
#define MC_SEQ_MISC_TIMING2_LP__TWEDC_MASK__SI__CI 0x001f0000L
#define MC_SEQ_MISC_TIMING2__FAW_MASK__SI__CI 0x00001f00L
#define MC_SEQ_MISC_TIMING2__PA2RDATA_MASK__SI__CI 0x00000007L
#define MC_SEQ_MISC_TIMING2__PA2WDATA_MASK__SI__CI 0x00000070L
#define MC_SEQ_MISC_TIMING2__T32AW_MASK__SI__CI 0x01e00000L
#define MC_SEQ_MISC_TIMING2__TREDC_MASK__SI__CI 0x0000e000L
#define MC_SEQ_MISC_TIMING2__TWDATATR_MASK__SI__CI 0xf0000000L
#define MC_SEQ_MISC_TIMING2__TWEDC_MASK__SI__CI 0x001f0000L
#define MC_SEQ_MISC_TIMING_LP__TRFC_MASK__SI__CI 0x1ff00000L
#define MC_SEQ_MISC_TIMING_LP__TRP_MASK__SI__CI 0x000f8000L
#define MC_SEQ_MISC_TIMING_LP__TRP_RDA_MASK__SI__CI 0x00003f00L
#define MC_SEQ_MISC_TIMING_LP__TRP_WRA_MASK__SI__CI 0x0000003fL
#define MC_SEQ_MISC_TIMING__TRFC_MASK__SI__CI 0x1ff00000L
#define MC_SEQ_MISC_TIMING__TRP_MASK__SI__CI 0x000f8000L
#define MC_SEQ_MISC_TIMING__TRP_RDA_MASK__SI__CI 0x00003f00L
#define MC_SEQ_MISC_TIMING__TRP_WRA_MASK__SI__CI 0x0000003fL
#define MC_SEQ_MPLL_OVERRIDE__AD_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000001L
#define MC_SEQ_MPLL_OVERRIDE__ATGM_CLK_SEL_OVERRIDE_MASK__SI__CI 0x00000020L
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_0_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000002L
#define MC_SEQ_MPLL_OVERRIDE__DQ_0_1_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000004L
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_0_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000008L
#define MC_SEQ_MPLL_OVERRIDE__DQ_1_1_PLL_RESET_OVERRIDE_MASK__SI__CI 0x00000010L
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_EN_OVERRIDE_MASK__SI__CI 0x00000040L
#define MC_SEQ_MPLL_OVERRIDE__TEST_BYPASS_CLK_SEL_OVERRIDE_MASK__SI__CI 0x00000080L
#define MC_SEQ_PERF_CNTL_1__PAUSE_MASK__SI__CI 0x00000001L
#define MC_SEQ_PERF_CNTL_1__SEL_A_MSB_MASK__SI__CI 0x00000100L
#define MC_SEQ_PERF_CNTL_1__SEL_B_MSB_MASK__SI__CI 0x00000200L
#define MC_SEQ_PERF_CNTL_1__SEL_CH0_C_MSB_MASK__SI__CI 0x00000400L
#define MC_SEQ_PERF_CNTL_1__SEL_CH0_D_MSB_MASK__SI__CI 0x00000800L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_A_MSB_MASK__SI__CI 0x00001000L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_B_MSB_MASK__SI__CI 0x00002000L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_C_MSB_MASK__SI__CI 0x00004000L
#define MC_SEQ_PERF_CNTL_1__SEL_CH1_D_MSB_MASK__SI__CI 0x00008000L
#define MC_SEQ_PERF_CNTL__CNTL_MASK__SI__CI 0xc0000000L
#define MC_SEQ_PERF_CNTL__MONITOR_PERIOD_MASK__SI__CI 0x3fffffffL
#define MC_SEQ_PERF_SEQ_CNT_A_I0__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_A_I1__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_B_I0__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_B_I1__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_C_I0__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_C_I1__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_D_I0__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CNT_D_I1__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_PERF_SEQ_CTL__SEL_A_MASK__SI__CI 0x0000000fL
#define MC_SEQ_PERF_SEQ_CTL__SEL_B_MASK__SI__CI 0x000000f0L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_C_MASK__SI__CI 0x00000f00L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D_MASK__SI__CI 0x0000f000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_A_MASK__SI__CI 0x000f0000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_B_MASK__SI__CI 0x00f00000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_C_MASK__SI__CI 0x0f000000L
#define MC_SEQ_PERF_SEQ_CTL__SEL_CH1_D_MASK__SI__CI 0xf0000000L
#define MC_SEQ_PHYREG_BCAST__ADR_MASK_MASK__CI 0x00008000L
#define MC_SEQ_PHYREG_BCAST__CH0_EN_MASK__CI 0x00000001L
#define MC_SEQ_PHYREG_BCAST__CH1_EN_MASK__CI 0x00000002L
#define MC_SEQ_PHYREG_BCAST__CKE_MASK_MASK__CI 0x00000080L
#define MC_SEQ_PHYREG_BCAST__CLK_MASK_MASK__CI 0x00002000L
#define MC_SEQ_PHYREG_BCAST__CMD_MASK_MASK__CI 0x00004000L
#define MC_SEQ_PHYREG_BCAST__DBI_MASK_MASK__CI 0x00000200L
#define MC_SEQ_PHYREG_BCAST__DQ_MASK_MASK__CI 0x00000100L
#define MC_SEQ_PHYREG_BCAST__EDC_MASK_MASK__CI 0x00000400L
#define MC_SEQ_PHYREG_BCAST__WCDR_MASK_MASK__CI 0x00001000L
#define MC_SEQ_PHYREG_BCAST__WCK_MASK_MASK__CI 0x00000800L
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_SEQ_PMG_CMD_EMRS_LP__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_SEQ_PMG_CMD_EMRS_LP__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_SEQ_PMG_CMD_EMRS_LP__CSB_MASK__SI__CI 0x00600000L
#define MC_SEQ_PMG_CMD_EMRS_LP__END_MASK__SI__CI 0x00100000L
#define MC_SEQ_PMG_CMD_EMRS_LP__MOP_MASK__SI__CI 0x00070000L
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_SEQ_PMG_CMD_MRS1_LP__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_SEQ_PMG_CMD_MRS1_LP__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_SEQ_PMG_CMD_MRS1_LP__CSB_MASK__SI__CI 0x00600000L
#define MC_SEQ_PMG_CMD_MRS1_LP__END_MASK__SI__CI 0x00100000L
#define MC_SEQ_PMG_CMD_MRS1_LP__MOP_MASK__SI__CI 0x00070000L
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_SEQ_PMG_CMD_MRS2_LP__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_SEQ_PMG_CMD_MRS2_LP__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_SEQ_PMG_CMD_MRS2_LP__CSB_MASK__SI__CI 0x00600000L
#define MC_SEQ_PMG_CMD_MRS2_LP__END_MASK__SI__CI 0x00100000L
#define MC_SEQ_PMG_CMD_MRS2_LP__MOP_MASK__SI__CI 0x00070000L
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MSB0_MASK__SI__CI 0x20000000L
#define MC_SEQ_PMG_CMD_MRS_LP__ADR_MSB1_MASK__SI__CI 0x10000000L
#define MC_SEQ_PMG_CMD_MRS_LP__BNK_MSB_MASK__SI__CI 0x00080000L
#define MC_SEQ_PMG_CMD_MRS_LP__CSB_MASK__SI__CI 0x00600000L
#define MC_SEQ_PMG_CMD_MRS_LP__END_MASK__SI__CI 0x00100000L
#define MC_SEQ_PMG_CMD_MRS_LP__MOP_MASK__SI__CI 0x00070000L
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MASK__CI 0x0000ffffL
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MSB0_MASK__CI 0x01000000L
#define MC_SEQ_PMG_DVS_CMD_LP__ADR_MSB1_MASK__CI 0x00800000L
#define MC_SEQ_PMG_DVS_CMD_LP__BNK_MSB_MASK__CI 0x00080000L
#define MC_SEQ_PMG_DVS_CMD_LP__CSB_MASK__CI 0x00600000L
#define MC_SEQ_PMG_DVS_CMD_LP__END_MASK__CI 0x00100000L
#define MC_SEQ_PMG_DVS_CMD_LP__MOP_MASK__CI 0x00070000L
#define MC_SEQ_PMG_DVS_CMD__ADR_MASK__CI 0x0000ffffL
#define MC_SEQ_PMG_DVS_CMD__ADR_MSB0_MASK__CI 0x01000000L
#define MC_SEQ_PMG_DVS_CMD__ADR_MSB1_MASK__CI 0x00800000L
#define MC_SEQ_PMG_DVS_CMD__BNK_MSB_MASK__CI 0x00080000L
#define MC_SEQ_PMG_DVS_CMD__CSB_MASK__CI 0x00600000L
#define MC_SEQ_PMG_DVS_CMD__END_MASK__CI 0x00100000L
#define MC_SEQ_PMG_DVS_CMD__MOP_MASK__CI 0x00070000L
#define MC_SEQ_PMG_DVS_CTL_LP__ENABLE_MASK__CI 0x00000001L
#define MC_SEQ_PMG_DVS_CTL_LP__TDVS_MASK__CI 0x0000003eL
#define MC_SEQ_PMG_DVS_CTL__ENABLE_MASK__CI 0x00000001L
#define MC_SEQ_PMG_DVS_CTL__TDVS_MASK__CI 0x0000003eL
#define MC_SEQ_PMG_PG_HWCNTL__ACAO_MASK__SI__CI 0x00040000L
#define MC_SEQ_PMG_PG_HWCNTL__AC_DLY_MASK__SI__CI 0x00000300L
#define MC_SEQ_PMG_PG_HWCNTL__D_DLY_MASK__SI__CI 0x000000c0L
#define MC_SEQ_PMG_PG_HWCNTL__G_DLY_MASK__SI__CI 0x00003c00L
#define MC_SEQ_PMG_PG_HWCNTL__PWRGATE_EN_MASK__SI__CI 0x00000001L
#define MC_SEQ_PMG_PG_HWCNTL__RXAO_MASK__SI__CI 0x00020000L
#define MC_SEQ_PMG_PG_HWCNTL__STAGGER_EN_MASK__SI__CI 0x00000002L
#define MC_SEQ_PMG_PG_HWCNTL__TPGCG_MASK__SI__CI 0x0000003cL
#define MC_SEQ_PMG_PG_HWCNTL__TXAO_MASK__SI__CI 0x00010000L
#define MC_SEQ_PMG_PG_SWCNTL_0__GMCON_SR_COMMIT_MASK__SI__CI 0x80000000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMA0_AC_ENB_MASK__SI__CI 0x00010000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_RX_ENB_MASK__SI__CI 0x00000020L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DBI_TX_ENB_MASK__SI__CI 0x00000002L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_RX_ENB_MASK__SI__CI 0x00000010L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_DQ_TX_ENB_MASK__SI__CI 0x00000001L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_RX_ENB_MASK__SI__CI 0x00000040L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_EDC_TX_ENB_MASK__SI__CI 0x00000004L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_RX_ENB_MASK__SI__CI 0x00000080L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD0_WCLKX_TX_ENB_MASK__SI__CI 0x00000008L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_RX_ENB_MASK__SI__CI 0x00002000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DBI_TX_ENB_MASK__SI__CI 0x00000200L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_RX_ENB_MASK__SI__CI 0x00001000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_DQ_TX_ENB_MASK__SI__CI 0x00000100L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_RX_ENB_MASK__SI__CI 0x00004000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_EDC_TX_ENB_MASK__SI__CI 0x00000400L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_RX_ENB_MASK__SI__CI 0x00008000L
#define MC_SEQ_PMG_PG_SWCNTL_0__PMD1_WCLKX_TX_ENB_MASK__SI__CI 0x00000800L
#define MC_SEQ_PMG_PG_SWCNTL_1__GMCON_SR_COMMIT_MASK__SI__CI 0x80000000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMA1_AC_ENB_MASK__SI__CI 0x00010000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_RX_ENB_MASK__SI__CI 0x00000020L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DBI_TX_ENB_MASK__SI__CI 0x00000002L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_RX_ENB_MASK__SI__CI 0x00000010L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_DQ_TX_ENB_MASK__SI__CI 0x00000001L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_RX_ENB_MASK__SI__CI 0x00000040L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_EDC_TX_ENB_MASK__SI__CI 0x00000004L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_RX_ENB_MASK__SI__CI 0x00000080L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD2_WCLKX_TX_ENB_MASK__SI__CI 0x00000008L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_RX_ENB_MASK__SI__CI 0x00002000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DBI_TX_ENB_MASK__SI__CI 0x00000200L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_RX_ENB_MASK__SI__CI 0x00001000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_DQ_TX_ENB_MASK__SI__CI 0x00000100L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_RX_ENB_MASK__SI__CI 0x00004000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_EDC_TX_ENB_MASK__SI__CI 0x00000400L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_RX_ENB_MASK__SI__CI 0x00008000L
#define MC_SEQ_PMG_PG_SWCNTL_1__PMD3_WCLKX_TX_ENB_MASK__SI__CI 0x00000800L
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_MASK__SI__CI 0x001c0000L
#define MC_SEQ_PMG_TIMING_LP__SEQ_IDLE_SS_MASK__CI 0xff000000L
#define MC_SEQ_PMG_TIMING_LP__TCKE_MASK__SI__CI 0x0003f000L
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE_MASK__SI__CI 0x00000f00L
#define MC_SEQ_PMG_TIMING_LP__TCKE_PULSE_MSB_MASK__SI__CI 0x00800000L
#define MC_SEQ_PMG_TIMING_LP__TCKSRE_MASK__SI__CI 0x00000007L
#define MC_SEQ_PMG_TIMING_LP__TCKSRX_MASK__SI__CI 0x00000070L
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_MASK__SI__CI 0x001c0000L
#define MC_SEQ_PMG_TIMING__SEQ_IDLE_SS_MASK__CI 0xff000000L
#define MC_SEQ_PMG_TIMING__TCKE_MASK__SI__CI 0x0003f000L
#define MC_SEQ_PMG_TIMING__TCKE_PULSE_MASK__SI__CI 0x00000f00L
#define MC_SEQ_PMG_TIMING__TCKE_PULSE_MSB_MASK__SI__CI 0x00800000L
#define MC_SEQ_PMG_TIMING__TCKSRE_MASK__SI__CI 0x00000007L
#define MC_SEQ_PMG_TIMING__TCKSRX_MASK__SI__CI 0x00000070L
#define MC_SEQ_RAS_TIMING_LP__TRCDRA_MASK__SI__CI 0x000f8000L
#define MC_SEQ_RAS_TIMING_LP__TRCDR_MASK__SI__CI 0x00007c00L
#define MC_SEQ_RAS_TIMING_LP__TRCDWA_MASK__SI__CI 0x000003e0L
#define MC_SEQ_RAS_TIMING_LP__TRCDW_MASK__SI__CI 0x0000001fL
#define MC_SEQ_RAS_TIMING_LP__TRC_MASK__SI__CI 0x7f000000L
#define MC_SEQ_RAS_TIMING_LP__TRRD_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RAS_TIMING__TRCDRA_MASK__SI__CI 0x000f8000L
#define MC_SEQ_RAS_TIMING__TRCDR_MASK__SI__CI 0x00007c00L
#define MC_SEQ_RAS_TIMING__TRCDWA_MASK__SI__CI 0x000003e0L
#define MC_SEQ_RAS_TIMING__TRCDW_MASK__SI__CI 0x0000001fL
#define MC_SEQ_RAS_TIMING__TRC_MASK__SI__CI 0x7f000000L
#define MC_SEQ_RAS_TIMING__TRRD_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RD_CTL_D0_LP__RBS_DLY_MASK__SI__CI 0x01f00000L
#define MC_SEQ_RD_CTL_D0_LP__RBS_WEDC_DLY_MASK__SI__CI 0x3e000000L
#define MC_SEQ_RD_CTL_D0_LP__RCV_DLY_MASK__SI__CI 0x00000007L
#define MC_SEQ_RD_CTL_D0_LP__RCV_EXT_MASK__SI__CI 0x000000f8L
#define MC_SEQ_RD_CTL_D0_LP__RST_HLD_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RD_CTL_D0_LP__RST_SEL_MASK__SI__CI 0x00000300L
#define MC_SEQ_RD_CTL_D0_LP__RXDPWRON_DLY_MASK__SI__CI 0x00000c00L
#define MC_SEQ_RD_CTL_D0_LP__STR_PRE_MASK__SI__CI 0x00010000L
#define MC_SEQ_RD_CTL_D0_LP__STR_PST_MASK__SI__CI 0x00020000L
#define MC_SEQ_RD_CTL_D0__RBS_DLY_MASK__SI__CI 0x01f00000L
#define MC_SEQ_RD_CTL_D0__RBS_WEDC_DLY_MASK__SI__CI 0x3e000000L
#define MC_SEQ_RD_CTL_D0__RCV_DLY_MASK__SI__CI 0x00000007L
#define MC_SEQ_RD_CTL_D0__RCV_EXT_MASK__SI__CI 0x000000f8L
#define MC_SEQ_RD_CTL_D0__RST_HLD_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RD_CTL_D0__RST_SEL_MASK__SI__CI 0x00000300L
#define MC_SEQ_RD_CTL_D0__RXDPWRON_DLY_MASK__SI__CI 0x00000c00L
#define MC_SEQ_RD_CTL_D0__STR_PRE_MASK__SI__CI 0x00010000L
#define MC_SEQ_RD_CTL_D0__STR_PST_MASK__SI__CI 0x00020000L
#define MC_SEQ_RD_CTL_D1_LP__RBS_DLY_MASK__SI__CI 0x01f00000L
#define MC_SEQ_RD_CTL_D1_LP__RBS_WEDC_DLY_MASK__SI__CI 0x3e000000L
#define MC_SEQ_RD_CTL_D1_LP__RCV_DLY_MASK__SI__CI 0x00000007L
#define MC_SEQ_RD_CTL_D1_LP__RCV_EXT_MASK__SI__CI 0x000000f8L
#define MC_SEQ_RD_CTL_D1_LP__RST_HLD_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RD_CTL_D1_LP__RST_SEL_MASK__SI__CI 0x00000300L
#define MC_SEQ_RD_CTL_D1_LP__RXDPWRON_DLY_MASK__SI__CI 0x00000c00L
#define MC_SEQ_RD_CTL_D1_LP__STR_PRE_MASK__SI__CI 0x00010000L
#define MC_SEQ_RD_CTL_D1_LP__STR_PST_MASK__SI__CI 0x00020000L
#define MC_SEQ_RD_CTL_D1__RBS_DLY_MASK__SI__CI 0x01f00000L
#define MC_SEQ_RD_CTL_D1__RBS_WEDC_DLY_MASK__SI__CI 0x3e000000L
#define MC_SEQ_RD_CTL_D1__RCV_DLY_MASK__SI__CI 0x00000007L
#define MC_SEQ_RD_CTL_D1__RCV_EXT_MASK__SI__CI 0x000000f8L
#define MC_SEQ_RD_CTL_D1__RST_HLD_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RD_CTL_D1__RST_SEL_MASK__SI__CI 0x00000300L
#define MC_SEQ_RD_CTL_D1__RXDPWRON_DLY_MASK__SI__CI 0x00000c00L
#define MC_SEQ_RD_CTL_D1__STR_PRE_MASK__SI__CI 0x00010000L
#define MC_SEQ_RD_CTL_D1__STR_PST_MASK__SI__CI 0x00020000L
#define MC_SEQ_RESERVE_0_S__SCLK_FIELD_MASK__SI__CI 0xffffffffL
#define MC_SEQ_RESERVE_1_S__SCLK_FIELD_MASK__SI__CI 0xffffffffL
#define MC_SEQ_RESERVE_M__MCLK_FIELD_MASK__SI__CI 0xffffffffL
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE0_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE0_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE1_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE1_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE2_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE2_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE3_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_BYTE3_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_DBI_D0__DBI0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_DBI_D0__DBI1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_DBI_D0__DBI2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_DBI_D0__DBI3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_DBI_D1__DBI0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_DBI_D1__DBI1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_DBI_D1__DBI2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_DBI_D1__DBI3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_EDC_D0__EDC0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_EDC_D0__EDC1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_EDC_D0__EDC2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_EDC_D0__EDC3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR0_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR1_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR2_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_EDC_D0__WCDR3_MASK__SI__CI 0xf0000000L
#define MC_SEQ_RXFRAMING_EDC_D1__EDC0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_RXFRAMING_EDC_D1__EDC1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_RXFRAMING_EDC_D1__EDC2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_RXFRAMING_EDC_D1__EDC3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR0_MASK__SI__CI 0x000f0000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR1_MASK__SI__CI 0x00f00000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR2_MASK__SI__CI 0x0f000000L
#define MC_SEQ_RXFRAMING_EDC_D1__WCDR3_MASK__SI__CI 0xf0000000L
#define MC_SEQ_SREG_READ__DATA_MASK__CI 0xffffffffL
#define MC_SEQ_SREG_STATUS__AVAIL_RTN_MASK__CI 0x0000000fL
#define MC_SEQ_SREG_STATUS__PND_RD_MASK__CI 0x00000f00L
#define MC_SEQ_SREG_STATUS__PND_WR_MASK__CI 0x0000f000L
#define MC_SEQ_STATUS_M__CMD_RDY_D0_MASK__SI__CI 0x00000004L
#define MC_SEQ_STATUS_M__CMD_RDY_D1_MASK__SI__CI 0x00000008L
#define MC_SEQ_STATUS_M__PMG_FSMSTATE_MASK__SI__CI 0x01f00000L
#define MC_SEQ_STATUS_M__PMG_PWRSTATE_MASK__SI__CI 0x00010000L
#define MC_SEQ_STATUS_M__PWRUP_COMPL_D0_MASK__SI__CI 0x00000001L
#define MC_SEQ_STATUS_M__PWRUP_COMPL_D1_MASK__SI__CI 0x00000002L
#define MC_SEQ_STATUS_M__SEQ0_ALLOWSTOP_MASK__CI 0x08000000L
#define MC_SEQ_STATUS_M__SEQ0_ARB_CMD_FIFO_EMPTY_MASK__SI__CI 0x00000100L
#define MC_SEQ_STATUS_M__SEQ0_BUSY_HYS_MASK__SI__CI 0x02000000L
#define MC_SEQ_STATUS_M__SEQ0_BUSY_MASK__SI__CI 0x00004000L
#define MC_SEQ_STATUS_M__SEQ0_RS_DATA_FIFO_FULL_MASK__SI__CI 0x00001000L
#define MC_SEQ_STATUS_M__SEQ1_ALLOWSTOP_MASK__CI 0x10000000L
#define MC_SEQ_STATUS_M__SEQ1_ARB_CMD_FIFO_EMPTY_MASK__SI__CI 0x00000200L
#define MC_SEQ_STATUS_M__SEQ1_BUSY_HYS_MASK__SI__CI 0x04000000L
#define MC_SEQ_STATUS_M__SEQ1_BUSY_MASK__SI__CI 0x00008000L
#define MC_SEQ_STATUS_M__SEQ1_RS_DATA_FIFO_FULL_MASK__SI__CI 0x00002000L
#define MC_SEQ_STATUS_M__SLF_D0_MASK__SI__CI 0x00000010L
#define MC_SEQ_STATUS_M__SLF_D1_MASK__SI__CI 0x00000020L
#define MC_SEQ_STATUS_M__SS_SLF_D0_MASK__SI__CI 0x00000040L
#define MC_SEQ_STATUS_M__SS_SLF_D1_MASK__SI__CI 0x00000080L
#define MC_SEQ_STATUS_S__SEQ0_ARB_CMD_FIFO_FULL_MASK__SI__CI 0x00000010L
#define MC_SEQ_STATUS_S__SEQ0_ARB_DATA_FIFO_FULL_MASK__SI__CI 0x00000001L
#define MC_SEQ_STATUS_S__SEQ0_RS_DATA_FIFO_EMPTY_MASK__SI__CI 0x00000100L
#define MC_SEQ_STATUS_S__SEQ1_ARB_CMD_FIFO_FULL_MASK__SI__CI 0x00000020L
#define MC_SEQ_STATUS_S__SEQ1_ARB_DATA_FIFO_FULL_MASK__SI__CI 0x00000002L
#define MC_SEQ_STATUS_S__SEQ1_RS_DATA_FIFO_EMPTY_MASK__SI__CI 0x00000200L
#define MC_SEQ_SUP_CNTL__BKPT_CLEAR_MASK__SI__CI 0x00000080L
#define MC_SEQ_SUP_CNTL__FAST_WRITE_MASK__SI__CI 0x00000040L
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM_MASK__SI__CI 0xff800000L
#define MC_SEQ_SUP_CNTL__PGM_READ_MASK__SI__CI 0x00000020L
#define MC_SEQ_SUP_CNTL__PGM_WRITE_MASK__SI__CI 0x00000010L
#define MC_SEQ_SUP_CNTL__RESET_PC_MASK__SI__CI 0x00000008L
#define MC_SEQ_SUP_CNTL__RUN_MASK__SI__CI 0x00000001L
#define MC_SEQ_SUP_CNTL__SINGLE_STEP_MASK__SI__CI 0x00000002L
#define MC_SEQ_SUP_CNTL__SW_WAKE_MASK__SI__CI 0x00000004L
#define MC_SEQ_SUP_DEC_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_GP0_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_GP1_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_GP2_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_GP3_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_IR_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_PGM_STAT__STATUS_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_PGM__CNTL_MASK__SI__CI 0xffffffffL
#define MC_SEQ_SUP_R_PGM__PGM_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TCG_CNTL__AREF_BOTH_MASK__SI__CI 0x04000000L
#define MC_SEQ_TCG_CNTL__AREF_LAST_MASK__SI__CI 0x02000000L
#define MC_SEQ_TCG_CNTL__BURST_NUM_MASK__SI__CI 0x00380000L
#define MC_SEQ_TCG_CNTL__DATA_CNT_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TCG_CNTL__DONE_MASK__SI__CI 0x80000000L
#define MC_SEQ_TCG_CNTL__ENABLE_D0_MASK__SI__CI 0x00000002L
#define MC_SEQ_TCG_CNTL__ENABLE_D1_MASK__SI__CI 0x00000004L
#define MC_SEQ_TCG_CNTL__FRAME_TRAIN_MASK__SI__CI 0x00040000L
#define MC_SEQ_TCG_CNTL__INFINITE_CMD_MASK__SI__CI 0x00000080L
#define MC_SEQ_TCG_CNTL__ISSUE_AREF_MASK__SI__CI 0x00400000L
#define MC_SEQ_TCG_CNTL__LD_RTDATA_CH_MASK__CI 0x20000000L
#define MC_SEQ_TCG_CNTL__LD_RTDATA_OVR_MASK__CI 0x10000000L
#define MC_SEQ_TCG_CNTL__LOAD_FIFO_MASK__SI__CI 0x00010000L
#define MC_SEQ_TCG_CNTL__MOP_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TCG_CNTL__NFIFO_MASK__SI__CI 0x00000070L
#define MC_SEQ_TCG_CNTL__RESET_MASK__SI__CI 0x00000001L
#define MC_SEQ_TCG_CNTL__SHORT_LDFF_MASK__SI__CI 0x00020000L
#define MC_SEQ_TCG_CNTL__START_MASK__SI__CI 0x00000008L
#define MC_SEQ_TCG_CNTL__TXDBI_CNTL_MASK__SI__CI 0x00800000L
#define MC_SEQ_TCG_CNTL__VPTR_MASK_MASK__SI__CI 0x01000000L
#define MC_SEQ_TIMER_RD__COUNTER_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TIMER_WR__COUNTER_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_CAPTURE__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_CAPTURE__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_CAPTURE__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_CAPTURE__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_CAPTURE__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_CAPTURE__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_CAPTURE__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_CAPTURE__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_CAPTURE__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_CAPTURE__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_CAPTURE__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_CAPTURE__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_CAPTURE__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_CAPTURE__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_CAPTURE__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_CAPTURE__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_CAPTURE__SREG_WAKEUP_MASK__CI 0x08000000L
#define MC_SEQ_TRAIN_CAPTURE__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_CAPTURE__TIMER_DONE_WAKEUP_MASK__SI__CI 0x00008000L
#define MC_SEQ_TRAIN_CAPTURE__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_IN_PROGRESS_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_STATUS_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_IN_PROGRESS_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_STATUS_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CLEAR_RETRAIN_STATUS_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_MONITOR_MASK__SI__CI 0x00000030L
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_VBI_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_EDC_THRESHOLD__READ_EDC_THRESHOLD_MASK__SI__CI 0xffff0000L
#define MC_SEQ_TRAIN_EDC_THRESHOLD__WRITE_EDC_THRESHOLD_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_TRAIN_TIMING__TARF2T_MASK__SI__CI 0x000003e0L
#define MC_SEQ_TRAIN_TIMING__TLD2LD_MASK__SI__CI 0x000f8000L
#define MC_SEQ_TRAIN_TIMING__TT2ROW_MASK__SI__CI 0x00007c00L
#define MC_SEQ_TRAIN_TIMING__TWT2RT_MASK__SI__CI 0x0000001fL
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__CLEARALL_MASK__SI__CI 0x00010000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SREG_WAKEUP_MASK__CI 0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TIMER_DONE_WAKEUP_MASK__SI__CI 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_ADDR_TRAIN_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_READ_TRAIN_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WCK_TRAIN_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WRITE_TRAIN_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1_MASK__SI__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1_MASK__SI__CI 0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_ADDR_TRAIN_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_READ_TRAIN_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WCK_TRAIN_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WRITE_TRAIN_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__DISP_ASTOP_WAKEUP_MASK__SI__CI 0x20000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_ADDR_TRAIN_MASK__SI__CI 0x00010000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_READ_TRAIN_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WCK_TRAIN_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WRITE_TRAIN_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_ADDR_TRAIN_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_READ_TRAIN_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WCK_TRAIN_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WRITE_TRAIN_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D0_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D1_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP_MASK__SI__CI 0x10000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK__SI__CI 0x40000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK__SI__CI 0x80000000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_ADDR_TRAIN_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_READ_TRAIN_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WCK_TRAIN_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WRITE_TRAIN_MASK__SI__CI 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SREG_WAKEUP_MASK__CI 0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TIMER_DONE_WAKEUP_MASK__SI__CI 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP0_WAKEUP_MASK__SI__CI 0x00040000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP1_WAKEUP_MASK__SI__CI 0x00080000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB0_WAKEUP_MASK__SI__CI 0x00200000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB1_WAKEUP_MASK__SI__CI 0x00400000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_ARF_WAKEUP_MASK__SI__CI 0x00000001L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000100L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000400L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP_MASK__SI__CI 0x01000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_REDC_WAKEUP_MASK__SI__CI 0x00000004L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_WEDC_WAKEUP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_ARF_WAKEUP_MASK__SI__CI 0x00000002L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_CMD_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000200L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_DATA_FIFO_READY_WAKEUP_MASK__SI__CI 0x00000800L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP_MASK__SI__CI 0x02000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_REDC_WAKEUP_MASK__SI__CI 0x00000008L
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_WEDC_WAKEUP_MASK__SI__CI 0x00000020L
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_LPT_WAKEUP_MASK__SI__CI 0x00800000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_WAKEUP_MASK__SI__CI 0x00100000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__MCLK_FREQ_CHANGE_WAKEUP_MASK__SI__CI 0x00000040L
#define MC_SEQ_TRAIN_WAKEUP_MASK__PHY_PG_WAKEUP_MASK__CI 0x04000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__RESERVE0_WAKEUP_MASK__SI__CI 0x00002000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP_MASK__SI__CI 0x00000080L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SOFTWARE_WAKEUP_WAKEUP_MASK__SI__CI 0x00001000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__SREG_WAKEUP_MASK__CI 0x08000000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__TCG_DONE_WAKEUP_MASK__SI__CI 0x00020000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__TIMER_DONE_WAKEUP_MASK__SI__CI 0x00008000L
#define MC_SEQ_TRAIN_WAKEUP_MASK__TSM_DONE_WAKEUP_MASK__SI__CI 0x00004000L
#define MC_SEQ_TSM_BCNT__BCNT_TESTS_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_TSM_BCNT__COMP_VALUE_MASK__SI__CI 0x00ff0000L
#define MC_SEQ_TSM_BCNT__DONE_TESTS_MASK__SI__CI 0xff000000L
#define MC_SEQ_TSM_BCNT__FALSE_ACT_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TSM_BCNT__TRUE_ACT_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TSM_CTRL__CAPTURE_START_MASK__SI__CI 0x00000002L
#define MC_SEQ_TSM_CTRL__DIRECTION_MASK__SI__CI 0x00000020L
#define MC_SEQ_TSM_CTRL__DONE0_MASK__CI 0x00001000L
#define MC_SEQ_TSM_CTRL__DONE1_MASK__CI 0x00002000L
#define MC_SEQ_TSM_CTRL__DONE_MASK__SI__CI 0x00000004L
#define MC_SEQ_TSM_CTRL__DUAL_CH_EN_MASK__CI 0x00000800L
#define MC_SEQ_TSM_CTRL__ERR_MASK__SI__CI 0x00000008L
#define MC_SEQ_TSM_CTRL__INVERT_MASK__SI__CI 0x00000040L
#define MC_SEQ_TSM_CTRL__MASK_BITS_MASK__SI__CI 0x00000080L
#define MC_SEQ_TSM_CTRL__POINTER_MASK__SI__CI 0xffff0000L
#define MC_SEQ_TSM_CTRL__ROT_INV_MASK__SI__CI 0x00000400L
#define MC_SEQ_TSM_CTRL__START_MASK__SI__CI 0x00000001L
#define MC_SEQ_TSM_CTRL__STEP_MASK__SI__CI 0x00000010L
#define MC_SEQ_TSM_CTRL__UPDATE_LOOP_MASK__SI__CI 0x00000300L
#define MC_SEQ_TSM_DBI__DBI_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TSM_DEBUG_DATA__TSM_DEBUG_DATA_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TSM_DEBUG_INDEX__TSM_DEBUG_INDEX_MASK__SI__CI 0x0000001fL
#define MC_SEQ_TSM_EDC__EDC_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TSM_FLAG__ERROR_TESTS_MASK__SI__CI 0xff000000L
#define MC_SEQ_TSM_FLAG__FALSE_ACT_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TSM_FLAG__FLAG_TESTS_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_TSM_FLAG__NBBL_MASK_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TSM_FLAG__TRUE_ACT_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TSM_GCNT__COMP_VALUE_MASK__SI__CI 0xffff0000L
#define MC_SEQ_TSM_GCNT__FALSE_ACT_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TSM_GCNT__TESTS_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_TSM_GCNT__TRUE_ACT_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TSM_MISC__CH1_OFFSET_MASK__CI 0x03f00000L
#define MC_SEQ_TSM_MISC__CH1_WCDR_OFFSET_MASK__CI 0xfc000000L
#define MC_SEQ_TSM_MISC__WCDR_MASK_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TSM_MISC__WCDR_PTR_MASK__SI__CI 0x0000ffffL
#define MC_SEQ_TSM_NCNT__FALSE_ACT_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TSM_NCNT__NIBBLE_SKIP_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TSM_NCNT__RANGE_HIGH_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TSM_NCNT__RANGE_LOW_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TSM_NCNT__TESTS_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_TSM_NCNT__TRUE_ACT_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TSM_OCNT__CMP_VALUE_MASK__SI__CI 0xffff0000L
#define MC_SEQ_TSM_OCNT__FALSE_ACT_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TSM_OCNT__TESTS_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_TSM_OCNT__TRUE_ACT_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TSM_UPDATE__AREF_COUNT_MASK__SI__CI 0x00ff0000L
#define MC_SEQ_TSM_UPDATE__CAPTR_TESTS_MASK__SI__CI 0xff000000L
#define MC_SEQ_TSM_UPDATE__FALSE_ACT_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TSM_UPDATE__TRUE_ACT_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TSM_UPDATE__UPDT_TESTS_MASK__SI__CI 0x0000ff00L
#define MC_SEQ_TSM_WCDR__WCDR_MASK__SI__CI 0xffffffffL
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE0_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE0_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE1_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE1_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE2_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE2_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE3_D0__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ4_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ5_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ6_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_BYTE3_D1__DQ7_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_DBI_D0__DBI0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_DBI_D0__DBI1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_DBI_D0__DBI2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_DBI_D0__DBI3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_DBI_D1__DBI0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_DBI_D1__DBI1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_DBI_D1__DBI2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_DBI_D1__DBI3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_EDC_D0__EDC0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_EDC_D0__EDC1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_EDC_D0__EDC2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_EDC_D0__EDC3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR0_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR1_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR2_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_EDC_D0__WCDR3_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_EDC_D1__EDC0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_EDC_D1__EDC1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_EDC_D1__EDC2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_EDC_D1__EDC3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR0_MASK__SI__CI 0x000f0000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR1_MASK__SI__CI 0x00f00000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR2_MASK__SI__CI 0x0f000000L
#define MC_SEQ_TXFRAMING_EDC_D1__WCDR3_MASK__SI__CI 0xf0000000L
#define MC_SEQ_TXFRAMING_FCK_D0__FCK0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_FCK_D0__FCK1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_FCK_D0__FCK2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_FCK_D0__FCK3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_TXFRAMING_FCK_D1__FCK0_MASK__SI__CI 0x0000000fL
#define MC_SEQ_TXFRAMING_FCK_D1__FCK1_MASK__SI__CI 0x000000f0L
#define MC_SEQ_TXFRAMING_FCK_D1__FCK2_MASK__SI__CI 0x00000f00L
#define MC_SEQ_TXFRAMING_FCK_D1__FCK3_MASK__SI__CI 0x0000f000L
#define MC_SEQ_VENDOR_ID_I0__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_VENDOR_ID_I1__VALUE_MASK__SI__CI 0xffffffffL
#define MC_SEQ_WCDR_CTRL__AREF_EN_MASK__SI__CI 0x00004000L
#define MC_SEQ_WCDR_CTRL__PRBS_EN_MASK__SI__CI 0x00100000L
#define MC_SEQ_WCDR_CTRL__PRBS_RST_MASK__SI__CI 0x00200000L
#define MC_SEQ_WCDR_CTRL__PREAMBLE_MASK__SI__CI 0x0f000000L
#define MC_SEQ_WCDR_CTRL__PRE_MASK_MASK__SI__CI 0xf0000000L
#define MC_SEQ_WCDR_CTRL__RD_EN_MASK__SI__CI 0x00002000L
#define MC_SEQ_WCDR_CTRL__TRAIN_EN_MASK__SI__CI 0x00008000L
#define MC_SEQ_WCDR_CTRL__TWCDRL_MASK__SI__CI 0x000f0000L
#define MC_SEQ_WCDR_CTRL__WCDR_PRE_MASK__SI__CI 0x000000ffL
#define MC_SEQ_WCDR_CTRL__WCDR_TIM_MASK__SI__CI 0x00000f00L
#define MC_SEQ_WCDR_CTRL__WR_EN_MASK__SI__CI 0x00001000L
#define MC_SEQ_WR_CTL_2_LP__DAT_DLY_H_D0_MASK__SI__CI 0x00000001L
#define MC_SEQ_WR_CTL_2_LP__DAT_DLY_H_D1_MASK__SI__CI 0x00000008L
#define MC_SEQ_WR_CTL_2_LP__DQS_DLY_H_D0_MASK__SI__CI 0x00000002L
#define MC_SEQ_WR_CTL_2_LP__DQS_DLY_H_D1_MASK__SI__CI 0x00000010L
#define MC_SEQ_WR_CTL_2_LP__OEN_DLY_H_D0_MASK__SI__CI 0x00000004L
#define MC_SEQ_WR_CTL_2_LP__OEN_DLY_H_D1_MASK__SI__CI 0x00000020L
#define MC_SEQ_WR_CTL_2_LP__WCDR_EN_MASK__SI__CI 0x00000040L
#define MC_SEQ_WR_CTL_2__DAT_DLY_H_D0_MASK__SI__CI 0x00000001L
#define MC_SEQ_WR_CTL_2__DAT_DLY_H_D1_MASK__SI__CI 0x00000008L
#define MC_SEQ_WR_CTL_2__DQS_DLY_H_D0_MASK__SI__CI 0x00000002L
#define MC_SEQ_WR_CTL_2__DQS_DLY_H_D1_MASK__SI__CI 0x00000010L
#define MC_SEQ_WR_CTL_2__OEN_DLY_H_D0_MASK__SI__CI 0x00000004L
#define MC_SEQ_WR_CTL_2__OEN_DLY_H_D1_MASK__SI__CI 0x00000020L
#define MC_SEQ_WR_CTL_2__WCDR_EN_MASK__SI__CI 0x00000040L
#define MC_SEQ_WR_CTL_D0_LP__ADR_2Y_DLY_MASK__SI__CI 0x00000400L
#define MC_SEQ_WR_CTL_D0_LP__ADR_DLY_MASK__SI__CI 0x20000000L
#define MC_SEQ_WR_CTL_D0_LP__CMD_2Y_DLY_MASK__SI__CI 0x00000800L
#define MC_SEQ_WR_CTL_D0_LP__CMD_DLY_MASK__SI__CI 0x40000000L
#define MC_SEQ_WR_CTL_D0_LP__DAT_2Y_DLY_MASK__SI__CI 0x00000200L
#define MC_SEQ_WR_CTL_D0_LP__DAT_DLY_MASK__SI__CI 0x0000000fL
#define MC_SEQ_WR_CTL_D0_LP__DQS_DLY_MASK__SI__CI 0x000000f0L
#define MC_SEQ_WR_CTL_D0_LP__DQS_XTR_MASK__SI__CI 0x00000100L
#define MC_SEQ_WR_CTL_D0_LP__ODT_DLY_MASK__SI__CI 0x0f000000L
#define MC_SEQ_WR_CTL_D0_LP__ODT_EXT_MASK__SI__CI 0x10000000L
#define MC_SEQ_WR_CTL_D0_LP__OEN_DLY_MASK__SI__CI 0x0000f000L
#define MC_SEQ_WR_CTL_D0_LP__OEN_EXT_MASK__SI__CI 0x000f0000L
#define MC_SEQ_WR_CTL_D0_LP__OEN_SEL_MASK__SI__CI 0x00300000L
#define MC_SEQ_WR_CTL_D0__ADR_2Y_DLY_MASK__SI__CI 0x00000400L
#define MC_SEQ_WR_CTL_D0__ADR_DLY_MASK__SI__CI 0x20000000L
#define MC_SEQ_WR_CTL_D0__CMD_2Y_DLY_MASK__SI__CI 0x00000800L
#define MC_SEQ_WR_CTL_D0__CMD_DLY_MASK__SI__CI 0x40000000L
#define MC_SEQ_WR_CTL_D0__DAT_2Y_DLY_MASK__SI__CI 0x00000200L
#define MC_SEQ_WR_CTL_D0__DAT_DLY_MASK__SI__CI 0x0000000fL
#define MC_SEQ_WR_CTL_D0__DQS_DLY_MASK__SI__CI 0x000000f0L
#define MC_SEQ_WR_CTL_D0__DQS_XTR_MASK__SI__CI 0x00000100L
#define MC_SEQ_WR_CTL_D0__ODT_DLY_MASK__SI__CI 0x0f000000L
#define MC_SEQ_WR_CTL_D0__ODT_EXT_MASK__SI__CI 0x10000000L
#define MC_SEQ_WR_CTL_D0__OEN_DLY_MASK__SI__CI 0x0000f000L
#define MC_SEQ_WR_CTL_D0__OEN_EXT_MASK__SI__CI 0x000f0000L
#define MC_SEQ_WR_CTL_D0__OEN_SEL_MASK__SI__CI 0x00300000L
#define MC_SEQ_WR_CTL_D1_LP__ADR_2Y_DLY_MASK__SI__CI 0x00000400L
#define MC_SEQ_WR_CTL_D1_LP__ADR_DLY_MASK__SI__CI 0x20000000L
#define MC_SEQ_WR_CTL_D1_LP__CMD_2Y_DLY_MASK__SI__CI 0x00000800L
#define MC_SEQ_WR_CTL_D1_LP__CMD_DLY_MASK__SI__CI 0x40000000L
#define MC_SEQ_WR_CTL_D1_LP__DAT_2Y_DLY_MASK__SI__CI 0x00000200L
#define MC_SEQ_WR_CTL_D1_LP__DAT_DLY_MASK__SI__CI 0x0000000fL
#define MC_SEQ_WR_CTL_D1_LP__DQS_DLY_MASK__SI__CI 0x000000f0L
#define MC_SEQ_WR_CTL_D1_LP__DQS_XTR_MASK__SI__CI 0x00000100L
#define MC_SEQ_WR_CTL_D1_LP__ODT_DLY_MASK__SI__CI 0x0f000000L
#define MC_SEQ_WR_CTL_D1_LP__ODT_EXT_MASK__SI__CI 0x10000000L
#define MC_SEQ_WR_CTL_D1_LP__OEN_DLY_MASK__SI__CI 0x0000f000L
#define MC_SEQ_WR_CTL_D1_LP__OEN_EXT_MASK__SI__CI 0x000f0000L
#define MC_SEQ_WR_CTL_D1_LP__OEN_SEL_MASK__SI__CI 0x00300000L
#define MC_SEQ_WR_CTL_D1__ADR_2Y_DLY_MASK__SI__CI 0x00000400L
#define MC_SEQ_WR_CTL_D1__ADR_DLY_MASK__SI__CI 0x20000000L
#define MC_SEQ_WR_CTL_D1__CMD_2Y_DLY_MASK__SI__CI 0x00000800L
#define MC_SEQ_WR_CTL_D1__CMD_DLY_MASK__SI__CI 0x40000000L
#define MC_SEQ_WR_CTL_D1__DAT_2Y_DLY_MASK__SI__CI 0x00000200L
#define MC_SEQ_WR_CTL_D1__DAT_DLY_MASK__SI__CI 0x0000000fL
#define MC_SEQ_WR_CTL_D1__DQS_DLY_MASK__SI__CI 0x000000f0L
#define MC_SEQ_WR_CTL_D1__DQS_XTR_MASK__SI__CI 0x00000100L
#define MC_SEQ_WR_CTL_D1__ODT_DLY_MASK__SI__CI 0x0f000000L
#define MC_SEQ_WR_CTL_D1__ODT_EXT_MASK__SI__CI 0x10000000L
#define MC_SEQ_WR_CTL_D1__OEN_DLY_MASK__SI__CI 0x0000f000L
#define MC_SEQ_WR_CTL_D1__OEN_EXT_MASK__SI__CI 0x000f0000L
#define MC_SEQ_WR_CTL_D1__OEN_SEL_MASK__SI__CI 0x00300000L
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_MODE_MASK 0x00000007L
#define MC_SHARED_BLACKOUT_CNTL__GFX_CLEAR_MASK__SI 0x00000020L
#define MC_SHARED_BLACKOUT_CNTL__GFX_STALL_MASK__SI 0x00000010L
#define MC_SHARED_CHMAP__CHAN0_MASK 0x0000000fL
#define MC_SHARED_CHMAP__CHAN1_MASK 0x000000f0L
#define MC_SHARED_CHMAP__CHAN2_MASK 0x00000f00L
#define MC_SHARED_CHMAP__NOOFCHAN_MASK 0x0000f000L
#define MC_TRAIN_EDCCDR_R_D0__EDC0_MASK__SI__CI 0x000000ffL
#define MC_TRAIN_EDCCDR_R_D0__EDC1_MASK__SI__CI 0x0000ff00L
#define MC_TRAIN_EDCCDR_R_D0__EDC2_MASK__SI__CI 0x00ff0000L
#define MC_TRAIN_EDCCDR_R_D0__EDC3_MASK__SI__CI 0xff000000L
#define MC_TRAIN_EDCCDR_R_D1__EDC0_MASK__SI__CI 0x000000ffL
#define MC_TRAIN_EDCCDR_R_D1__EDC1_MASK__SI__CI 0x0000ff00L
#define MC_TRAIN_EDCCDR_R_D1__EDC2_MASK__SI__CI 0x00ff0000L
#define MC_TRAIN_EDCCDR_R_D1__EDC3_MASK__SI__CI 0xff000000L
#define MC_TRAIN_EDC_STATUS_D0__REDC_CNT_MASK__SI__CI 0xffff0000L
#define MC_TRAIN_EDC_STATUS_D0__WEDC_CNT_MASK__SI__CI 0x0000ffffL
#define MC_TRAIN_EDC_STATUS_D1__REDC_CNT_MASK__SI__CI 0xffff0000L
#define MC_TRAIN_EDC_STATUS_D1__WEDC_CNT_MASK__SI__CI 0x0000ffffL
#define MC_TRAIN_PRBSERR_0_D0__DQ_STATUS_MASK__SI__CI 0xffffffffL
#define MC_TRAIN_PRBSERR_0_D1__DQ_STATUS_MASK__SI__CI 0xffffffffL
#define MC_TRAIN_PRBSERR_1_D0__DBI_STATUS_MASK__SI__CI 0x0000000fL
#define MC_TRAIN_PRBSERR_1_D0__EDC_STATUS_MASK__SI__CI 0x000000f0L
#define MC_TRAIN_PRBSERR_1_D0__PMA_PRBSCLR_MASK__SI__CI 0x10000000L
#define MC_TRAIN_PRBSERR_1_D0__PMD0_PRBSCLR_MASK__SI__CI 0x20000000L
#define MC_TRAIN_PRBSERR_1_D0__PMD1_PRBSCLR_MASK__SI__CI 0x40000000L
#define MC_TRAIN_PRBSERR_1_D0__WCDR_STATUS_MASK__SI__CI 0x0000f000L
#define MC_TRAIN_PRBSERR_1_D0__WCK_STATUS_MASK__SI__CI 0x00000f00L
#define MC_TRAIN_PRBSERR_1_D1__DBI_STATUS_MASK__SI__CI 0x0000000fL
#define MC_TRAIN_PRBSERR_1_D1__EDC_STATUS_MASK__SI__CI 0x000000f0L
#define MC_TRAIN_PRBSERR_1_D1__PMA_PRBSCLR_MASK__SI__CI 0x10000000L
#define MC_TRAIN_PRBSERR_1_D1__PMD0_PRBSCLR_MASK__SI__CI 0x20000000L
#define MC_TRAIN_PRBSERR_1_D1__PMD1_PRBSCLR_MASK__SI__CI 0x40000000L
#define MC_TRAIN_PRBSERR_1_D1__WCDR_STATUS_MASK__SI__CI 0x0000f000L
#define MC_TRAIN_PRBSERR_1_D1__WCK_STATUS_MASK__SI__CI 0x00000f00L
#define MC_TRAIN_PRBSERR_2_D0__ABI_STATUS_MASK__SI__CI 0x10000000L
#define MC_TRAIN_PRBSERR_2_D0__ADDR_STATUS_MASK__SI__CI 0x03ff0000L
#define MC_TRAIN_PRBSERR_2_D0__CAS_STATUS_MASK__SI__CI 0x00000400L
#define MC_TRAIN_PRBSERR_2_D0__CKB_STATUS_MASK__SI__CI 0x00000002L
#define MC_TRAIN_PRBSERR_2_D0__CKE_STATUS_MASK__SI__CI 0x00000100L
#define MC_TRAIN_PRBSERR_2_D0__CK_STATUS_MASK__SI__CI 0x00000001L
#define MC_TRAIN_PRBSERR_2_D0__CS_STATUS_MASK__SI__CI 0x00000030L
#define MC_TRAIN_PRBSERR_2_D0__RAS_STATUS_MASK__SI__CI 0x00000200L
#define MC_TRAIN_PRBSERR_2_D0__WE_STATUS_MASK__SI__CI 0x00000800L
#define MC_TRAIN_PRBSERR_2_D1__ABI_STATUS_MASK__SI__CI 0x10000000L
#define MC_TRAIN_PRBSERR_2_D1__ADDR_STATUS_MASK__SI__CI 0x03ff0000L
#define MC_TRAIN_PRBSERR_2_D1__CAS_STATUS_MASK__SI__CI 0x00000400L
#define MC_TRAIN_PRBSERR_2_D1__CKB_STATUS_MASK__SI__CI 0x00000002L
#define MC_TRAIN_PRBSERR_2_D1__CKE_STATUS_MASK__SI__CI 0x00000100L
#define MC_TRAIN_PRBSERR_2_D1__CK_STATUS_MASK__SI__CI 0x00000001L
#define MC_TRAIN_PRBSERR_2_D1__CS_STATUS_MASK__SI__CI 0x00000030L
#define MC_TRAIN_PRBSERR_2_D1__RAS_STATUS_MASK__SI__CI 0x00000200L
#define MC_TRAIN_PRBSERR_2_D1__WE_STATUS_MASK__SI__CI 0x00000800L
#define MC_TSM_DEBUG_BCNT0__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT0__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT0__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT0__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT10__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT10__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT10__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT10__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT1__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT1__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT1__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT1__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT2__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT2__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT2__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT2__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT3__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT3__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT3__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT3__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT4__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT4__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT4__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT4__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT5__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT5__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT5__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT5__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT6__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT6__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT6__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT6__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT7__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT7__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT7__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT7__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT8__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT8__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT8__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT8__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BCNT9__BYTE0_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_BCNT9__BYTE1_MASK__SI__CI 0x0000ff00L
#define MC_TSM_DEBUG_BCNT9__BYTE2_MASK__SI__CI 0x00ff0000L
#define MC_TSM_DEBUG_BCNT9__BYTE3_MASK__SI__CI 0xff000000L
#define MC_TSM_DEBUG_BKPT__DATA_MASK__SI__CI 0xffffffffL
#define MC_TSM_DEBUG_FLAG__DATA_MASK__SI__CI 0xffffffffL
#define MC_TSM_DEBUG_GCNT__DATA_MASK__SI__CI 0xffffffffL
#define MC_TSM_DEBUG_MISC__FLAG_MASK__SI__CI 0x000000ffL
#define MC_TSM_DEBUG_MISC__NCNT_RD_MASK__SI__CI 0x00000f00L
#define MC_TSM_DEBUG_MISC__NCNT_WR_MASK__SI__CI 0x0000f000L
#define MC_TSM_DEBUG_ST01__DATA_MASK__SI__CI 0xffffffffL
#define MC_TSM_DEBUG_ST23__DATA_MASK__SI__CI 0xffffffffL
#define MC_TSM_DEBUG_ST45__DATA_MASK__SI__CI 0xffffffffL
#define MC_VM_AGP_BASE__AGP_BASE_MASK 0x0003ffffL
#define MC_VM_AGP_BOT__AGP_BOT_MASK 0x0003ffffL
#define MC_VM_AGP_TOP__AGP_TOP_MASK 0x0003ffffL
#define MC_VM_DC_WRITE_CNTL__DC_MEMORY_WRITE_LOCAL_MASK 0x00000100L
#define MC_VM_DC_WRITE_CNTL__DC_MEMORY_WRITE_SYSTEM_MASK 0x00000200L
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_0_MODE_MASK 0x00000003L
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_1_MODE_MASK 0x0000000cL
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_2_MODE_MASK 0x00000030L
#define MC_VM_DC_WRITE_CNTL__DC_WRITE_HIT_REGION_3_MODE_MASK 0x000000c0L
#define MC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR__PHYSICAL_ADDRESS_MASK 0x0fffffffL
#define MC_VM_FB_LOCATION__FB_BASE_MASK 0x0000ffffL
#define MC_VM_FB_LOCATION__FB_TOP_MASK 0xffff0000L
#define MC_VM_FB_OFFSET__FB_OFFSET_MASK 0x0003ffffL
#define MC_VM_L2_PERFCOUNTER0_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER0_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_VM_L2_PERFCOUNTER1_CFG__CLEAR_MASK__CI__VI 0x20000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__ENABLE_MASK__CI__VI 0x10000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_MODE_MASK__CI__VI 0x0f000000L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__CI__VI 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER1_CFG__PERF_SEL_MASK__CI__VI 0x000000ffL
#define MC_VM_L2_PERFCOUNTER_HI__COMPARE_VALUE_MASK__CI__VI 0xffff0000L
#define MC_VM_L2_PERFCOUNTER_HI__COUNTER_HI_MASK__CI__VI 0x0000ffffL
#define MC_VM_L2_PERFCOUNTER_LO__COUNTER_LO_MASK__CI__VI 0xffffffffL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__CI__VI 0x02000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__CI__VI 0x01000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__CI__VI 0x0000000fL
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__CI__VI 0x0000ff00L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__CI__VI 0x04000000L
#define MC_VM_L2_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__CI__VI 0x00ff0000L
#define MC_VM_MB_L1_TLB0_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MB_L1_TLB0_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MB_L1_TLB0_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MB_L1_TLB0_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MB_L1_TLB0_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MB_L1_TLB0_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MB_L1_TLB0_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MB_L1_TLB0_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MB_L1_TLB1_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MB_L1_TLB1_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MB_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MB_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MB_L1_TLB2_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MB_L1_TLB2_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MB_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MB_L1_TLB2_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MB_L1_TLB2_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MB_L1_TLB2_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MB_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MB_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MB_L1_TLB3_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MB_L1_TLB3_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MB_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MB_L1_TLB3_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MB_L1_TLB3_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MB_L1_TLB3_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MB_L2ARBITER_L2_CREDITS__L2_IF_CREDITS_MASK 0x0000003fL
#define MC_VM_MB_SECURE__ENABLE_INSECURE_READS_WHEN_SECURE_MASK__SI 0x00000001L
#define MC_VM_MD_L1_TLB0_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB0_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB0_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MD_L1_TLB0_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MD_L1_TLB0_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB0_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MD_L1_TLB0_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MD_L1_TLB0_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB1_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB1_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MD_L1_TLB1_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MD_L1_TLB1_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB2_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB2_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MD_L1_TLB2_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MD_L1_TLB2_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x00007000L
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0x00000e00L
#define MC_VM_MD_L1_TLB3_DEBUG__INVALIDATE_L1_TLB_MASK 0x00000001L
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_DEBUG_MASK 0x00078000L
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS_MASK__CI__VI 0x00080000L
#define MC_VM_MD_L1_TLB3_DEBUG__SEND_FREE_AT_RTN_MASK 0x00000100L
#define MC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MD_L1_TLB3_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MD_L1_TLB3_STATUS__BUSY_MASK 0x00000001L
#define MC_VM_MD_L1_TLB4_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK__SI 0x00007000L
#define MC_VM_MD_L1_TLB4_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK__SI 0x00000e00L
#define MC_VM_MD_L1_TLB4_DEBUG__INVALIDATE_L1_TLB_MASK__SI 0x00000001L
#define MC_VM_MD_L1_TLB4_DEBUG__L1_TLB_DEBUG_MASK__SI 0x00078000L
#define MC_VM_MD_L1_TLB4_DEBUG__SEND_FREE_AT_RTN_MASK__SI 0x00000100L
#define MC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MD_L1_TLB4_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MD_L1_TLB4_STATUS__BUSY_MASK__SI 0x00000001L
#define MC_VM_MD_L1_TLB5_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK__SI 0x00007000L
#define MC_VM_MD_L1_TLB5_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK__SI 0x00000e00L
#define MC_VM_MD_L1_TLB5_DEBUG__INVALIDATE_L1_TLB_MASK__SI 0x00000001L
#define MC_VM_MD_L1_TLB5_DEBUG__L1_TLB_DEBUG_MASK__SI 0x00078000L
#define MC_VM_MD_L1_TLB5_DEBUG__SEND_FREE_AT_RTN_MASK__SI 0x00000100L
#define MC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__CLEAR_ALL_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000010L
#define MC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__CLEAR_SELECTED_L1_PERFORMANCE_COUNTER_MASK__SI         \
  0x00000008L
#define MC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__ENABLE_L1_PERFORMANCE_COUNTERS_MASK__SI 0x00000fc0L
#define MC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__L1_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x00000007L
#define MC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000020L
#define MC_VM_MD_L1_TLB5_PERF_COUNTER_STATUS__L1_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define MC_VM_MD_L1_TLB5_STATUS__BUSY_MASK__SI 0x00000001L
#define MC_VM_MD_L2ARBITER_L2_CREDITS__L2_IF_CREDITS_MASK 0x0000003fL
#define MC_VM_MD_SECURE__ENABLE_INSECURE_READS_WHEN_SECURE_MASK__SI 0x00000001L
#define MC_VM_MX_L1_TLB_CNTL__ECO_BITS_MASK 0x00000780L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_ADVANCED_DRIVER_MODEL_MASK 0x00000040L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_FRAGMENT_PROCESSING_MASK 0x00000002L
#define MC_VM_MX_L1_TLB_CNTL__ENABLE_L1_TLB_MASK 0x00000001L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_ACCESS_MODE_MASK 0x00000018L
#define MC_VM_MX_L1_TLB_CNTL__SYSTEM_APERTURE_UNMAPPED_ACCESS_MASK 0x00000020L
#define MC_VM_STEERING__DEFAULT_STEERING_MASK__CI__VI 0x00000003L
#define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define MC_VM_SYSTEM_APERTURE_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define MC_VM_SYSTEM_APERTURE_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define MC_WR_CB__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_WR_CB__DUMMY_MASK__SI 0x00010000L
#define MC_WR_CB__ENABLE_MASK 0x00000001L
#define MC_WR_CB__LAZY_TIMER_MASK 0x00007800L
#define MC_WR_CB__MAX_BURST_MASK 0x00000780L
#define MC_WR_CB__PRESCALE_MASK 0x00000006L
#define MC_WR_CB__STALL_MODE_MASK 0x00000030L
#define MC_WR_CB__STALL_OVERRIDE_MASK 0x00000040L
#define MC_WR_CB__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_WR_DB__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_WR_DB__DUMMY_MASK__SI 0x00010000L
#define MC_WR_DB__ENABLE_MASK 0x00000001L
#define MC_WR_DB__LAZY_TIMER_MASK 0x00007800L
#define MC_WR_DB__MAX_BURST_MASK 0x00000780L
#define MC_WR_DB__PRESCALE_MASK 0x00000006L
#define MC_WR_DB__STALL_MODE_MASK 0x00000030L
#define MC_WR_DB__STALL_OVERRIDE_MASK 0x00000040L
#define MC_WR_DB__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_WR_GRP_EXT__DBSTEN0_MASK 0x0000000fL
#define MC_WR_GRP_EXT__TC0_MASK 0x000000f0L
#define MC_WR_GRP_GFX__ACPG_MASK__CI__VI 0x00000f00L
#define MC_WR_GRP_GFX__ACPO_MASK__CI__VI 0x0000f000L
#define MC_WR_GRP_GFX__CP_MASK 0x0000000fL
#define MC_WR_GRP_GFX__SH0_MASK__SI 0x000000f0L
#define MC_WR_GRP_GFX__SH1_MASK__SI 0x00000f00L
#define MC_WR_GRP_GFX__SH_MASK__CI__VI 0x000000f0L
#define MC_WR_GRP_GFX__XDMAM_MASK__CI 0x00f00000L
#define MC_WR_GRP_GFX__XDMAM_MASK__SI 0x000f0000L
#define MC_WR_GRP_GFX__XDMA_MASK__CI 0x000f0000L
#define MC_WR_GRP_GFX__XDMA_MASK__SI 0x0000f000L
#define MC_WR_GRP_LCL__BCAST0_MASK__SI 0x0f000000L
#define MC_WR_GRP_LCL__CB0_MASK 0x0000000fL
#define MC_WR_GRP_LCL__CBCMASK0_MASK 0x000000f0L
#define MC_WR_GRP_LCL__CBFMASK0_MASK 0x00000f00L
#define MC_WR_GRP_LCL__CBIMMED0_MASK 0xf0000000L
#define MC_WR_GRP_LCL__DB0_MASK 0x0000f000L
#define MC_WR_GRP_LCL__DBHTILE0_MASK 0x000f0000L
#define MC_WR_GRP_LCL__SX0_MASK 0x00f00000L
#define MC_WR_GRP_OTH__DRMDMA0_MASK__SI 0x000000f0L
#define MC_WR_GRP_OTH__HDP_MASK 0x00000f00L
#define MC_WR_GRP_OTH__SDMA0_MASK__CI__VI 0x000000f0L
#define MC_WR_GRP_OTH__SEM_MASK 0x0000f000L
#define MC_WR_GRP_OTH__UMC_MASK 0x000f0000L
#define MC_WR_GRP_OTH__UVD_EXT0_MASK 0x0000000fL
#define MC_WR_GRP_OTH__UVD_EXT1_MASK 0xf0000000L
#define MC_WR_GRP_OTH__UVD_MASK 0x00f00000L
#define MC_WR_GRP_OTH__XDP_MASK 0x0f000000L
#define MC_WR_GRP_SYS__DRMDMA1_MASK__SI 0x000f0000L
#define MC_WR_GRP_SYS__IH_MASK 0x0000000fL
#define MC_WR_GRP_SYS__MCIF_MASK 0x000000f0L
#define MC_WR_GRP_SYS__RLC_MASK 0x00000f00L
#define MC_WR_GRP_SYS__SAM_MASK__CI 0x0000f000L
#define MC_WR_GRP_SYS__SDMA1_MASK__CI__VI 0x00f00000L
#define MC_WR_GRP_SYS__SMU_MASK__CI__VI 0x000f0000L
#define MC_WR_GRP_SYS__SMU_MASK__SI 0x00f00000L
#define MC_WR_GRP_SYS__SPU_MASK__SI 0x0000f000L
#define MC_WR_GRP_SYS__VCEU_MASK 0xf0000000L
#define MC_WR_GRP_SYS__VCE_MASK 0x0f000000L
#define MC_WR_HUB__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_WR_HUB__DUMMY_MASK__SI 0x00010000L
#define MC_WR_HUB__ENABLE_MASK 0x00000001L
#define MC_WR_HUB__LAZY_TIMER_MASK 0x00007800L
#define MC_WR_HUB__MAX_BURST_MASK 0x00000780L
#define MC_WR_HUB__PRESCALE_MASK 0x00000006L
#define MC_WR_HUB__STALL_MODE_MASK 0x00000030L
#define MC_WR_HUB__STALL_OVERRIDE_MASK 0x00000040L
#define MC_WR_HUB__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_WR_TC0__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_WR_TC0__DUMMY_MASK__SI 0x00010000L
#define MC_WR_TC0__ENABLE_MASK 0x00000001L
#define MC_WR_TC0__LAZY_TIMER_MASK 0x00007800L
#define MC_WR_TC0__MAX_BURST_MASK 0x00000780L
#define MC_WR_TC0__PRESCALE_MASK 0x00000006L
#define MC_WR_TC0__STALL_MODE_MASK 0x00000030L
#define MC_WR_TC0__STALL_OVERRIDE_MASK 0x00000040L
#define MC_WR_TC0__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_WR_TC1__BLACKOUT_EXEMPT_MASK 0x00000008L
#define MC_WR_TC1__DUMMY_MASK__SI 0x00010000L
#define MC_WR_TC1__ENABLE_MASK 0x00000001L
#define MC_WR_TC1__LAZY_TIMER_MASK 0x00007800L
#define MC_WR_TC1__MAX_BURST_MASK 0x00000780L
#define MC_WR_TC1__PRESCALE_MASK 0x00000006L
#define MC_WR_TC1__STALL_MODE_MASK 0x00000030L
#define MC_WR_TC1__STALL_OVERRIDE_MASK 0x00000040L
#define MC_WR_TC1__STALL_OVERRIDE_WTM_MASK 0x00008000L
#define MC_XBAR_ADDR_DEC__GECC_MASK 0x00000002L
#define MC_XBAR_ADDR_DEC__NO_DIV_BY_3_MASK 0x00000001L
#define MC_XBAR_ADDR_DEC__RB_SPLIT_COLHI_MASK 0x00000008L
#define MC_XBAR_ADDR_DEC__RB_SPLIT_MASK 0x00000004L
#define MC_XBAR_ARB_MAX_BURST__RD_PORT0_MASK 0x0000000fL
#define MC_XBAR_ARB_MAX_BURST__RD_PORT1_MASK 0x000000f0L
#define MC_XBAR_ARB_MAX_BURST__RD_PORT2_MASK 0x00000f00L
#define MC_XBAR_ARB_MAX_BURST__RD_PORT3_MASK 0x0000f000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT0_MASK 0x000f0000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT1_MASK 0x00f00000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT2_MASK 0x0f000000L
#define MC_XBAR_ARB_MAX_BURST__WR_PORT3_MASK 0xf0000000L
#define MC_XBAR_ARB__BREAK_BURST_CID_CHANGE_MASK 0x00000004L
#define MC_XBAR_ARB__DISABLE_HUB_STALL_HIGHEST_MASK 0x00000002L
#define MC_XBAR_ARB__HUBRD_HIGHEST_MASK 0x00000001L
#define MC_XBAR_CHTRIREMAP__CH0_MASK 0x00000003L
#define MC_XBAR_CHTRIREMAP__CH1_MASK 0x0000000cL
#define MC_XBAR_CHTRIREMAP__CH2_MASK 0x00000030L
#define MC_XBAR_PERF_MON_CNTL0__ALLOW_WRAP_MASK__SI__CI 0x10000000L
#define MC_XBAR_PERF_MON_CNTL0__START_MODE_MASK__SI__CI 0x03000000L
#define MC_XBAR_PERF_MON_CNTL0__START_THRESH_MASK__SI__CI 0x00000fffL
#define MC_XBAR_PERF_MON_CNTL0__STOP_MODE_MASK__SI__CI 0x0c000000L
#define MC_XBAR_PERF_MON_CNTL0__STOP_THRESH_MASK__SI__CI 0x00fff000L
#define MC_XBAR_PERF_MON_CNTL1__START_TRIG_ID_MASK__SI__CI 0x0000ff00L
#define MC_XBAR_PERF_MON_CNTL1__STOP_TRIG_ID_MASK__SI__CI 0x00ff0000L
#define MC_XBAR_PERF_MON_CNTL1__THRESH_CNTR_ID_MASK__SI__CI 0x000000ffL
#define MC_XBAR_PERF_MON_CNTL2__MON0_ID_MASK__SI__CI 0x000000ffL
#define MC_XBAR_PERF_MON_CNTL2__MON1_ID_MASK__SI__CI 0x0000ff00L
#define MC_XBAR_PERF_MON_CNTL2__MON2_ID_MASK__SI__CI 0x00ff0000L
#define MC_XBAR_PERF_MON_CNTL2__MON3_ID_MASK__SI__CI 0xff000000L
#define MC_XBAR_PERF_MON_MAX_THSH__MON0_MASK__SI__CI 0x000000ffL
#define MC_XBAR_PERF_MON_MAX_THSH__MON1_MASK__SI__CI 0x0000ff00L
#define MC_XBAR_PERF_MON_MAX_THSH__MON2_MASK__SI__CI 0x00ff0000L
#define MC_XBAR_PERF_MON_MAX_THSH__MON3_MASK__SI__CI 0xff000000L
#define MC_XBAR_PERF_MON_RSLT0__COUNT_MASK__SI__CI 0xffffffffL
#define MC_XBAR_PERF_MON_RSLT1__COUNT_MASK__SI__CI 0xffffffffL
#define MC_XBAR_PERF_MON_RSLT2__COUNT_MASK__SI__CI 0xffffffffL
#define MC_XBAR_PERF_MON_RSLT3__COUNT_MASK__SI__CI 0xffffffffL
#define MC_XBAR_RDREQ_CREDIT__OUT0_MASK 0x000000ffL
#define MC_XBAR_RDREQ_CREDIT__OUT1_MASK 0x0000ff00L
#define MC_XBAR_RDREQ_CREDIT__OUT2_MASK 0x00ff0000L
#define MC_XBAR_RDREQ_CREDIT__OUT3_MASK 0xff000000L
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT0_MASK 0x000000ffL
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT1_MASK 0x0000ff00L
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT2_MASK 0x00ff0000L
#define MC_XBAR_RDREQ_PRI_CREDIT__OUT3_MASK 0xff000000L
#define MC_XBAR_RDRET_CREDIT1__OUT0_MASK 0x000000ffL
#define MC_XBAR_RDRET_CREDIT1__OUT1_MASK 0x0000ff00L
#define MC_XBAR_RDRET_CREDIT1__OUT2_MASK 0x00ff0000L
#define MC_XBAR_RDRET_CREDIT1__OUT3_MASK 0xff000000L
#define MC_XBAR_RDRET_CREDIT2__HUB_LP_RDRET_SKID_MASK 0x00ff0000L
#define MC_XBAR_RDRET_CREDIT2__OUT4_MASK 0x000000ffL
#define MC_XBAR_RDRET_CREDIT2__OUT5_MASK 0x0000ff00L
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT0_MASK 0x000000ffL
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT1_MASK 0x0000ff00L
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT2_MASK 0x00ff0000L
#define MC_XBAR_RDRET_PRI_CREDIT1__OUT3_MASK 0xff000000L
#define MC_XBAR_RDRET_PRI_CREDIT2__OUT4_MASK 0x000000ffL
#define MC_XBAR_RDRET_PRI_CREDIT2__OUT5_MASK 0x0000ff00L
#define MC_XBAR_REMOTE__RDREQ_EN_GOQ_MASK 0x00000002L
#define MC_XBAR_REMOTE__WRREQ_EN_GOQ_MASK 0x00000001L
#define MC_XBAR_SPARE0__BIT_MASK 0xffffffffL
#define MC_XBAR_SPARE1__BIT_MASK 0xffffffffL
#define MC_XBAR_TWOCHAN__CH0_MASK 0x00000006L
#define MC_XBAR_TWOCHAN__CH1_MASK 0x00000018L
#define MC_XBAR_TWOCHAN__DISABLE_ONEPORT_MASK 0x00000001L
#define MC_XBAR_WRREQ_CREDIT__OUT0_MASK 0x000000ffL
#define MC_XBAR_WRREQ_CREDIT__OUT1_MASK 0x0000ff00L
#define MC_XBAR_WRREQ_CREDIT__OUT2_MASK 0x00ff0000L
#define MC_XBAR_WRREQ_CREDIT__OUT3_MASK 0xff000000L
#define MC_XBAR_WRRET_CREDIT1__OUT0_MASK 0x000000ffL
#define MC_XBAR_WRRET_CREDIT1__OUT1_MASK 0x0000ff00L
#define MC_XBAR_WRRET_CREDIT1__OUT2_MASK 0x00ff0000L
#define MC_XBAR_WRRET_CREDIT1__OUT3_MASK 0xff000000L
#define MC_XBAR_WRRET_CREDIT2__OUT4_MASK 0x000000ffL
#define MC_XBAR_WRRET_CREDIT2__OUT5_MASK 0x0000ff00L
#define MC_XPB_CLG_CFG0__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG0__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG0__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG0__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG0__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG10__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG10__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG10__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG10__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG10__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG11__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG11__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG11__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG11__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG11__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG12__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG12__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG12__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG12__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG12__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG13__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG13__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG13__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG13__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG13__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG14__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG14__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG14__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG14__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG14__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG15__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG15__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG15__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG15__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG15__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG16__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG16__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG16__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG16__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG16__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG17__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG17__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG17__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG17__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG17__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG18__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG18__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG18__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG18__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG18__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG19__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG19__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG19__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG19__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG19__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG1__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG1__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG1__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG1__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG1__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG20__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG20__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG20__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG20__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG20__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG21__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG21__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG21__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG21__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG21__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG22__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG22__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG22__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG22__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG22__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG23__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG23__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG23__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG23__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG23__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG24__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG24__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG24__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG24__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG24__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG25__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG25__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG25__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG25__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG25__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG26__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG26__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG26__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG26__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG26__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG27__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG27__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG27__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG27__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG27__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG28__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG28__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG28__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG28__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG28__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG29__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG29__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG29__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG29__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG29__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG2__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG2__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG2__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG2__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG2__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG30__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG30__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG30__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG30__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG30__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG31__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG31__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG31__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG31__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG31__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG32__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG32__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG32__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG32__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG32__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG33__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG33__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG33__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG33__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG33__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG34__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG34__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG34__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG34__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG34__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG35__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG35__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG35__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG35__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG35__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG36__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG36__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG36__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG36__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG36__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG3__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG3__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG3__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG3__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG3__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG4__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG4__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG4__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG4__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG4__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG5__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG5__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG5__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG5__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG5__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG6__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG6__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG6__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG6__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG6__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG7__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG7__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG7__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG7__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG7__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG8__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG8__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG8__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG8__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG8__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_CFG9__HOST_FLUSH_MASK 0x00003c00L
#define MC_XPB_CLG_CFG9__LB_TYPE_MASK 0x00000070L
#define MC_XPB_CLG_CFG9__P2P_BAR_MASK 0x00000380L
#define MC_XPB_CLG_CFG9__SIDE_FLUSH_MASK 0x0003c000L
#define MC_XPB_CLG_CFG9__WCB_NUM_MASK 0x0000000fL
#define MC_XPB_CLG_EXTRA_RD__CMP0_MASK 0x000000ffL
#define MC_XPB_CLG_EXTRA_RD__CMP1_MASK 0x01fe0000L
#define MC_XPB_CLG_EXTRA_RD__MSK0_MASK 0x0000ff00L
#define MC_XPB_CLG_EXTRA_RD__VLD0_MASK 0x00010000L
#define MC_XPB_CLG_EXTRA_RD__VLD1_MASK 0x02000000L
#define MC_XPB_CLG_EXTRA__CMP0_MASK 0x000000ffL
#define MC_XPB_CLG_EXTRA__CMP1_MASK 0x01fe0000L
#define MC_XPB_CLG_EXTRA__MSK0_MASK 0x0000ff00L
#define MC_XPB_CLG_EXTRA__VLD0_MASK 0x00010000L
#define MC_XPB_CLG_EXTRA__VLD1_MASK 0x02000000L
#define MC_XPB_CLK_GAT__ENABLE_MASK 0x00040000L
#define MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK 0x00080000L
#define MC_XPB_CLK_GAT__OFFDLY_MASK 0x00000fc0L
#define MC_XPB_CLK_GAT__ONDLY_MASK 0x0000003fL
#define MC_XPB_CLK_GAT__RDYDLY_MASK 0x0003f000L
#define MC_XPB_INTF_CFG2__RPB_RDREQ_CRD_MASK 0x000000ffL
#define MC_XPB_INTF_CFG__BIF_MEM_SNOOP_SEL_MASK 0x02000000L
#define MC_XPB_INTF_CFG__BIF_MEM_SNOOP_VAL_MASK 0x04000000L
#define MC_XPB_INTF_CFG__BIF_REG_SNOOP_SEL_MASK 0x00800000L
#define MC_XPB_INTF_CFG__BIF_REG_SNOOP_VAL_MASK 0x01000000L
#define MC_XPB_INTF_CFG__MC_WRRET_ASK_MASK 0x0000ff00L
#define MC_XPB_INTF_CFG__RPB_WRREQ_CRD_MASK 0x000000ffL
#define MC_XPB_INTF_CFG__XSP_ORDERING_SEL_MASK 0x40000000L
#define MC_XPB_INTF_CFG__XSP_ORDERING_VAL_MASK 0x80000000L
#define MC_XPB_INTF_CFG__XSP_REQ_CRD_MASK 0x007f0000L
#define MC_XPB_INTF_CFG__XSP_SNOOP_SEL_MASK 0x18000000L
#define MC_XPB_INTF_CFG__XSP_SNOOP_VAL_MASK 0x20000000L
#define MC_XPB_INTF_STS__CNS_BUF_BUSY_MASK 0x00040000L
#define MC_XPB_INTF_STS__CNS_BUF_FULL_MASK 0x00020000L
#define MC_XPB_INTF_STS__HOP_ATTR_BUF_FULL_MASK 0x00010000L
#define MC_XPB_INTF_STS__HOP_DATA_BUF_FULL_MASK 0x00008000L
#define MC_XPB_INTF_STS__RPB_RDREQ_CRD_MASK 0x07f80000L
#define MC_XPB_INTF_STS__RPB_WRREQ_CRD_MASK 0x000000ffL
#define MC_XPB_INTF_STS__XSP_REQ_CRD_MASK 0x00007f00L
#define MC_XPB_LB_ADDR__CMP0_MASK 0x000003ffL
#define MC_XPB_LB_ADDR__CMP1_MASK 0x03f00000L
#define MC_XPB_LB_ADDR__MASK0_MASK 0x000ffc00L
#define MC_XPB_LB_ADDR__MASK1_MASK 0xfc000000L
#define MC_XPB_MAP_INVERT_FLUSH_NUM_LSB__ALTER_FLUSH_NUM_MASK 0x0000ffffL
#define MC_XPB_MISC_CFG__FIELDNAME0_MASK 0x000000ffL
#define MC_XPB_MISC_CFG__FIELDNAME1_MASK 0x0000ff00L
#define MC_XPB_MISC_CFG__FIELDNAME2_MASK 0x00ff0000L
#define MC_XPB_MISC_CFG__FIELDNAME3_MASK 0x7f000000L
#define MC_XPB_MISC_CFG__TRIGGERNAME_MASK 0x80000000L
#define MC_XPB_P2P_BAR0__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR0__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR0__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR0__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR0__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR0__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR0__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR0__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR1__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR1__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR1__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR1__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR1__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR1__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR1__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR1__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR2__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR2__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR2__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR2__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR2__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR2__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR2__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR2__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR3__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR3__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR3__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR3__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR3__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR3__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR3__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR3__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR4__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR4__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR4__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR4__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR4__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR4__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR4__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR4__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR5__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR5__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR5__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR5__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR5__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR5__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR5__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR5__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR6__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR6__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR6__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR6__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR6__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR6__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR6__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR6__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR7__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR7__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR7__HOST_FLUSH_MASK 0x0000000fL
#define MC_XPB_P2P_BAR7__MEM_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR7__REG_SYS_BAR_MASK 0x000000f0L
#define MC_XPB_P2P_BAR7__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR7__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR7__VALID_MASK 0x00001000L
#define MC_XPB_P2P_BAR_CFG__ADDR_SIZE_MASK 0x0000000fL
#define MC_XPB_P2P_BAR_CFG__ATC_TRANSLATED_MASK 0x00001000L
#define MC_XPB_P2P_BAR_CFG__COMPRESS_DIS_MASK 0x00000100L
#define MC_XPB_P2P_BAR_CFG__RD_EN_MASK 0x00000800L
#define MC_XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR_MASK 0x00000400L
#define MC_XPB_P2P_BAR_CFG__SEND_BAR_MASK 0x00000030L
#define MC_XPB_P2P_BAR_CFG__SEND_DIS_MASK 0x00000080L
#define MC_XPB_P2P_BAR_CFG__SNOOP_MASK 0x00000040L
#define MC_XPB_P2P_BAR_CFG__UPDATE_DIS_MASK 0x00000200L
#define MC_XPB_P2P_BAR_DEBUG__HOST_FLUSH_MASK 0x00000f00L
#define MC_XPB_P2P_BAR_DEBUG__MEM_SYS_BAR_MASK 0x0000f000L
#define MC_XPB_P2P_BAR_DEBUG__SEL_MASK 0x000000ffL
#define MC_XPB_P2P_BAR_DELTA_ABOVE__DELTA_MASK 0x0fffff00L
#define MC_XPB_P2P_BAR_DELTA_ABOVE__EN_MASK 0x000000ffL
#define MC_XPB_P2P_BAR_DELTA_BELOW__DELTA_MASK 0x0fffff00L
#define MC_XPB_P2P_BAR_DELTA_BELOW__EN_MASK 0x000000ffL
#define MC_XPB_P2P_BAR_SETUP__ADDRESS_MASK 0xffff0000L
#define MC_XPB_P2P_BAR_SETUP__COMPRESS_DIS_MASK 0x00004000L
#define MC_XPB_P2P_BAR_SETUP__REG_SYS_BAR_MASK 0x00000f00L
#define MC_XPB_P2P_BAR_SETUP__RESERVED_MASK 0x00008000L
#define MC_XPB_P2P_BAR_SETUP__SEL_MASK 0x000000ffL
#define MC_XPB_P2P_BAR_SETUP__SEND_DIS_MASK 0x00002000L
#define MC_XPB_P2P_BAR_SETUP__VALID_MASK 0x00001000L
#define MC_XPB_PEER_SYS_BAR0__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR0__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR0__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR1__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR1__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR1__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR2__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR2__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR2__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR3__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR3__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR3__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR4__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR4__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR4__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR5__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR5__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR5__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR6__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR6__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR6__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR7__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR7__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR7__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR8__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR8__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR8__VALID_MASK 0x00000001L
#define MC_XPB_PEER_SYS_BAR9__ADDR_MASK 0x07fffffcL
#define MC_XPB_PEER_SYS_BAR9__SIDE_OK_MASK 0x00000002L
#define MC_XPB_PEER_SYS_BAR9__VALID_MASK 0x00000001L
#define MC_XPB_PERF_KNOBS__CNS_FIFO_DEPTH_MASK 0x0000003fL
#define MC_XPB_PERF_KNOBS__WCB_HST_FIFO_DEPTH_MASK 0x00000fc0L
#define MC_XPB_PERF_KNOBS__WCB_SID_FIFO_DEPTH_MASK 0x0003f000L
#define MC_XPB_PIPE_STS__RET_BUF_FULL_MASK 0x00800000L
#define MC_XPB_PIPE_STS__WCB_ANY_PBUF_MASK 0x00000001L
#define MC_XPB_PIPE_STS__WCB_HST_DATA_BUF_CNT_MASK 0x000000feL
#define MC_XPB_PIPE_STS__WCB_HST_DATA_OBUF_FULL_MASK 0x00200000L
#define MC_XPB_PIPE_STS__WCB_HST_RD_PTR_BUF_FULL_MASK 0x00008000L
#define MC_XPB_PIPE_STS__WCB_HST_REQ_FIFO_FULL_MASK 0x00020000L
#define MC_XPB_PIPE_STS__WCB_HST_REQ_OBUF_FULL_MASK 0x00080000L
#define MC_XPB_PIPE_STS__WCB_SID_DATA_BUF_CNT_MASK 0x00007f00L
#define MC_XPB_PIPE_STS__WCB_SID_DATA_OBUF_FULL_MASK 0x00400000L
#define MC_XPB_PIPE_STS__WCB_SID_RD_PTR_BUF_FULL_MASK 0x00010000L
#define MC_XPB_PIPE_STS__WCB_SID_REQ_FIFO_FULL_MASK 0x00040000L
#define MC_XPB_PIPE_STS__WCB_SID_REQ_OBUF_FULL_MASK 0x00100000L
#define MC_XPB_PIPE_STS__XPB_CLK_BUSY_BITS_MASK 0xff000000L
#define MC_XPB_RTR_DEST_MAP0__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP0__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP0__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP0__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP1__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP1__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP1__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP1__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP2__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP2__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP2__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP2__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP3__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP3__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP3__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP3__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP4__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP4__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP4__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP4__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP5__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP5__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP5__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP5__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP6__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP6__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP6__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP6__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP7__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP7__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP7__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP7__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP8__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP8__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP8__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP8__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_DEST_MAP9__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_RTR_DEST_MAP9__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_RTR_DEST_MAP9__NMR_MASK 0x00000001L
#define MC_XPB_RTR_DEST_MAP9__SIDE_OK_MASK 0x02000000L
#define MC_XPB_RTR_SRC_APRTR0__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR1__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR2__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR3__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR4__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR5__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR6__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR7__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR8__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_RTR_SRC_APRTR9__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_STICKY_W1C__BITS_MASK 0xffffffffL
#define MC_XPB_STICKY__BITS_MASK 0xffffffffL
#define MC_XPB_SUB_CTRL__RESET_CGR_MASK 0x00080000L
#define MC_XPB_SUB_CTRL__RESET_CNS_MASK 0x00000400L
#define MC_XPB_SUB_CTRL__RESET_HOP_MASK 0x00010000L
#define MC_XPB_SUB_CTRL__RESET_HST_MASK 0x00008000L
#define MC_XPB_SUB_CTRL__RESET_MAP_MASK 0x00002000L
#define MC_XPB_SUB_CTRL__RESET_RET_MASK 0x00001000L
#define MC_XPB_SUB_CTRL__RESET_RTR_MASK 0x00000800L
#define MC_XPB_SUB_CTRL__RESET_SID_MASK 0x00020000L
#define MC_XPB_SUB_CTRL__RESET_SRB_MASK 0x00040000L
#define MC_XPB_SUB_CTRL__RESET_WCB_MASK 0x00004000L
#define MC_XPB_SUB_CTRL__STALL_CNS_RTR_REQ_MASK 0x00000002L
#define MC_XPB_SUB_CTRL__STALL_HST_HOP_REQ_MASK 0x00000100L
#define MC_XPB_SUB_CTRL__STALL_MAP_WCB_REQ_MASK 0x00000010L
#define MC_XPB_SUB_CTRL__STALL_MC_XSP_REQ_SEND_MASK 0x00000040L
#define MC_XPB_SUB_CTRL__STALL_RTR_MAP_REQ_MASK 0x00000008L
#define MC_XPB_SUB_CTRL__STALL_RTR_RPB_WRREQ_MASK 0x00000004L
#define MC_XPB_SUB_CTRL__STALL_WCB_HST_REQ_MASK 0x00000080L
#define MC_XPB_SUB_CTRL__STALL_WCB_SID_REQ_MASK 0x00000020L
#define MC_XPB_SUB_CTRL__STALL_XPB_RPB_REQ_ATTR_MASK 0x00000200L
#define MC_XPB_SUB_CTRL__WRREQ_BYPASS_XPB_MASK 0x00000001L
#define MC_XPB_UNC_THRESH_HST__CHANGE_PREF_MASK 0x0000003fL
#define MC_XPB_UNC_THRESH_HST__STRONG_PREF_MASK 0x00000fc0L
#define MC_XPB_UNC_THRESH_HST__USE_UNFULL_MASK 0x0003f000L
#define MC_XPB_UNC_THRESH_SID__CHANGE_PREF_MASK 0x0000003fL
#define MC_XPB_UNC_THRESH_SID__STRONG_PREF_MASK 0x00000fc0L
#define MC_XPB_UNC_THRESH_SID__USE_UNFULL_MASK 0x0003f000L
#define MC_XPB_WCB_CFG__HST_MAX_MASK 0x00030000L
#define MC_XPB_WCB_CFG__SID_MAX_MASK 0x000c0000L
#define MC_XPB_WCB_CFG__TIMEOUT_MASK 0x0000ffffL
#define MC_XPB_WCB_STS__PBUF_VLD_MASK 0x0000ffffL
#define MC_XPB_WCB_STS__WCB_HST_DATA_BUF_CNT_MASK 0x007f0000L
#define MC_XPB_WCB_STS__WCB_SID_DATA_BUF_CNT_MASK 0x3f800000L
#define MC_XPB_XDMA_PEER_SYS_BAR0__ADDR_MASK 0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR0__SIDE_OK_MASK 0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR0__VALID_MASK 0x00000001L
#define MC_XPB_XDMA_PEER_SYS_BAR1__ADDR_MASK 0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR1__SIDE_OK_MASK 0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR1__VALID_MASK 0x00000001L
#define MC_XPB_XDMA_PEER_SYS_BAR2__ADDR_MASK 0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR2__SIDE_OK_MASK 0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR2__VALID_MASK 0x00000001L
#define MC_XPB_XDMA_PEER_SYS_BAR3__ADDR_MASK 0x07fffffcL
#define MC_XPB_XDMA_PEER_SYS_BAR3__SIDE_OK_MASK 0x00000002L
#define MC_XPB_XDMA_PEER_SYS_BAR3__VALID_MASK 0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP0__NMR_MASK 0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP0__SIDE_OK_MASK 0x02000000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP1__NMR_MASK 0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP1__SIDE_OK_MASK 0x02000000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP2__NMR_MASK 0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP2__SIDE_OK_MASK 0x02000000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE_MASK 0x7c000000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET_MASK 0x000ffffeL
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_MASK 0x00f00000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB_MASK 0x01000000L
#define MC_XPB_XDMA_RTR_DEST_MAP3__NMR_MASK 0x00000001L
#define MC_XPB_XDMA_RTR_DEST_MAP3__SIDE_OK_MASK 0x02000000L
#define MC_XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR_MASK 0x01ffffffL
#define MC_XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR_MASK 0x01ffffffL
#define MEM_TYPE_CNTL__BF_MEM_PHY_G5_G3_MASK__CI__VI 0x00000001L
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_CLOCK_SOURCE_SEL_MASK__SI 0x00100000L
#define MICROSECOND_TIME_BASE_DIV__MICROSECOND_TIME_BASE_DIV_MASK__SI 0x0000007fL
#define MICROSECOND_TIME_BASE_DIV__PPLL_REFCLK_SEL_MASK__SI 0x01000000L
#define MICROSECOND_TIME_BASE_DIV__PPLL_REFCLK_SOFT_RESET_MASK__SI 0x10000000L
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_CLOCK_SOURCE_SEL_MASK__SI 0x00020000L
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_DIV_MASK__SI 0x00007f00L
#define MICROSECOND_TIME_BASE_DIV__XTAL_REF_SEL_MASK__SI 0x00010000L
#define MINOR_VERSION__MINOR_VERSION_MASK__SI 0x000000ffL
#define MIN_GRANT__MIN_GNT_MASK 0x000000ffL
#define MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK__CI__VI 0x000000ffL
#define MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL_MASK__CI__VI 0x00ff0000L
#define MISC_CLK_CTRL__ZCLK_SEL_MASK__CI__VI 0x0000ff00L
#define MLPS0_DEBUG_BUS_SIGNALS__CAP_SENSE_ENABLE_OUT_MASK__CI__VI 0x00008000L
#define MLPS0_DEBUG_BUS_SIGNALS__INT_OSC_CLK_MASK__CI__VI 0x00000040L
#define MLPS0_DEBUG_BUS_SIGNALS__RES_OUT_MASK__CI__VI 0x0000001fL
#define MLPS0_DEBUG_BUS_SIGNALS__SPARE_MASK__CI__VI 0x00007f80L
#define MLPS0_DEBUG_BUS_SIGNALS__STRAP_OUTA_MASK__CI__VI 0x001f0000L
#define MLPS0_DEBUG_BUS_SIGNALS__STRAP_OUTB_MASK__CI__VI 0x03e00000L
#define MLPS0_DEBUG_BUS_SIGNALS__STRAP_OUTC_MASK__CI__VI 0x7c000000L
#define MLPS0_DEBUG_BUS_SIGNALS__Y_MASK__CI__VI 0x00000020L
#define MLPS1_DEBUG_BUS_SIGNALS__CAP_SENSE_ENABLE_OUT_MASK__CI__VI 0x00008000L
#define MLPS1_DEBUG_BUS_SIGNALS__INT_OSC_CLK_MASK__CI__VI 0x00000040L
#define MLPS1_DEBUG_BUS_SIGNALS__RES_OUT_MASK__CI__VI 0x0000001fL
#define MLPS1_DEBUG_BUS_SIGNALS__SPARE_MASK__CI__VI 0x00007f80L
#define MLPS1_DEBUG_BUS_SIGNALS__STRAP_OUTA_MASK__CI__VI 0x001f0000L
#define MLPS1_DEBUG_BUS_SIGNALS__STRAP_OUTB_MASK__CI__VI 0x03e00000L
#define MLPS1_DEBUG_BUS_SIGNALS__STRAP_OUTC_MASK__CI__VI 0x7c000000L
#define MLPS1_DEBUG_BUS_SIGNALS__Y_MASK__CI__VI 0x00000020L
#define MLPS2_DEBUG_BUS_SIGNALS__CAP_SENSE_ENABLE_OUT_MASK__CI__VI 0x00008000L
#define MLPS2_DEBUG_BUS_SIGNALS__INT_OSC_CLK_MASK__CI__VI 0x00000040L
#define MLPS2_DEBUG_BUS_SIGNALS__RES_OUT_MASK__CI__VI 0x0000001fL
#define MLPS2_DEBUG_BUS_SIGNALS__SPARE_MASK__CI__VI 0x00007f80L
#define MLPS2_DEBUG_BUS_SIGNALS__STRAP_OUTA_MASK__CI__VI 0x001f0000L
#define MLPS2_DEBUG_BUS_SIGNALS__STRAP_OUTB_MASK__CI__VI 0x03e00000L
#define MLPS2_DEBUG_BUS_SIGNALS__STRAP_OUTC_MASK__CI__VI 0x7c000000L
#define MLPS2_DEBUG_BUS_SIGNALS__Y_MASK__CI__VI 0x00000020L
#define MLPS3_DEBUG_BUS_SIGNALS__CAP_SENSE_ENABLE_OUT_MASK__CI__VI 0x00008000L
#define MLPS3_DEBUG_BUS_SIGNALS__INT_OSC_CLK_MASK__CI__VI 0x00000040L
#define MLPS3_DEBUG_BUS_SIGNALS__RES_OUT_MASK__CI__VI 0x0000001fL
#define MLPS3_DEBUG_BUS_SIGNALS__SPARE_MASK__CI__VI 0x00007f80L
#define MLPS3_DEBUG_BUS_SIGNALS__STRAP_OUTA_MASK__CI__VI 0x001f0000L
#define MLPS3_DEBUG_BUS_SIGNALS__STRAP_OUTB_MASK__CI__VI 0x03e00000L
#define MLPS3_DEBUG_BUS_SIGNALS__STRAP_OUTC_MASK__CI__VI 0x7c000000L
#define MLPS3_DEBUG_BUS_SIGNALS__Y_MASK__CI__VI 0x00000020L
#define MLPSPAD_PINSTRAPS__MLPS_EFUSE_RD_DISABLE_MASK__CI 0x00002000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_0_MASK__CI__VI 0x00000001L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_10_MASK__CI__VI 0x00000400L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_11_MASK__CI__VI 0x00000800L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_12_MASK__CI__VI 0x00001000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_14_MASK__CI__VI 0x00004000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_16_MASK__CI__VI 0x00010000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_17_MASK__CI__VI 0x00020000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_18_MASK__CI__VI 0x00040000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_19_MASK__CI__VI 0x00080000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_1_MASK__CI__VI 0x00000002L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_20_MASK__CI__VI 0x00100000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_21_MASK__CI__VI 0x00200000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_22_MASK__CI__VI 0x00400000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_23_MASK__CI__VI 0x00800000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_24_MASK__CI__VI 0x01000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_25_MASK__CI__VI 0x02000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_26_MASK__CI__VI 0x04000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_27_MASK__CI__VI 0x08000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_28_MASK__CI__VI 0x10000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_29_MASK__CI__VI 0x20000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_2_MASK__CI__VI 0x00000004L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_30_MASK__CI__VI 0x40000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_31_MASK__CI__VI 0x80000000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_3_MASK__CI__VI 0x00000008L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_4_MASK__CI__VI 0x00000010L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_5_MASK__CI__VI 0x00000020L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_6_MASK__CI__VI 0x00000040L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_7_MASK__CI__VI 0x00000080L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_8_MASK__CI__VI 0x00000100L
#define MLPSPAD_PINSTRAPS__MLPS_ROM_EXIST_MASK__CI 0x00008000L
#define MLPSPAD_PINSTRAPS__MLPS_ROM_REPAIR_MASK__CI 0x00000200L
#define MLPS_CNTL__ADC_ENB_MASK__CI__VI 0x00000001L
#define MLPS_CNTL__DIFF_REC_EN_MASK__CI__VI 0x00000002L
#define MLPS_CNTL__SPARE_MASK__CI__VI 0x000007f8L
#define MM_CFGREGS_CNTL__MM_CFG_FUNC_SEL_MASK 0x00000007L
#define MM_CFGREGS_CNTL__MM_WR_TO_CFG_EN_MASK 0x00000008L
#define MM_DATA__MM_DATA_MASK 0xffffffffL
#define MM_INDEX_HI__MM_OFFSET_HI_MASK__CI__VI 0xffffffffL
#define MM_INDEX__MM_APER_MASK 0x80000000L
#define MM_INDEX__MM_OFFSET_MASK 0x7fffffffL
#define MPLL_AD_FUNC_CNTL__SPARE_MASK__SI__CI 0xfffffff8L
#define MPLL_AD_FUNC_CNTL__YCLK_POST_DIV_MASK__SI__CI 0x00000007L
#define MPLL_AD_STATUS__FREQ_LOCK_MASK__SI__CI 0x00040000L
#define MPLL_AD_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_AD_STATUS__OINT_RESET_MASK__SI__CI 0x00020000L
#define MPLL_AD_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_AD_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_AD_STATUS__VCTRLADC_MASK__SI__CI 0x00000007L
#define MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL_MASK 0x0000ff00L
#define MPLL_CNTL_MODE__FAST_LOCK_CNTRL_MASK__SI__CI 0x00600000L
#define MPLL_CNTL_MODE__FAST_LOCK_EN_MASK__SI__CI 0x00100000L
#define MPLL_CNTL_MODE__FORCE_TESTMODE_MASK__SI__CI 0x00020000L
#define MPLL_CNTL_MODE__GLOBAL_MPLL_RESET_MASK__SI__CI 0x80000000L
#define MPLL_CNTL_MODE__INSTR_DELAY_MASK__SI__CI 0x000000ffL
#define MPLL_CNTL_MODE__MPLL_CHG_STATUS_MASK__SI__CI 0x00010000L
#define MPLL_CNTL_MODE__MPLL_CTLREQ_MASK__SI__CI 0x00004000L
#define MPLL_CNTL_MODE__MPLL_MCLK_SEL_MASK__SI__CI 0x00000800L
#define MPLL_CNTL_MODE__MPLL_SW_DIR_CONTROL_MASK__SI__CI 0x00000100L
#define MPLL_CNTL_MODE__QDR_MASK__SI__CI 0x00002000L
#define MPLL_CNTL_MODE__SPARE_1_MASK__SI__CI 0x00001000L
#define MPLL_CNTL_MODE__SPARE_2_MASK__SI__CI 0x00800000L
#define MPLL_CNTL_MODE__SPARE_3_MASK__SI__CI 0x70000000L
#define MPLL_CNTL_MODE__SS_DSMODE_EN_MASK__SI__CI 0x04000000L
#define MPLL_CNTL_MODE__SS_SSEN_MASK__SI__CI 0x03000000L
#define MPLL_CNTL_MODE__VTOI_BIAS_CNTRL_MASK__SI__CI 0x08000000L
#define MPLL_CONTROL__AD_BG_PWRON_MASK__SI__CI 0x00001000L
#define MPLL_CONTROL__AD_PLL_PWRON_MASK__SI__CI 0x00002000L
#define MPLL_CONTROL__AD_PLL_RESET_MASK__SI__CI 0x00004000L
#define MPLL_CONTROL__DQ_0_0_BG_PWRON_MASK__SI__CI 0x00010000L
#define MPLL_CONTROL__DQ_0_0_PLL_PWRON_MASK__SI__CI 0x00020000L
#define MPLL_CONTROL__DQ_0_0_PLL_RESET_MASK__SI__CI 0x00040000L
#define MPLL_CONTROL__DQ_0_1_BG_PWRON_MASK__SI__CI 0x00100000L
#define MPLL_CONTROL__DQ_0_1_PLL_PWRON_MASK__SI__CI 0x00200000L
#define MPLL_CONTROL__DQ_0_1_PLL_RESET_MASK__SI__CI 0x00400000L
#define MPLL_CONTROL__DQ_1_0_BG_PWRON_MASK__SI__CI 0x01000000L
#define MPLL_CONTROL__DQ_1_0_PLL_PWRON_MASK__SI__CI 0x02000000L
#define MPLL_CONTROL__DQ_1_0_PLL_RESET_MASK__SI__CI 0x04000000L
#define MPLL_CONTROL__DQ_1_1_BG_PWRON_MASK__SI__CI 0x10000000L
#define MPLL_CONTROL__DQ_1_1_PLL_PWRON_MASK__SI__CI 0x20000000L
#define MPLL_CONTROL__DQ_1_1_PLL_RESET_MASK__SI__CI 0x40000000L
#define MPLL_CONTROL__GDDR_PWRON_MASK__SI__CI 0x00000001L
#define MPLL_CONTROL__PLL_BUF_PWRON_TX_MASK__SI__CI 0x00000004L
#define MPLL_CONTROL__REFCLK_PWRON_MASK__SI__CI 0x00000002L
#define MPLL_CONTROL__SPARE_AD_0_MASK__SI__CI 0x00008000L
#define MPLL_CONTROL__SPARE_DQ_0_0_MASK__SI__CI 0x00080000L
#define MPLL_CONTROL__SPARE_DQ_0_1_MASK__SI__CI 0x00800000L
#define MPLL_CONTROL__SPARE_DQ_1_0_MASK__SI__CI 0x08000000L
#define MPLL_CONTROL__SPARE_DQ_1_1_MASK__SI__CI 0x80000000L
#define MPLL_DQ_0_0_STATUS__FREQ_LOCK_MASK__SI__CI 0x00040000L
#define MPLL_DQ_0_0_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_0_0_STATUS__OINT_RESET_MASK__SI__CI 0x00020000L
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_0_0_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_0_0_STATUS__VCTRLADC_MASK__SI__CI 0x00000007L
#define MPLL_DQ_0_1_STATUS__FREQ_LOCK_MASK__SI__CI 0x00040000L
#define MPLL_DQ_0_1_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_0_1_STATUS__OINT_RESET_MASK__SI__CI 0x00020000L
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_0_1_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_0_1_STATUS__VCTRLADC_MASK__SI__CI 0x00000007L
#define MPLL_DQ_1_0_STATUS__FREQ_LOCK_MASK__SI__CI 0x00040000L
#define MPLL_DQ_1_0_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_1_0_STATUS__OINT_RESET_MASK__SI__CI 0x00020000L
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_1_0_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_1_0_STATUS__VCTRLADC_MASK__SI__CI 0x00000007L
#define MPLL_DQ_1_1_STATUS__FREQ_LOCK_MASK__SI__CI 0x00040000L
#define MPLL_DQ_1_1_STATUS__FREQ_UNLOCK_STICKY_MASK__SI__CI 0x00080000L
#define MPLL_DQ_1_1_STATUS__OINT_RESET_MASK__SI__CI 0x00020000L
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_FRAC_MASK__SI__CI 0x00000070L
#define MPLL_DQ_1_1_STATUS__TEST_FBDIV_INT_MASK__SI__CI 0x0001ff80L
#define MPLL_DQ_1_1_STATUS__VCTRLADC_MASK__SI__CI 0x00000007L
#define MPLL_DQ_FUNC_CNTL__SPARE_0_MASK__SI__CI 0x00000008L
#define MPLL_DQ_FUNC_CNTL__SPARE_MASK__SI__CI 0xffffffe0L
#define MPLL_DQ_FUNC_CNTL__YCLK_POST_DIV_MASK__SI__CI 0x00000007L
#define MPLL_DQ_FUNC_CNTL__YCLK_SEL_MASK__SI__CI 0x00000010L
#define MPLL_FUNC_CNTL_1__CLKFRAC_MASK__SI__CI 0x0000fff0L
#define MPLL_FUNC_CNTL_1__CLKF_MASK__SI__CI 0x0fff0000L
#define MPLL_FUNC_CNTL_1__SPARE_0_MASK__SI__CI 0x0000000cL
#define MPLL_FUNC_CNTL_1__SPARE_1_MASK__SI__CI 0xf0000000L
#define MPLL_FUNC_CNTL_1__VCO_MODE_MASK__SI__CI 0x00000003L
#define MPLL_FUNC_CNTL_2__BACKUP_2_MASK__SI__CI 0x000e0000L
#define MPLL_FUNC_CNTL_2__BACKUP_MASK__SI__CI 0xf8000000L
#define MPLL_FUNC_CNTL_2__ISO_DIS_P_MASK__CI 0x00010000L
#define MPLL_FUNC_CNTL_2__LF_CNTRL_MASK__SI__CI 0x07f00000L
#define MPLL_FUNC_CNTL_2__MPLL_UNLOCK_CLEAR_MASK__SI__CI 0x00000080L
#define MPLL_FUNC_CNTL_2__PFD_RESET_CNTRL_MASK__SI__CI 0x00003000L
#define MPLL_FUNC_CNTL_2__PWRGOOD_OVR_MASK__CI 0x00008000L
#define MPLL_FUNC_CNTL_2__RESET_EN_MASK__SI__CI 0x00000004L
#define MPLL_FUNC_CNTL_2__RESET_TIMER_MASK__SI__CI 0x00000c00L
#define MPLL_FUNC_CNTL_2__RISEFBVCO_EN_MASK__CI 0x00004000L
#define MPLL_FUNC_CNTL_2__SPARE_0_MASK__SI 0x0001c000L
#define MPLL_FUNC_CNTL_2__TEST_BYPCLK_EN_MASK__SI__CI 0x00000008L
#define MPLL_FUNC_CNTL_2__TEST_BYPCLK_SRC_MASK__SI__CI 0x00000010L
#define MPLL_FUNC_CNTL_2__TEST_BYPMCLK_MASK__SI__CI 0x00000040L
#define MPLL_FUNC_CNTL_2__TEST_FBDIV_FRAC_BYPASS_MASK__SI__CI 0x00000020L
#define MPLL_FUNC_CNTL_2__TEST_FBDIV_SSC_BYPASS_MASK__SI__CI 0x00000200L
#define MPLL_FUNC_CNTL_2__TEST_VCTL_CNTRL_MASK__SI__CI 0x00000100L
#define MPLL_FUNC_CNTL_2__TEST_VCTL_EN_MASK__SI__CI 0x00000002L
#define MPLL_FUNC_CNTL_2__VCTRLADC_EN_MASK__SI__CI 0x00000001L
#define MPLL_FUNC_CNTL__BG_100ADJ_MASK__SI__CI 0x00000f00L
#define MPLL_FUNC_CNTL__BG_135ADJ_MASK__SI__CI 0x000f0000L
#define MPLL_FUNC_CNTL__BWCTRL_MASK__SI__CI 0x0ff00000L
#define MPLL_FUNC_CNTL__REG_BIAS_MASK__SI__CI 0xc0000000L
#define MPLL_FUNC_CNTL__SPARE_0_MASK__SI__CI 0x00000020L
#define MPLL_SEQ_UCODE_1__INSTR0_MASK__SI__CI 0x0000000fL
#define MPLL_SEQ_UCODE_1__INSTR1_MASK__SI__CI 0x000000f0L
#define MPLL_SEQ_UCODE_1__INSTR2_MASK__SI__CI 0x00000f00L
#define MPLL_SEQ_UCODE_1__INSTR3_MASK__SI__CI 0x0000f000L
#define MPLL_SEQ_UCODE_1__INSTR4_MASK__SI__CI 0x000f0000L
#define MPLL_SEQ_UCODE_1__INSTR5_MASK__SI__CI 0x00f00000L
#define MPLL_SEQ_UCODE_1__INSTR6_MASK__SI__CI 0x0f000000L
#define MPLL_SEQ_UCODE_1__INSTR7_MASK__SI__CI 0xf0000000L
#define MPLL_SEQ_UCODE_2__INSTR10_MASK__SI__CI 0x00000f00L
#define MPLL_SEQ_UCODE_2__INSTR11_MASK__SI__CI 0x0000f000L
#define MPLL_SEQ_UCODE_2__INSTR12_MASK__SI__CI 0x000f0000L
#define MPLL_SEQ_UCODE_2__INSTR13_MASK__SI__CI 0x00f00000L
#define MPLL_SEQ_UCODE_2__INSTR14_MASK__SI__CI 0x0f000000L
#define MPLL_SEQ_UCODE_2__INSTR15_MASK__SI__CI 0xf0000000L
#define MPLL_SEQ_UCODE_2__INSTR8_MASK__SI__CI 0x0000000fL
#define MPLL_SEQ_UCODE_2__INSTR9_MASK__SI__CI 0x000000f0L
#define MPLL_SS1__CLKV_MASK__SI__CI 0x03ffffffL
#define MPLL_SS1__SPARE_MASK__SI__CI 0xfc000000L
#define MPLL_SS2__CLKS_MASK__SI__CI 0x00000fffL
#define MPLL_SS2__SPARE_MASK__SI__CI 0xfffff000L
#define MPLL_TIME__MPLL_LOCK_TIME_MASK__SI__CI 0x0000ffffL
#define MPLL_TIME__MPLL_RESET_TIME_MASK__SI__CI 0xffff0000L
#define MPRD_BUF_SIZE__HEIGHT_MASK__SI 0x0fff0000L
#define MPRD_BUF_SIZE__PITCH_MASK__SI 0x00000fffL
#define MPRD_BUF_WIDTH__WIDTH_MASK__SI 0x00000fffL
#define MPRD_BYPASS_PITCH__INTRA_SURFACE_PITCH_MASK__SI 0x00001fffL
#define MPRD_BYPASS_PITCH__NON_INTRA_SURFACE_PITCH_MASK__SI 0x1fff0000L
#define MPRD_CNTRL__ADDR_MODE_MASK__SI 0x00000004L
#define MPRD_CNTRL__BYPASS_SWAP_UV_MASK__SI 0x00000008L
#define MPRD_CNTRL__DROP_REF_BUF_WRITES_DIS_MASK__SI 0x00000800L
#define MPRD_CNTRL__DROP_REF_BUF_WRITES_MASK__SI 0x00000400L
#define MPRD_CNTRL__IDCT_OVERFLOW_DISCARD_DIS_MASK__SI 0x00000010L
#define MPRD_CNTRL__MPRD_DBW_ADDR_MODE_MASK__SI 0x00000380L
#define MPRD_CNTRL__MPRD_DBW_EN_MASK__SI 0x00000020L
#define MPRD_CNTRL__MPRD_DBW_FIELD_FORMAT_MASK__SI 0x00000040L
#define MPRD_CNTRL__OP_MODE_MASK__SI 0x00000003L
#define MPRD_CNTRL__WRITE_CLEAN_TIMER_MASK__SI 0x0003e000L
#define MPRD_CNTRL__WRPATH_MEM_PTR_RESET_MASK__SI 0x00001000L
#define MPRD_DBW_BUF_SIZE__DBW_HEIGHT_MASK__SI 0x0fff0000L
#define MPRD_DBW_BUF_SIZE__DBW_PITCH_MASK__SI 0x00000fffL
#define MPRD_HW_DEBUG__MPRD_HW_DEBUG_MASK__SI 0xffffffffL
#define MPRD_OUTOFRANGE_PIXELS__CHROMA_PIXELS_MASK__SI 0x0000ff00L
#define MPRD_OUTOFRANGE_PIXELS__LUMA_PIXELS_MASK__SI 0x000000ffL
#define MPRD_STATUS__IDCT_MB_OUT_OF_SYNC_MASK__SI 0x00000004L
#define MPRD_STATUS__IDCT_OVERFLOW_ERROR_MASK__SI 0x00000010L
#define MPRD_STATUS__IDCT_PEL_OUT_OF_SYNC_MASK__SI 0x00000008L
#define MPRD_STATUS__IDCT_PIO_MODE_DONE_MASK__SI 0x00000020L
#define MPRD_STATUS__MPRD_BUSY_MASK__SI 0x00000001L
#define MPRD_STATUS__VCPU_COMMAND_ERROR_MASK__SI 0x00000002L
#define MP_BUF_MAP__BUF_MAP_MASK__SI 0xffffffffL
#define MP_BUF_NUM__BUF_NUM_MASK__SI 0x0000001fL
#define MP_BUF_SIZE__HEIGHT_MASK__SI 0x0ff00000L
#define MP_BUF_SIZE__PITCH_MASK__SI 0x00000ff0L
#define MP_CACHE_CTRL__BYPASS_MASK__SI 0x00000001L
#define MP_CACHE_CTRL__COUNTER_SELECT_MASK__SI 0x00000038L
#define MP_CACHE_CTRL__ENABLE_COUNT_MASK__SI 0x00000002L
#define MP_CACHE_CTRL__READ_COUNTER_MASK__SI 0x00000004L
#define MP_CACHE_PERF_COUNTER__PERF_COUNTER_MASK__SI 0xffffffffL
#define MP_CACHE_SRAM_RM_CTL__MP_M024X216R2M01S00_RME_MASK__SI 0x00000200L
#define MP_CACHE_SRAM_RM_CTL__MP_M024X216R2M01S00_RM_MASK__SI 0x000001e0L
#define MP_CACHE_SRAM_RM_CTL__MP_M128X075R2M01S00_RME_MASK__SI 0x20000000L
#define MP_CACHE_SRAM_RM_CTL__MP_M128X075R2M01S00_RM_MASK__SI 0x1e000000L
#define MP_CACHE_SRAM_RM_CTL__MP_M144X020R2M04S00_RME_MASK__SI 0x00080000L
#define MP_CACHE_SRAM_RM_CTL__MP_M144X020R2M04S00_RM_MASK__SI 0x00078000L
#define MP_CACHE_SRAM_RM_CTL__MP_M192X033R2M02S00_RME_MASK__SI 0x00004000L
#define MP_CACHE_SRAM_RM_CTL__MP_M192X033R2M02S00_RM_MASK__SI 0x00003c00L
#define MP_CACHE_SRAM_RM_CTL__MP_M192X068R2M02S00_RME_MASK__SI 0x01000000L
#define MP_CACHE_SRAM_RM_CTL__MP_M192X068R2M02S00_RM_MASK__SI 0x00f00000L
#define MP_CACHE_SRAM_RM_CTL__MP_M768X128H1M04S00_RME_MASK__SI 0x00000010L
#define MP_CACHE_SRAM_RM_CTL__MP_M768X128H1M04S00_RM_MASK__SI 0x0000000fL
#define MP_CF_DAT__DAT_MASK__SI 0xffffffffL
#define MP_COL_INFO__CODED_FRAME_MASK__SI 0x00000004L
#define MP_COL_INFO__LONG_TERM_MASK__SI 0x00000008L
#define MP_COL_INFO__MBAFF_FRAME_FLAG_MASK__SI 0x00000010L
#define MP_COL_INFO__STRUCTURE_MASK__SI 0x00000003L
#define MP_COL_PIC_BOTTOM__POC_MASK__SI 0x0000ffffL
#define MP_COL_PIC_TOP__POC_MASK__SI 0x0000ffffL
#define MP_CTL__CTXT_FMT_MASK__SI 0x000000c0L
#define MP_CTL__FULL_PEL_FILT_MASK__SI 0x00000100L
#define MP_CTL__NSG_MODE_MASK__SI 0x00000030L
#define MP_CTL__STANDARD_MASK__SI 0x0000000fL
#define MP_CTL__SW_MRST_MASK__SI 0x40000000L
#define MP_CTL__SW_RRST_MASK__SI 0x20000000L
#define MP_CTL__SW_SRST_MASK__SI 0x80000000L
#define MP_CTL__TILE_FMT_MASK__SI 0x00001000L
#define MP_CTL__TIMEOUT_TIME_MASK__SI 0x0ff00000L
#define MP_CTL__TRCK_MODE_MASK__SI 0x00000200L
#define MP_CTL__UV_FMT_MASK__SI 0x00002000L
#define MP_CURR_PIC_BOTTOM__POC_MASK__SI 0x0000ffffL
#define MP_CURR_PIC_TOP__POC_MASK__SI 0x0000ffffL
#define MP_DEBUG_INT_STAT__CFIFO_LESS_ERROR_MASK__SI 0x00000010L
#define MP_DEBUG_INT_STAT__CFIFO_MORE_ERROR_MASK__SI 0x00000008L
#define MP_DEBUG_INT_STAT__CTXT_READ_TIMEOUT_MASK__SI 0x00080000L
#define MP_DEBUG_INT_STAT__CTXT_WRITE_TIMEOUT_MASK__SI 0x00100000L
#define MP_DEBUG_INT_STAT__DONE_MASK__SI 0x00000001L
#define MP_DEBUG_INT_STAT__DPB_ILLEGAL_ENTRY_MASK__SI 0x00000040L
#define MP_DEBUG_INT_STAT__MC_FIFO_OVF_MASK__SI 0x00200000L
#define MP_DEBUG_INT_STAT__NON_CONFORMANT_ERROR_MASK__SI 0x00000100L
#define MP_DEBUG_INT_STAT__PEL_COORD_FIFO_OVF_MASK__SI 0x00800000L
#define MP_DEBUG_INT_STAT__PEL_COORD_FIFO_UDF_MASK__SI 0x00400000L
#define MP_DEBUG_INT_STAT__POC_ILLEGAL_ENTRY_MASK__SI 0x00000020L
#define MP_DEBUG_INT_STAT__REF_PEL_FIFO_OVF_MASK__SI 0x00000004L
#define MP_DEBUG_INT_STAT__TEMPORAL_ERR_MASK__SI 0x00000002L
#define MP_DEBUG_INT_STAT__VC1_ERR_DMV_TIMEOUT_MASK__SI 0x00010000L
#define MP_DEBUG_INT_STAT__VC1_ERR_MB4MV_BFRAME_MASK__SI 0x00000800L
#define MP_DEBUG_INT_STAT__VC1_ERR_MB4MV_MASK__SI 0x00001000L
#define MP_DEBUG_INT_STAT__VC1_ERR_MBFLAG_MASK__SI 0x00004000L
#define MP_DEBUG_INT_STAT__VC1_ERR_MBX_MASK__SI 0x00000200L
#define MP_DEBUG_INT_STAT__VC1_ERR_MBY_MASK__SI 0x00000400L
#define MP_DEBUG_INT_STAT__VC1_ERR_MVSW_MASK__SI 0x00008000L
#define MP_DEBUG_INT_STAT__VC1_ERR_NO_HYBRID_MASK__SI 0x00020000L
#define MP_DEBUG_INT_STAT__VC1_ERR_PFRAME_MBDIR_MASK__SI 0x00002000L
#define MP_DEBUG_INT_STAT__VC1_ERR_PRED_RANGE_MASK__SI 0x00040000L
#define MP_DEBUG_INT_STAT__WGT_ILLEGAL_ENTRY_MASK__SI 0x00000080L
#define MP_HW_DEBUG__DAT_MASK__SI 0xffffffffL
#define MP_INT_EN__CFIFO_LESS_ERROR_EN_MASK__SI 0x00000010L
#define MP_INT_EN__CFIFO_MORE_ERROR_EN_MASK__SI 0x00000008L
#define MP_INT_EN__CTXT_READ_TIMEOUT_EN_MASK__SI 0x00080000L
#define MP_INT_EN__CTXT_WRITE_TIMEOUT_EN_MASK__SI 0x00100000L
#define MP_INT_EN__DONE_EN_MASK__SI 0x00000001L
#define MP_INT_EN__DPB_ILLEGAL_ENTRY_EN_MASK__SI 0x00000040L
#define MP_INT_EN__MC_FIFO_OVF_EN_MASK__SI 0x00200000L
#define MP_INT_EN__NON_CONFORMANT_ERROR_EN_MASK__SI 0x00000100L
#define MP_INT_EN__PEL_COORD_FIFO_OVF_EN_MASK__SI 0x00800000L
#define MP_INT_EN__PEL_COORD_FIFO_UDF_EN_MASK__SI 0x00400000L
#define MP_INT_EN__POC_ILLEGAL_ENTRY_EN_MASK__SI 0x00000020L
#define MP_INT_EN__REF_PEL_FIFO_OVF_EN_MASK__SI 0x00000004L
#define MP_INT_EN__TEMPORAL_ERR_EN_MASK__SI 0x00000002L
#define MP_INT_EN__VC1_ERR_DMV_TIMEOUT_EN_MASK__SI 0x00010000L
#define MP_INT_EN__VC1_ERR_MB4MV_BFRAME_EN_MASK__SI 0x00000800L
#define MP_INT_EN__VC1_ERR_MB4MV_EN_MASK__SI 0x00001000L
#define MP_INT_EN__VC1_ERR_MBFLAG_EN_MASK__SI 0x00004000L
#define MP_INT_EN__VC1_ERR_MBX_EN_MASK__SI 0x00000200L
#define MP_INT_EN__VC1_ERR_MBY_EN_MASK__SI 0x00000400L
#define MP_INT_EN__VC1_ERR_MVSW_EN_MASK__SI 0x00008000L
#define MP_INT_EN__VC1_ERR_NO_HYBRID_EN_MASK__SI 0x00020000L
#define MP_INT_EN__VC1_ERR_PFRAME_MBDIR_EN_MASK__SI 0x00002000L
#define MP_INT_EN__VC1_ERR_PRED_RANGE_EN_MASK__SI 0x00040000L
#define MP_INT_EN__WGT_ILLEGAL_ENTRY_EN_MASK__SI 0x00000080L
#define MP_INT_STAT__CFIFO_LESS_ERROR_MASK__SI 0x00000010L
#define MP_INT_STAT__CFIFO_MORE_ERROR_MASK__SI 0x00000008L
#define MP_INT_STAT__CTXT_READ_TIMEOUT_MASK__SI 0x00080000L
#define MP_INT_STAT__CTXT_WRITE_TIMEOUT_MASK__SI 0x00100000L
#define MP_INT_STAT__DONE_MASK__SI 0x00000001L
#define MP_INT_STAT__DPB_ILLEGAL_ENTRY_MASK__SI 0x00000040L
#define MP_INT_STAT__MC_FIFO_OVF_MASK__SI 0x00200000L
#define MP_INT_STAT__NON_CONFORMANT_ERROR_MASK__SI 0x00000100L
#define MP_INT_STAT__PEL_COORD_FIFO_OVF_MASK__SI 0x00800000L
#define MP_INT_STAT__PEL_COORD_FIFO_UDF_MASK__SI 0x00400000L
#define MP_INT_STAT__POC_ILLEGAL_ENTRY_MASK__SI 0x00000020L
#define MP_INT_STAT__REF_PEL_FIFO_OVF_MASK__SI 0x00000004L
#define MP_INT_STAT__TEMPORAL_ERR_MASK__SI 0x00000002L
#define MP_INT_STAT__VC1_ERR_DMV_TIMEOUT_MASK__SI 0x00010000L
#define MP_INT_STAT__VC1_ERR_MB4MV_BFRAME_MASK__SI 0x00000800L
#define MP_INT_STAT__VC1_ERR_MB4MV_MASK__SI 0x00001000L
#define MP_INT_STAT__VC1_ERR_MBFLAG_MASK__SI 0x00004000L
#define MP_INT_STAT__VC1_ERR_MBX_MASK__SI 0x00000200L
#define MP_INT_STAT__VC1_ERR_MBY_MASK__SI 0x00000400L
#define MP_INT_STAT__VC1_ERR_MVSW_MASK__SI 0x00008000L
#define MP_INT_STAT__VC1_ERR_NO_HYBRID_MASK__SI 0x00020000L
#define MP_INT_STAT__VC1_ERR_PFRAME_MBDIR_MASK__SI 0x00002000L
#define MP_INT_STAT__VC1_ERR_PRED_RANGE_MASK__SI 0x00040000L
#define MP_INT_STAT__WGT_ILLEGAL_ENTRY_MASK__SI 0x00000080L
#define MP_LISTX0_0__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_0__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_0__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_0__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_0__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_0__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_10__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_10__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_10__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_10__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_10__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_10__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_11__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_11__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_11__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_11__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_11__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_11__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_12__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_12__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_12__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_12__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_12__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_12__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_13__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_13__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_13__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_13__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_13__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_13__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_14__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_14__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_14__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_14__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_14__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_14__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_15__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_15__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_15__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_15__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_15__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_15__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_1__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_1__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_1__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_1__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_1__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_1__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_2__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_2__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_2__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_2__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_2__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_2__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_3__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_3__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_3__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_3__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_3__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_3__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_4__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_4__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_4__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_4__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_4__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_4__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_5__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_5__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_5__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_5__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_5__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_5__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_6__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_6__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_6__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_6__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_6__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_6__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_7__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_7__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_7__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_7__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_7__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_7__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_8__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_8__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_8__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_8__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_8__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_8__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX0_9__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX0_9__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX0_9__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX0_9__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX0_9__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX0_9__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_0__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_0__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_0__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_0__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_0__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_0__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_10__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_10__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_10__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_10__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_10__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_10__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_11__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_11__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_11__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_11__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_11__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_11__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_12__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_12__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_12__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_12__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_12__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_12__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_13__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_13__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_13__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_13__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_13__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_13__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_14__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_14__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_14__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_14__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_14__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_14__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_15__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_15__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_15__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_15__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_15__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_15__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_1__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_1__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_1__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_1__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_1__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_1__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_2__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_2__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_2__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_2__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_2__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_2__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_3__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_3__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_3__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_3__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_3__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_3__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_4__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_4__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_4__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_4__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_4__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_4__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_5__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_5__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_5__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_5__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_5__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_5__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_6__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_6__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_6__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_6__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_6__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_6__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_7__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_7__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_7__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_7__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_7__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_7__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_8__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_8__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_8__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_8__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_8__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_8__STRUCTURE_MASK__SI 0x00000060L
#define MP_LISTX1_9__BUF_NUM2_MASK__SI 0x00001f00L
#define MP_LISTX1_9__BUF_NUM_MASK__SI 0x0000001fL
#define MP_LISTX1_9__LONG_TERM2_MASK__SI 0x00008000L
#define MP_LISTX1_9__LONG_TERM_MASK__SI 0x00000080L
#define MP_LISTX1_9__STRUCTURE2_MASK__SI 0x00006000L
#define MP_LISTX1_9__STRUCTURE_MASK__SI 0x00000060L
#define MP_LMA_ADR__ADR_MASK__SI 0x000000ffL
#define MP_LMA_CTL__ACCESS_MODE_MASK__SI 0x00000001L
#define MP_LMA_CTL__AUTO_INC_MASK__SI 0x00000040L
#define MP_LMA_CTL__MEMORY_SELECT_MASK__SI 0x0000003eL
#define MP_LMA_DAT__DAT_MASK__SI 0xffffffffL
#define MP_PPS_INFO__APPLY_WEIGHTS_MASK__SI 0x00000001L
#define MP_PPS_INFO__DIV_REF_IDX_MASK__SI 0x00000002L
#define MP_PPS_INFO__FIELD_PIC_FLAG_MASK__SI 0x00010000L
#define MP_PPS_INFO__NUM_REF_IDX_L0_ACTIVE_MASK__SI 0x000000fcL
#define MP_PPS_INFO__NUM_REF_IDX_L1_ACTIVE_MASK__SI 0x00003f00L
#define MP_PPS_INFO__RANGERED_UP_DOWN_MASK__SI 0x00060000L
#define MP_PPS_INFO__STRUCTURE_MASK__SI 0x0000c000L
#define MP_PPS_INFO__TRCK_MODE_VAL_MASK__SI 0x07f80000L
#define MP_SLICE_INFO__CHROMA_LOG2_WEIGHT_DENOM_MASK__SI 0x00000070L
#define MP_SLICE_INFO__DIRECT_SPATIAL_MV_PRED_FLAG_MASK__SI 0x00000200L
#define MP_SLICE_INFO__LUMA_LOG2_WEIGHT_DENOM_MASK__SI 0x0000000eL
#define MP_SLICE_INFO__MBAFF_FRAME_FLAG_MASK__SI 0x00000001L
#define MP_SLICE_INFO__WEIGHTED_BIPRED_IDC_MASK__SI 0x00000180L
#define MP_SPS_INFO__CHROMA_FORMAT_IDC_MASK__SI 0x10000000L
#define MP_SPS_INFO__DIRECT_8X8_INFERENCE_FLAG_MASK__SI 0x40000000L
#define MP_SPS_INFO__FRAME_MBS_ONLY_FLAG_MASK__SI 0x20000000L
#define MP_SPS_INFO__PIC_HEIGHT_MASK__SI 0x0fff0000L
#define MP_SPS_INFO__PIC_WIDTH_MASK__SI 0x00000fffL
#define MP_SRAM_RM_CTL__MP_M064X016H1M04S00_RME_MASK__SI 0x00000010L
#define MP_SRAM_RM_CTL__MP_M064X016H1M04S00_RM_MASK__SI 0x0000000fL
#define MP_SRAM_RM_CTL__MP_M064X027H1M04S00_RME_MASK__SI 0x00000200L
#define MP_SRAM_RM_CTL__MP_M064X027H1M04S00_RM_MASK__SI 0x000001e0L
#define MP_SRAM_RM_CTL__MP_M064X040R2M01S00_RME_MASK__SI 0x00080000L
#define MP_SRAM_RM_CTL__MP_M064X040R2M01S00_RM_MASK__SI 0x00078000L
#define MP_SRAM_RM_CTL__MP_M096X032R2M02S00_RME_MASK__SI 0x00004000L
#define MP_SRAM_RM_CTL__MP_M096X032R2M02S00_RM_MASK__SI 0x00003c00L
#define MP_SRAM_RM_CTL__MP_WRM_MASK__SI 0x00f00000L
#define MP_STAT__BUSY_MASK__SI 0x00000001L
#define MP_STAT__MEM_TRANS_PEND_MASK__SI 0x00000002L
#define MP_STAT__MP_DB_TRANS_MASK__SI 0x00000004L
#define MP_VC1_DONE_CTXT__DONE_CTXT_MASK__SI 0x00000001L
#define MP_VC1_PPS_INFO__B_FRAME_MASK__SI 0x20000000L
#define MP_VC1_PPS_INFO__FASTUVMC_MASK__SI 0x00100000L
#define MP_VC1_PPS_INFO__FIELD_PIC_FLAG_MASK__SI 0x00000002L
#define MP_VC1_PPS_INFO__LUMSCALE_MASK__SI 0x00000fc0L
#define MP_VC1_PPS_INFO__MVMODE_MASK__SI 0x00000018L
#define MP_VC1_PPS_INFO__MVRANGE_MASK__SI 0x000c0000L
#define MP_VC1_PPS_INFO__PROFILE_MASK__SI 0xc0000000L
#define MP_VC1_PPS_INFO__RNDFLAG_MASK__SI 0x00000020L
#define MP_VC1_PPS_INFO__SCALE_FACTOR_MASK__SI 0x1fe00000L
#define MP_VC1_PPS_INFO__TOP_FIELD_FIRST_MASK__SI 0x00000001L
#define MP_VC1_REF_INFO__NUMREF_MASK__SI 0x00000020L
#define MP_VC1_REF_INFO__REFDIST_MASK__SI 0x0000000fL
#define MP_VC1_REF_INFO__REF_PIC_FLAG_MASK__SI 0x00000010L
#define MP_VC1_USE_HYBRIDPRED__DONE_HYBRIDPRED_MASK__SI 0x00000001L
#define MP_VC1_USE_HYBRIDPRED__INTRA_MASK__SI 0x00000004L
#define MP_VC1_USE_HYBRIDPRED__USE_HYBRIDPRED_MASK__SI 0x00000002L
#define MSI_CAP_LIST__CAP_ID_MASK 0x000000ffL
#define MSI_CAP_LIST__NEXT_PTR_MASK 0x0000ff00L
#define MSI_MSG_ADDR_HI__MSI_MSG_ADDR_HI_MASK 0xffffffffL
#define MSI_MSG_ADDR_LO__MSI_MSG_ADDR_LO_MASK 0xfffffffcL
#define MSI_MSG_CNTL__MSI_64BIT_MASK 0x00000080L
#define MSI_MSG_CNTL__MSI_EN_MASK 0x00000001L
#define MSI_MSG_CNTL__MSI_MULTI_CAP_MASK 0x0000000eL
#define MSI_MSG_CNTL__MSI_MULTI_EN_MASK 0x00000070L
#define MSI_MSG_DATA_64__MSI_DATA_64_MASK 0x0000ffffL
#define MSI_MSG_DATA__MSI_DATA_MASK 0x0000ffffL
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_NUM_ENTRIES_MASK__SI 0x0000000fL
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_ACK_MASK__SI 0x00001000L
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_FLAG_MASK__SI 0x00000100L
#define MVP_AFR_FLIP_FIFO_CNTL__MVP_AFR_FLIP_FIFO_RESET_MASK__SI 0x00000010L
#define MVP_AFR_FLIP_MODE__MVP_AFR_FLIP_MODE_MASK__SI 0x00000003L
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_B_MASK__SI 0x3ff00000L
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_G_MASK__SI 0x000ffc00L
#define MVP_BLACK_KEYER__MVP_BLACK_KEYER_R_MASK__SI 0x000003ffL
#define MVP_CONTROL1__MVP_30BPP_EN_MASK__SI 0x10000000L
#define MVP_CONTROL1__MVP_ARBITRATION_MODE_FOR_AFR_MANUAL_SWITCH_MODE_MASK__SI 0x00000400L
#define MVP_CONTROL1__MVP_CHANNEL_CONTROL_MASK__SI 0x00010000L
#define MVP_CONTROL1__MVP_DISABLE_MSB_EXPAND_MASK__SI 0x01000000L
#define MVP_CONTROL1__MVP_EN_MASK__SI 0x00000001L
#define MVP_CONTROL1__MVP_GPU_CHAIN_LOCATION_MASK__SI 0x00300000L
#define MVP_CONTROL1__MVP_MIXER_MODE_MASK__SI 0x00000070L
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_DELAY_UNTIL_END_OF_BLANK_MASK__SI 0x00000200L
#define MVP_CONTROL1__MVP_MIXER_SLAVE_SEL_MASK__SI 0x00000100L
#define MVP_CONTROL1__MVP_RATE_CONTROL_MASK__SI 0x00001000L
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_A_MASK__SI 0x40000000L
#define MVP_CONTROL1__MVP_TERMINATION_CNTL_B_MASK__SI 0x80000000L
#define MVP_CONTROL2__MVP_DVOCNTL_MUX_MASK__SI 0x00010000L
#define MVP_CONTROL2__MVP_FLOW_CONTROL_OUT_EN_MASK__SI 0x00100000L
#define MVP_CONTROL2__MVP_MUXA_CLK_SEL_MASK__SI 0x00000100L
#define MVP_CONTROL2__MVP_MUXB_CLK_SEL_MASK__SI 0x00001000L
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL0_SEL_MASK__SI 0x00000001L
#define MVP_CONTROL2__MVP_MUX_DE_DVOCNTL2_SEL_MASK__SI 0x00000010L
#define MVP_CONTROL2__MVP_SWAP_AB_IN_DC_DDR_MASK__SI 0x10000000L
#define MVP_CONTROL2__MVP_SWAP_LOCK_OUT_EN_MASK__SI 0x01000000L
#define MVP_CONTROL3__MVP_DDR_SC_AB_SEL_MASK__SI 0x00000010L
#define MVP_CONTROL3__MVP_DDR_SC_B_START_MODE_MASK__SI 0x00000100L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_CASCADE_EN_MASK__SI 0x00100000L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_IN_CAP_MASK__SI 0x10000000L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ONE_MASK__SI 0x00001000L
#define MVP_CONTROL3__MVP_FLOW_CONTROL_OUT_FORCE_ZERO_MASK__SI 0x00010000L
#define MVP_CONTROL3__MVP_RESET_IN_BETWEEN_FRAMES_MASK__SI 0x00000001L
#define MVP_CONTROL3__MVP_SWAP_48BIT_EN_MASK__SI 0x01000000L
#define MVP_CRC_CNTL__MVP_CRC_BLUE_MASK_MASK__SI 0x000000ffL
#define MVP_CRC_CNTL__MVP_CRC_CONT_EN_MASK__SI 0x20000000L
#define MVP_CRC_CNTL__MVP_CRC_EN_MASK__SI 0x10000000L
#define MVP_CRC_CNTL__MVP_CRC_GREEN_MASK_MASK__SI 0x0000ff00L
#define MVP_CRC_CNTL__MVP_CRC_RED_MASK_MASK__SI 0x00ff0000L
#define MVP_CRC_CNTL__MVP_DC_DDR_CRC_EVEN_ODD_PIX_SEL_MASK__SI 0x40000000L
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_BLUE_RESULT_MASK__SI 0x0000ffffL
#define MVP_CRC_RESULT_BLUE_GREEN__MVP_CRC_GREEN_RESULT_MASK__SI 0xffff0000L
#define MVP_CRC_RESULT_RED__MVP_CRC_RED_RESULT_MASK__SI 0x0000ffffL
#define MVP_DEBUG_01__IDDC_MVP_DATA_ACTIVE_D1_MASK__SI 0x00400000L
#define MVP_DEBUG_01__IDDC_MVP_DATA_ACTIVE_MASK__SI 0x00000400L
#define MVP_DEBUG_01__IDDC_MVP_DEGAMMA_RED_PIXEL_FROM_MASTER_MASK__SI 0x003ff000L
#define MVP_DEBUG_01__IDDC_MVP_MASTER_RED_PIXEL_BEFORE_ADDER_MASK__SI 0xff800000L
#define MVP_DEBUG_01__IDDC_MVP_RED_PIXEL_FROM_MASTER_MASK__SI 0x000003ffL
#define MVP_DEBUG_02__IDDD_MVP_DATA_ACTIVE_D1_MASK__SI 0x00400000L
#define MVP_DEBUG_02__IDDD_MVP_DATA_ACTIVE_MASK__SI 0x00000400L
#define MVP_DEBUG_02__IDDD_MVP_DEGAMMA_RED_PIXEL_FROM_SLAVE_MASK__SI 0x003ff000L
#define MVP_DEBUG_02__IDDD_MVP_RED_PIXEL_FROM_SLAVE_MASK__SI 0x000003ffL
#define MVP_DEBUG_02__IDDD_MVP_SLAVE_RED_PIXEL_BEFORE_ADDER_MASK__SI 0xff800000L
#define MVP_DEBUG_03__IDDE_MVP_DATA_ACTIVE_D1_DUPLICATE_MASK__SI 0x00400000L
#define MVP_DEBUG_03__IDDE_MVP_DATA_ACTIVE_D1_MASK__SI 0x00000400L
#define MVP_DEBUG_03__IDDE_MVP_DATA_ACTIVE_D3_MASK__SI 0x80000000L
#define MVP_DEBUG_03__IDDE_MVP_MASTER_RED_PIXEL_BEFORE_ADDER_MASK__SI 0x000003ffL
#define MVP_DEBUG_03__IDDE_MVP_RED_PIXEL_AFTER_ADDER_MASK__SI 0x7f800000L
#define MVP_DEBUG_03__IDDE_MVP_SLAVE_RED_PIXEL_BEFORE_ADDER_MASK__SI 0x003ff000L
#define MVP_DEBUG_04__IDDF_MVP_DATA_ACTIVE_D3_DUPLICATE_MASK__SI 0x00800000L
#define MVP_DEBUG_04__IDDF_MVP_DATA_ACTIVE_D3_MASK__SI 0x00000400L
#define MVP_DEBUG_04__IDDF_MVP_RED_PIXEL_AFTER_ADDER_MASK__SI 0x000003ffL
#define MVP_DEBUG_04__IDDF_MVP_RED_PIXEL_AFTER_KEYER_ADJUST_MASK__SI 0x007ff000L
#define MVP_DEBUG_05__IDE0_MVP_BLANK_ALIGN_WITH_INBAND_CHAR_CAPTURE_MASK__SI 0x00000100L
#define MVP_DEBUG_05__IDE0_MVP_BLANK_ALIGN_WITH_INBAND_CHAR_INSERT_MASK__SI 0x40000000L
#define MVP_DEBUG_05__IDE0_MVP_BLANK_ALIGN_WITH_INBAND_CHAR_REQUEST_MASK__SI 0x00004000L
#define MVP_DEBUG_05__IDE0_MVP_ENABLE_MASK__SI 0x00000001L
#define MVP_DEBUG_05__IDE0_MVP_GPU_CHAIN_LOCATION_MASK__SI 0x00000006L
#define MVP_DEBUG_05__IDE0_MVP_HEAD_SLAVE_GPU_INBAND_OUT_MODE_MASK__SI 0x03000000L
#define MVP_DEBUG_05__IDE0_MVP_HSYNC_FLIP_ENABLE_MASK__SI 0x00000040L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_CAPTURE_CONDITION_DUPLICATE_MASK__SI 0x00020000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_CAPTURE_CONDITION_MASK__SI 0x00000020L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_CAPTURE_MASK__SI 0x00000400L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_CAPTURE_POSITION_MASK__SI 0x00000080L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_INSERT_CONDITION_MASK__SI 0x04000000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_INSERT_HORIZONTAL_POSITION_MASK__SI 0x08000000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_INSERT_MASK__SI 0x20000000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_INSERT_POSITION_MASK__SI 0x10000000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_REQUEST_HORIZONTAL_POSITION_MASK__SI 0x00001000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_REQUEST_MASK__SI 0x00010000L
#define MVP_DEBUG_05__IDE0_MVP_INBAND_CHAR_REQUEST_POSITION_MASK__SI 0x00002000L
#define MVP_DEBUG_05__IDE0_MVP_MASTER_GPU_IGNORE_INBAND_CHAR_MASK__SI 0x00000008L
#define MVP_DEBUG_05__IDE0_MVP_MIDDLE_SLAVE_GPU_PASS_INBAND_CHAR_MASK__SI 0x00000010L
#define MVP_DEBUG_05__IDE0_MVP_MIXER_FIFO_READ_EN_MASK__SI 0x00040000L
#define MVP_DEBUG_05__IDE0_MVP_MIXER_MODE_MASK__SI 0x00e00000L
#define MVP_DEBUG_05__IDE0_MVP_PIXEL_SELECT_IN_AFR_DRIVER_MODE_MASK__SI 0x00080000L
#define MVP_DEBUG_05__IDE0_MVP_PIXEL_SELECT_IN_AFR_SWITCH_MODE_MASK__SI 0x00100000L
#define MVP_DEBUG_05__IDE0_MVP_V_BLANK_ALIGN_WITH_INBAND_CHAR_CAPTURE_MASK__SI 0x00000200L
#define MVP_DEBUG_05__IDE0_MVP_V_BLANK_ALIGN_WITH_INBAND_CHAR_INSERT_MASK__SI 0x80000000L
#define MVP_DEBUG_05__IDE0_MVP_V_BLANK_ALIGN_WITH_INBAND_CHAR_REQUEST_MASK__SI 0x00008000L
#define MVP_DEBUG_06__IDE1_MVP_AFR_FLIP_QUEUE_STATUS_IN_HSYNC_FLIP_MODE_DUPLICATE_MASK__SI         \
  0x00180000L
#define MVP_DEBUG_06__IDE1_MVP_AFR_FLIP_QUEUE_STATUS_IN_HSYNC_FLIP_MODE_MASK__SI 0x00000060L
#define MVP_DEBUG_06__IDE1_MVP_AFR_FLIP_QUEUE_STATUS_IN_VSYNC_FLIP_MODE_MASK__SI 0x00000018L
#define MVP_DEBUG_06__IDE1_MVP_AFR_FLIP_QUEUE_STATUS_MASK__SI 0x00000180L
#define MVP_DEBUG_06__IDE1_MVP_AFR_HSYNC_SWITCH_DONE_MASK__SI 0x00200000L
#define MVP_DEBUG_06__IDE1_MVP_AFR_HSYNC_SWITCH_MASK__SI 0x00040000L
#define MVP_DEBUG_06__IDE1_MVP_BLANK_ALIGN_WITH_INBAND_CHAR_INSERT_MASK__SI 0x04000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_CONTROL_CHAR_CAPTURED_DUPLICATE_MASK__SI 0x00006000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_CONTROL_CHAR_CAPTURED_MASK__SI 0x00000006L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_NOW_ASSERT_POSITION_MASK__SI 0x02000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_NOW_DEASSERT_POSITION_MASK__SI 0x08000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_NOW_MASK__SI 0x80000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_NOW_STATUS_MASK__SI 0x40000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_REQUEST_CAPTURE_POSITION_MASK__SI 0x10000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_REQUEST_MASK__SI 0x20000000L
#define MVP_DEBUG_06__IDE1_MVP_FLIP_REQUEST_OCCURRED_MASK__SI 0x00800000L
#define MVP_DEBUG_06__IDE1_MVP_HSYNC_FLIP_ENABLE_DUPLICATE_MASK__SI 0x01000000L
#define MVP_DEBUG_06__IDE1_MVP_HSYNC_FLIP_ENABLE_MASK__SI 0x00000200L
#define MVP_DEBUG_06__IDE1_MVP_INBAND_CHAR_CAPTURE_DUPLICATE_MASK__SI 0x00001000L
#define MVP_DEBUG_06__IDE1_MVP_INBAND_CHAR_CAPTURE_MASK__SI 0x00000001L
#define MVP_DEBUG_06__IDE1_MVP_INPUT_FLIP_REQUEST_MASK__SI 0x00400000L
#define MVP_DEBUG_06__IDE1_MVP_PIXEL_SELECT_IN_AFR_SWITCH_MODE_MASK__SI 0x00000400L
#define MVP_DEBUG_06__IDE1_MVP_TEMPORARY_AFR_FLIP_QUEUE_STATUS_MASK__SI 0x00018000L
#define MVP_DEBUG_06__IDE1_MVP_V_BLANK_ALIGN_WITH_INBAND_CHAR_CAPTURE_MASK__SI 0x00020000L
#define MVP_DEBUG_07__IDE2_MVP_FLIP_NOW_ASSERT_POSITION_MASK__SI 0x40000000L
#define MVP_DEBUG_07__IDE2_MVP_FLIP_REQUEST_MASK__SI 0x20000000L
#define MVP_DEBUG_07__IDE2_MVP_INBAND_CHAR_INSERT_MASK__SI 0x01000000L
#define MVP_DEBUG_07__IDE2_MVP_INBAND_CHAR_MASK__SI 0x00ffffffL
#define MVP_DEBUG_07__IDE2_MVP_SLAVE_AFR_FLIP_QUEUE_STATUS_MASK__SI 0x06000000L
#define MVP_DEBUG_07__IDE2_MVP_SLAVE_FLIP_CONTROL_CHAR_MASK__SI 0x18000000L
#define MVP_DEBUG_08__IDE3_MVP_BLANK_ALIGN_WITH_INBAND_CHAR_INSERT_MASK__SI 0x00000002L
#define MVP_DEBUG_08__IDE3_MVP_FLIP_LINE_NUMBER_MASK__SI 0x03ffe000L
#define MVP_DEBUG_08__IDE3_MVP_FLIP_NOW_ASSERT_POSITION_DUPLICATE_MASK__SI 0x00001000L
#define MVP_DEBUG_08__IDE3_MVP_FLIP_NOW_ASSERT_POSITION_MASK__SI 0x00000004L
#define MVP_DEBUG_08__IDE3_MVP_HSYNC_FLIP_ENABLE_MASK__SI 0x00000001L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_BLANK_ALIGN_WITH_INBAND_CHAR_INSERT_MASK__SI 0x00000200L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_ENABLE_MASK__SI 0x00000001L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_LINE_NUMBER_MASK__SI 0xffe00000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_NOW_ASSERT_DUPLICATE_MASK__SI 0x00100000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_NOW_ASSERT_MASK__SI 0x00040000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_NOW_ASSERT_POSITION_MASK__SI 0x00020000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_NOW_MASK__SI 0x00080000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_REQUEST_CAPTURE_POSITION_MASK__SI 0x00002000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_REQUEST_MASK__SI 0x00004000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_FLIP_REQUEST_OCCURRED_MASK__SI 0x00008000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_GPU_CHAIN_LOCATION_MASK__SI 0x00000006L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_HSYNC_FLIP_ENABLE_MASK__SI 0x00001000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_INBAND_CHAR_INSERT_CONDITION_MASK__SI 0x00000020L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_INBAND_CHAR_INSERT_HORIZONTAL_POSITION_MASK__SI 0x00000040L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_INBAND_CHAR_INSERT_MASK__SI 0x00000100L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_INBAND_CHAR_INSERT_POSITION_MASK__SI 0x00000080L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_INBAND_OUT_MODE_MASK__SI 0x00000018L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_INPUT_FLIP_REQUEST_MASK__SI 0x00010000L
#define MVP_DEBUG_09__IDE4_CRTC2_MVP_V_BLANK_ALIGN_WITH_INBAND_CHAR_INSERT_MASK__SI 0x00000400L
#define MVP_DEBUG_10__IDE5_CRTC2_MVP_FLIP_REQUEST_MASK__SI 0x00000004L
#define MVP_DEBUG_10__IDE5_CRTC2_MVP_INBAND_CHAR_MASK__SI 0xffffff00L
#define MVP_DEBUG_10__IDE5_CRTC2_MVP_INBAND_OUT_MODE_MASK__SI 0x00000003L
#define MVP_DEBUG_10__IDE5_CRTC2_MVP_SLAVE_AFR_FLIP_QUEUE_STATUS_MASK__SI 0x00000060L
#define MVP_DEBUG_10__IDE5_CRTC2_MVP_SLAVE_FLIP_CONTROL_CHAR_MASK__SI 0x00000018L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_FROM_MASTER_MASK__SI 0x00002000L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_FROM_MASTER_TRANSITION_MASK__SI 0x00008000L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_FROM_MASTER_TRANSITION_OCCURRED_MASK__SI      \
  0x00020000L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_FROM_SLAVE_MASK__SI 0x00001000L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_FROM_SLAVE_TRANSITION_MASK__SI 0x00004000L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_FROM_SLAVE_TRANSITION_OCCURRED_MASK__SI       \
  0x00010000L
#define MVP_DEBUG_11__IDE6_MVP_AFR_FLIP_QUEUE_STATUS_TRANSITION_FROM_BOTH_MASTER_AND_SLAVE_MASK__SI \
  0x00040000L
#define MVP_DEBUG_11__IDE6_MVP_ARBITRATION_MODE_FOR_AFR_MANUAL_SWITCH_MODE_MASK__SI 0x00200000L
#define MVP_DEBUG_11__IDE6_MVP_BLANK_FALLING_EDGE_MASK__SI 0x00000002L
#define MVP_DEBUG_11__IDE6_MVP_HSYNC_FLIP_ENABLE_MASK__SI 0x00000004L
#define MVP_DEBUG_11__IDE6_MVP_MIXER_SLAVE_SEL_DELAY_UNTIL_END_OF_BLANK_EN_MASK__SI 0x00000040L
#define MVP_DEBUG_11__IDE6_MVP_MIXER_SLAVE_SEL_DOUBLE_BUFFERED_MASK__SI 0x00000020L
#define MVP_DEBUG_11__IDE6_MVP_MIXER_SLAVE_SEL_INPUT_MASK__SI 0x00000010L
#define MVP_DEBUG_11__IDE6_MVP_MIXER_SLAVE_SEL_IN_AFR_MANUAL_SWITCH_MODE_MASK__SI 0x00080000L
#define MVP_DEBUG_11__IDE6_MVP_MIXER_SOURCE_SELECT_UPDATE_POSITION_MASK__SI 0x00000008L
#define MVP_DEBUG_11__IDE6_MVP_PIXEL_SELECT_IN_AFR_DRIVER_MODE_MASK__SI 0x00000080L
#define MVP_DEBUG_11__IDE6_MVP_PIXEL_SELECT_IN_AFR_MANUAL_SWITCH_MODE_MASK__SI 0x00100000L
#define MVP_DEBUG_11__IDE6_MVP_V_BLANK_FALLING_EDGE_MASK__SI 0x00000001L
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_H_MASK__SI 0x00000001L
#define MVP_DEBUG_12__IDEC_MVP_DATA_A_MASK__SI 0x01fffffeL
#define MVP_DEBUG_13__IDED_MVP_DATA_B_H_MASK__SI 0x00000001L
#define MVP_DEBUG_13__IDED_MVP_DATA_B_MASK__SI 0x01fffffeL
#define MVP_DEBUG_13__IDED_READ_FIFO_ENTRY_DE_B_MASK__SI 0x04000000L
#define MVP_DEBUG_13__IDED_START_READ_B_MASK__SI 0x02000000L
#define MVP_DEBUG_13__IDED_WRITE_ADD_B_MASK__SI 0x38000000L
#define MVP_DEBUG_14__IDEE_CRC_PHASE_MASK__SI 0x00100000L
#define MVP_DEBUG_14__IDEE_CRTC1_CNTL_CAPTURE_START_A_MASK__SI 0x00080000L
#define MVP_DEBUG_14__IDEE_READ_ADD_MASK__SI 0x00000007L
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_B_MASK__SI 0x00020000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_DE_MASK__SI 0x00010000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENABLE_MASK__SI 0x00040000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_B_MASK__SI 0x00008000L
#define MVP_DEBUG_14__IDEE_READ_FIFO_ENTRY_DE_MASK__SI 0x00004000L
#define MVP_DEBUG_14__IDEE_START_INCR_WR_A_MASK__SI 0x00000800L
#define MVP_DEBUG_14__IDEE_START_INCR_WR_B_MASK__SI 0x00001000L
#define MVP_DEBUG_14__IDEE_START_READ_B_MASK__SI 0x00000400L
#define MVP_DEBUG_14__IDEE_START_READ_MASK__SI 0x00000200L
#define MVP_DEBUG_14__IDEE_WRITE2FIFO_MASK__SI 0x00002000L
#define MVP_DEBUG_14__IDEE_WRITE_ADD_A_MASK__SI 0x00000038L
#define MVP_DEBUG_14__IDEE_WRITE_ADD_B_MASK__SI 0x000001c0L
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WDATA_MASK__SI 0xfffffff0L
#define MVP_DEBUG_15__IDEF_MVP_ASYNC_FIFO_WEN_MASK__SI 0x00000001L
#define MVP_DEBUG_16__IDCC_FLOW_CONTROL_OUT_MASK__SI 0x00000008L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_PAUSE_LEVEL_MASK__SI 0x00000004L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_EXCEED_STOP_LEVEL_MASK__SI 0x00000002L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_NUM_ENTRIES_MASK__SI 0x00000ff0L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_OVERFLOW_MASK__SI 0x00001000L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_READ_MASK__SI 0x00000001L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_FIFO_UNDERFLOW_MASK__SI 0x00002000L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_READ_ADDR_MASK__SI 0x00ff0000L
#define MVP_DEBUG_16__IDCC_MVP_ASYNC_WRITE_ADDR_MASK__SI 0xff000000L
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_PHASE_MASK__SI 0x00000002L
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_DATA_MASK__SI 0xfffffffcL
#define MVP_DEBUG_17__IDCD_MVP_ASYNC_FIFO_READ_MASK__SI 0x00000001L
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_CNT_MASK__SI 0x00ff0000L
#define MVP_FIFO_CONTROL__MVP_PAUSE_SLAVE_WM_MASK__SI 0x0000ff00L
#define MVP_FIFO_CONTROL__MVP_STOP_SLAVE_WM_MASK__SI 0x000000ffL
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_INT_STATUS_MASK__SI 0x80000000L
#define MVP_FIFO_STATUS__MVP_FIFO_ERROR_MASK_MASK__SI 0x40000000L
#define MVP_FIFO_STATUS__MVP_FIFO_LEVEL_MASK__SI 0x000000ffL
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_ACK_MASK__SI 0x00010000L
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_MASK__SI 0x00000100L
#define MVP_FIFO_STATUS__MVP_FIFO_OVERFLOW_OCCURRED_MASK__SI 0x00001000L
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_ACK_MASK__SI 0x10000000L
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_MASK__SI 0x00100000L
#define MVP_FIFO_STATUS__MVP_FIFO_UNDERFLOW_OCCURRED_MASK__SI 0x01000000L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_AUTO_ENABLE_MASK__SI 0x40000000L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MASK__SI 0x003fff00L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_INSERT_MODE_MASK__SI 0x00000003L
#define MVP_FLIP_LINE_NUM_INSERT__MVP_FLIP_LINE_NUM_OFFSET_MASK__SI 0x3f000000L
#define MVP_INBAND_CNTL_CAP__MVP_IGNOR_INBAND_CNTL_MASK__SI 0x00000001L
#define MVP_INBAND_CNTL_CAP__MVP_INBAND_CNTL_CHAR_CAP_MASK__SI 0xffffff00L
#define MVP_INBAND_CNTL_CAP__MVP_PASSING_INBAND_CNTL_EN_MASK__SI 0x00000010L
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_DATA_CHK_EN_MASK__SI 0x80000000L
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_LINE_ERROR_CNT_MASK__SI 0x1fff0000L
#define MVP_RECEIVE_CNT_CNTL1__MVP_SLAVE_PIXEL_ERROR_CNT_MASK__SI 0x00001fffL
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_MASK__SI 0x00001fffL
#define MVP_RECEIVE_CNT_CNTL2__MVP_SLAVE_FRAME_ERROR_CNT_RESET_MASK__SI 0x80000000L
#define MVP_SLAVE_STATUS__MVP_SLAVE_LINES_PER_FRAME_RCVED_MASK__SI 0x1fff0000L
#define MVP_SLAVE_STATUS__MVP_SLAVE_PIXELS_PER_LINE_RCVED_MASK__SI 0x00001fffL
#define MVP_TEST_DEBUG_DATA__MVP_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define MVP_TEST_DEBUG_INDEX__MVP_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define NB_PSTATE_CONTROL__Mem_Pstate_Dis_MASK__CI__VI 0x80000000L
#define NB_PSTATE_CONTROL__Nb_Pstate_Gnb_Slow_Dis_MASK__CI__VI 0x00800000L
#define NB_PSTATE_CONTROL__Nb_Pstate_Hi_MASK__CI__VI 0x000000c0L
#define NB_PSTATE_CONTROL__Nb_Pstate_Hi_Res_MASK__CI__VI 0x38000000L
#define NB_PSTATE_CONTROL__Nb_Pstate_Lo_MASK__CI__VI 0x00000018L
#define NB_PSTATE_CONTROL__Nb_Pstate_Lo_Res_MASK__CI__VI 0x07000000L
#define NB_PSTATE_CONTROL__Nb_Pstate_Max_Val_MASK__CI__VI 0x00000003L
#define NB_PSTATE_CONTROL__Nb_Pstate_Threshold_MASK__CI__VI 0x00000e00L
#define NB_PSTATE_CONTROL__RESERVED_1_MASK__CI__VI 0x007f8000L
#define NB_PSTATE_CONTROL__RESERVED_2_MASK__CI__VI 0x00001000L
#define NB_PSTATE_CONTROL__RESERVED_3_MASK__CI__VI 0x00000100L
#define NB_PSTATE_CONTROL__RESERVED_4_MASK__CI__VI 0x00000020L
#define NB_PSTATE_CONTROL__RESERVED_5_MASK__CI__VI 0x00000004L
#define NB_PSTATE_CONTROL__RESERVED_MASK__CI__VI 0x40000000L
#define NB_PSTATE_CONTROL__Sw_Nb_Pstate_Dis_On_p0_MASK__CI__VI 0x00002000L
#define NB_PSTATE_CONTROL__Sw_Nb_Pstate_Lo_Dis_MASK__CI__VI 0x00004000L
#define NB_PSTATE_STATUS__Cur_Nb_Did_MASK__CI__VI 0x00000200L
#define NB_PSTATE_STATUS__Cur_Nb_Fid_MASK__CI__VI 0x000001f8L
#define NB_PSTATE_STATUS__Curr_Mem_Pstate_MASK__CI__VI 0x01000000L
#define NB_PSTATE_STATUS__Curr_Nb_Pstate_MASK__CI__VI 0x00180000L
#define NB_PSTATE_STATUS__Curr_Nb_Vid_6_0_MASK__CI__VI 0x0007f000L
#define NB_PSTATE_STATUS__Curr_Nb_Vid_7_MASK__CI__VI 0x00800000L
#define NB_PSTATE_STATUS__Nb_Pstate_Dis_MASK__CI__VI 0x00000001L
#define NB_PSTATE_STATUS__RESERVED_1_MASK__CI__VI 0x00600000L
#define NB_PSTATE_STATUS__RESERVED_2_MASK__CI__VI 0x00000c00L
#define NB_PSTATE_STATUS__RESERVED_MASK__CI__VI 0xfe000000L
#define NB_PSTATE_STATUS__Startup_Nb_Pstate_MASK__CI__VI 0x00000006L
#define NEW_REFCLKB_TIMER_1__PHY_PLL_PDWN_TIMER_MASK__CI 0x000003ffL
#define NEW_REFCLKB_TIMER_1__PLL0_PDNB_EN_MASK__CI 0x00000400L
#define NEW_REFCLKB_TIMER__REFCLK_ON_MASK__CI 0x00200000L
#define NEW_REFCLKB_TIMER__REG_STOP_REFCLK_EN_MASK__CI 0x00000001L
#define NEW_REFCLKB_TIMER__STOP_REFCLK_TIMER_MASK__CI 0x001ffffeL
#define OPEN_DRAIN_SELECT__OPEN_DRAIN_SELECT_MASK 0x7fffffffL
#define OPEN_DRAIN_SELECT__RESERVED_MASK 0x80000000L
#define OUTPUT_PAYLOAD_CAPABILITY__OUTPUT_PAYLOAD_CAPABILITY_MASK__SI 0x0000ffffL
#define OUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_LOWER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_MASK__SI \
  0xffffff80L
#define OUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_LOWER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_LOWER_BASE_ADDRESS_UNIMPLEMENTED_BITS_MASK__SI \
  0x0000007fL
#define OUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_UPPER_BASE_ADDRESS__BUFFER_DESCRIPTOR_LIST_UPPER_BASE_ADDRESS_MASK__SI \
  0xffffffffL
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__BUFFER_COMPLETION_INTERRUPT_STATUS_MASK__SI \
  0x04000000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__DESCRIPTOR_ERROR_INTERRUPT_ENABLE_MASK__SI  \
  0x00000010L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__DESCRIPTOR_ERROR_MASK__SI 0x10000000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__FIFO_ERROR_INTERRUPT_ENABLE_MASK__SI        \
  0x00000008L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__FIFO_ERROR_MASK__SI 0x08000000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__FIFO_READY_MASK__SI 0x20000000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__INTERRUPT_ON_COMPLETION_ENABLE_MASK__SI     \
  0x00000004L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__STREAM_NUMBER_MASK__SI 0x00f00000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__STREAM_RESET_MASK__SI 0x00000001L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__STREAM_RUN_MASK__SI 0x00000002L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__STRIPE_CONTROL_MASK__SI 0x00030000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__TRAFFIC_PRIORITY_MASK__SI 0x00040000L
#define OUTPUT_STREAM_DESCRIPTOR_0_CYCLIC_BUFFER_LENGTH__CYCLIC_BUFFER_LENGTH_MASK__SI 0xffffffffL
#define OUTPUT_STREAM_DESCRIPTOR_0_FIFO_SIZE__FIFO_SIZE_MASK__SI 0x0000ffffL
#define OUTPUT_STREAM_DESCRIPTOR_0_FORMAT__BITS_PER_SAMPLE_MASK__SI 0x00000070L
#define OUTPUT_STREAM_DESCRIPTOR_0_FORMAT__NUMBER_OF_CHANNELS_MASK__SI 0x0000000fL
#define OUTPUT_STREAM_DESCRIPTOR_0_FORMAT__SAMPLE_BASE_DIVISOR_MASK__SI 0x00000700L
#define OUTPUT_STREAM_DESCRIPTOR_0_FORMAT__SAMPLE_BASE_MULTIPLE_MASK__SI 0x00003800L
#define OUTPUT_STREAM_DESCRIPTOR_0_FORMAT__SAMPLE_BASE_RATE_MASK__SI 0x00004000L
#define OUTPUT_STREAM_DESCRIPTOR_0_LAST_VALID_INDEX__LAST_VALID_INDEX_MASK__SI 0x000000ffL
#define OUTPUT_STREAM_DESCRIPTOR_0_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS__LINK_POSITION_IN_BUFFER_ALIAS_MASK__SI \
  0xffffffffL
#define OUTPUT_STREAM_DESCRIPTOR_0_LINK_POSITION_IN_CURRENT_BUFFER__LINK_POSITION_IN_BUFFER_MASK__SI \
  0xffffffffL
#define OVLSCL_DEBUG0__OVLSCL_DEBUG0_MASK__SI 0xffffffffL
#define OVLSCL_DEBUG1__OVLSCL_DEBUG1_MASK__SI 0xffffffffL
#define OVLSCL_DEBUG2__OVLSCL_DEBUG2_MASK__SI 0xffffffffL
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_BCB_MASK__SI 0x000003ffL
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_GY_MASK__SI 0x000ffc00L
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_BLACK_COLOR_RCR_MASK__SI 0x3ff00000L
#define OVLSCL_EDGE_PIXEL_CNTL__OVLSCL_EDGE_PIXEL_SEL_MASK__SI 0x80000000L
#define OVL_ALPHA_CONTROL__OVL_ALPHA_INV_MASK__SI 0x00010000L
#define OVL_ALPHA_CONTROL__OVL_ALPHA_MODE_MASK__SI 0x00000003L
#define OVL_ALPHA_CONTROL__OVL_ALPHA_PREMULT_MASK__SI 0x00000100L
#define OVL_ALPHA__OVL_ALPHA_MASK__SI 0x000000ffL
#define OVL_COLOR_MATRIX_TRANSFORMATION_CNTL__OVL_COLOR_MATRIX_TRANSFORMATION_CNTL_MASK__SI        \
  0x00000007L
#define OVL_CONTROL1__OVL_ADDRESS_TRANSLATION_ENABLE_MASK__SI 0x00010000L
#define OVL_CONTROL1__OVL_ARRAY_MODE_MASK__SI 0x00f00000L
#define OVL_CONTROL1__OVL_COLOR_EXPANSION_MODE_MASK__SI 0x01000000L
#define OVL_CONTROL1__OVL_DEPTH_MASK__SI 0x00000003L
#define OVL_CONTROL1__OVL_FORMAT_MASK__SI 0x00000700L
#define OVL_CONTROL1__OVL_PRIVILEGED_ACCESS_ENABLE_MASK__SI 0x00020000L
#define OVL_CONTROL1__OVL_TILE_COMPACT_EN_MASK__SI 0x00001000L
#define OVL_CONTROL1__OVL_Z_MASK__SI 0x00000030L
#define OVL_CONTROL2__OVL_HALF_RESOLUTION_ENABLE_MASK__SI 0x00000001L
#define OVL_DFQ_CONTROL__OVL_DFQ_MIN_FREE_ENTRIES_MASK__SI 0x00000700L
#define OVL_DFQ_CONTROL__OVL_DFQ_RESET_MASK__SI 0x00000001L
#define OVL_DFQ_CONTROL__OVL_DFQ_SIZE_MASK__SI 0x00000070L
#define OVL_DFQ_STATUS__OVL_DFQ_NUM_ENTRIES_MASK__SI 0x0000000fL
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_ACK_MASK__SI 0x00000200L
#define OVL_DFQ_STATUS__OVL_DFQ_RESET_FLAG_MASK__SI 0x00000100L
#define OVL_ENABLE__OVLSCL_EN_MASK__SI 0x00000100L
#define OVL_ENABLE__OVL_ENABLE_MASK__SI 0x00000001L
#define OVL_END__OVL_X_END_MASK__SI 0x3fff0000L
#define OVL_END__OVL_Y_END_MASK__SI 0x00003fffL
#define OVL_KEY_ALPHA__OVL_KEY_ALPHA_HIGH_MASK__SI 0x00ff0000L
#define OVL_KEY_ALPHA__OVL_KEY_ALPHA_LOW_MASK__SI 0x000000ffL
#define OVL_KEY_CONTROL__GRPH_KEY_FUNCTION_MASK__SI 0x00000003L
#define OVL_KEY_CONTROL__OVL_KEY_COMPARE_MIX_MASK__SI 0x00010000L
#define OVL_KEY_CONTROL__OVL_KEY_FUNCTION_MASK__SI 0x00000300L
#define OVL_KEY_RANGE_BLUE_CB__OVL_KEY_BLUE_CB_HIGH_MASK__SI 0x03ff0000L
#define OVL_KEY_RANGE_BLUE_CB__OVL_KEY_BLUE_CB_LOW_MASK__SI 0x000003ffL
#define OVL_KEY_RANGE_GREEN_Y__OVL_KEY_GREEN_Y_HIGH_MASK__SI 0x03ff0000L
#define OVL_KEY_RANGE_GREEN_Y__OVL_KEY_GREEN_Y_LOW_MASK__SI 0x000003ffL
#define OVL_KEY_RANGE_RED_CR__OVL_KEY_RED_CR_HIGH_MASK__SI 0x03ff0000L
#define OVL_KEY_RANGE_RED_CR__OVL_KEY_RED_CR_LOW_MASK__SI 0x000003ffL
#define OVL_MATRIX_COEF_1_1__OVL_MATRIX_COEF_1_1_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_1_1__OVL_MATRIX_SIGN_1_1_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_1_2__OVL_MATRIX_COEF_1_2_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_1_2__OVL_MATRIX_SIGN_1_2_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_1_3__OVL_MATRIX_COEF_1_3_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_1_3__OVL_MATRIX_SIGN_1_3_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_1_4__OVL_MATRIX_COEF_1_4_MASK__SI 0x07ffff00L
#define OVL_MATRIX_COEF_1_4__OVL_MATRIX_SIGN_1_4_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_2_1__OVL_MATRIX_COEF_2_1_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_2_1__OVL_MATRIX_SIGN_2_1_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_2_2__OVL_MATRIX_COEF_2_2_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_2_2__OVL_MATRIX_SIGN_2_2_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_2_3__OVL_MATRIX_COEF_2_3_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_2_3__OVL_MATRIX_SIGN_2_3_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_2_4__OVL_MATRIX_COEF_2_4_MASK__SI 0x07ffff00L
#define OVL_MATRIX_COEF_2_4__OVL_MATRIX_SIGN_2_4_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_3_1__OVL_MATRIX_COEF_3_1_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_3_1__OVL_MATRIX_SIGN_3_1_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_3_2__OVL_MATRIX_COEF_3_2_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_3_2__OVL_MATRIX_SIGN_3_2_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_3_3__OVL_MATRIX_COEF_3_3_MASK__SI 0x0007ffffL
#define OVL_MATRIX_COEF_3_3__OVL_MATRIX_SIGN_3_3_MASK__SI 0x80000000L
#define OVL_MATRIX_COEF_3_4__OVL_MATRIX_COEF_3_4_MASK__SI 0x07ffff00L
#define OVL_MATRIX_COEF_3_4__OVL_MATRIX_SIGN_3_4_MASK__SI 0x80000000L
#define OVL_MATRIX_TRANSFORM_EN__OVL_MATRIX_TRANSFORM_EN_MASK__SI 0x00000001L
#define OVL_PITCH__OVL_PITCH_MASK__SI 0x00003fffL
#define OVL_PWL_0TOF__OVL_PWL_0TOF_OFFSET_MASK__SI 0x000001ffL
#define OVL_PWL_0TOF__OVL_PWL_0TOF_SLOPE_MASK__SI 0x07ff0000L
#define OVL_PWL_100TO13F__OVL_PWL_100TO13F_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_100TO13F__OVL_PWL_100TO13F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_10TO1F__OVL_PWL_10TO1F_OFFSET_MASK__SI 0x000001ffL
#define OVL_PWL_10TO1F__OVL_PWL_10TO1F_SLOPE_MASK__SI 0x07ff0000L
#define OVL_PWL_140TO17F__OVL_PWL_140TO17F_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_140TO17F__OVL_PWL_140TO17F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_180TO1BF__OVL_PWL_180TO1BF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_180TO1BF__OVL_PWL_180TO1BF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_1C0TO1FF__OVL_PWL_1C0TO1FF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_1C0TO1FF__OVL_PWL_1C0TO1FF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_200TO23F__OVL_PWL_200TO23F_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_200TO23F__OVL_PWL_200TO23F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_20TO3F__OVL_PWL_20TO3F_OFFSET_MASK__SI 0x000003ffL
#define OVL_PWL_20TO3F__OVL_PWL_20TO3F_SLOPE_MASK__SI 0x03ff0000L
#define OVL_PWL_240TO27F__OVL_PWL_240TO27F_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_240TO27F__OVL_PWL_240TO27F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_280TO2BF__OVL_PWL_280TO2BF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_280TO2BF__OVL_PWL_280TO2BF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_2C0TO2FF__OVL_PWL_2C0TO2FF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_2C0TO2FF__OVL_PWL_2C0TO2FF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_300TO33F__OVL_PWL_300TO33F_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_300TO33F__OVL_PWL_300TO33F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_340TO37F__OVL_PWL_340TO37F_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_340TO37F__OVL_PWL_340TO37F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_380TO3BF__OVL_PWL_380TO3BF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_380TO3BF__OVL_PWL_380TO3BF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_3C0TO3FF__OVL_PWL_3C0TO3FF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_3C0TO3FF__OVL_PWL_3C0TO3FF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_40TO7F__OVL_PWL_40TO7F_OFFSET_MASK__SI 0x000003ffL
#define OVL_PWL_40TO7F__OVL_PWL_40TO7F_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_80TOBF__OVL_PWL_80TOBF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_80TOBF__OVL_PWL_80TOBF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_C0TOFF__OVL_PWL_C0TOFF_OFFSET_MASK__SI 0x000007ffL
#define OVL_PWL_C0TOFF__OVL_PWL_C0TOFF_SLOPE_MASK__SI 0x01ff0000L
#define OVL_PWL_TRANSFORM_EN__OVL_PWL_TRANSFORM_EN_MASK__SI 0x00000001L
#define OVL_RT_BAND_POSITION__OVL_RT_BTM_SCAN_MASK__SI 0x3fff0000L
#define OVL_RT_BAND_POSITION__OVL_RT_TOP_SCAN_MASK__SI 0x00003fffL
#define OVL_RT_PROCEED_COND__OVL_RT_CLEAR_GOBBLE_GO_MASK__SI 0x00004000L
#define OVL_RT_PROCEED_COND__OVL_RT_PROCEED_ON_EOF_DISABLE_MASK__SI 0x00000100L
#define OVL_RT_PROCEED_COND__OVL_RT_REDUCE_DELAY_MASK__SI 0x00000001L
#define OVL_RT_PROCEED_COND__OVL_RT_RT_FLIP_MASK__SI 0x00000010L
#define OVL_RT_PROCEED_COND__OVL_RT_TEAR_PROOF_HEIGHT_MASK__SI 0x3fff0000L
#define OVL_RT_PROCEED_COND__OVL_RT_WITH_HELD_ON_SOF_MASK__SI 0x00001000L
#define OVL_RT_SKEWCOMMAND__OVL_RT_CLEAR_GOBBLE_COUNT_MASK__SI 0x00000001L
#define OVL_RT_SKEWCOMMAND__OVL_RT_CLEAR_SUBMIT_COUNT_MASK__SI 0x00000100L
#define OVL_RT_SKEWCOMMAND__OVL_RT_GOBBLE_COUNT_MASK__SI 0x00070000L
#define OVL_RT_SKEWCOMMAND__OVL_RT_INC_GOBBLE_COUNT_MASK__SI 0x00000010L
#define OVL_RT_SKEWCOMMAND__OVL_RT_INC_SUBMIT_COUNT_MASK__SI 0x00001000L
#define OVL_RT_SKEWCOMMAND__OVL_RT_SUBMIT_COUNT_MASK__SI 0x07000000L
#define OVL_RT_SKEWCONTROL__OVL_RT_CAPS_MASK__SI 0x00000007L
#define OVL_RT_SKEWCONTROL__OVL_RT_SKEW_MAX_MASK__SI 0x00000070L
#define OVL_RT_STAT__OVL_LINE_COUNTER_MASK__SI 0xfff00000L
#define OVL_RT_STAT__OVL_RT_BAND_INVISIBLE_MASK__SI 0x00000100L
#define OVL_RT_STAT__OVL_RT_BAND_SYNC_MASK__SI 0x00000200L
#define OVL_RT_STAT__OVL_RT_EOF_PRPCEED_MASK__SI 0x00000400L
#define OVL_RT_STAT__OVL_RT_FIP_PROCEED_ACK_MASK__SI 0x00000001L
#define OVL_RT_STAT__OVL_RT_FIP_PROCEED_MASK__SI 0x00000800L
#define OVL_RT_STAT__OVL_RT_FRAME_SYNC_ACK_MASK__SI 0x00000002L
#define OVL_RT_STAT__OVL_RT_FRAME_SYNC_MASK__SI 0x00001000L
#define OVL_RT_STAT__OVL_RT_GOBBLE_GO_MASK__SI 0x00002000L
#define OVL_RT_STAT__OVL_RT_NEW_SUBMIT_MASK__SI 0x00004000L
#define OVL_RT_STAT__OVL_RT_OVL_ENDED_MASK__SI 0x00010000L
#define OVL_RT_STAT__OVL_RT_OVL_START_ACK_MASK__SI 0x00000004L
#define OVL_RT_STAT__OVL_RT_OVL_START_MASK__SI 0x00008000L
#define OVL_RT_STAT__OVL_RT_SAFE_ZONE_MASK__SI 0x00020000L
#define OVL_RT_STAT__OVL_RT_SWITCH_REGIONS_MASK__SI 0x00040000L
#define OVL_RT_STAT__OVL_SKEW_MAX_REACHED_MASK__SI 0x00080000L
#define OVL_START__OVL_X_START_MASK__SI 0x1fff0000L
#define OVL_START__OVL_Y_START_MASK__SI 0x00001fffL
#define OVL_SURFACE_ADDRESS_HIGH_INUSE__OVL_SURFACE_ADDRESS_HIGH_INUSE_MASK__SI 0x000000ffL
#define OVL_SURFACE_ADDRESS_HIGH__OVL_SURFACE_ADDRESS_HIGH_MASK__SI 0x000000ffL
#define OVL_SURFACE_ADDRESS_INUSE__OVL_SURFACE_ADDRESS_INUSE_MASK__SI 0xffffff00L
#define OVL_SURFACE_ADDRESS__OVL_DFQ_ENABLE_MASK__SI 0x00000001L
#define OVL_SURFACE_ADDRESS__OVL_SURFACE_ADDRESS_MASK__SI 0xffffff00L
#define OVL_SURFACE_OFFSET_X__OVL_SURFACE_OFFSET_X_MASK__SI 0x00001fffL
#define OVL_SURFACE_OFFSET_Y__OVL_SURFACE_OFFSET_Y_MASK__SI 0x00001fffL
#define OVL_SWAP_CNTL__OVL_ALPHA_CROSSBAR_MASK__SI 0x00000c00L
#define OVL_SWAP_CNTL__OVL_BLUE_CROSSBAR_MASK__SI 0x00000300L
#define OVL_SWAP_CNTL__OVL_ENDIAN_SWAP_MASK__SI 0x00000003L
#define OVL_SWAP_CNTL__OVL_GREEN_CROSSBAR_MASK__SI 0x000000c0L
#define OVL_SWAP_CNTL__OVL_RED_CROSSBAR_MASK__SI 0x00000030L
#define OVL_UPDATE__OVL_DISABLE_MULTIPLE_UPDATE_MASK__SI 0x01000000L
#define OVL_UPDATE__OVL_UPDATE_LOCK_MASK__SI 0x00010000L
#define OVL_UPDATE__OVL_UPDATE_PENDING_MASK__SI 0x00000001L
#define OVL_UPDATE__OVL_UPDATE_TAKEN_MASK__SI 0x00000002L
#define P1PLL_CNTL__P1PLL_ANTI_GLITCH_RESET_MASK__SI 0x00002000L
#define P1PLL_CNTL__P1PLL_BYPASS_CAL_MASK__SI 0x00000004L
#define P1PLL_CNTL__P1PLL_CALIB_DONE_MASK__SI 0x00100000L
#define P1PLL_CNTL__P1PLL_CALREF_MASK__SI 0x00000300L
#define P1PLL_CNTL__P1PLL_CAL_BYPASS_REFDIV_MASK__SI 0x00000400L
#define P1PLL_CNTL__P1PLL_DEBUG_SIGNALS_ENABLE_MASK__SI 0x00004000L
#define P1PLL_CNTL__P1PLL_DIFF_REC_ENABLE_MASK__SI 0x00001000L
#define P1PLL_CNTL__P1PLL_DIRECT_CLOCK_2X_MASK__SI 0x80000000L
#define P1PLL_CNTL__P1PLL_DVOCLK_SRC_MASK__SI 0x40000000L
#define P1PLL_CNTL__P1PLL_LOCKED_MASK__SI 0x00200000L
#define P1PLL_CNTL__P1PLL_LOCK_FREQ_SEL_MASK__SI 0x00080000L
#define P1PLL_CNTL__P1PLL_LVTMCLK_SRC_MASK__SI 0x0c000000L
#define P1PLL_CNTL__P1PLL_PCIE_REFCLK_DISABLE_MASK__SI 0x00000800L
#define P1PLL_CNTL__P1PLL_PIXCLK_SRC_MASK__SI 0x30000000L
#define P1PLL_CNTL__P1PLL_PWRMGT_TURN_OFF_PLL_MASK__SI 0x00010000L
#define P1PLL_CNTL__P1PLL_RESET_MASK__SI 0x00000001L
#define P1PLL_CNTL__P1PLL_SLEEP_MASK__SI 0x00000002L
#define P1PLL_CNTL__P1PLL_TIMING_MODE_STATUS_MASK__SI 0x03000000L
#define P1PLL_CNTL__P1PLL_VCOREF_MASK__SI 0x00000030L
#define P1PLL_DEBUG_CLK_SEL__P1PLL_DEBUG_CLK_SEL_MASK__SI 0x00000007L
#define P1PLL_DS_CNTL__P1PLL_DS_FRAC_MASK__SI 0x0000ffffL
#define P1PLL_DS_CNTL__P1PLL_DS_MODE_MASK__SI 0x00040000L
#define P1PLL_DS_CNTL__P1PLL_DS_ORDER_MASK__SI 0x00030000L
#define P1PLL_DS_CNTL__P1PLL_DS_PRBS_EN_MASK__SI 0x00080000L
#define P1PLL_IDCLKA_CNTL__P1PLL_IDCLKA_SRCSEL_FORCE_ENABLE_MASK__SI 0x00000100L
#define P1PLL_IDCLKA_CNTL__P1PLL_IDCLKA_SRCSEL_FORCE_VALUE_MASK__SI 0x00001000L
#define P1PLL_IDCLKA_CNTL__P1PLL_IDCLKA_SRCSEL_MASK__SI 0x00000001L
#define P1PLL_IDCLKA_CNTL__P1PLL_LVTMCLK_SRC_FORCE_ENABLE_MASK__SI 0x00010000L
#define P1PLL_IDCLKA_CNTL__P1PLL_LVTMCLK_SRC_FORCE_VALUE_MASK__SI 0x00300000L
#define P1PLL_INT_SS_CNTL__P1PLL_SS_AMOUNT_FBDIV_MASK__SI 0x000000ffL
#define P1PLL_INT_SS_CNTL__P1PLL_SS_AMOUNT_NFRAC_SLIP_MASK__SI 0x00000f00L
#define P1PLL_INT_SS_CNTL__P1PLL_SS_MODE_MASK__SI 0x00002000L
#define P1PLL_INT_SS_CNTL__P1PLL_SS_STEP_SIZE_DSFRAC_MASK__SI 0xffff0000L
#define P1PLL_UNLOCK_DETECT_CNTL__P1PLL_UNLOCK_DETECT_ENABLE_MASK__SI 0x00000001L
#define P1PLL_UNLOCK_DETECT_CNTL__P1PLL_UNLOCK_DOWN_CNTL_MASK__SI 0x00000f00L
#define P1PLL_UNLOCK_DETECT_CNTL__P1PLL_UNLOCK_DUTY_CYCLE_SELECT_MASK__SI 0x00000002L
#define P1PLL_UNLOCK_DETECT_CNTL__P1PLL_UNLOCK_STICKY_CLEAR_MASK__SI 0x00000008L
#define P1PLL_UNLOCK_DETECT_CNTL__P1PLL_UNLOCK_STICKY_STATUS_MASK__SI 0x00000004L
#define P1PLL_UNLOCK_DETECT_CNTL__P1PLL_UNLOCK_UP_CNTL_MASK__SI 0x000000f0L
#define P1PLL_VREG_CNTL__P1PLL_VREG_BIAS_MASK__SI 0x0f000000L
#define P1PLL_VREG_CNTL__P1PLL_VREG_CNTL_MASK__SI 0x00000003L
#define P1PLL_VREG_CNTL__P1PLL_VREG_POWER_DOWN_MASK__SI 0x20000000L
#define P2PLL_CNTL__P2PLL_ANTI_GLITCH_RESET_MASK__SI 0x00002000L
#define P2PLL_CNTL__P2PLL_BYPASS_CAL_MASK__SI 0x00000004L
#define P2PLL_CNTL__P2PLL_CALIB_DONE_MASK__SI 0x00100000L
#define P2PLL_CNTL__P2PLL_CALREF_MASK__SI 0x00000300L
#define P2PLL_CNTL__P2PLL_CAL_BYPASS_REFDIV_MASK__SI 0x00000400L
#define P2PLL_CNTL__P2PLL_DEBUG_SIGNALS_ENABLE_MASK__SI 0x00004000L
#define P2PLL_CNTL__P2PLL_DIFF_REC_ENABLE_MASK__SI 0x00001000L
#define P2PLL_CNTL__P2PLL_DIRECT_CLOCK_2X_MASK__SI 0x80000000L
#define P2PLL_CNTL__P2PLL_DVOCLK_SRC_MASK__SI 0x40000000L
#define P2PLL_CNTL__P2PLL_LOCKED_MASK__SI 0x00200000L
#define P2PLL_CNTL__P2PLL_LOCK_FREQ_SEL_MASK__SI 0x00080000L
#define P2PLL_CNTL__P2PLL_LVTMCLK_SRC_MASK__SI 0x0c000000L
#define P2PLL_CNTL__P2PLL_PCIE_REFCLK_DISABLE_MASK__SI 0x00000800L
#define P2PLL_CNTL__P2PLL_PIXCLK_SRC_MASK__SI 0x30000000L
#define P2PLL_CNTL__P2PLL_PWRMGT_TURN_OFF_PLL_MASK__SI 0x00010000L
#define P2PLL_CNTL__P2PLL_RESET_MASK__SI 0x00000001L
#define P2PLL_CNTL__P2PLL_SLEEP_MASK__SI 0x00000002L
#define P2PLL_CNTL__P2PLL_TIMING_MODE_STATUS_MASK__SI 0x03000000L
#define P2PLL_CNTL__P2PLL_VCOREF_MASK__SI 0x00000030L
#define P2PLL_DEBUG_CLK_SEL__P2PLL_DEBUG_CLK_SEL_MASK__SI 0x00000700L
#define P2PLL_DS_CNTL__P2PLL_DS_FRAC_MASK__SI 0x0000ffffL
#define P2PLL_DS_CNTL__P2PLL_DS_MODE_MASK__SI 0x00040000L
#define P2PLL_DS_CNTL__P2PLL_DS_ORDER_MASK__SI 0x00030000L
#define P2PLL_DS_CNTL__P2PLL_DS_PRBS_EN_MASK__SI 0x00080000L
#define P2PLL_IDCLKB_CNTL__P2PLL_IDCLKB_SRCSEL_FORCE_ENABLE_MASK__SI 0x00000100L
#define P2PLL_IDCLKB_CNTL__P2PLL_IDCLKB_SRCSEL_FORCE_VALUE_MASK__SI 0x00001000L
#define P2PLL_IDCLKB_CNTL__P2PLL_IDCLKB_SRCSEL_MASK__SI 0x00000001L
#define P2PLL_IDCLKB_CNTL__P2PLL_LVTMCLK_SRC_FORCE_ENABLE_MASK__SI 0x00010000L
#define P2PLL_IDCLKB_CNTL__P2PLL_LVTMCLK_SRC_FORCE_VALUE_MASK__SI 0x00300000L
#define P2PLL_INT_SS_CNTL__P2PLL_SS_AMOUNT_FBDIV_MASK__SI 0x000000ffL
#define P2PLL_INT_SS_CNTL__P2PLL_SS_AMOUNT_NFRAC_SLIP_MASK__SI 0x00000f00L
#define P2PLL_INT_SS_CNTL__P2PLL_SS_MODE_MASK__SI 0x00002000L
#define P2PLL_INT_SS_CNTL__P2PLL_SS_STEP_SIZE_DSFRAC_MASK__SI 0xffff0000L
#define P2PLL_UNLOCK_DETECT_CNTL__P2PLL_UNLOCK_DETECT_ENABLE_MASK__SI 0x00000001L
#define P2PLL_UNLOCK_DETECT_CNTL__P2PLL_UNLOCK_DOWN_CNTL_MASK__SI 0x00000f00L
#define P2PLL_UNLOCK_DETECT_CNTL__P2PLL_UNLOCK_DUTY_CYCLE_SELECT_MASK__SI 0x00000002L
#define P2PLL_UNLOCK_DETECT_CNTL__P2PLL_UNLOCK_STICKY_CLEAR_MASK__SI 0x00000008L
#define P2PLL_UNLOCK_DETECT_CNTL__P2PLL_UNLOCK_STICKY_STATUS_MASK__SI 0x00000004L
#define P2PLL_UNLOCK_DETECT_CNTL__P2PLL_UNLOCK_UP_CNTL_MASK__SI 0x000000f0L
#define P2PLL_VREG_CNTL__P2PLL_VREG_BIAS_MASK__SI 0x0f000000L
#define P2PLL_VREG_CNTL__P2PLL_VREG_CNTL_MASK__SI 0x00000003L
#define P2PLL_VREG_CNTL__P2PLL_VREG_POWER_DOWN_MASK__SI 0x20000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_BASE_ADDR_MASK 0x00ffffffL
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_ENABLE_MASK 0x02000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_INVALIDATE_MASK 0x01000000L
#define PAGE_MIRROR_CNTL__PAGE_MIRROR_USAGE_MASK 0x0c000000L
#define PA_CL_CLIP_CNTL__BOUNDARY_EDGE_FLAG_ENA_MASK 0x00040000L
#define PA_CL_CLIP_CNTL__CLIP_DISABLE_MASK 0x00010000L
#define PA_CL_CLIP_CNTL__DIS_CLIP_ERR_DETECT_MASK 0x00100000L
#define PA_CL_CLIP_CNTL__DX_CLIP_SPACE_DEF_MASK 0x00080000L
#define PA_CL_CLIP_CNTL__DX_LINEAR_ATTR_CLIP_ENA_MASK 0x01000000L
#define PA_CL_CLIP_CNTL__DX_RASTERIZATION_KILL_MASK 0x00400000L
#define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK 0x0000c000L
#define PA_CL_CLIP_CNTL__PS_UCP_Y_SCALE_NEG_MASK 0x00002000L
#define PA_CL_CLIP_CNTL__UCP_CULL_ONLY_ENA_MASK 0x00020000L
#define PA_CL_CLIP_CNTL__UCP_ENA_0_MASK 0x00000001L
#define PA_CL_CLIP_CNTL__UCP_ENA_1_MASK 0x00000002L
#define PA_CL_CLIP_CNTL__UCP_ENA_2_MASK 0x00000004L
#define PA_CL_CLIP_CNTL__UCP_ENA_3_MASK 0x00000008L
#define PA_CL_CLIP_CNTL__UCP_ENA_4_MASK 0x00000010L
#define PA_CL_CLIP_CNTL__UCP_ENA_5_MASK 0x00000020L
#define PA_CL_CLIP_CNTL__VTE_VPORT_PROVOKE_DISABLE_MASK 0x02000000L
#define PA_CL_CLIP_CNTL__VTX_KILL_OR_MASK 0x00200000L
#define PA_CL_CLIP_CNTL__ZCLIP_FAR_DISABLE_MASK 0x08000000L
#define PA_CL_CLIP_CNTL__ZCLIP_NEAR_DISABLE_MASK 0x04000000L
#define PA_CL_CNTL_STATUS__CL_BUSY_MASK 0x80000000L
#define PA_CL_ENHANCE__CLIPPED_PRIM_SEQ_STALL_MASK 0x00000008L
#define PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK 0x00000001L
#define PA_CL_ENHANCE__ECO_SPARE0_MASK 0x80000000L
#define PA_CL_ENHANCE__ECO_SPARE1_MASK 0x40000000L
#define PA_CL_ENHANCE__ECO_SPARE2_MASK 0x20000000L
#define PA_CL_ENHANCE__ECO_SPARE3_MASK 0x10000000L
#define PA_CL_ENHANCE__NUM_CLIP_SEQ_MASK 0x00000006L
#define PA_CL_ENHANCE__VE_NAN_PROC_DISABLE_MASK 0x00000010L
#define PA_CL_ENHANCE__XTRA_DEBUG_REG_SEL_MASK 0x00000020L
#define PA_CL_GB_HORZ_CLIP_ADJ__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_GB_HORZ_DISC_ADJ__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_GB_VERT_CLIP_ADJ__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_GB_VERT_DISC_ADJ__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_NANINF_CNTL__VS_CLIP_DIST_INF_DISCARD_MASK 0x00004000L
#define PA_CL_NANINF_CNTL__VS_W_INF_RETAIN_MASK 0x00002000L
#define PA_CL_NANINF_CNTL__VS_W_NAN_TO_INF_MASK 0x00001000L
#define PA_CL_NANINF_CNTL__VS_XY_INF_RETAIN_MASK 0x00000200L
#define PA_CL_NANINF_CNTL__VS_XY_NAN_TO_INF_MASK 0x00000100L
#define PA_CL_NANINF_CNTL__VS_Z_INF_RETAIN_MASK 0x00000800L
#define PA_CL_NANINF_CNTL__VS_Z_NAN_TO_INF_MASK 0x00000400L
#define PA_CL_NANINF_CNTL__VTE_0XNANINF_IS_0_MASK 0x00000008L
#define PA_CL_NANINF_CNTL__VTE_NO_OUTPUT_NEG_0_MASK 0x00100000L
#define PA_CL_NANINF_CNTL__VTE_W_INF_DISCARD_MASK 0x00000004L
#define PA_CL_NANINF_CNTL__VTE_W_NAN_RETAIN_MASK 0x00000040L
#define PA_CL_NANINF_CNTL__VTE_W_RECIP_NAN_IS_0_MASK 0x00000080L
#define PA_CL_NANINF_CNTL__VTE_XY_INF_DISCARD_MASK 0x00000001L
#define PA_CL_NANINF_CNTL__VTE_XY_NAN_RETAIN_MASK 0x00000010L
#define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x00000002L
#define PA_CL_NANINF_CNTL__VTE_Z_NAN_RETAIN_MASK 0x00000020L
#define PA_CL_POINT_CULL_RAD__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_POINT_SIZE__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_POINT_X_RAD__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_POINT_Y_RAD__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_RESET_DEBUG__CL_TRIV_DISC_DISABLE_MASK__CI__VI 0x00000001L
#define PA_CL_UCP_0_W__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_0_X__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_0_Y__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_0_Z__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_1_W__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_1_X__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_1_Y__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_1_Z__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_2_W__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_2_X__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_2_Y__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_2_Z__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_3_W__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_3_X__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_3_Y__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_3_Z__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_4_W__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_4_X__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_4_Y__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_4_Z__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_5_W__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_5_X__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_5_Y__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_UCP_5_Z__DATA_REGISTER_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_10__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_11__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_12__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_13__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_14__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_15__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_1__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_2__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_3__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_4__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_5__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_6__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_7__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_8__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET_9__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XOFFSET__VPORT_XOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_10__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_11__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_12__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_13__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_14__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_15__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_1__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_2__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_3__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_4__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_5__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_6__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_7__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_8__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE_9__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_XSCALE__VPORT_XSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_10__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_11__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_12__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_13__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_14__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_15__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_1__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_2__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_3__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_4__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_5__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_6__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_7__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_8__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET_9__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YOFFSET__VPORT_YOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_10__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_11__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_12__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_13__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_14__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_15__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_1__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_2__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_3__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_4__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_5__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_6__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_7__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_8__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE_9__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_YSCALE__VPORT_YSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_10__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_11__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_12__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_13__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_14__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_15__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_1__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_2__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_3__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_4__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_5__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_6__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_7__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_8__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET_9__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZOFFSET__VPORT_ZOFFSET_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_10__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_11__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_12__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_13__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_14__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_15__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_1__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_2__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_3__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_4__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_5__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_6__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_7__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_8__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE_9__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VPORT_ZSCALE__VPORT_ZSCALE_MASK 0xffffffffL
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_0_MASK 0x00000001L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_1_MASK 0x00000002L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_2_MASK 0x00000004L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_3_MASK 0x00000008L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_4_MASK 0x00000010L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_5_MASK 0x00000020L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_6_MASK 0x00000040L
#define PA_CL_VS_OUT_CNTL__CLIP_DIST_ENA_7_MASK 0x00000080L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_0_MASK 0x00000100L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_1_MASK 0x00000200L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_2_MASK 0x00000400L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_3_MASK 0x00000800L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_4_MASK 0x00001000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_5_MASK 0x00002000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_6_MASK 0x00004000L
#define PA_CL_VS_OUT_CNTL__CULL_DIST_ENA_7_MASK 0x00008000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_EDGE_FLAG_MASK 0x00020000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_GS_CUT_FLAG_MASK 0x02000000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_KILL_FLAG_MASK 0x00100000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_POINT_SIZE_MASK 0x00010000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_RENDER_TARGET_INDX_MASK 0x00040000L
#define PA_CL_VS_OUT_CNTL__USE_VTX_VIEWPORT_INDX_MASK 0x00080000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST0_VEC_ENA_MASK 0x00400000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_CCDIST1_VEC_ENA_MASK 0x00800000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_SIDE_BUS_ENA_MASK 0x01000000L
#define PA_CL_VS_OUT_CNTL__VS_OUT_MISC_VEC_ENA_MASK 0x00200000L
#define PA_CL_VTE_CNTL__PERFCOUNTER_REF_MASK 0x00000800L
#define PA_CL_VTE_CNTL__VPORT_X_OFFSET_ENA_MASK 0x00000002L
#define PA_CL_VTE_CNTL__VPORT_X_SCALE_ENA_MASK 0x00000001L
#define PA_CL_VTE_CNTL__VPORT_Y_OFFSET_ENA_MASK 0x00000008L
#define PA_CL_VTE_CNTL__VPORT_Y_SCALE_ENA_MASK 0x00000004L
#define PA_CL_VTE_CNTL__VPORT_Z_OFFSET_ENA_MASK 0x00000020L
#define PA_CL_VTE_CNTL__VPORT_Z_SCALE_ENA_MASK 0x00000010L
#define PA_CL_VTE_CNTL__VTX_W0_FMT_MASK 0x00000400L
#define PA_CL_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100L
#define PA_CL_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200L
#define PA_SC_AA_CONFIG__AA_MASK_CENTROID_DTMN_MASK 0x00000010L
#define PA_SC_AA_CONFIG__DETAIL_TO_EXPOSED_MODE_MASK 0x03000000L
#define PA_SC_AA_CONFIG__MAX_SAMPLE_DIST_MASK 0x0001e000L
#define PA_SC_AA_CONFIG__MSAA_EXPOSED_SAMPLES_MASK 0x00700000L
#define PA_SC_AA_CONFIG__MSAA_NUM_SAMPLES_MASK 0x00000007L
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X0Y0_MASK 0x0000ffffL
#define PA_SC_AA_MASK_X0Y0_X1Y0__AA_MASK_X1Y0_MASK 0xffff0000L
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X0Y1_MASK 0x0000ffffL
#define PA_SC_AA_MASK_X0Y1_X1Y1__AA_MASK_X1Y1_MASK 0xffff0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0__S3_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1__S7_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S11_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3__S15_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0__S3_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1__S7_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S11_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3__S15_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0__S3_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1__S7_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S11_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3__S15_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S0_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S1_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S2_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0__S3_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S4_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S5_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S6_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1__S7_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S10_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S11_Y_MASK 0xf0000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S8_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2__S9_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_X_MASK 0x0000000fL
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S12_Y_MASK 0x000000f0L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_X_MASK 0x00000f00L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S13_Y_MASK 0x0000f000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_X_MASK 0x000f0000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S14_Y_MASK 0x00f00000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_X_MASK 0x0f000000L
#define PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3__S15_Y_MASK 0xf0000000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_0_MASK 0x0000000fL
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_1_MASK 0x000000f0L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_2_MASK 0x00000f00L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_3_MASK 0x0000f000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_4_MASK 0x000f0000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_5_MASK 0x00f00000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_6_MASK 0x0f000000L
#define PA_SC_CENTROID_PRIORITY_0__DISTANCE_7_MASK 0xf0000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_10_MASK 0x00000f00L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_11_MASK 0x0000f000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_12_MASK 0x000f0000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_13_MASK 0x00f00000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_14_MASK 0x0f000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_15_MASK 0xf0000000L
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_8_MASK 0x0000000fL
#define PA_SC_CENTROID_PRIORITY_1__DISTANCE_9_MASK 0x000000f0L
#define PA_SC_CLIPRECT_0_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_0_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_0_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_0_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_1_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_1_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_1_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_1_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_2_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_2_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_2_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_2_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_3_BR__BR_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_3_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_3_TL__TL_X_MASK 0x00007fffL
#define PA_SC_CLIPRECT_3_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_CLIPRECT_RULE__CLIP_RULE_MASK 0x0000ffffL
#define PA_SC_DEBUG_CNTL__SC_DEBUG_INDX_MASK 0x0000003fL
#define PA_SC_DEBUG_DATA__DATA_MASK 0xffffffffL
#define PA_SC_DEBUG_REG0__REG0_FIELD0_MASK 0x00000003L
#define PA_SC_DEBUG_REG0__REG0_FIELD1_MASK 0x0000000cL
#define PA_SC_DEBUG_REG1__REG1_FIELD0_MASK 0x00000003L
#define PA_SC_DEBUG_REG1__REG1_FIELD1_MASK 0x0000000cL
#define PA_SC_EDGERULE__ER_LINE_BT_MASK 0xf0000000L
#define PA_SC_EDGERULE__ER_LINE_LR_MASK 0x0003f000L
#define PA_SC_EDGERULE__ER_LINE_RL_MASK 0x00fc0000L
#define PA_SC_EDGERULE__ER_LINE_TB_MASK 0x0f000000L
#define PA_SC_EDGERULE__ER_POINT_MASK 0x000000f0L
#define PA_SC_EDGERULE__ER_RECT_MASK 0x00000f00L
#define PA_SC_EDGERULE__ER_TRI_MASK 0x0000000fL
#define PA_SC_ENHANCE__DISABLE_AA_MASK_FULL_FIX_MASK 0x00000004L
#define PA_SC_ENHANCE__DISABLE_DUALGRAD_PERF_OPTIMIZATION_MASK 0x00000200L
#define PA_SC_ENHANCE__DISABLE_EOP_LINE_STIPPLE_RESET_MASK__CI__VI 0x10000000L
#define PA_SC_ENHANCE__DISABLE_EOV_ALL_CTRL_ONLY_COMBINATIONS_MASK__CI__VI 0x00004000L
#define PA_SC_ENHANCE__DISABLE_OOO_NO_EOPG_SKEW_DESIRED_FIFO_IS_CURRENT_FIFO_MASK__CI__VI          \
  0x02000000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_DESIRED_FIFO_EMPTY_SWITCHING_MASK__CI__VI 0x00200000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EMPTY_SWITCHING_HYSTERYSIS_MASK__CI__VI 0x00800000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_EOP_SYNC_NULL_PRIMS_LAST_MASK__CI__VI 0x00040000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_PA_SC_GUIDANCE_MASK__CI__VI 0x00010000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_SELECTED_FIFO_EMPTY_SWITCHING_MASK__CI__VI 0x00400000L
#define PA_SC_ENHANCE__DISABLE_OUT_OF_ORDER_THRESHOLD_SWITCHING_MASK__CI__VI 0x00080000L
#define PA_SC_ENHANCE__DISABLE_PA_SC_GUIDANCE_MASK__CI__VI 0x00002000L
#define PA_SC_ENHANCE__DISABLE_PW_BUBBLE_COLLAPSE_MASK 0x000000c0L
#define PA_SC_ENHANCE__DISABLE_SCISSOR_FIX_MASK 0x00000020L
#define PA_SC_ENHANCE__DISABLE_SC_DB_TILE_FIX_MASK 0x00000002L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_PRIM_MASK__CI__VI 0x00000400L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_SUPERTILE_MASK__CI__VI 0x00000800L
#define PA_SC_ENHANCE__DISABLE_SC_PROCESS_RESET_TILE_MASK__CI__VI 0x00001000L
#define PA_SC_ENHANCE__DISABLE_VPZ_EOP_LINE_STIPPLE_RESET_MASK__CI__VI 0x20000000L
#define PA_SC_ENHANCE__ECO_SPARE0_MASK 0x80000000L
#define PA_SC_ENHANCE__ECO_SPARE1_MASK 0x40000000L
#define PA_SC_ENHANCE__ECO_SPARE2_MASK__SI 0x20000000L
#define PA_SC_ENHANCE__ECO_SPARE3_MASK__SI 0x10000000L
#define PA_SC_ENHANCE__ECO_SPARE4_MASK__SI 0x08000000L
#define PA_SC_ENHANCE__ECO_SPARE5_MASK__SI 0x04000000L
#define PA_SC_ENHANCE__ECO_SPARE6_MASK__SI 0x02000000L
#define PA_SC_ENHANCE__ECO_SPARE7_MASK__SI 0x01000000L
#define PA_SC_ENHANCE__ECO_SPARE8_MASK__SI 0x00fff000L
#define PA_SC_ENHANCE__ECO_SPARE9_MASK__SI 0x00000800L
#define PA_SC_ENHANCE__ECO_SPAREA_MASK__SI 0x00000400L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOCATIONS_MASK 0x00000008L
#define PA_SC_ENHANCE__ENABLE_1XMSAA_SAMPLE_LOC_CENTROID_MASK 0x00000010L
#define PA_SC_ENHANCE__ENABLE_MULTICYCLE_BUBBLE_FREEZE_MASK__CI__VI 0x00008000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_DESIRED_FIFO_IS_NEXT_FEID_MASK__CI__VI 0x01000000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_POLY_MODE_MASK__CI__VI 0x00020000L
#define PA_SC_ENHANCE__ENABLE_OUT_OF_ORDER_THRESHOLD_SWITCH_AT_EOPG_ONLY_MASK__CI__VI 0x00100000L
#define PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK 0x00000001L
#define PA_SC_ENHANCE__OOO_DISABLE_EOPG_SKEW_THRESHOLD_SWITCHING_MASK__CI__VI 0x08000000L
#define PA_SC_ENHANCE__OOO_DISABLE_EOP_ON_FIRST_LIVE_PRIM_HIT_MASK__CI__VI 0x04000000L
#define PA_SC_ENHANCE__SEND_UNLIT_STILES_TO_PACKER_MASK 0x00000100L
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK__CI__VI 0x000003ffL
#define PA_SC_FIFO_DEPTH_CNTL__DEPTH_MASK__SI 0x000000ffL
#define PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE_MASK 0x00007fc0L
#define PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE_MASK 0xff800000L
#define PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE_MASK 0x001f8000L
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT_MASK 0x0000ffffL
#define PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT_MASK 0xffff0000L
#define PA_SC_GENERIC_SCISSOR_BR__BR_X_MASK 0x00007fffL
#define PA_SC_GENERIC_SCISSOR_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__TL_X_MASK 0x00007fffL
#define PA_SC_GENERIC_SCISSOR_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_GENERIC_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_HP3D_TRAP_SCREEN_COUNT__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK__CI__VI 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK__CI__VI 0x00000002L
#define PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK__CI__VI 0x00000001L
#define PA_SC_HP3D_TRAP_SCREEN_H__X_COORD_MASK__CI__VI 0x00003fffL
#define PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_HP3D_TRAP_SCREEN_V__Y_COORD_MASK__CI__VI 0x00003fffL
#define PA_SC_IF_FIFO_SIZE__SC_BCI_IF_FIFO_SIZE_MASK 0x00fc0000L
#define PA_SC_IF_FIFO_SIZE__SC_DB_QUAD_IF_FIFO_SIZE_MASK 0x00000fc0L
#define PA_SC_IF_FIFO_SIZE__SC_DB_TILE_IF_FIFO_SIZE_MASK 0x0000003fL
#define PA_SC_IF_FIFO_SIZE__SC_SPI_IF_FIFO_SIZE_MASK 0x0003f000L
#define PA_SC_LINE_CNTL__DX10_DIAMOND_TEST_ENA_MASK 0x00001000L
#define PA_SC_LINE_CNTL__EXPAND_LINE_WIDTH_MASK 0x00000200L
#define PA_SC_LINE_CNTL__LAST_PIXEL_MASK 0x00000400L
#define PA_SC_LINE_CNTL__PERPENDICULAR_ENDCAP_ENA_MASK 0x00000800L
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_COUNT_MASK 0x0000ff00L
#define PA_SC_LINE_STIPPLE_STATE__CURRENT_PTR_MASK 0x0000000fL
#define PA_SC_LINE_STIPPLE__AUTO_RESET_CNTL_MASK 0x60000000L
#define PA_SC_LINE_STIPPLE__LINE_PATTERN_MASK 0x0000ffffL
#define PA_SC_LINE_STIPPLE__PATTERN_BIT_ORDER_MASK 0x10000000L
#define PA_SC_LINE_STIPPLE__REPEAT_COUNT_MASK 0x00ff0000L
#define PA_SC_MODE_CNTL_0__LINE_STIPPLE_ENABLE_MASK 0x00000004L
#define PA_SC_MODE_CNTL_0__MSAA_ENABLE_MASK 0x00000001L
#define PA_SC_MODE_CNTL_0__SEND_UNLIT_STILES_TO_PKR_MASK 0x00000008L
#define PA_SC_MODE_CNTL_0__VPORT_SCISSOR_ENABLE_MASK 0x00000002L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_CNTDWN_ENABLE_MASK 0x02000000L
#define PA_SC_MODE_CNTL_1__FORCE_EOV_REZ_ENABLE_MASK 0x04000000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_ENABLE_MASK 0x00080000L
#define PA_SC_MODE_CNTL_1__GPU_ID_OVERRIDE_MASK 0x00f00000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_DETAIL_MASK_MASK 0x00008000L
#define PA_SC_MODE_CNTL_1__KILL_PIX_POST_HI_Z_MASK 0x00004000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_PRIM_DISCARD_ENABLE_MASK 0x01000000L
#define PA_SC_MODE_CNTL_1__MULTI_GPU_SUPERTILE_ENABLE_MASK 0x00040000L
#define PA_SC_MODE_CNTL_1__MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE_MASK 0x00020000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_PRIMITIVE_ENABLE_MASK 0x08000000L
#define PA_SC_MODE_CNTL_1__OUT_OF_ORDER_WATER_MARK_MASK 0x70000000L
#define PA_SC_MODE_CNTL_1__PS_ITER_SAMPLE_MASK 0x00010000L
#define PA_SC_MODE_CNTL_1__SUPERTILE_WALK_ORDER_ENABLE_MASK 0x00000080L
#define PA_SC_MODE_CNTL_1__TILE_COVER_DISABLE_MASK 0x00000200L
#define PA_SC_MODE_CNTL_1__TILE_COVER_NO_SCISSOR_MASK 0x00000400L
#define PA_SC_MODE_CNTL_1__TILE_WALK_ORDER_ENABLE_MASK 0x00000100L
#define PA_SC_MODE_CNTL_1__WALK_ALIGN8_PRIM_FITS_ST_MASK 0x00000004L
#define PA_SC_MODE_CNTL_1__WALK_ALIGNMENT_MASK 0x00000002L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_ENABLE_MASK 0x00000008L
#define PA_SC_MODE_CNTL_1__WALK_FENCE_SIZE_MASK 0x00000070L
#define PA_SC_MODE_CNTL_1__WALK_SIZE_MASK 0x00000001L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_EXTENT_MASK 0x00000800L
#define PA_SC_MODE_CNTL_1__ZMM_LINE_OFFSET_MASK 0x00001000L
#define PA_SC_MODE_CNTL_1__ZMM_RECT_EXTENT_MASK 0x00002000L
#define PA_SC_P3D_TRAP_SCREEN_COUNT__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK__CI__VI 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK__CI__VI 0x00000002L
#define PA_SC_P3D_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK__CI__VI 0x00000001L
#define PA_SC_P3D_TRAP_SCREEN_H__X_COORD_MASK__CI__VI 0x00003fffL
#define PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_P3D_TRAP_SCREEN_V__Y_COORD_MASK__CI__VI 0x00003fffL
#define PA_SC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER4_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER5_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER6_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SC_PERFCOUNTER7_SELECT__PERF_SEL_MASK__SI 0x000001ffL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_MAP_MASK__CI__VI 0x00000003L
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_XSEL_MASK__CI__VI 0x0000000cL
#define PA_SC_RASTER_CONFIG_1__SE_PAIR_YSEL_MASK__CI__VI 0x00000030L
#define PA_SC_RASTER_CONFIG__PKR_MAP_MASK 0x00000300L
#define PA_SC_RASTER_CONFIG__PKR_XSEL2_MASK__CI__VI 0x0000c000L
#define PA_SC_RASTER_CONFIG__PKR_XSEL_MASK 0x00000c00L
#define PA_SC_RASTER_CONFIG__PKR_YSEL_MASK 0x00003000L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR0_MASK 0x00000003L
#define PA_SC_RASTER_CONFIG__RB_MAP_PKR1_MASK 0x0000000cL
#define PA_SC_RASTER_CONFIG__RB_XSEL2_MASK 0x00000030L
#define PA_SC_RASTER_CONFIG__RB_XSEL_MASK 0x00000040L
#define PA_SC_RASTER_CONFIG__RB_YSEL_MASK 0x00000080L
#define PA_SC_RASTER_CONFIG__SC_MAP_MASK 0x00030000L
#define PA_SC_RASTER_CONFIG__SC_XSEL_MASK 0x000c0000L
#define PA_SC_RASTER_CONFIG__SC_YSEL_MASK 0x00300000L
#define PA_SC_RASTER_CONFIG__SE_MAP_MASK 0x03000000L
#define PA_SC_RASTER_CONFIG__SE_XSEL_MASK 0x0c000000L
#define PA_SC_RASTER_CONFIG__SE_YSEL_MASK 0x30000000L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_EVEN_ENABLE_MASK__CI__VI 0x00000003L
#define PA_SC_SCREEN_EXTENT_CONTROL__SLICE_ODD_ENABLE_MASK__CI__VI 0x0000000cL
#define PA_SC_SCREEN_EXTENT_MAX_0__X_MASK__CI__VI 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_0__Y_MASK__CI__VI 0xffff0000L
#define PA_SC_SCREEN_EXTENT_MAX_1__X_MASK__CI__VI 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MAX_1__Y_MASK__CI__VI 0xffff0000L
#define PA_SC_SCREEN_EXTENT_MIN_0__X_MASK__CI__VI 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_0__Y_MASK__CI__VI 0xffff0000L
#define PA_SC_SCREEN_EXTENT_MIN_1__X_MASK__CI__VI 0x0000ffffL
#define PA_SC_SCREEN_EXTENT_MIN_1__Y_MASK__CI__VI 0xffff0000L
#define PA_SC_SCREEN_SCISSOR_BR__BR_X_MASK 0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_BR__BR_Y_MASK 0xffff0000L
#define PA_SC_SCREEN_SCISSOR_TL__TL_X_MASK 0x0000ffffL
#define PA_SC_SCREEN_SCISSOR_TL__TL_Y_MASK 0xffff0000L
#define PA_SC_TRAP_SCREEN_COUNT__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_TRAP_SCREEN_HV_EN__ENABLE_HV_PRE_SHADER_MASK__CI__VI 0x00000001L
#define PA_SC_TRAP_SCREEN_HV_EN__FORCE_PRE_SHADER_ALL_PIXELS_MASK__CI__VI 0x00000002L
#define PA_SC_TRAP_SCREEN_HV_LOCK__DISABLE_NON_PRIV_WRITES_MASK__CI__VI 0x00000001L
#define PA_SC_TRAP_SCREEN_H__X_COORD_MASK__CI__VI 0x00003fffL
#define PA_SC_TRAP_SCREEN_OCCURRENCE__COUNT_MASK__CI__VI 0x0000ffffL
#define PA_SC_TRAP_SCREEN_V__Y_COORD_MASK__CI__VI 0x00003fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_0_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_0_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_10_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_10_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_10_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_11_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_11_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_11_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_12_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_12_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_12_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_13_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_13_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_13_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_14_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_14_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_14_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_15_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_15_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_15_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_1_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_1_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_1_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_2_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_2_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_2_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_3_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_3_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_3_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_4_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_4_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_4_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_5_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_5_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_5_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_6_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_6_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_6_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_7_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_7_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_7_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_8_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_8_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_8_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_SCISSOR_9_BR__BR_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__TL_X_MASK 0x00007fffL
#define PA_SC_VPORT_SCISSOR_9_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_VPORT_SCISSOR_9_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SC_VPORT_ZMAX_0__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_10__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_11__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_12__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_13__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_14__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_15__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_1__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_2__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_3__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_4__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_5__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_6__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_7__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_8__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMAX_9__VPORT_ZMAX_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_0__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_10__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_11__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_12__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_13__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_14__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_15__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_1__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_2__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_3__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_4__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_5__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_6__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_7__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_8__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_VPORT_ZMIN_9__VPORT_ZMIN_MASK 0xffffffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_X_OFFSET_MASK 0x0000ffffL
#define PA_SC_WINDOW_OFFSET__WINDOW_Y_OFFSET_MASK 0xffff0000L
#define PA_SC_WINDOW_SCISSOR_BR__BR_X_MASK 0x00007fffL
#define PA_SC_WINDOW_SCISSOR_BR__BR_Y_MASK 0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__TL_X_MASK 0x00007fffL
#define PA_SC_WINDOW_SCISSOR_TL__TL_Y_MASK 0x7fff0000L
#define PA_SC_WINDOW_SCISSOR_TL__WINDOW_OFFSET_DISABLE_MASK 0x80000000L
#define PA_SU_CNTL_STATUS__SU_BUSY_MASK 0x80000000L
#define PA_SU_DEBUG_CNTL__SU_DEBUG_INDX_MASK 0x0000001fL
#define PA_SU_DEBUG_DATA__DATA_MASK 0xffffffffL
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_X_MASK 0x000001ffL
#define PA_SU_HARDWARE_SCREEN_OFFSET__HW_SCREEN_OFFSET_Y_MASK 0x01ff0000L
#define PA_SU_LINE_CNTL__WIDTH_MASK 0x0000ffffL
#define PA_SU_LINE_STIPPLE_CNTL__DIAMOND_ADJUST_MASK 0x00000010L
#define PA_SU_LINE_STIPPLE_CNTL__EXPAND_FULL_LENGTH_MASK 0x00000004L
#define PA_SU_LINE_STIPPLE_CNTL__FRACTIONAL_ACCUM_MASK 0x00000008L
#define PA_SU_LINE_STIPPLE_CNTL__LINE_STIPPLE_RESET_MASK 0x00000003L
#define PA_SU_LINE_STIPPLE_SCALE__LINE_STIPPLE_SCALE_MASK 0xffffffffL
#define PA_SU_LINE_STIPPLE_VALUE__LINE_STIPPLE_VALUE_MASK 0x00ffffffL
#define PA_SU_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0x0000ffffL
#define PA_SU_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define PA_SU_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0x0000ffffL
#define PA_SU_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define PA_SU_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0x0000ffffL
#define PA_SU_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SU_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define PA_SU_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0x0000ffffL
#define PA_SU_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define PA_SU_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define PA_SU_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define PA_SU_POINT_MINMAX__MAX_SIZE_MASK 0xffff0000L
#define PA_SU_POINT_MINMAX__MIN_SIZE_MASK 0x0000ffffL
#define PA_SU_POINT_SIZE__HEIGHT_MASK 0x0000ffffL
#define PA_SU_POINT_SIZE__WIDTH_MASK 0xffff0000L
#define PA_SU_POLY_OFFSET_BACK_OFFSET__OFFSET_MASK 0xffffffffL
#define PA_SU_POLY_OFFSET_BACK_SCALE__SCALE_MASK 0xffffffffL
#define PA_SU_POLY_OFFSET_CLAMP__CLAMP_MASK 0xffffffffL
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_DB_IS_FLOAT_FMT_MASK 0x00000100L
#define PA_SU_POLY_OFFSET_DB_FMT_CNTL__POLY_OFFSET_NEG_NUM_DB_BITS_MASK 0x000000ffL
#define PA_SU_POLY_OFFSET_FRONT_OFFSET__OFFSET_MASK 0xffffffffL
#define PA_SU_POLY_OFFSET_FRONT_SCALE__SCALE_MASK 0xffffffffL
#define PA_SU_PRIM_FILTER_CNTL__LINE_EXPAND_ENA_MASK 0x00000020L
#define PA_SU_PRIM_FILTER_CNTL__LINE_FILTER_DISABLE_MASK 0x00000002L
#define PA_SU_PRIM_FILTER_CNTL__POINT_EXPAND_ENA_MASK 0x00000040L
#define PA_SU_PRIM_FILTER_CNTL__POINT_FILTER_DISABLE_MASK 0x00000004L
#define PA_SU_PRIM_FILTER_CNTL__PRIM_EXPAND_CONSTANT_MASK 0x0000ff00L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_EXPAND_ENA_MASK 0x00000080L
#define PA_SU_PRIM_FILTER_CNTL__RECTANGLE_FILTER_DISABLE_MASK 0x00000008L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_EXPAND_ENA_MASK 0x00000010L
#define PA_SU_PRIM_FILTER_CNTL__TRIANGLE_FILTER_DISABLE_MASK 0x00000001L
#define PA_SU_PRIM_FILTER_CNTL__XMAX_RIGHT_EXCLUSION_MASK__CI__VI 0x40000000L
#define PA_SU_PRIM_FILTER_CNTL__YMAX_BOTTOM_EXCLUSION_MASK__CI__VI 0x80000000L
#define PA_SU_SC_MODE_CNTL__CULL_BACK_MASK 0x00000002L
#define PA_SU_SC_MODE_CNTL__CULL_FRONT_MASK 0x00000001L
#define PA_SU_SC_MODE_CNTL__FACE_MASK 0x00000004L
#define PA_SU_SC_MODE_CNTL__MULTI_PRIM_IB_ENA_MASK 0x00200000L
#define PA_SU_SC_MODE_CNTL__PERSP_CORR_DIS_MASK 0x00100000L
#define PA_SU_SC_MODE_CNTL__POLYMODE_BACK_PTYPE_MASK 0x00000700L
#define PA_SU_SC_MODE_CNTL__POLYMODE_FRONT_PTYPE_MASK 0x000000e0L
#define PA_SU_SC_MODE_CNTL__POLY_MODE_MASK 0x00000018L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_BACK_ENABLE_MASK 0x00001000L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_FRONT_ENABLE_MASK 0x00000800L
#define PA_SU_SC_MODE_CNTL__POLY_OFFSET_PARA_ENABLE_MASK 0x00002000L
#define PA_SU_SC_MODE_CNTL__PROVOKING_VTX_LAST_MASK 0x00080000L
#define PA_SU_SC_MODE_CNTL__VTX_WINDOW_OFFSET_ENABLE_MASK 0x00010000L
#define PA_SU_VTX_CNTL__PIX_CENTER_MASK 0x00000001L
#define PA_SU_VTX_CNTL__QUANT_MODE_MASK 0x00000038L
#define PA_SU_VTX_CNTL__ROUND_MODE_MASK 0x00000006L
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN_MASK__CI__VI 0x00000001L
#define PB0_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE_MASK__CI__VI 0x0000003eL
#define PB0_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP_MASK__CI__VI 0x00000f00L
#define PB0_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN_MASK__CI__VI 0x00800000L
#define PB0_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR_MASK__CI__VI 0x00000080L
#define PB0_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY_MASK__CI__VI 0x00200000L
#define PB0_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN_MASK__CI__VI 0x00400000L
#define PB0_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN_MASK__CI__VI 0x00100000L
#define PB0_DFT_JIT_INJ_REG0__DFT_NUM_STEPS_MASK__CI__VI 0x0000003fL
#define PB0_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME_MASK__CI__VI 0xff000000L
#define PB0_DFT_JIT_INJ_REG1__DFT_BLOCK_EN_MASK__CI__VI 0x00010000L
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_EN_MASK__CI__VI 0x00000100L
#define PB0_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE_MASK__CI__VI 0x000000ffL
#define PB0_DFT_JIT_INJ_REG1__DFT_CHECK_TIME_MASK__CI__VI 0x00f00000L
#define PB0_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS_MASK__CI__VI 0x000e0000L
#define PB0_DFT_JIT_INJ_REG2__DFT_LANE_EN_MASK__CI__VI 0x0000ffffL
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR_MASK__CI__VI 0x000000ffL
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED_MASK__CI__VI 0x00010000L
#define PB0_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR_MASK__CI__VI 0x0000ff00L
#define PB0_GLB_CTRL_REG0__BACKUP_MASK__CI__VI 0x0000ffffL
#define PB0_GLB_CTRL_REG0__CFG_IDLEDET_TH_MASK__CI__VI 0x00030000L
#define PB0_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL_MASK__CI__VI 0x00700000L
#define PB0_GLB_CTRL_REG0__DBG_RXFEBYP_EN_MASK__CI__VI 0x00800000L
#define PB0_GLB_CTRL_REG0__DBG_RXPRBS_CLR_MASK__CI__VI 0x01000000L
#define PB0_GLB_CTRL_REG0__DBG_RXTOGGLE_EN_MASK__CI__VI 0x02000000L
#define PB0_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN_MASK__CI__VI 0x04000000L
#define PB0_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE_MASK__CI__VI 0xc0000000L
#define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV_MASK__CI__VI 0x80000000L
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL_MASK__CI__VI 0x0000007eL
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN_MASK__CI__VI 0x00000080L
#define PB0_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL_MASK__CI__VI 0x00003f00L
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN_MASK__CI__VI 0x00004000L
#define PB0_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL_MASK__CI__VI 0x003f8000L
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN_MASK__CI__VI 0x00400000L
#define PB0_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL_MASK__CI__VI 0x3f800000L
#define PB0_GLB_CTRL_REG1__TST_LOSPDTST_EN_MASK__CI__VI 0x40000000L
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL_MASK__CI__VI 0x000000feL
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN_MASK__CI__VI 0x00000100L
#define PB0_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL_MASK__CI__VI 0x0000fe00L
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN_MASK__CI__VI 0x00010000L
#define PB0_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL_MASK__CI__VI 0x00fe0000L
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN_MASK__CI__VI 0x01000000L
#define PB0_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL_MASK__CI__VI 0xfe000000L
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000060L
#define PB0_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000180L
#define PB0_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000600L
#define PB0_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL_MASK__CI__VI 0x0001c000L
#define PB0_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN_MASK__CI__VI 0x00001000L
#define PB0_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN_MASK__CI__VI 0x00000800L
#define PB0_GLB_CTRL_REG3__DBG_DLL_CLK_SEL_MASK__CI__VI 0x001c0000L
#define PB0_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE_MASK__CI__VI 0x80000000L
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00400000L
#define PB0_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x07800000L
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN_MASK__CI__VI 0x08000000L
#define PB0_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL_MASK__CI__VI 0x70000000L
#define PB0_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL_MASK__CI__VI 0x00200000L
#define PB0_GLB_CTRL_REG3__RXDBG_SEL_MASK__CI__VI 0x0000001fL
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_EXEC_MASK__CI__VI 0x03c00000L
#define PB0_GLB_CTRL_REG4__DBG_RXAPU_INST_MASK__CI__VI 0x0000ffffL
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN_MASK__CI__VI 0x00040000L
#define PB0_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL_MASK__CI__VI 0x00030000L
#define PB0_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x04000000L
#define PB0_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x10000000L
#define PB0_GLB_CTRL_REG4__PWRGOOD_OVRD_MASK__CI__VI 0x08000000L
#define PB0_GLB_CTRL_REG5__DBG_RXAPU_MODE_MASK__CI__VI 0x000000ffL
#define PB0_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL_MASK__CI__VI 0x0000ffffL
#define PB0_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN_MASK__CI__VI 0x00008000L
#define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN_MASK__CI__VI 0x00000004L
#define PB0_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL_MASK__CI__VI 0x00000008L
#define PB0_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB0_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL_MASK__CI__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT_MASK__CI 0x00000010L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE_MASK__CI__VI 0x00100000L
#define PB0_GLB_SCI_STAT_OVRD_REG0__RXIMP_MASK__CI__VI 0x000f0000L
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXNIMP_MASK__CI__VI 0x00000f00L
#define PB0_GLB_SCI_STAT_OVRD_REG0__TXPIMP_MASK__CI__VI 0x0000f000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_0_MASK__CI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_1_MASK__CI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_2_MASK__CI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__MODE_3_MASK__CI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_4_MASK__CI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_5_MASK__CI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_6_MASK__CI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__MODE_7_MASK__CI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_10_MASK__CI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_11_MASK__CI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_8_MASK__CI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__MODE_9_MASK__CI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12_MASK__CI__VI 0x00001000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13_MASK__CI__VI 0x00002000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14_MASK__CI__VI 0x00004000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15_MASK__CI__VI 0x00008000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12_MASK__CI__VI 0x000c0000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13_MASK__CI__VI 0x00c00000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14_MASK__CI__VI 0x0c000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15_MASK__CI__VI 0xc0000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15_MASK__CI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15_MASK__CI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15_MASK__CI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_12_MASK__CI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_13_MASK__CI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_14_MASK__CI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__MODE_15_MASK__CI 0x30000000L
#define PB0_HW_DEBUG__PB0_HW_00_DEBUG_MASK__CI 0x00000001L
#define PB0_HW_DEBUG__PB0_HW_01_DEBUG_MASK__CI 0x00000002L
#define PB0_HW_DEBUG__PB0_HW_02_DEBUG_MASK__CI 0x00000004L
#define PB0_HW_DEBUG__PB0_HW_03_DEBUG_MASK__CI 0x00000008L
#define PB0_HW_DEBUG__PB0_HW_04_DEBUG_MASK__CI 0x00000010L
#define PB0_HW_DEBUG__PB0_HW_05_DEBUG_MASK__CI 0x00000020L
#define PB0_HW_DEBUG__PB0_HW_06_DEBUG_MASK__CI 0x00000040L
#define PB0_HW_DEBUG__PB0_HW_07_DEBUG_MASK__CI 0x00000080L
#define PB0_HW_DEBUG__PB0_HW_08_DEBUG_MASK__CI 0x00000100L
#define PB0_HW_DEBUG__PB0_HW_09_DEBUG_MASK__CI 0x00000200L
#define PB0_HW_DEBUG__PB0_HW_10_DEBUG_MASK__CI 0x00000400L
#define PB0_HW_DEBUG__PB0_HW_11_DEBUG_MASK__CI 0x00000800L
#define PB0_HW_DEBUG__PB0_HW_12_DEBUG_MASK__CI 0x00001000L
#define PB0_HW_DEBUG__PB0_HW_13_DEBUG_MASK__CI 0x00002000L
#define PB0_HW_DEBUG__PB0_HW_14_DEBUG_MASK__CI 0x00004000L
#define PB0_HW_DEBUG__PB0_HW_15_DEBUG_MASK__CI 0x00008000L
#define PB0_HW_DEBUG__PB0_HW_16_DEBUG_MASK__CI 0x00010000L
#define PB0_HW_DEBUG__PB0_HW_17_DEBUG_MASK__CI 0x00020000L
#define PB0_HW_DEBUG__PB0_HW_18_DEBUG_MASK__CI 0x00040000L
#define PB0_HW_DEBUG__PB0_HW_19_DEBUG_MASK__CI 0x00080000L
#define PB0_HW_DEBUG__PB0_HW_20_DEBUG_MASK__CI 0x00100000L
#define PB0_HW_DEBUG__PB0_HW_21_DEBUG_MASK__CI 0x00200000L
#define PB0_HW_DEBUG__PB0_HW_22_DEBUG_MASK__CI 0x00400000L
#define PB0_HW_DEBUG__PB0_HW_23_DEBUG_MASK__CI 0x00800000L
#define PB0_HW_DEBUG__PB0_HW_24_DEBUG_MASK__CI 0x01000000L
#define PB0_HW_DEBUG__PB0_HW_25_DEBUG_MASK__CI 0x02000000L
#define PB0_HW_DEBUG__PB0_HW_26_DEBUG_MASK__CI 0x04000000L
#define PB0_HW_DEBUG__PB0_HW_27_DEBUG_MASK__CI 0x08000000L
#define PB0_HW_DEBUG__PB0_HW_28_DEBUG_MASK__CI 0x10000000L
#define PB0_HW_DEBUG__PB0_HW_29_DEBUG_MASK__CI 0x20000000L
#define PB0_HW_DEBUG__PB0_HW_30_DEBUG_MASK__CI 0x40000000L
#define PB0_HW_DEBUG__PB0_HW_31_DEBUG_MASK__CI 0x80000000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_EN_MASK__CI 0x00000080L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_0_MASK__CI 0x00000100L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_10_MASK__CI 0x00040000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_11_MASK__CI 0x00080000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_12_MASK__CI 0x00100000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_13_MASK__CI 0x00200000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_14_MASK__CI 0x00400000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_15_MASK__CI 0x00800000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_2_MASK__CI 0x00000400L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_3_MASK__CI 0x00000800L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_4_MASK__CI 0x00001000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_5_MASK__CI 0x00002000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_6_MASK__CI 0x00004000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_7_MASK__CI 0x00008000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_8_MASK__CI 0x00010000L
#define PB0_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_9_MASK__CI 0x00020000L
#define PB0_PIF_CNTL2__RXDETECT_SAMPL_TIME_MASK__CI 0x00000006L
#define PB0_PIF_CNTL2__RXPHYSTATUS_DELAY_MASK__CI 0x07000000L
#define PB0_PIF_CNTL__DA_FIFO_RESET_0_MASK__CI 0x00000002L
#define PB0_PIF_CNTL__DA_FIFO_RESET_1_MASK__CI 0x00000020L
#define PB0_PIF_CNTL__DA_FIFO_RESET_2_MASK__CI 0x00000200L
#define PB0_PIF_CNTL__DA_FIFO_RESET_3_MASK__CI 0x00002000L
#define PB0_PIF_CNTL__DIVINIT_MODE_MASK__CI 0x00000100L
#define PB0_PIF_CNTL__EI_CYCLE_OFF_TIME_MASK__CI 0x00700000L
#define PB0_PIF_CNTL__EI_DET_CYCLE_MODE_MASK__CI 0x00000010L
#define PB0_PIF_CNTL__ENABLE_CT_TRIGGER_CLKEN_FIX_MASK__CI 0x40000000L
#define PB0_PIF_CNTL__EXIT_L0S_INIT_DIS_MASK__CI 0x00800000L
#define PB0_PIF_CNTL__EXTEND_WAIT_FOR_RAMPUP_MASK__CI 0x10000000L
#define PB0_PIF_CNTL__IGNORE_TxDataValid_EP_DIS_MASK__CI 0x20000000L
#define PB0_PIF_CNTL__LS2_EXIT_TIME_MASK__CI 0x000e0000L
#define PB0_PIF_CNTL__PHYCMD_CR_EN_MODE_MASK__CI 0x00000008L
#define PB0_PIF_CNTL__PHY_CR_EN_MODE_MASK__CI 0x00000004L
#define PB0_PIF_CNTL__PLL_BINDING_ENABLE_MASK__CI 0x00000400L
#define PB0_PIF_CNTL__RXDETECT_FIFO_RESET_MODE_MASK__CI 0x00000040L
#define PB0_PIF_CNTL__RXDETECT_TX_PWR_MODE_MASK__CI 0x00000080L
#define PB0_PIF_CNTL__RXEN_GATER_MASK__CI 0x0f000000L
#define PB0_PIF_CNTL__SC_CALIB_DONE_CNTL_MASK__CI 0x00000800L
#define PB0_PIF_CNTL__SERIAL_CFG_ENABLE_MASK__CI 0x00000001L
#define PB0_PIF_CNTL__TXGND_TIME_MASK__CI 0x00010000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_00_DEBUG_MASK__CI 0x00000001L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_01_DEBUG_MASK__CI 0x00000002L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_02_DEBUG_MASK__CI 0x00000004L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_03_DEBUG_MASK__CI 0x00000008L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_04_DEBUG_MASK__CI 0x00000010L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_05_DEBUG_MASK__CI 0x00000020L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_06_DEBUG_MASK__CI 0x00000040L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_07_DEBUG_MASK__CI 0x00000080L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_08_DEBUG_MASK__CI 0x00000100L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_09_DEBUG_MASK__CI 0x00000200L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_10_DEBUG_MASK__CI 0x00000400L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_11_DEBUG_MASK__CI 0x00000800L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_12_DEBUG_MASK__CI 0x00001000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_13_DEBUG_MASK__CI 0x00002000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_14_DEBUG_MASK__CI 0x00004000L
#define PB0_PIF_HW_DEBUG__PB0_PIF_HW_15_DEBUG_MASK__CI 0x00008000L
#define PB0_PIF_PAIRING__MULTI_PIF_MASK__CI 0x02000000L
#define PB0_PIF_PAIRING__X16_LANE_15_0_MASK__CI 0x00100000L
#define PB0_PIF_PAIRING__X2_LANE_11_10_MASK__CI 0x00000020L
#define PB0_PIF_PAIRING__X2_LANE_13_12_MASK__CI 0x00000040L
#define PB0_PIF_PAIRING__X2_LANE_15_14_MASK__CI 0x00000080L
#define PB0_PIF_PAIRING__X2_LANE_1_0_MASK__CI 0x00000001L
#define PB0_PIF_PAIRING__X2_LANE_3_2_MASK__CI 0x00000002L
#define PB0_PIF_PAIRING__X2_LANE_5_4_MASK__CI 0x00000004L
#define PB0_PIF_PAIRING__X2_LANE_7_6_MASK__CI 0x00000008L
#define PB0_PIF_PAIRING__X2_LANE_9_8_MASK__CI 0x00000010L
#define PB0_PIF_PAIRING__X4_LANE_11_8_MASK__CI 0x00000400L
#define PB0_PIF_PAIRING__X4_LANE_15_12_MASK__CI 0x00000800L
#define PB0_PIF_PAIRING__X4_LANE_3_0_MASK__CI 0x00000100L
#define PB0_PIF_PAIRING__X4_LANE_7_4_MASK__CI 0x00000200L
#define PB0_PIF_PAIRING__X8_LANE_15_8_MASK__CI 0x00020000L
#define PB0_PIF_PAIRING__X8_LANE_7_0_MASK__CI 0x00010000L
#define PB0_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_EN_0_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_VAL_0_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_EN_0_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_VAL_0_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_EN_0_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_VAL_0_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_EN_10_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_VAL_10_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_EN_10_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_VAL_10_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_EN_10_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_VAL_10_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_EN_11_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_VAL_11_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_EN_11_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_VAL_11_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_EN_11_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_VAL_11_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_EN_12_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_VAL_12_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_EN_12_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_VAL_12_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_EN_12_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_VAL_12_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_EN_13_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_VAL_13_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_EN_13_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_VAL_13_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_EN_13_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_VAL_13_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_EN_14_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_VAL_14_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_EN_14_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_VAL_14_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_EN_14_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_VAL_14_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_EN_15_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_VAL_15_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_EN_15_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_VAL_15_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_EN_15_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_VAL_15_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_EN_1_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_EN_1_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_VAL_1_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_EN_1_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_VAL_1_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_EN_2_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_VAL_2_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_EN_2_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_VAL_2_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_EN_2_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_VAL_2_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_EN_3_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_VAL_3_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_EN_3_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_VAL_3_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_EN_3_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_VAL_3_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_EN_4_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_VAL_4_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_EN_4_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_VAL_4_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_EN_4_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_VAL_4_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_EN_5_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_VAL_5_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_EN_5_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_VAL_5_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_EN_5_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_VAL_5_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_EN_6_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_VAL_6_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_EN_6_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_VAL_6_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_EN_6_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_VAL_6_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_EN_7_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_VAL_7_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_EN_7_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_VAL_7_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_EN_7_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_VAL_7_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_EN_8_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_VAL_8_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_EN_8_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_VAL_8_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_EN_8_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_VAL_8_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x0000000eL
#define PB0_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_EN_9_MASK__CI 0x00000100L
#define PB0_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_VAL_9_MASK__CI 0x00000200L
#define PB0_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_EN_9_MASK__CI 0x00004000L
#define PB0_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_VAL_9_MASK__CI 0x00038000L
#define PB0_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000010L
#define PB0_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x000000e0L
#define PB0_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_EN_9_MASK__CI 0x00000400L
#define PB0_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_VAL_9_MASK__CI 0x00003800L
#define PB0_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000001L
#define PB0_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x0000000eL
#define PB0_PIF_PWRDOWN_0__FORCE_RXEN_IN_L0s_0_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_EN_0_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_VAL_0_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_0__PLL_RAMP_UP_TIME_0_MASK__CI 0x07000000L
#define PB0_PIF_PWRDOWN_0__RX_POWER_STATE_IN_RXS2_0_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_0__TX2P5CLK_CLOCK_GATING_EN_0_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_0__TX_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000007L
#define PB0_PIF_PWRDOWN_1__FORCE_RXEN_IN_L0s_1_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_EN_1_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_VAL_1_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_1__PLL_RAMP_UP_TIME_1_MASK__CI 0x07000000L
#define PB0_PIF_PWRDOWN_1__RX_POWER_STATE_IN_RXS2_1_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_1__TX2P5CLK_CLOCK_GATING_EN_1_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_1__TX_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000007L
#define PB0_PIF_PWRDOWN_2__FORCE_RXEN_IN_L0s_2_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_EN_2_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_VAL_2_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_OFF_2_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_2__PLL_RAMP_UP_TIME_2_MASK__CI 0x07000000L
#define PB0_PIF_PWRDOWN_2__RX_POWER_STATE_IN_RXS2_2_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_2__TX2P5CLK_CLOCK_GATING_EN_2_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_2__TX_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000007L
#define PB0_PIF_PWRDOWN_3__FORCE_RXEN_IN_L0s_3_MASK__CI 0x00000008L
#define PB0_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_EN_3_MASK__CI 0x10000000L
#define PB0_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_VAL_3_MASK__CI 0xe0000000L
#define PB0_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_OFF_3_MASK__CI 0x00001c00L
#define PB0_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000380L
#define PB0_PIF_PWRDOWN_3__PLL_RAMP_UP_TIME_3_MASK__CI 0x07000000L
#define PB0_PIF_PWRDOWN_3__RX_POWER_STATE_IN_RXS2_3_MASK__CI 0x00000070L
#define PB0_PIF_PWRDOWN_3__TX2P5CLK_CLOCK_GATING_EN_3_MASK__CI 0x00010000L
#define PB0_PIF_PWRDOWN_3__TX_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000007L
#define PB0_PIF_SCRATCH__PIF_SCRATCH_MASK__CI__VI 0xffffffffL
#define PB0_PIF_SC_CTL__SC_CALIBRATION_MASK__CI 0x00000001L
#define PB0_PIF_SC_CTL__SC_ENTER_L1_FROM_L0S_MASK__CI 0x00000010L
#define PB0_PIF_SC_CTL__SC_ENTER_L1_FROM_L0_MASK__CI 0x00000020L
#define PB0_PIF_SC_CTL__SC_EXIT_L1_TO_L0S_MASK__CI 0x00000004L
#define PB0_PIF_SC_CTL__SC_EXIT_L1_TO_L0_MASK__CI 0x00000008L
#define PB0_PIF_SC_CTL__SC_LANE_0_RESUME_MASK__CI 0x00010000L
#define PB0_PIF_SC_CTL__SC_LANE_10_RESUME_MASK__CI 0x04000000L
#define PB0_PIF_SC_CTL__SC_LANE_11_RESUME_MASK__CI 0x08000000L
#define PB0_PIF_SC_CTL__SC_LANE_12_RESUME_MASK__CI 0x10000000L
#define PB0_PIF_SC_CTL__SC_LANE_13_RESUME_MASK__CI 0x20000000L
#define PB0_PIF_SC_CTL__SC_LANE_14_RESUME_MASK__CI 0x40000000L
#define PB0_PIF_SC_CTL__SC_LANE_15_RESUME_MASK__CI 0x80000000L
#define PB0_PIF_SC_CTL__SC_LANE_1_RESUME_MASK__CI 0x00020000L
#define PB0_PIF_SC_CTL__SC_LANE_2_RESUME_MASK__CI 0x00040000L
#define PB0_PIF_SC_CTL__SC_LANE_3_RESUME_MASK__CI 0x00080000L
#define PB0_PIF_SC_CTL__SC_LANE_4_RESUME_MASK__CI 0x00100000L
#define PB0_PIF_SC_CTL__SC_LANE_5_RESUME_MASK__CI 0x00200000L
#define PB0_PIF_SC_CTL__SC_LANE_6_RESUME_MASK__CI 0x00400000L
#define PB0_PIF_SC_CTL__SC_LANE_7_RESUME_MASK__CI 0x00800000L
#define PB0_PIF_SC_CTL__SC_LANE_8_RESUME_MASK__CI 0x01000000L
#define PB0_PIF_SC_CTL__SC_LANE_9_RESUME_MASK__CI 0x02000000L
#define PB0_PIF_SC_CTL__SC_PHASE_1_MASK__CI 0x00000100L
#define PB0_PIF_SC_CTL__SC_PHASE_2_MASK__CI 0x00000200L
#define PB0_PIF_SC_CTL__SC_PHASE_3_MASK__CI 0x00000400L
#define PB0_PIF_SC_CTL__SC_PHASE_4_MASK__CI 0x00000800L
#define PB0_PIF_SC_CTL__SC_PHASE_5_MASK__CI 0x00001000L
#define PB0_PIF_SC_CTL__SC_PHASE_6_MASK__CI 0x00002000L
#define PB0_PIF_SC_CTL__SC_PHASE_7_MASK__CI 0x00004000L
#define PB0_PIF_SC_CTL__SC_PHASE_8_MASK__CI 0x00008000L
#define PB0_PIF_SC_CTL__SC_RXDETECT_MASK__CI 0x00000002L
#define PB0_PIF_SC_CTL__SC_SPEED_CHANGE_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_0__SEQ_CALIBRATION_0_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0S_0_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0_0_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0S_0_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0_0_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_0__SEQ_PHASE_0_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_0__SEQ_RXDETECT_0_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_0__SEQ_SPEED_CHANGE_0_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_10__SEQ_CALIBRATION_10_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0S_10_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0_10_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0S_10_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0_10_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_10__SEQ_PHASE_10_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_10__SEQ_RXDETECT_10_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_10__SEQ_SPEED_CHANGE_10_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_11__SEQ_CALIBRATION_11_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0S_11_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0_11_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0S_11_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0_11_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_11__SEQ_PHASE_11_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_11__SEQ_RXDETECT_11_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_11__SEQ_SPEED_CHANGE_11_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_12__SEQ_CALIBRATION_12_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0S_12_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0_12_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0S_12_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0_12_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_12__SEQ_PHASE_12_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_12__SEQ_RXDETECT_12_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_12__SEQ_SPEED_CHANGE_12_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_13__SEQ_CALIBRATION_13_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0S_13_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0_13_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0S_13_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0_13_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_13__SEQ_PHASE_13_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_13__SEQ_RXDETECT_13_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_13__SEQ_SPEED_CHANGE_13_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_14__SEQ_CALIBRATION_14_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0S_14_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0_14_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0S_14_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0_14_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_14__SEQ_PHASE_14_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_14__SEQ_RXDETECT_14_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_14__SEQ_SPEED_CHANGE_14_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_15__SEQ_CALIBRATION_15_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0S_15_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0_15_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0S_15_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0_15_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_15__SEQ_PHASE_15_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_15__SEQ_RXDETECT_15_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_15__SEQ_SPEED_CHANGE_15_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_1__SEQ_CALIBRATION_1_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0S_1_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0_1_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0S_1_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0_1_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_1__SEQ_PHASE_1_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_1__SEQ_RXDETECT_1_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_1__SEQ_SPEED_CHANGE_1_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_2__SEQ_CALIBRATION_2_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0S_2_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0_2_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0S_2_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0_2_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_2__SEQ_PHASE_2_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_2__SEQ_RXDETECT_2_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_2__SEQ_SPEED_CHANGE_2_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_3__SEQ_CALIBRATION_3_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0S_3_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0_3_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0S_3_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0_3_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_3__SEQ_PHASE_3_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_3__SEQ_RXDETECT_3_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_3__SEQ_SPEED_CHANGE_3_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_4__SEQ_CALIBRATION_4_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0S_4_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0_4_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0S_4_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0_4_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_4__SEQ_PHASE_4_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_4__SEQ_RXDETECT_4_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_4__SEQ_SPEED_CHANGE_4_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_5__SEQ_CALIBRATION_5_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0S_5_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0_5_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0S_5_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0_5_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_5__SEQ_PHASE_5_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_5__SEQ_RXDETECT_5_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_5__SEQ_SPEED_CHANGE_5_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_6__SEQ_CALIBRATION_6_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0S_6_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0_6_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0S_6_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0_6_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_6__SEQ_PHASE_6_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_6__SEQ_RXDETECT_6_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_6__SEQ_SPEED_CHANGE_6_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_7__SEQ_CALIBRATION_7_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0S_7_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0_7_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0S_7_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0_7_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_7__SEQ_PHASE_7_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_7__SEQ_RXDETECT_7_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_7__SEQ_SPEED_CHANGE_7_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_8__SEQ_CALIBRATION_8_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0S_8_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0_8_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0S_8_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0_8_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_8__SEQ_PHASE_8_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_8__SEQ_RXDETECT_8_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_8__SEQ_SPEED_CHANGE_8_MASK__CI 0x00000040L
#define PB0_PIF_SEQ_STATUS_9__SEQ_CALIBRATION_9_MASK__CI 0x00000001L
#define PB0_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0S_9_MASK__CI 0x00000010L
#define PB0_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0_9_MASK__CI 0x00000020L
#define PB0_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0S_9_MASK__CI 0x00000004L
#define PB0_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0_9_MASK__CI 0x00000008L
#define PB0_PIF_SEQ_STATUS_9__SEQ_PHASE_9_MASK__CI 0x00000700L
#define PB0_PIF_SEQ_STATUS_9__SEQ_RXDETECT_9_MASK__CI 0x00000002L
#define PB0_PIF_SEQ_STATUS_9__SEQ_SPEED_CHANGE_9_MASK__CI 0x00000040L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_0_MASK__CI 0x00000001L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_10_MASK__CI 0x00000400L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_11_MASK__CI 0x00000800L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_12_MASK__CI 0x00001000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_13_MASK__CI 0x00002000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_14_MASK__CI 0x00004000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_15_MASK__CI 0x00008000L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_1_MASK__CI 0x00000002L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_2_MASK__CI 0x00000004L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_3_MASK__CI 0x00000008L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_4_MASK__CI 0x00000010L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_5_MASK__CI 0x00000020L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_6_MASK__CI 0x00000040L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_7_MASK__CI 0x00000080L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_8_MASK__CI 0x00000100L
#define PB0_PIF_TXPHYSTATUS__TXPHYSTATUS_9_MASK__CI 0x00000200L
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB0_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0_MASK__CI__VI 0x00000010L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0003fc00L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x0ff80000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB0_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x60000000L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB0_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0_MASK__CI__VI 0x0003c000L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB0_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0_MASK__CI__VI 0x000007f0L
#define PB0_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB0_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0_MASK__CI__VI 0x00000800L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x000000ffL
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000e00L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0fff8000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB0_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x40000000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00400000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00380000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x0000001fL
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB0_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0_MASK__CI__VI 0x000000c0L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000400L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000200L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000800L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB0_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE_MASK__CI 0x00000300L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000200L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000400L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000800L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00100000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00200000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00001000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00002000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00004000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00400000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00800000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000100L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000002L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000004L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000008L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00010000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00020000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000010L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000020L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000040L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00040000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00080000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000080L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN1_MASK__CI__VI 0x000003ffL
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN2_MASK__CI__VI 0x000ffc00L
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN3_MASK__CI__VI 0x3ff00000L
#define PB0_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_RST_MODE_MASK__CI 0xc0000000L
#define PB0_RX_GLB_CTRL_REG1__RX_ADAPT_HLD_ASRT_TO_DCLK_EN_MASK__CI__VI 0xc0000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN1_MASK__CI__VI 0x0000f000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN2_MASK__CI__VI 0x000f0000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN3_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN1_MASK__CI__VI 0x01000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN2_MASK__CI__VI 0x02000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN3_MASK__CI__VI 0x04000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN1_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN2_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN3_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN1_MASK__CI__VI 0x03000000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN2_MASK__CI__VI 0x0c000000L
#define PB0_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN3_MASK__CI__VI 0x30000000L
#define PB0_RX_GLB_CTRL_REG2__RX_DCLK_EN_ASRT_TO_ADAPT_HLD_MASK__CI__VI 0xc0000000L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN1_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN2_MASK__CI__VI 0x00000002L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN3_MASK__CI__VI 0x00000004L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB0_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN1_MASK__CI__VI 0x00000007L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN2_MASK__CI__VI 0x00000038L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN3_MASK__CI__VI 0x000001c0L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN1_MASK__CI__VI 0x00000e00L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN2_MASK__CI__VI 0x00007000L
#define PB0_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN3_MASK__CI__VI 0x00038000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1_MASK__CI__VI 0x0000001fL
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2_MASK__CI__VI 0x000003e0L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3_MASK__CI__VI 0x00007c00L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN1_MASK__CI__VI 0x00008000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN2_MASK__CI__VI 0x00010000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN3_MASK__CI__VI 0x00020000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN1_MASK__CI__VI 0x00040000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN2_MASK__CI__VI 0x00080000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN3_MASK__CI__VI 0x00100000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN1_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN2_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN3_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG5__RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0_MASK__CI__VI 0x40000000L
#define PB0_RX_GLB_CTRL_REG6__RX_AUX_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN1_MASK__CI__VI 0x0000000fL
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN2_MASK__CI__VI 0x000000f0L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN3_MASK__CI__VI 0x00000f00L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB0_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB0_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x01000000L
#define PB0_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x04000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN1_MASK__CI__VI 0x001c0000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN2_MASK__CI__VI 0x00e00000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN3_MASK__CI__VI 0x07000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN1_MASK__CI__VI 0x08000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN2_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN3_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB0_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x00001000L
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00002000L
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_LS2_MASK__CI 0x00020000L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB0_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB0_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB0_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x000000c0L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB0_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB0_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_EN_MASK__CI__VI 0x00010000L
#define PB0_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_VAL_MASK__CI__VI 0x00008000L
#define PB0_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_EN_MASK__CI__VI 0x00040000L
#define PB0_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_VAL_MASK__CI__VI 0x00020000L
#define PB0_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_EN_MASK__CI__VI 0x00100000L
#define PB0_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_VAL_MASK__CI__VI 0x00080000L
#define PB0_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_EN_MASK__CI__VI 0x00400000L
#define PB0_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_VAL_MASK__CI__VI 0x00200000L
#define PB0_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_EN_MASK__CI__VI 0x01000000L
#define PB0_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_VAL_MASK__CI__VI 0x00800000L
#define PB0_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L0T3_MASK__CI 0x00010000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L12T15_MASK__CI 0x00080000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L4T7_MASK__CI 0x00020000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L8T11_MASK__CI 0x00040000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L0T3_MASK__CI 0x00100000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L12T15_MASK__CI 0x00800000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L4T7_MASK__CI 0x00200000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L8T11_MASK__CI 0x00400000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_RX_LANE0_CTRL_REG0__RX_BACKUP_0_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE0_CTRL_REG0__RX_CFG_OVR_PWRSF_0_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE0_CTRL_REG0__RX_DBG_ANALOG_SEL_0_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE0_CTRL_REG0__RX_TST_BSCAN_EN_0_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_0_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__ENABLEFOM_0_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTFOM_0_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RESPONSEMODE_0_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXPRESETHINT_0_MASK__CI 0x00000070L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXPWR_0_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE10_CTRL_REG0__RX_BACKUP_10_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE10_CTRL_REG0__RX_CFG_OVR_PWRSF_10_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE10_CTRL_REG0__RX_DBG_ANALOG_SEL_10_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE10_CTRL_REG0__RX_TST_BSCAN_EN_10_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_10_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__ENABLEFOM_10_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTFOM_10_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RESPONSEMODE_10_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXPRESETHINT_10_MASK__CI 0x00000070L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXPWR_10_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE11_CTRL_REG0__RX_BACKUP_11_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE11_CTRL_REG0__RX_CFG_OVR_PWRSF_11_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE11_CTRL_REG0__RX_DBG_ANALOG_SEL_11_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE11_CTRL_REG0__RX_TST_BSCAN_EN_11_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_11_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__ENABLEFOM_11_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTFOM_11_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RESPONSEMODE_11_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXPRESETHINT_11_MASK__CI 0x00000070L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXPWR_11_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE12_CTRL_REG0__RX_BACKUP_12_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE12_CTRL_REG0__RX_CFG_OVR_PWRSF_12_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE12_CTRL_REG0__RX_DBG_ANALOG_SEL_12_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE12_CTRL_REG0__RX_TST_BSCAN_EN_12_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_12_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__ENABLEFOM_12_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTFOM_12_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RESPONSEMODE_12_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXPRESETHINT_12_MASK__CI 0x00000070L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXPWR_12_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE13_CTRL_REG0__RX_BACKUP_13_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE13_CTRL_REG0__RX_CFG_OVR_PWRSF_13_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE13_CTRL_REG0__RX_DBG_ANALOG_SEL_13_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE13_CTRL_REG0__RX_TST_BSCAN_EN_13_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_13_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__ENABLEFOM_13_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTFOM_13_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RESPONSEMODE_13_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXPRESETHINT_13_MASK__CI 0x00000070L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXPWR_13_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE14_CTRL_REG0__RX_BACKUP_14_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE14_CTRL_REG0__RX_CFG_OVR_PWRSF_14_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE14_CTRL_REG0__RX_DBG_ANALOG_SEL_14_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE14_CTRL_REG0__RX_TST_BSCAN_EN_14_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_14_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__ENABLEFOM_14_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTFOM_14_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RESPONSEMODE_14_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXPRESETHINT_14_MASK__CI 0x00000070L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXPWR_14_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE15_CTRL_REG0__RX_BACKUP_15_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE15_CTRL_REG0__RX_CFG_OVR_PWRSF_15_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE15_CTRL_REG0__RX_DBG_ANALOG_SEL_15_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE15_CTRL_REG0__RX_TST_BSCAN_EN_15_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_15_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__ENABLEFOM_15_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTFOM_15_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RESPONSEMODE_15_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXPRESETHINT_15_MASK__CI 0x00000070L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXPWR_15_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE1_CTRL_REG0__RX_BACKUP_1_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE1_CTRL_REG0__RX_CFG_OVR_PWRSF_1_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE1_CTRL_REG0__RX_DBG_ANALOG_SEL_1_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE1_CTRL_REG0__RX_TST_BSCAN_EN_1_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_1_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__ENABLEFOM_1_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTFOM_1_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RESPONSEMODE_1_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXPRESETHINT_1_MASK__CI 0x00000070L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXPWR_1_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE2_CTRL_REG0__RX_BACKUP_2_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE2_CTRL_REG0__RX_CFG_OVR_PWRSF_2_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE2_CTRL_REG0__RX_DBG_ANALOG_SEL_2_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE2_CTRL_REG0__RX_TST_BSCAN_EN_2_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_2_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__ENABLEFOM_2_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTFOM_2_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RESPONSEMODE_2_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXPRESETHINT_2_MASK__CI 0x00000070L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE3_CTRL_REG0__RX_BACKUP_3_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE3_CTRL_REG0__RX_CFG_OVR_PWRSF_3_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE3_CTRL_REG0__RX_DBG_ANALOG_SEL_3_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE3_CTRL_REG0__RX_TST_BSCAN_EN_3_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_3_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__ENABLEFOM_3_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTFOM_3_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RESPONSEMODE_3_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXPRESETHINT_3_MASK__CI 0x00000070L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXPWR_3_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE4_CTRL_REG0__RX_BACKUP_4_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE4_CTRL_REG0__RX_CFG_OVR_PWRSF_4_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE4_CTRL_REG0__RX_DBG_ANALOG_SEL_4_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE4_CTRL_REG0__RX_TST_BSCAN_EN_4_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_4_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__ENABLEFOM_4_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTFOM_4_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RESPONSEMODE_4_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXPRESETHINT_4_MASK__CI 0x00000070L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXPWR_4_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE5_CTRL_REG0__RX_BACKUP_5_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE5_CTRL_REG0__RX_CFG_OVR_PWRSF_5_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE5_CTRL_REG0__RX_DBG_ANALOG_SEL_5_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE5_CTRL_REG0__RX_TST_BSCAN_EN_5_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_5_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__ENABLEFOM_5_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTFOM_5_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RESPONSEMODE_5_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXPRESETHINT_5_MASK__CI 0x00000070L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXPWR_5_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE6_CTRL_REG0__RX_BACKUP_6_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE6_CTRL_REG0__RX_CFG_OVR_PWRSF_6_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE6_CTRL_REG0__RX_DBG_ANALOG_SEL_6_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE6_CTRL_REG0__RX_TST_BSCAN_EN_6_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_6_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__ENABLEFOM_6_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTFOM_6_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RESPONSEMODE_6_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXPRESETHINT_6_MASK__CI 0x00000070L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXPWR_6_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE7_CTRL_REG0__RX_BACKUP_7_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE7_CTRL_REG0__RX_CFG_OVR_PWRSF_7_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE7_CTRL_REG0__RX_DBG_ANALOG_SEL_7_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE7_CTRL_REG0__RX_TST_BSCAN_EN_7_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_7_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__ENABLEFOM_7_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTFOM_7_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RESPONSEMODE_7_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXPRESETHINT_7_MASK__CI 0x00000070L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXPWR_7_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE8_CTRL_REG0__RX_BACKUP_8_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE8_CTRL_REG0__RX_CFG_OVR_PWRSF_8_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE8_CTRL_REG0__RX_DBG_ANALOG_SEL_8_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE8_CTRL_REG0__RX_TST_BSCAN_EN_8_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_8_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__ENABLEFOM_8_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTFOM_8_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RESPONSEMODE_8_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXPRESETHINT_8_MASK__CI 0x00000070L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXPWR_8_MASK__CI__VI 0x00000007L
#define PB0_RX_LANE9_CTRL_REG0__RX_BACKUP_9_MASK__CI__VI 0x000000ffL
#define PB0_RX_LANE9_CTRL_REG0__RX_CFG_OVR_PWRSF_9_MASK__CI__VI 0x00002000L
#define PB0_RX_LANE9_CTRL_REG0__RX_DBG_ANALOG_SEL_9_MASK__CI__VI 0x00000c00L
#define PB0_RX_LANE9_CTRL_REG0__RX_TST_BSCAN_EN_9_MASK__CI__VI 0x00001000L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_9_MASK__CI__VI 0x00000008L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__ENABLEFOM_9_MASK__CI__VI 0x00000080L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTFOM_9_MASK__CI__VI 0x00000100L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RESPONSEMODE_9_MASK__CI__VI 0x00000200L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXPRESETHINT_9_MASK__CI 0x00000070L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXPWR_9_MASK__CI__VI 0x00000007L
#define PB0_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH_MASK__CI__VI 0x00000060L
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x00008000L
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x01e00000L
#define PB0_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x00100000L
#define PB0_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS_MASK__CI__VI 0x00000008L
#define PB0_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL_MASK__CI__VI 0x00000004L
#define PB0_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE_MASK__CI__VI 0x000f0000L
#define PB0_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD_MASK__CI__VI 0x00004000L
#define PB0_STRAP_GLB_REG0__STRAP_QUICK_SIM_START_MASK__CI__VI 0x00000002L
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL_MASK__CI__VI 0x00000f80L
#define PB0_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF_MASK__CI__VI 0x00001000L
#define PB0_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0__MASK__CI__VI 0x00002000L
#define PB0_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN_MASK__CI__VI 0x00000002L
#define PB0_STRAP_PIN_REG0__STRAP_TX_FULL_SWING_MASK__CI__VI 0x00000004L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL_MASK__CI__VI 0x0000000eL
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL_MASK__CI__VI 0x00001ff0L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL_MASK__CI__VI 0x00ff0000L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS_MASK__CI__VI 0x00008000L
#define PB0_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL_MASK__CI__VI 0x01000000L
#define PB0_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF_MASK__CI__VI 0x00002000L
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000300L
#define PB0_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000c00L
#define PB0_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00000040L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME_MASK__CI__VI 0x0000f000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE_MASK__CI__VI 0x00000020L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME_MASK__CI__VI 0x000f0000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME_MASK__CI__VI 0x00f00000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME_MASK__CI__VI 0x0f000000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE_MASK__CI__VI 0x80000000L
#define PB0_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN_MASK__CI__VI 0x0000001eL
#define PB0_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL_MASK__CI__VI 0x70000000L
#define PB0_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000060L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE_MASK__CI__VI 0x01ff8000L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN_MASK__CI__VI 0x00007800L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ_MASK__CI__VI 0x00000002L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME_MASK__CI__VI 0x1e000000L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN_MASK__CI__VI 0x60000000L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL_MASK__CI__VI 0x00000700L
#define PB0_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS_MASK__CI__VI 0x80000000L
#define PB0_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG_MASK__CI__VI 0x0000001cL
#define PB0_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1__MASK__CI__VI 0x20000000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN_MASK__CI__VI 0x0000001eL
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL_MASK__CI__VI 0x000001e0L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN_MASK__CI__VI 0x00003e00L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL_MASK__CI__VI 0x0007c000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN_MASK__CI__VI 0x00780000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL_MASK__CI__VI 0x07800000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN_MASK__CI__VI 0x08000000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL_MASK__CI__VI 0x10000000L
#define PB0_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_0_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_10_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_11_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_12_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_13_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_14_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_15_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_16_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_17_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_18_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_19_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_1_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_20_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_21_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_22_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_23_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_24_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_25_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_26_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_27_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_28_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_29_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_2_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_30_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_31_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_3_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_4_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_5_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_6_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_7_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_8_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_9_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_32_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_33_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_34_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_35_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_36_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_37_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_38_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_39_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_40_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_41_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_42_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_43_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_44_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_45_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_46_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_47_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_48_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_49_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_50_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_51_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_52_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_53_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_54_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_55_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_56_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_57_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_58_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_59_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_60_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_61_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_62_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_63_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_64_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_65_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_66_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_67_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_68_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_69_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_70_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_71_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_72_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_73_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_74_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_75_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_76_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_77_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_78_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_79_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_80_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_81_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_82_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_83_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_84_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_85_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_86_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_87_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_88_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_89_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_90_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_91_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_92_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_93_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_94_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_95_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_100_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_101_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_102_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_103_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_104_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_105_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_106_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_107_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_108_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_109_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_96_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_97_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_98_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_99_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN1_MASK__CI__VI 0x00000700L
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN2_MASK__CI__VI 0x00003800L
#define PB0_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN3_MASK__CI__VI 0x0001c000L
#define PB0_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_DIR_VER_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_EN_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_CTRL_REG0__TX_DATA_CLK_GATING_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_CTRL_REG0__TX_DCLK_EN_LSX_ALWAYS_ON_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_CTRL_REG0__TX_DRV_DATA_ASRT_DLY_VAL_MASK__CI__VI 0x00000007L
#define PB0_TX_GLB_CTRL_REG0__TX_DRV_DATA_DSRT_DLY_VAL_MASK__CI__VI 0x00000038L
#define PB0_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_OFF_MASK__CI 0x01000000L
#define PB0_TX_GLB_CTRL_REG0__TX_PRESET_TABLE_BYPASS_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_CTRL_REG0__TX_STAGGER_CTRL_MASK__CI__VI 0x00060000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX16_EN_L0T15_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_0_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_10_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_11_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_12_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_13_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_14_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_15_MASK__CI__VI 0x00008000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_1_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_2_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_3_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_4_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_5_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_6_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_7_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_8_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_9_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L0T1_MASK__CI__VI 0x00010000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L10T11_MASK__CI__VI 0x00200000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L12T13_MASK__CI__VI 0x00400000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L14T15_MASK__CI__VI 0x00800000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L2T3_MASK__CI__VI 0x00020000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L4T5_MASK__CI__VI 0x00040000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L6T7_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L8T9_MASK__CI__VI 0x00100000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L0T3_MASK__CI__VI 0x01000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L12T15_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L4T7_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L8T11_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L0T7_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L8T15_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000007L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00001e00L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x0007c000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_OVRD_EN_MASK__CI__VI 0x00080000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x3c000000L
#define PB0_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_OVRD_EN_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_OVRD_EN_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB0_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB0_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB0_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB0_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_VAL_MASK__CI__VI 0x01ff8000L
#define PB0_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_EN_MASK__CI__VI 0x08000000L
#define PB0_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x04000000L
#define PB0_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB0_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB0_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB0_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV0_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000f000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000f0000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV1_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x3e000000L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_EN_MASK__CI__VI 0x00000800L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_VAL_MASK__CI__VI 0x00000400L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_EN_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_EN_MASK__CI__VI 0x00000080L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_VAL_MASK__CI__VI 0x00000040L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_EN_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB0_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV0_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00003c00L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0003c000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV1_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x007c0000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0f800000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN3_OVRD_VAL_MASK__CI__VI 0xf0000000L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRVX_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB0_TX_GLB_OVRD_REG3__TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRVX_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB0_TX_GLB_OVRD_REG4__TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_DISPCLK_MODE_0_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_INV_DATA_0_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE0_CTRL_REG0__TX_CFG_SWING_BOOST_EN_0_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE0_CTRL_REG0__TX_DBG_PRBS_EN_0_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_0_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENTID_0_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENT_0_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__DEEMPH_0_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__INCOHERENTCK_0_MASK__CI 0x00000008L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE0_SCI_STAT_OVRD_REG0__TXPWR_0_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_DISPCLK_MODE_10_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_INV_DATA_10_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE10_CTRL_REG0__TX_CFG_SWING_BOOST_EN_10_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE10_CTRL_REG0__TX_DBG_PRBS_EN_10_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_EN_10_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_10_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_10_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_10_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENTID_10_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENT_10_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__DEEMPH_10_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__INCOHERENTCK_10_MASK__CI 0x00000008L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__TXMARG_10_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE10_SCI_STAT_OVRD_REG0__TXPWR_10_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_DISPCLK_MODE_11_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_INV_DATA_11_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE11_CTRL_REG0__TX_CFG_SWING_BOOST_EN_11_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE11_CTRL_REG0__TX_DBG_PRBS_EN_11_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_EN_11_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_11_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_11_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_11_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENTID_11_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENT_11_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__DEEMPH_11_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__INCOHERENTCK_11_MASK__CI 0x00000008L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__TXMARG_11_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE11_SCI_STAT_OVRD_REG0__TXPWR_11_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_DISPCLK_MODE_12_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_INV_DATA_12_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE12_CTRL_REG0__TX_CFG_SWING_BOOST_EN_12_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE12_CTRL_REG0__TX_DBG_PRBS_EN_12_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_EN_12_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_12_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_12_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_12_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENTID_12_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENT_12_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__DEEMPH_12_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__INCOHERENTCK_12_MASK__CI 0x00000008L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__TXMARG_12_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE12_SCI_STAT_OVRD_REG0__TXPWR_12_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_DISPCLK_MODE_13_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_INV_DATA_13_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE13_CTRL_REG0__TX_CFG_SWING_BOOST_EN_13_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE13_CTRL_REG0__TX_DBG_PRBS_EN_13_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_EN_13_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_13_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_13_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_13_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENTID_13_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENT_13_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__DEEMPH_13_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__INCOHERENTCK_13_MASK__CI 0x00000008L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__TXMARG_13_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE13_SCI_STAT_OVRD_REG0__TXPWR_13_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_DISPCLK_MODE_14_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_INV_DATA_14_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE14_CTRL_REG0__TX_CFG_SWING_BOOST_EN_14_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE14_CTRL_REG0__TX_DBG_PRBS_EN_14_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_EN_14_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_14_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_14_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_14_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENTID_14_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENT_14_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__DEEMPH_14_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__INCOHERENTCK_14_MASK__CI 0x00000008L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__TXMARG_14_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE14_SCI_STAT_OVRD_REG0__TXPWR_14_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_DISPCLK_MODE_15_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_INV_DATA_15_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE15_CTRL_REG0__TX_CFG_SWING_BOOST_EN_15_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE15_CTRL_REG0__TX_DBG_PRBS_EN_15_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_EN_15_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_15_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_15_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_15_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENTID_15_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENT_15_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__DEEMPH_15_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__INCOHERENTCK_15_MASK__CI 0x00000008L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__TXMARG_15_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE15_SCI_STAT_OVRD_REG0__TXPWR_15_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_DISPCLK_MODE_1_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_INV_DATA_1_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE1_CTRL_REG0__TX_CFG_SWING_BOOST_EN_1_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE1_CTRL_REG0__TX_DBG_PRBS_EN_1_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_EN_1_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_1_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_1_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_1_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENTID_1_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENT_1_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__DEEMPH_1_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__INCOHERENTCK_1_MASK__CI 0x00000008L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__TXMARG_1_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE1_SCI_STAT_OVRD_REG0__TXPWR_1_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_DISPCLK_MODE_2_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_INV_DATA_2_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE2_CTRL_REG0__TX_CFG_SWING_BOOST_EN_2_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE2_CTRL_REG0__TX_DBG_PRBS_EN_2_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_EN_2_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_2_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_2_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_2_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENTID_2_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENT_2_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__DEEMPH_2_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__INCOHERENTCK_2_MASK__CI 0x00000008L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__TXMARG_2_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_DISPCLK_MODE_3_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_INV_DATA_3_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE3_CTRL_REG0__TX_CFG_SWING_BOOST_EN_3_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE3_CTRL_REG0__TX_DBG_PRBS_EN_3_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_EN_3_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_3_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_3_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_3_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENTID_3_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENT_3_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__DEEMPH_3_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__INCOHERENTCK_3_MASK__CI 0x00000008L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__TXMARG_3_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE3_SCI_STAT_OVRD_REG0__TXPWR_3_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_DISPCLK_MODE_4_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_INV_DATA_4_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE4_CTRL_REG0__TX_CFG_SWING_BOOST_EN_4_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE4_CTRL_REG0__TX_DBG_PRBS_EN_4_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_EN_4_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_4_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_4_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_4_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENTID_4_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENT_4_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__DEEMPH_4_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__INCOHERENTCK_4_MASK__CI 0x00000008L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__TXMARG_4_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE4_SCI_STAT_OVRD_REG0__TXPWR_4_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_INV_DATA_5_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE5_CTRL_REG0__TX_CFG_SWING_BOOST_EN_5_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE5_CTRL_REG0__TX_DBG_PRBS_EN_5_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_EN_5_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_5_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_5_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_5_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENTID_5_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENT_5_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__DEEMPH_5_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__INCOHERENTCK_5_MASK__CI 0x00000008L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__TXMARG_5_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE5_SCI_STAT_OVRD_REG0__TXPWR_5_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_DISPCLK_MODE_6_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_INV_DATA_6_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE6_CTRL_REG0__TX_CFG_SWING_BOOST_EN_6_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE6_CTRL_REG0__TX_DBG_PRBS_EN_6_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_EN_6_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_6_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_6_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_6_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENTID_6_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENT_6_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__DEEMPH_6_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__INCOHERENTCK_6_MASK__CI 0x00000008L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__TXMARG_6_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE6_SCI_STAT_OVRD_REG0__TXPWR_6_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_DISPCLK_MODE_7_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_INV_DATA_7_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE7_CTRL_REG0__TX_CFG_SWING_BOOST_EN_7_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE7_CTRL_REG0__TX_DBG_PRBS_EN_7_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_EN_7_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_7_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_7_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_7_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENTID_7_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENT_7_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__DEEMPH_7_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__INCOHERENTCK_7_MASK__CI 0x00000008L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__TXMARG_7_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE7_SCI_STAT_OVRD_REG0__TXPWR_7_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_DISPCLK_MODE_8_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_INV_DATA_8_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE8_CTRL_REG0__TX_CFG_SWING_BOOST_EN_8_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE8_CTRL_REG0__TX_DBG_PRBS_EN_8_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_EN_8_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_8_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_8_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_8_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENTID_8_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENT_8_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__DEEMPH_8_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__INCOHERENTCK_8_MASK__CI 0x00000008L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__TXMARG_8_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE8_SCI_STAT_OVRD_REG0__TXPWR_8_MASK__CI__VI 0x00000007L
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_DISPCLK_MODE_9_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_INV_DATA_9_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE9_CTRL_REG0__TX_CFG_SWING_BOOST_EN_9_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_EN_9_MASK__CI__VI 0x00000002L
#define PB0_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_9_MASK__CI__VI 0x00000001L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_9_MASK__CI__VI 0x00000008L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_9_MASK__CI__VI 0x00000004L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000020L
#define PB0_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000010L
#define PB0_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000040L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENTID_9_MASK__CI__VI 0x00000300L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENT_9_MASK__CI__VI 0x0000fc00L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__DEEMPH_9_MASK__CI__VI 0x00000080L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__INCOHERENTCK_9_MASK__CI 0x00000008L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__TXMARG_9_MASK__CI__VI 0x00000070L
#define PB0_TX_LANE9_SCI_STAT_OVRD_REG0__TXPWR_9_MASK__CI__VI 0x00000007L
#define PB1_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_EN_MASK__CI__VI 0x00000001L
#define PB1_DFT_DEBUG_CTRL_REG0__DFT_PHY_DEBUG_MODE_MASK__CI__VI 0x0000003eL
#define PB1_DFT_JIT_INJ_REG0__DFT_CLK_PER_STEP_MASK__CI__VI 0x00000f00L
#define PB1_DFT_JIT_INJ_REG0__DFT_DECR_SWP_EN_MASK__CI__VI 0x00800000L
#define PB1_DFT_JIT_INJ_REG0__DFT_DISABLE_ERR_MASK__CI__VI 0x00000080L
#define PB1_DFT_JIT_INJ_REG0__DFT_EN_RECOVERY_MASK__CI__VI 0x00200000L
#define PB1_DFT_JIT_INJ_REG0__DFT_INCR_SWP_EN_MASK__CI__VI 0x00400000L
#define PB1_DFT_JIT_INJ_REG0__DFT_MODE_CDR_EN_MASK__CI__VI 0x00100000L
#define PB1_DFT_JIT_INJ_REG0__DFT_NUM_STEPS_MASK__CI__VI 0x0000003fL
#define PB1_DFT_JIT_INJ_REG0__DFT_RECOVERY_TIME_MASK__CI__VI 0xff000000L
#define PB1_DFT_JIT_INJ_REG1__DFT_BLOCK_EN_MASK__CI__VI 0x00010000L
#define PB1_DFT_JIT_INJ_REG1__DFT_BYPASS_EN_MASK__CI__VI 0x00000100L
#define PB1_DFT_JIT_INJ_REG1__DFT_BYPASS_VALUE_MASK__CI__VI 0x000000ffL
#define PB1_DFT_JIT_INJ_REG1__DFT_CHECK_TIME_MASK__CI__VI 0x00f00000L
#define PB1_DFT_JIT_INJ_REG1__DFT_NUM_OF_TESTS_MASK__CI__VI 0x000e0000L
#define PB1_DFT_JIT_INJ_REG2__DFT_LANE_EN_MASK__CI__VI 0x0000ffffL
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_DECR_MASK__CI__VI 0x000000ffL
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_FINISHED_MASK__CI__VI 0x00010000L
#define PB1_DFT_JIT_INJ_STAT_REG0__DFT_STAT_INCR_MASK__CI__VI 0x0000ff00L
#define PB1_GLB_CTRL_REG0__BACKUP_MASK__CI__VI 0x0000ffffL
#define PB1_GLB_CTRL_REG0__CFG_IDLEDET_TH_MASK__CI__VI 0x00030000L
#define PB1_GLB_CTRL_REG0__DBG_RX2TXBYP_SEL_MASK__CI__VI 0x00700000L
#define PB1_GLB_CTRL_REG0__DBG_RXFEBYP_EN_MASK__CI__VI 0x00800000L
#define PB1_GLB_CTRL_REG0__DBG_RXPRBS_CLR_MASK__CI__VI 0x01000000L
#define PB1_GLB_CTRL_REG0__DBG_RXTOGGLE_EN_MASK__CI__VI 0x02000000L
#define PB1_GLB_CTRL_REG0__DBG_TX2RXLBACK_EN_MASK__CI__VI 0x04000000L
#define PB1_GLB_CTRL_REG0__TXCFG_CMGOOD_RANGE_MASK__CI__VI 0xc0000000L
#define PB1_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV_MASK__CI__VI 0x80000000L
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_FR_BYP_VAL_MASK__CI__VI 0x0000007eL
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_EN_MASK__CI__VI 0x00000080L
#define PB1_GLB_CTRL_REG1__RXDBG_CDR_PH_BYP_VAL_MASK__CI__VI 0x00003f00L
#define PB1_GLB_CTRL_REG1__RXDBG_D0TH_BYP_EN_MASK__CI__VI 0x00004000L
#define PB1_GLB_CTRL_REG1__RXDBG_D0TH_BYP_VAL_MASK__CI__VI 0x003f8000L
#define PB1_GLB_CTRL_REG1__RXDBG_D1TH_BYP_EN_MASK__CI__VI 0x00400000L
#define PB1_GLB_CTRL_REG1__RXDBG_D1TH_BYP_VAL_MASK__CI__VI 0x3f800000L
#define PB1_GLB_CTRL_REG1__TST_LOSPDTST_EN_MASK__CI__VI 0x40000000L
#define PB1_GLB_CTRL_REG2__RXDBG_D2TH_BYP_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_CTRL_REG2__RXDBG_D2TH_BYP_VAL_MASK__CI__VI 0x000000feL
#define PB1_GLB_CTRL_REG2__RXDBG_D3TH_BYP_EN_MASK__CI__VI 0x00000100L
#define PB1_GLB_CTRL_REG2__RXDBG_D3TH_BYP_VAL_MASK__CI__VI 0x0000fe00L
#define PB1_GLB_CTRL_REG2__RXDBG_DXTH_BYP_EN_MASK__CI__VI 0x00010000L
#define PB1_GLB_CTRL_REG2__RXDBG_DXTH_BYP_VAL_MASK__CI__VI 0x00fe0000L
#define PB1_GLB_CTRL_REG2__RXDBG_ETH_BYP_EN_MASK__CI__VI 0x01000000L
#define PB1_GLB_CTRL_REG2__RXDBG_ETH_BYP_VAL_MASK__CI__VI 0xfe000000L
#define PB1_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000060L
#define PB1_GLB_CTRL_REG3__BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000180L
#define PB1_GLB_CTRL_REG3__BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000600L
#define PB1_GLB_CTRL_REG3__BG_DBG_ANALOG_SEL_MASK__CI__VI 0x0001c000L
#define PB1_GLB_CTRL_REG3__BG_DBG_IREFBYP_EN_MASK__CI__VI 0x00001000L
#define PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN_MASK__CI__VI 0x00000800L
#define PB1_GLB_CTRL_REG3__DBG_DLL_CLK_SEL_MASK__CI__VI 0x001c0000L
#define PB1_GLB_CTRL_REG3__DBG_RXLEQ_DCATTN_BYP_OVR_DISABLE_MASK__CI__VI 0x80000000L
#define PB1_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00400000L
#define PB1_GLB_CTRL_REG3__DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x07800000L
#define PB1_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_EN_MASK__CI__VI 0x08000000L
#define PB1_GLB_CTRL_REG3__DBG_RXSWAPDX_BYP_VAL_MASK__CI__VI 0x70000000L
#define PB1_GLB_CTRL_REG3__PLL_DISPCLK_CMOS_SEL_MASK__CI__VI 0x00200000L
#define PB1_GLB_CTRL_REG3__RXDBG_SEL_MASK__CI__VI 0x0000001fL
#define PB1_GLB_CTRL_REG4__DBG_RXAPU_EXEC_MASK__CI__VI 0x03c00000L
#define PB1_GLB_CTRL_REG4__DBG_RXAPU_INST_MASK__CI__VI 0x0000ffffL
#define PB1_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_EN_MASK__CI__VI 0x00040000L
#define PB1_GLB_CTRL_REG4__DBG_RXDFEMUX_BYP_VAL_MASK__CI__VI 0x00030000L
#define PB1_GLB_CTRL_REG4__DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x04000000L
#define PB1_GLB_CTRL_REG4__DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x10000000L
#define PB1_GLB_CTRL_REG4__PWRGOOD_OVRD_MASK__CI__VI 0x08000000L
#define PB1_GLB_CTRL_REG5__DBG_RXAPU_MODE_MASK__CI__VI 0x000000ffL
#define PB1_GLB_OVRD_REG0__TXPDTERM_VAL_OVRD_VAL_MASK__CI__VI 0x0000ffffL
#define PB1_GLB_OVRD_REG0__TXPUTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB1_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN_MASK__CI__VI 0x00008000L
#define PB1_GLB_OVRD_REG1__RXTERM_VAL_OVRD_VAL_MASK__CI__VI 0xffff0000L
#define PB1_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_EN_MASK__CI__VI 0x00000004L
#define PB1_GLB_OVRD_REG1__TST_LOSPDTST_RST_OVRD_VAL_MASK__CI__VI 0x00000008L
#define PB1_GLB_OVRD_REG1__TXPDTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_OVRD_REG1__TXPUTERM_VAL_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_GLB_OVRD_REG2__BG_PWRON_OVRD_EN_MASK__CI__VI 0x00000001L
#define PB1_GLB_OVRD_REG2__BG_PWRON_OVRD_VAL_MASK__CI__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_SCI_UPDT_MASK__CI 0x00000010L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IMPCAL_ACTIVE_MASK__CI__VI 0x00100000L
#define PB1_GLB_SCI_STAT_OVRD_REG0__RXIMP_MASK__CI__VI 0x000f0000L
#define PB1_GLB_SCI_STAT_OVRD_REG0__TXNIMP_MASK__CI__VI 0x00000f00L
#define PB1_GLB_SCI_STAT_OVRD_REG0__TXPIMP_MASK__CI__VI 0x0000f000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_0_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_1_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_2_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__DLL_LOCK_3_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_0_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_1_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_2_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__FREQDIV_3_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_SCI_UPDT_L0T3_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_SCI_UPDT_L0T3_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_MODE_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_0_MASK__CI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_1_MASK__CI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_2_MASK__CI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__MODE_3_MASK__CI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_4_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_5_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_6_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__DLL_LOCK_7_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_4_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_5_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_6_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__FREQDIV_7_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_SCI_UPDT_L4T7_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_MODE_SCI_UPDT_L4T7_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_4_MASK__CI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_5_MASK__CI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_6_MASK__CI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__MODE_7_MASK__CI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_10_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_11_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_8_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__DLL_LOCK_9_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_10_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_11_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_8_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__FREQDIV_9_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_SCI_UPDT_L8T11_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_MODE_SCI_UPDT_L8T11_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_10_MASK__CI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_11_MASK__CI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_8_MASK__CI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__MODE_9_MASK__CI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_12_MASK__CI__VI 0x00001000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_13_MASK__CI__VI 0x00002000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_14_MASK__CI__VI 0x00004000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__DLL_LOCK_15_MASK__CI__VI 0x00008000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_12_MASK__CI__VI 0x000c0000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_13_MASK__CI__VI 0x00c00000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_14_MASK__CI__VI 0x0c000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__FREQDIV_15_MASK__CI__VI 0xc0000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_SCI_UPDT_L12T15_MASK__CI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_SCI_UPDT_L12T15_MASK__CI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_MODE_SCI_UPDT_L12T15_MASK__CI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_12_MASK__CI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_13_MASK__CI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_14_MASK__CI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__MODE_15_MASK__CI 0x30000000L
#define PB1_HW_DEBUG__PB1_HW_00_DEBUG_MASK__CI 0x00000001L
#define PB1_HW_DEBUG__PB1_HW_01_DEBUG_MASK__CI 0x00000002L
#define PB1_HW_DEBUG__PB1_HW_02_DEBUG_MASK__CI 0x00000004L
#define PB1_HW_DEBUG__PB1_HW_03_DEBUG_MASK__CI 0x00000008L
#define PB1_HW_DEBUG__PB1_HW_04_DEBUG_MASK__CI 0x00000010L
#define PB1_HW_DEBUG__PB1_HW_05_DEBUG_MASK__CI 0x00000020L
#define PB1_HW_DEBUG__PB1_HW_06_DEBUG_MASK__CI 0x00000040L
#define PB1_HW_DEBUG__PB1_HW_07_DEBUG_MASK__CI 0x00000080L
#define PB1_HW_DEBUG__PB1_HW_08_DEBUG_MASK__CI 0x00000100L
#define PB1_HW_DEBUG__PB1_HW_09_DEBUG_MASK__CI 0x00000200L
#define PB1_HW_DEBUG__PB1_HW_10_DEBUG_MASK__CI 0x00000400L
#define PB1_HW_DEBUG__PB1_HW_11_DEBUG_MASK__CI 0x00000800L
#define PB1_HW_DEBUG__PB1_HW_12_DEBUG_MASK__CI 0x00001000L
#define PB1_HW_DEBUG__PB1_HW_13_DEBUG_MASK__CI 0x00002000L
#define PB1_HW_DEBUG__PB1_HW_14_DEBUG_MASK__CI 0x00004000L
#define PB1_HW_DEBUG__PB1_HW_15_DEBUG_MASK__CI 0x00008000L
#define PB1_HW_DEBUG__PB1_HW_16_DEBUG_MASK__CI 0x00010000L
#define PB1_HW_DEBUG__PB1_HW_17_DEBUG_MASK__CI 0x00020000L
#define PB1_HW_DEBUG__PB1_HW_18_DEBUG_MASK__CI 0x00040000L
#define PB1_HW_DEBUG__PB1_HW_19_DEBUG_MASK__CI 0x00080000L
#define PB1_HW_DEBUG__PB1_HW_20_DEBUG_MASK__CI 0x00100000L
#define PB1_HW_DEBUG__PB1_HW_21_DEBUG_MASK__CI 0x00200000L
#define PB1_HW_DEBUG__PB1_HW_22_DEBUG_MASK__CI 0x00400000L
#define PB1_HW_DEBUG__PB1_HW_23_DEBUG_MASK__CI 0x00800000L
#define PB1_HW_DEBUG__PB1_HW_24_DEBUG_MASK__CI 0x01000000L
#define PB1_HW_DEBUG__PB1_HW_25_DEBUG_MASK__CI 0x02000000L
#define PB1_HW_DEBUG__PB1_HW_26_DEBUG_MASK__CI 0x04000000L
#define PB1_HW_DEBUG__PB1_HW_27_DEBUG_MASK__CI 0x08000000L
#define PB1_HW_DEBUG__PB1_HW_28_DEBUG_MASK__CI 0x10000000L
#define PB1_HW_DEBUG__PB1_HW_29_DEBUG_MASK__CI 0x20000000L
#define PB1_HW_DEBUG__PB1_HW_30_DEBUG_MASK__CI 0x40000000L
#define PB1_HW_DEBUG__PB1_HW_31_DEBUG_MASK__CI 0x80000000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_EN_MASK__CI 0x00000080L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_0_MASK__CI 0x00000100L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_10_MASK__CI 0x00040000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_11_MASK__CI 0x00080000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_12_MASK__CI 0x00100000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_13_MASK__CI 0x00200000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_14_MASK__CI 0x00400000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_15_MASK__CI 0x00800000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_2_MASK__CI 0x00000400L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_3_MASK__CI 0x00000800L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_4_MASK__CI 0x00001000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_5_MASK__CI 0x00002000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_6_MASK__CI 0x00004000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_7_MASK__CI 0x00008000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_8_MASK__CI 0x00010000L
#define PB1_PIF_CNTL2__RXDETECT_OVERRIDE_VAL_9_MASK__CI 0x00020000L
#define PB1_PIF_CNTL2__RXDETECT_SAMPL_TIME_MASK__CI 0x00000006L
#define PB1_PIF_CNTL2__RXPHYSTATUS_DELAY_MASK__CI 0x07000000L
#define PB1_PIF_CNTL__DA_FIFO_RESET_0_MASK__CI 0x00000002L
#define PB1_PIF_CNTL__DA_FIFO_RESET_1_MASK__CI 0x00000020L
#define PB1_PIF_CNTL__DA_FIFO_RESET_2_MASK__CI 0x00000200L
#define PB1_PIF_CNTL__DA_FIFO_RESET_3_MASK__CI 0x00002000L
#define PB1_PIF_CNTL__DIVINIT_MODE_MASK__CI 0x00000100L
#define PB1_PIF_CNTL__EI_CYCLE_OFF_TIME_MASK__CI 0x00700000L
#define PB1_PIF_CNTL__EI_DET_CYCLE_MODE_MASK__CI 0x00000010L
#define PB1_PIF_CNTL__ENABLE_CT_TRIGGER_CLKEN_FIX_MASK__CI 0x40000000L
#define PB1_PIF_CNTL__EXIT_L0S_INIT_DIS_MASK__CI 0x00800000L
#define PB1_PIF_CNTL__EXTEND_WAIT_FOR_RAMPUP_MASK__CI 0x10000000L
#define PB1_PIF_CNTL__IGNORE_TxDataValid_EP_DIS_MASK__CI 0x20000000L
#define PB1_PIF_CNTL__LS2_EXIT_TIME_MASK__CI 0x000e0000L
#define PB1_PIF_CNTL__PHYCMD_CR_EN_MODE_MASK__CI 0x00000008L
#define PB1_PIF_CNTL__PHY_CR_EN_MODE_MASK__CI 0x00000004L
#define PB1_PIF_CNTL__PLL_BINDING_ENABLE_MASK__CI 0x00000400L
#define PB1_PIF_CNTL__RXDETECT_FIFO_RESET_MODE_MASK__CI 0x00000040L
#define PB1_PIF_CNTL__RXDETECT_TX_PWR_MODE_MASK__CI 0x00000080L
#define PB1_PIF_CNTL__RXEN_GATER_MASK__CI 0x0f000000L
#define PB1_PIF_CNTL__SC_CALIB_DONE_CNTL_MASK__CI 0x00000800L
#define PB1_PIF_CNTL__SERIAL_CFG_ENABLE_MASK__CI 0x00000001L
#define PB1_PIF_CNTL__TXGND_TIME_MASK__CI 0x00010000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_00_DEBUG_MASK__CI 0x00000001L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_01_DEBUG_MASK__CI 0x00000002L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_02_DEBUG_MASK__CI 0x00000004L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_03_DEBUG_MASK__CI 0x00000008L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_04_DEBUG_MASK__CI 0x00000010L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_05_DEBUG_MASK__CI 0x00000020L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_06_DEBUG_MASK__CI 0x00000040L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_07_DEBUG_MASK__CI 0x00000080L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_08_DEBUG_MASK__CI 0x00000100L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_09_DEBUG_MASK__CI 0x00000200L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_10_DEBUG_MASK__CI 0x00000400L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_11_DEBUG_MASK__CI 0x00000800L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_12_DEBUG_MASK__CI 0x00001000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_13_DEBUG_MASK__CI 0x00002000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_14_DEBUG_MASK__CI 0x00004000L
#define PB1_PIF_HW_DEBUG__PB1_PIF_HW_15_DEBUG_MASK__CI 0x00008000L
#define PB1_PIF_PAIRING__MULTI_PIF_MASK__CI 0x02000000L
#define PB1_PIF_PAIRING__X16_LANE_15_0_MASK__CI 0x00100000L
#define PB1_PIF_PAIRING__X2_LANE_11_10_MASK__CI 0x00000020L
#define PB1_PIF_PAIRING__X2_LANE_13_12_MASK__CI 0x00000040L
#define PB1_PIF_PAIRING__X2_LANE_15_14_MASK__CI 0x00000080L
#define PB1_PIF_PAIRING__X2_LANE_1_0_MASK__CI 0x00000001L
#define PB1_PIF_PAIRING__X2_LANE_3_2_MASK__CI 0x00000002L
#define PB1_PIF_PAIRING__X2_LANE_5_4_MASK__CI 0x00000004L
#define PB1_PIF_PAIRING__X2_LANE_7_6_MASK__CI 0x00000008L
#define PB1_PIF_PAIRING__X2_LANE_9_8_MASK__CI 0x00000010L
#define PB1_PIF_PAIRING__X4_LANE_11_8_MASK__CI 0x00000400L
#define PB1_PIF_PAIRING__X4_LANE_15_12_MASK__CI 0x00000800L
#define PB1_PIF_PAIRING__X4_LANE_3_0_MASK__CI 0x00000100L
#define PB1_PIF_PAIRING__X4_LANE_7_4_MASK__CI 0x00000200L
#define PB1_PIF_PAIRING__X8_LANE_15_8_MASK__CI 0x00020000L
#define PB1_PIF_PAIRING__X8_LANE_7_0_MASK__CI 0x00010000L
#define PB1_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_EN_0_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_0__RXEN_OVERRIDE_VAL_0_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_EN_0_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_0__RXPWR_OVERRIDE_VAL_0_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_0__RX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_EN_0_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_0__TXPWR_OVERRIDE_VAL_0_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_EN_0_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_0__TX_PDNB_OVERRIDE_VAL_0_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_EN_10_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_10__RXEN_OVERRIDE_VAL_10_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_EN_10_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_10__RXPWR_OVERRIDE_VAL_10_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_10__RX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_EN_10_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_10__TXPWR_OVERRIDE_VAL_10_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_EN_10_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_10__TX_PDNB_OVERRIDE_VAL_10_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_EN_11_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_11__RXEN_OVERRIDE_VAL_11_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_EN_11_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_11__RXPWR_OVERRIDE_VAL_11_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_11__RX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_EN_11_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_11__TXPWR_OVERRIDE_VAL_11_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_EN_11_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_11__TX_PDNB_OVERRIDE_VAL_11_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_EN_12_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_12__RXEN_OVERRIDE_VAL_12_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_EN_12_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_12__RXPWR_OVERRIDE_VAL_12_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_12__RX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_EN_12_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_12__TXPWR_OVERRIDE_VAL_12_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_EN_12_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_12__TX_PDNB_OVERRIDE_VAL_12_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_EN_13_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_13__RXEN_OVERRIDE_VAL_13_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_EN_13_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_13__RXPWR_OVERRIDE_VAL_13_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_13__RX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_EN_13_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_13__TXPWR_OVERRIDE_VAL_13_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_EN_13_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_13__TX_PDNB_OVERRIDE_VAL_13_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_EN_14_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_14__RXEN_OVERRIDE_VAL_14_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_EN_14_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_14__RXPWR_OVERRIDE_VAL_14_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_14__RX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_EN_14_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_14__TXPWR_OVERRIDE_VAL_14_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_EN_14_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_14__TX_PDNB_OVERRIDE_VAL_14_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_EN_15_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_15__RXEN_OVERRIDE_VAL_15_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_EN_15_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_15__RXPWR_OVERRIDE_VAL_15_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_15__RX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_EN_15_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_15__TXPWR_OVERRIDE_VAL_15_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_EN_15_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_15__TX_PDNB_OVERRIDE_VAL_15_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_EN_1_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_1__RXEN_OVERRIDE_VAL_1_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_EN_1_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_1__RXPWR_OVERRIDE_VAL_1_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_1__RX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_EN_1_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_1__TXPWR_OVERRIDE_VAL_1_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_EN_1_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_1__TX_PDNB_OVERRIDE_VAL_1_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_EN_2_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_2__RXEN_OVERRIDE_VAL_2_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_EN_2_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_2__RXPWR_OVERRIDE_VAL_2_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_2__RX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_EN_2_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_2__TXPWR_OVERRIDE_VAL_2_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_EN_2_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_2__TX_PDNB_OVERRIDE_VAL_2_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_EN_3_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_3__RXEN_OVERRIDE_VAL_3_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_EN_3_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_3__RXPWR_OVERRIDE_VAL_3_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_3__RX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_EN_3_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_3__TXPWR_OVERRIDE_VAL_3_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_EN_3_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_3__TX_PDNB_OVERRIDE_VAL_3_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_EN_4_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_4__RXEN_OVERRIDE_VAL_4_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_EN_4_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_4__RXPWR_OVERRIDE_VAL_4_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_4__RX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_EN_4_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_4__TXPWR_OVERRIDE_VAL_4_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_EN_4_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_4__TX_PDNB_OVERRIDE_VAL_4_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_EN_5_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_5__RXEN_OVERRIDE_VAL_5_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_EN_5_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_5__RXPWR_OVERRIDE_VAL_5_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_5__RX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_EN_5_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_5__TXPWR_OVERRIDE_VAL_5_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_EN_5_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_5__TX_PDNB_OVERRIDE_VAL_5_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_EN_6_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_6__RXEN_OVERRIDE_VAL_6_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_EN_6_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_6__RXPWR_OVERRIDE_VAL_6_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_6__RX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_EN_6_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_6__TXPWR_OVERRIDE_VAL_6_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_EN_6_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_6__TX_PDNB_OVERRIDE_VAL_6_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_EN_7_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_7__RXEN_OVERRIDE_VAL_7_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_EN_7_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_7__RXPWR_OVERRIDE_VAL_7_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_7__RX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_EN_7_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_7__TXPWR_OVERRIDE_VAL_7_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_EN_7_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_7__TX_PDNB_OVERRIDE_VAL_7_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_EN_8_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_8__RXEN_OVERRIDE_VAL_8_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_EN_8_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_8__RXPWR_OVERRIDE_VAL_8_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_8__RX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_EN_8_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_8__TXPWR_OVERRIDE_VAL_8_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_EN_8_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_8__TX_PDNB_OVERRIDE_VAL_8_MASK__CI 0x0000000eL
#define PB1_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_EN_9_MASK__CI 0x00000100L
#define PB1_PIF_PDNB_OVERRIDE_9__RXEN_OVERRIDE_VAL_9_MASK__CI 0x00000200L
#define PB1_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_EN_9_MASK__CI 0x00004000L
#define PB1_PIF_PDNB_OVERRIDE_9__RXPWR_OVERRIDE_VAL_9_MASK__CI 0x00038000L
#define PB1_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000010L
#define PB1_PIF_PDNB_OVERRIDE_9__RX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x000000e0L
#define PB1_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_EN_9_MASK__CI 0x00000400L
#define PB1_PIF_PDNB_OVERRIDE_9__TXPWR_OVERRIDE_VAL_9_MASK__CI 0x00003800L
#define PB1_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_EN_9_MASK__CI 0x00000001L
#define PB1_PIF_PDNB_OVERRIDE_9__TX_PDNB_OVERRIDE_VAL_9_MASK__CI 0x0000000eL
#define PB1_PIF_PWRDOWN_0__FORCE_RXEN_IN_L0s_0_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_EN_0_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_0__PLLPWR_OVERRIDE_VAL_0_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_OFF_0_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_0__PLL_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_0__PLL_RAMP_UP_TIME_0_MASK__CI 0x07000000L
#define PB1_PIF_PWRDOWN_0__RX_POWER_STATE_IN_RXS2_0_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_0__TX2P5CLK_CLOCK_GATING_EN_0_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_0__TX_POWER_STATE_IN_TXS2_0_MASK__CI 0x00000007L
#define PB1_PIF_PWRDOWN_1__FORCE_RXEN_IN_L0s_1_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_EN_1_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_1__PLLPWR_OVERRIDE_VAL_1_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_OFF_1_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_1__PLL_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_1__PLL_RAMP_UP_TIME_1_MASK__CI 0x07000000L
#define PB1_PIF_PWRDOWN_1__RX_POWER_STATE_IN_RXS2_1_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_1__TX2P5CLK_CLOCK_GATING_EN_1_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_1__TX_POWER_STATE_IN_TXS2_1_MASK__CI 0x00000007L
#define PB1_PIF_PWRDOWN_2__FORCE_RXEN_IN_L0s_2_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_EN_2_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_2__PLLPWR_OVERRIDE_VAL_2_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_OFF_2_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_2__PLL_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_2__PLL_RAMP_UP_TIME_2_MASK__CI 0x07000000L
#define PB1_PIF_PWRDOWN_2__RX_POWER_STATE_IN_RXS2_2_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_2__TX2P5CLK_CLOCK_GATING_EN_2_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_2__TX_POWER_STATE_IN_TXS2_2_MASK__CI 0x00000007L
#define PB1_PIF_PWRDOWN_3__FORCE_RXEN_IN_L0s_3_MASK__CI 0x00000008L
#define PB1_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_EN_3_MASK__CI 0x10000000L
#define PB1_PIF_PWRDOWN_3__PLLPWR_OVERRIDE_VAL_3_MASK__CI 0xe0000000L
#define PB1_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_OFF_3_MASK__CI 0x00001c00L
#define PB1_PIF_PWRDOWN_3__PLL_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000380L
#define PB1_PIF_PWRDOWN_3__PLL_RAMP_UP_TIME_3_MASK__CI 0x07000000L
#define PB1_PIF_PWRDOWN_3__RX_POWER_STATE_IN_RXS2_3_MASK__CI 0x00000070L
#define PB1_PIF_PWRDOWN_3__TX2P5CLK_CLOCK_GATING_EN_3_MASK__CI 0x00010000L
#define PB1_PIF_PWRDOWN_3__TX_POWER_STATE_IN_TXS2_3_MASK__CI 0x00000007L
#define PB1_PIF_SCRATCH__PIF_SCRATCH_MASK__CI__VI 0xffffffffL
#define PB1_PIF_SC_CTL__SC_CALIBRATION_MASK__CI 0x00000001L
#define PB1_PIF_SC_CTL__SC_ENTER_L1_FROM_L0S_MASK__CI 0x00000010L
#define PB1_PIF_SC_CTL__SC_ENTER_L1_FROM_L0_MASK__CI 0x00000020L
#define PB1_PIF_SC_CTL__SC_EXIT_L1_TO_L0S_MASK__CI 0x00000004L
#define PB1_PIF_SC_CTL__SC_EXIT_L1_TO_L0_MASK__CI 0x00000008L
#define PB1_PIF_SC_CTL__SC_LANE_0_RESUME_MASK__CI 0x00010000L
#define PB1_PIF_SC_CTL__SC_LANE_10_RESUME_MASK__CI 0x04000000L
#define PB1_PIF_SC_CTL__SC_LANE_11_RESUME_MASK__CI 0x08000000L
#define PB1_PIF_SC_CTL__SC_LANE_12_RESUME_MASK__CI 0x10000000L
#define PB1_PIF_SC_CTL__SC_LANE_13_RESUME_MASK__CI 0x20000000L
#define PB1_PIF_SC_CTL__SC_LANE_14_RESUME_MASK__CI 0x40000000L
#define PB1_PIF_SC_CTL__SC_LANE_15_RESUME_MASK__CI 0x80000000L
#define PB1_PIF_SC_CTL__SC_LANE_1_RESUME_MASK__CI 0x00020000L
#define PB1_PIF_SC_CTL__SC_LANE_2_RESUME_MASK__CI 0x00040000L
#define PB1_PIF_SC_CTL__SC_LANE_3_RESUME_MASK__CI 0x00080000L
#define PB1_PIF_SC_CTL__SC_LANE_4_RESUME_MASK__CI 0x00100000L
#define PB1_PIF_SC_CTL__SC_LANE_5_RESUME_MASK__CI 0x00200000L
#define PB1_PIF_SC_CTL__SC_LANE_6_RESUME_MASK__CI 0x00400000L
#define PB1_PIF_SC_CTL__SC_LANE_7_RESUME_MASK__CI 0x00800000L
#define PB1_PIF_SC_CTL__SC_LANE_8_RESUME_MASK__CI 0x01000000L
#define PB1_PIF_SC_CTL__SC_LANE_9_RESUME_MASK__CI 0x02000000L
#define PB1_PIF_SC_CTL__SC_PHASE_1_MASK__CI 0x00000100L
#define PB1_PIF_SC_CTL__SC_PHASE_2_MASK__CI 0x00000200L
#define PB1_PIF_SC_CTL__SC_PHASE_3_MASK__CI 0x00000400L
#define PB1_PIF_SC_CTL__SC_PHASE_4_MASK__CI 0x00000800L
#define PB1_PIF_SC_CTL__SC_PHASE_5_MASK__CI 0x00001000L
#define PB1_PIF_SC_CTL__SC_PHASE_6_MASK__CI 0x00002000L
#define PB1_PIF_SC_CTL__SC_PHASE_7_MASK__CI 0x00004000L
#define PB1_PIF_SC_CTL__SC_PHASE_8_MASK__CI 0x00008000L
#define PB1_PIF_SC_CTL__SC_RXDETECT_MASK__CI 0x00000002L
#define PB1_PIF_SC_CTL__SC_SPEED_CHANGE_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_0__SEQ_CALIBRATION_0_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0S_0_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_0__SEQ_ENTER_L1_FROM_L0_0_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0S_0_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_0__SEQ_EXIT_L1_TO_L0_0_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_0__SEQ_PHASE_0_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_0__SEQ_RXDETECT_0_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_0__SEQ_SPEED_CHANGE_0_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_10__SEQ_CALIBRATION_10_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0S_10_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_10__SEQ_ENTER_L1_FROM_L0_10_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0S_10_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_10__SEQ_EXIT_L1_TO_L0_10_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_10__SEQ_PHASE_10_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_10__SEQ_RXDETECT_10_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_10__SEQ_SPEED_CHANGE_10_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_11__SEQ_CALIBRATION_11_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0S_11_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_11__SEQ_ENTER_L1_FROM_L0_11_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0S_11_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_11__SEQ_EXIT_L1_TO_L0_11_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_11__SEQ_PHASE_11_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_11__SEQ_RXDETECT_11_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_11__SEQ_SPEED_CHANGE_11_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_12__SEQ_CALIBRATION_12_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0S_12_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_12__SEQ_ENTER_L1_FROM_L0_12_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0S_12_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_12__SEQ_EXIT_L1_TO_L0_12_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_12__SEQ_PHASE_12_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_12__SEQ_RXDETECT_12_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_12__SEQ_SPEED_CHANGE_12_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_13__SEQ_CALIBRATION_13_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0S_13_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_13__SEQ_ENTER_L1_FROM_L0_13_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0S_13_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_13__SEQ_EXIT_L1_TO_L0_13_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_13__SEQ_PHASE_13_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_13__SEQ_RXDETECT_13_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_13__SEQ_SPEED_CHANGE_13_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_14__SEQ_CALIBRATION_14_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0S_14_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_14__SEQ_ENTER_L1_FROM_L0_14_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0S_14_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_14__SEQ_EXIT_L1_TO_L0_14_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_14__SEQ_PHASE_14_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_14__SEQ_RXDETECT_14_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_14__SEQ_SPEED_CHANGE_14_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_15__SEQ_CALIBRATION_15_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0S_15_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_15__SEQ_ENTER_L1_FROM_L0_15_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0S_15_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_15__SEQ_EXIT_L1_TO_L0_15_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_15__SEQ_PHASE_15_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_15__SEQ_RXDETECT_15_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_15__SEQ_SPEED_CHANGE_15_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_1__SEQ_CALIBRATION_1_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0S_1_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_1__SEQ_ENTER_L1_FROM_L0_1_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0S_1_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_1__SEQ_EXIT_L1_TO_L0_1_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_1__SEQ_PHASE_1_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_1__SEQ_RXDETECT_1_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_1__SEQ_SPEED_CHANGE_1_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_2__SEQ_CALIBRATION_2_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0S_2_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_2__SEQ_ENTER_L1_FROM_L0_2_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0S_2_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_2__SEQ_EXIT_L1_TO_L0_2_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_2__SEQ_PHASE_2_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_2__SEQ_RXDETECT_2_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_2__SEQ_SPEED_CHANGE_2_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_3__SEQ_CALIBRATION_3_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0S_3_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_3__SEQ_ENTER_L1_FROM_L0_3_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0S_3_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_3__SEQ_EXIT_L1_TO_L0_3_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_3__SEQ_PHASE_3_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_3__SEQ_RXDETECT_3_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_3__SEQ_SPEED_CHANGE_3_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_4__SEQ_CALIBRATION_4_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0S_4_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_4__SEQ_ENTER_L1_FROM_L0_4_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0S_4_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_4__SEQ_EXIT_L1_TO_L0_4_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_4__SEQ_PHASE_4_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_4__SEQ_RXDETECT_4_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_4__SEQ_SPEED_CHANGE_4_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_5__SEQ_CALIBRATION_5_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0S_5_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_5__SEQ_ENTER_L1_FROM_L0_5_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0S_5_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_5__SEQ_EXIT_L1_TO_L0_5_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_5__SEQ_PHASE_5_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_5__SEQ_RXDETECT_5_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_5__SEQ_SPEED_CHANGE_5_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_6__SEQ_CALIBRATION_6_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0S_6_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_6__SEQ_ENTER_L1_FROM_L0_6_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0S_6_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_6__SEQ_EXIT_L1_TO_L0_6_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_6__SEQ_PHASE_6_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_6__SEQ_RXDETECT_6_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_6__SEQ_SPEED_CHANGE_6_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_7__SEQ_CALIBRATION_7_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0S_7_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_7__SEQ_ENTER_L1_FROM_L0_7_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0S_7_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_7__SEQ_EXIT_L1_TO_L0_7_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_7__SEQ_PHASE_7_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_7__SEQ_RXDETECT_7_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_7__SEQ_SPEED_CHANGE_7_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_8__SEQ_CALIBRATION_8_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0S_8_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_8__SEQ_ENTER_L1_FROM_L0_8_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0S_8_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_8__SEQ_EXIT_L1_TO_L0_8_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_8__SEQ_PHASE_8_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_8__SEQ_RXDETECT_8_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_8__SEQ_SPEED_CHANGE_8_MASK__CI 0x00000040L
#define PB1_PIF_SEQ_STATUS_9__SEQ_CALIBRATION_9_MASK__CI 0x00000001L
#define PB1_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0S_9_MASK__CI 0x00000010L
#define PB1_PIF_SEQ_STATUS_9__SEQ_ENTER_L1_FROM_L0_9_MASK__CI 0x00000020L
#define PB1_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0S_9_MASK__CI 0x00000004L
#define PB1_PIF_SEQ_STATUS_9__SEQ_EXIT_L1_TO_L0_9_MASK__CI 0x00000008L
#define PB1_PIF_SEQ_STATUS_9__SEQ_PHASE_9_MASK__CI 0x00000700L
#define PB1_PIF_SEQ_STATUS_9__SEQ_RXDETECT_9_MASK__CI 0x00000002L
#define PB1_PIF_SEQ_STATUS_9__SEQ_SPEED_CHANGE_9_MASK__CI 0x00000040L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_0_MASK__CI 0x00000001L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_10_MASK__CI 0x00000400L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_11_MASK__CI 0x00000800L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_12_MASK__CI 0x00001000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_13_MASK__CI 0x00002000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_14_MASK__CI 0x00004000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_15_MASK__CI 0x00008000L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_1_MASK__CI 0x00000002L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_2_MASK__CI 0x00000004L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_3_MASK__CI 0x00000008L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_4_MASK__CI 0x00000010L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_5_MASK__CI 0x00000020L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_6_MASK__CI 0x00000040L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_7_MASK__CI 0x00000080L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_8_MASK__CI 0x00000100L
#define PB1_PIF_TXPHYSTATUS__TXPHYSTATUS_9_MASK__CI 0x00000200L
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB1_PLL_LC0_CTRL_REG0__PLL_DBG_LC_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_LC0_CTRL_REG0__PLL_TST_LC_USAMPLE_EN_0_MASK__CI__VI 0x00000010L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0003fc00L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_LF_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x0ff80000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB1_PLL_LC0_OVRD_REG0__PLL_CFG_LC_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x60000000L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00000007L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_EN_0_MASK__CI__VI 0x00040000L
#define PB1_PLL_LC0_OVRD_REG1__PLL_CFG_LC_VCO_TUNE_OVRD_VAL_0_MASK__CI__VI 0x0003c000L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000200L
#define PB1_PLL_LC0_OVRD_REG1__PLL_LC_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_ANALOG_SEL_0_MASK__CI__VI 0x00000003L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_EXT_RESET_EN_0_MASK__CI__VI 0x00000004L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_LF_CNTRL_0_MASK__CI__VI 0x000007f0L
#define PB1_PLL_RO0_CTRL_REG0__PLL_DBG_RO_VCTL_ADC_EN_0_MASK__CI__VI 0x00000008L
#define PB1_PLL_RO0_CTRL_REG0__PLL_TST_RO_USAMPLE_EN_0_MASK__CI__VI 0x00000800L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_BW_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x000000ffL
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_DIV_OVRD_VAL_0_MASK__CI__VI 0x00000e00L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_CORECLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_EN_0_MASK__CI__VI 0x10000000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_FBDIV_OVRD_VAL_0_MASK__CI__VI 0x0fff8000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_EN_0_MASK__CI__VI 0x80000000L
#define PB1_PLL_RO0_OVRD_REG0__PLL_CFG_RO_VTOI_BIAS_CNTRL_OVRD_VAL_0_MASK__CI__VI 0x40000000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_EN_0_MASK__CI__VI 0x00400000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFCLK_SRC_OVRD_VAL_0_MASK__CI__VI 0x00380000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_REFDIV_OVRD_VAL_0_MASK__CI__VI 0x0000001fL
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_EN_0_MASK__CI__VI 0x00000100L
#define PB1_PLL_RO0_OVRD_REG1__PLL_CFG_RO_VCO_MODE_OVRD_VAL_0_MASK__CI__VI 0x000000c0L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_EN_0_MASK__CI__VI 0x00000400L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_LEFT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000200L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_EN_0_MASK__CI__VI 0x00001000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_HSCLK_RIGHT_EN_OVRD_VAL_0_MASK__CI__VI 0x00000800L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_EN_0_MASK__CI__VI 0x00004000L
#define PB1_PLL_RO0_OVRD_REG1__PLL_RO_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00002000L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_FREQMODE_MASK__CI 0x00000300L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_FREQMODE_SCI_UPDT_MASK__CI 0x00000002L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_SCI_UPDT_MASK__CI 0x00000001L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLPWR_MASK__CI__VI 0x00000070L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000200L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000400L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000800L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00100000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00200000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00001000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00002000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00004000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00400000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00800000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000100L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000002L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000004L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000008L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_LEFT_EN_GATING_EN_MASK__CI 0x00010000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_RIGHT_EN_GATING_EN_MASK__CI 0x00020000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS0_MASK__CI__VI 0x00000010L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS1_MASK__CI__VI 0x00000020L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00000040L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_LEFT_EN_GATING_EN_MASK__CI 0x00040000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_RIGHT_EN_GATING_EN_MASK__CI 0x00080000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x00000080L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_TST_LOSPDTST_SRC_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN1_MASK__CI__VI 0x000003ffL
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN2_MASK__CI__VI 0x000ffc00L
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_MODE_GEN3_MASK__CI__VI 0x3ff00000L
#define PB1_RX_GLB_CTRL_REG0__RX_CFG_ADAPT_RST_MODE_MASK__CI 0xc0000000L
#define PB1_RX_GLB_CTRL_REG1__RX_ADAPT_HLD_ASRT_TO_DCLK_EN_MASK__CI__VI 0xc0000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_FR_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN1_MASK__CI__VI 0x0000f000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN2_MASK__CI__VI 0x000f0000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PH_GAIN_GEN3_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN1_MASK__CI__VI 0x01000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN2_MASK__CI__VI 0x02000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_CDR_PI_STPSZ_GEN3_MASK__CI__VI 0x04000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN1_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN2_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG1__RX_CFG_LEQ_DCATTN_BYP_EN_GEN3_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_CDR_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN1_MASK__CI__VI 0x03000000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN2_MASK__CI__VI 0x0c000000L
#define PB1_RX_GLB_CTRL_REG2__RX_CFG_LEQ_LOOP_GAIN_GEN3_MASK__CI__VI 0x30000000L
#define PB1_RX_GLB_CTRL_REG2__RX_DCLK_EN_ASRT_TO_ADAPT_HLD_MASK__CI__VI 0xc0000000L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN1_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN2_MASK__CI__VI 0x00000002L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_CDR_FR_EN_GEN3_MASK__CI__VI 0x00000004L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB1_RX_GLB_CTRL_REG3__RX_CFG_DFE_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN1_MASK__CI__VI 0x00000007L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN2_MASK__CI__VI 0x00000038L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_BER_GEN3_MASK__CI__VI 0x000001c0L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN1_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN2_MASK__CI__VI 0x0f000000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_FOM_TIME_GEN3_MASK__CI__VI 0xf0000000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN1_MASK__CI__VI 0x00000e00L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN2_MASK__CI__VI 0x00007000L
#define PB1_RX_GLB_CTRL_REG4__RX_CFG_LEQ_POLE_BYP_VAL_GEN3_MASK__CI__VI 0x00038000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN1_MASK__CI__VI 0x0000001fL
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN2_MASK__CI__VI 0x000003e0L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_DCATTN_BYP_VAL_GEN3_MASK__CI__VI 0x00007c00L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN1_MASK__CI__VI 0x00008000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN2_MASK__CI__VI 0x00010000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_POLE_BYP_EN_GEN3_MASK__CI__VI 0x00020000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN1_MASK__CI__VI 0x00040000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN2_MASK__CI__VI 0x00080000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_LEQ_SHUNT_EN_GEN3_MASK__CI__VI 0x00100000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN1_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN2_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG5__RX_CFG_TERM_MODE_GEN3_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG5__RX_FORCE_DLL_RST_RXPWR_LS2OFF_TO_LS0_MASK__CI__VI 0x40000000L
#define PB1_RX_GLB_CTRL_REG6__RX_AUX_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN1_MASK__CI__VI 0x0000000fL
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN2_MASK__CI__VI 0x000000f0L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_LEQ_TIME_GEN3_MASK__CI__VI 0x00000f00L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN1_MASK__CI__VI 0x0000f000L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN2_MASK__CI__VI 0x000f0000L
#define PB1_RX_GLB_CTRL_REG6__RX_CFG_OC_TIME_GEN3_MASK__CI__VI 0x00f00000L
#define PB1_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x01000000L
#define PB1_RX_GLB_CTRL_REG6__RX_FRONTEND_PWRON_LUT_ENTRY_LS2_MASK__CI__VI 0x04000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN1_MASK__CI__VI 0x001c0000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN2_MASK__CI__VI 0x00e00000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_CPI_SEL_GEN3_MASK__CI__VI 0x07000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN1_MASK__CI__VI 0x08000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN2_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_DLL_FLOCK_DISABLE_GEN3_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN1_MASK__CI__VI 0x0000000fL
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN2_MASK__CI__VI 0x000000f0L
#define PB1_RX_GLB_CTRL_REG7__RX_CFG_TH_LOOP_GAIN_GEN3_MASK__CI__VI 0x00000f00L
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS0_CDR_EN_0_MASK__CI__VI 0x00001000L
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_LUT_ENTRY_LS2_MASK__CI__VI 0x00002000L
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_LS2_MASK__CI 0x00020000L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_FOM_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_HLD_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB1_RX_GLB_OVRD_REG0__RX_ADAPT_RST_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB1_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB1_RX_GLB_OVRD_REG0__RX_AUX_PWRON_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x000000c0L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_DLL_FREQ_MODE_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB1_RX_GLB_OVRD_REG0__RX_CFG_RCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB1_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_EN_MASK__CI__VI 0x00010000L
#define PB1_RX_GLB_OVRD_REG0__RX_DCLK_EN_OVRD_VAL_MASK__CI__VI 0x00008000L
#define PB1_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_EN_MASK__CI__VI 0x00040000L
#define PB1_RX_GLB_OVRD_REG0__RX_DLL_PWRON_OVRD_VAL_MASK__CI__VI 0x00020000L
#define PB1_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_EN_MASK__CI__VI 0x00100000L
#define PB1_RX_GLB_OVRD_REG0__RX_FRONTEND_PWRON_OVRD_VAL_MASK__CI__VI 0x00080000L
#define PB1_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_EN_MASK__CI__VI 0x00400000L
#define PB1_RX_GLB_OVRD_REG0__RX_IDLEDET_PWRON_OVRD_VAL_MASK__CI__VI 0x00200000L
#define PB1_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_EN_MASK__CI__VI 0x01000000L
#define PB1_RX_GLB_OVRD_REG0__RX_TERM_EN_OVRD_VAL_MASK__CI__VI 0x00800000L
#define PB1_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_RX_GLB_OVRD_REG1__RX_ADAPT_TRK_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L0T3_MASK__CI 0x00010000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L12T15_MASK__CI 0x00080000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L4T7_MASK__CI 0x00020000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_SCI_UPDT_L8T11_MASK__CI 0x00040000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L0T3_MASK__CI 0x00100000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L12T15_MASK__CI 0x00800000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L4T7_MASK__CI 0x00200000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_SCI_UPDT_L8T11_MASK__CI 0x00400000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPRESETHINT_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_RX_LANE0_CTRL_REG0__RX_BACKUP_0_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE0_CTRL_REG0__RX_CFG_OVR_PWRSF_0_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE0_CTRL_REG0__RX_DBG_ANALOG_SEL_0_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE0_CTRL_REG0__RX_TST_BSCAN_EN_0_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_0_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__ENABLEFOM_0_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTFOM_0_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RESPONSEMODE_0_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXPRESETHINT_0_MASK__CI 0x00000070L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXPWR_0_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE10_CTRL_REG0__RX_BACKUP_10_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE10_CTRL_REG0__RX_CFG_OVR_PWRSF_10_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE10_CTRL_REG0__RX_DBG_ANALOG_SEL_10_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE10_CTRL_REG0__RX_TST_BSCAN_EN_10_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_10_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__ENABLEFOM_10_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTFOM_10_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RESPONSEMODE_10_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXPRESETHINT_10_MASK__CI 0x00000070L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXPWR_10_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE11_CTRL_REG0__RX_BACKUP_11_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE11_CTRL_REG0__RX_CFG_OVR_PWRSF_11_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE11_CTRL_REG0__RX_DBG_ANALOG_SEL_11_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE11_CTRL_REG0__RX_TST_BSCAN_EN_11_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_11_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__ENABLEFOM_11_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTFOM_11_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RESPONSEMODE_11_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXPRESETHINT_11_MASK__CI 0x00000070L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXPWR_11_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE12_CTRL_REG0__RX_BACKUP_12_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE12_CTRL_REG0__RX_CFG_OVR_PWRSF_12_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE12_CTRL_REG0__RX_DBG_ANALOG_SEL_12_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE12_CTRL_REG0__RX_TST_BSCAN_EN_12_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_12_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__ENABLEFOM_12_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTFOM_12_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RESPONSEMODE_12_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXPRESETHINT_12_MASK__CI 0x00000070L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXPWR_12_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE13_CTRL_REG0__RX_BACKUP_13_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE13_CTRL_REG0__RX_CFG_OVR_PWRSF_13_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE13_CTRL_REG0__RX_DBG_ANALOG_SEL_13_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE13_CTRL_REG0__RX_TST_BSCAN_EN_13_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_13_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__ENABLEFOM_13_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTFOM_13_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RESPONSEMODE_13_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXPRESETHINT_13_MASK__CI 0x00000070L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXPWR_13_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE14_CTRL_REG0__RX_BACKUP_14_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE14_CTRL_REG0__RX_CFG_OVR_PWRSF_14_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE14_CTRL_REG0__RX_DBG_ANALOG_SEL_14_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE14_CTRL_REG0__RX_TST_BSCAN_EN_14_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_14_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__ENABLEFOM_14_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTFOM_14_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RESPONSEMODE_14_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXPRESETHINT_14_MASK__CI 0x00000070L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXPWR_14_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE15_CTRL_REG0__RX_BACKUP_15_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE15_CTRL_REG0__RX_CFG_OVR_PWRSF_15_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE15_CTRL_REG0__RX_DBG_ANALOG_SEL_15_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE15_CTRL_REG0__RX_TST_BSCAN_EN_15_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_15_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__ENABLEFOM_15_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTFOM_15_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RESPONSEMODE_15_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXPRESETHINT_15_MASK__CI 0x00000070L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXPWR_15_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE1_CTRL_REG0__RX_BACKUP_1_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE1_CTRL_REG0__RX_CFG_OVR_PWRSF_1_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE1_CTRL_REG0__RX_DBG_ANALOG_SEL_1_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE1_CTRL_REG0__RX_TST_BSCAN_EN_1_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_1_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__ENABLEFOM_1_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTFOM_1_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RESPONSEMODE_1_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXPRESETHINT_1_MASK__CI 0x00000070L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXPWR_1_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE2_CTRL_REG0__RX_BACKUP_2_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE2_CTRL_REG0__RX_CFG_OVR_PWRSF_2_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE2_CTRL_REG0__RX_DBG_ANALOG_SEL_2_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE2_CTRL_REG0__RX_TST_BSCAN_EN_2_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_2_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__ENABLEFOM_2_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTFOM_2_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RESPONSEMODE_2_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPRESETHINT_2_MASK__CI 0x00000070L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE3_CTRL_REG0__RX_BACKUP_3_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE3_CTRL_REG0__RX_CFG_OVR_PWRSF_3_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE3_CTRL_REG0__RX_DBG_ANALOG_SEL_3_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE3_CTRL_REG0__RX_TST_BSCAN_EN_3_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_3_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__ENABLEFOM_3_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTFOM_3_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RESPONSEMODE_3_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXPRESETHINT_3_MASK__CI 0x00000070L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXPWR_3_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE4_CTRL_REG0__RX_BACKUP_4_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE4_CTRL_REG0__RX_CFG_OVR_PWRSF_4_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE4_CTRL_REG0__RX_DBG_ANALOG_SEL_4_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE4_CTRL_REG0__RX_TST_BSCAN_EN_4_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_4_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__ENABLEFOM_4_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTFOM_4_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RESPONSEMODE_4_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXPRESETHINT_4_MASK__CI 0x00000070L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXPWR_4_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE5_CTRL_REG0__RX_BACKUP_5_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE5_CTRL_REG0__RX_CFG_OVR_PWRSF_5_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE5_CTRL_REG0__RX_DBG_ANALOG_SEL_5_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE5_CTRL_REG0__RX_TST_BSCAN_EN_5_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_5_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__ENABLEFOM_5_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTFOM_5_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RESPONSEMODE_5_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXPRESETHINT_5_MASK__CI 0x00000070L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXPWR_5_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE6_CTRL_REG0__RX_BACKUP_6_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE6_CTRL_REG0__RX_CFG_OVR_PWRSF_6_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE6_CTRL_REG0__RX_DBG_ANALOG_SEL_6_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE6_CTRL_REG0__RX_TST_BSCAN_EN_6_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_6_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__ENABLEFOM_6_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTFOM_6_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RESPONSEMODE_6_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXPRESETHINT_6_MASK__CI 0x00000070L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXPWR_6_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE7_CTRL_REG0__RX_BACKUP_7_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE7_CTRL_REG0__RX_CFG_OVR_PWRSF_7_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE7_CTRL_REG0__RX_DBG_ANALOG_SEL_7_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE7_CTRL_REG0__RX_TST_BSCAN_EN_7_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_7_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__ENABLEFOM_7_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTFOM_7_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RESPONSEMODE_7_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXPRESETHINT_7_MASK__CI 0x00000070L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXPWR_7_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE8_CTRL_REG0__RX_BACKUP_8_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE8_CTRL_REG0__RX_CFG_OVR_PWRSF_8_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE8_CTRL_REG0__RX_DBG_ANALOG_SEL_8_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE8_CTRL_REG0__RX_TST_BSCAN_EN_8_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_8_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__ENABLEFOM_8_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTFOM_8_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RESPONSEMODE_8_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXPRESETHINT_8_MASK__CI 0x00000070L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXPWR_8_MASK__CI__VI 0x00000007L
#define PB1_RX_LANE9_CTRL_REG0__RX_BACKUP_9_MASK__CI__VI 0x000000ffL
#define PB1_RX_LANE9_CTRL_REG0__RX_CFG_OVR_PWRSF_9_MASK__CI__VI 0x00002000L
#define PB1_RX_LANE9_CTRL_REG0__RX_DBG_ANALOG_SEL_9_MASK__CI__VI 0x00000c00L
#define PB1_RX_LANE9_CTRL_REG0__RX_TST_BSCAN_EN_9_MASK__CI__VI 0x00001000L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__ELECIDLEDETEN_9_MASK__CI__VI 0x00000008L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__ENABLEFOM_9_MASK__CI__VI 0x00000080L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTFOM_9_MASK__CI__VI 0x00000100L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RESPONSEMODE_9_MASK__CI__VI 0x00000200L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXPRESETHINT_9_MASK__CI 0x00000070L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXPWR_9_MASK__CI__VI 0x00000007L
#define PB1_STRAP_GLB_REG0__STRAP_CFG_IDLEDET_TH_MASK__CI__VI 0x00000060L
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXDLL_VREG_REF_SEL_MASK__CI__VI 0x00008000L
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXPI_OFFSET_BYP_VAL_MASK__CI__VI 0x01e00000L
#define PB1_STRAP_GLB_REG0__STRAP_DBG_RXRDATA_GATING_DISABLE_MASK__CI__VI 0x00100000L
#define PB1_STRAP_GLB_REG0__STRAP_DFT_CALIB_BYPASS_MASK__CI__VI 0x00000008L
#define PB1_STRAP_GLB_REG0__STRAP_DFT_RXBSCAN_EN_VAL_MASK__CI__VI 0x00000004L
#define PB1_STRAP_GLB_REG0__STRAP_PLL_CFG_LC_VCO_TUNE_MASK__CI__VI 0x000f0000L
#define PB1_STRAP_GLB_REG0__STRAP_PWRGOOD_OVRD_MASK__CI__VI 0x00004000L
#define PB1_STRAP_GLB_REG0__STRAP_QUICK_SIM_START_MASK__CI__VI 0x00000002L
#define PB1_STRAP_GLB_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_VAL_MASK__CI__VI 0x00000f80L
#define PB1_STRAP_GLB_REG0__STRAP_RX_CFG_OVR_PWRSF_MASK__CI__VI 0x00001000L
#define PB1_STRAP_GLB_REG0__STRAP_RX_TRK_MODE_0__MASK__CI__VI 0x00002000L
#define PB1_STRAP_PIN_REG0__STRAP_TX_DEEMPH_EN_MASK__CI__VI 0x00000002L
#define PB1_STRAP_PIN_REG0__STRAP_TX_FULL_SWING_MASK__CI__VI 0x00000004L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_BW_CNTRL_MASK__CI__VI 0x0000000eL
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_LC_LF_CNTRL_MASK__CI__VI 0x00001ff0L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_BW_CNTRL_MASK__CI__VI 0x00ff0000L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_CFG_RO_VTOI_BIAS_CNTRL_DIS_MASK__CI__VI 0x00008000L
#define PB1_STRAP_PLL_REG0__STRAP_PLL_STRAP_SEL_MASK__CI__VI 0x01000000L
#define PB1_STRAP_PLL_REG0__STRAP_TX_RXDET_X1_SSF_MASK__CI__VI 0x00002000L
#define PB1_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF0_SEL_MASK__CI__VI 0x00000300L
#define PB1_STRAP_RX_REG0__STRAP_BG_CFG_LC_REG_VREF1_SEL_MASK__CI__VI 0x00000c00L
#define PB1_STRAP_RX_REG0__STRAP_DBG_RXPI_OFFSET_BYP_EN_MASK__CI__VI 0x00000040L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_CDR_TIME_MASK__CI__VI 0x0000f000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_DLL_FLOCK_DISABLE_MASK__CI__VI 0x00000020L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_FOM_TIME_MASK__CI__VI 0x000f0000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_DCATTN_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_LEQ_TIME_MASK__CI__VI 0x00f00000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_OC_TIME_MASK__CI__VI 0x0f000000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_TERM_MODE_MASK__CI__VI 0x80000000L
#define PB1_STRAP_RX_REG0__STRAP_RX_CFG_TH_LOOP_GAIN_MASK__CI__VI 0x0000001eL
#define PB1_STRAP_RX_REG0__STRAP_TX_CFG_RPTR_RST_VAL_MASK__CI__VI 0x70000000L
#define PB1_STRAP_RX_REG1__STRAP_BG_CFG_RO_REG_VREF_SEL_MASK__CI__VI 0x00000060L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_ADAPT_MODE_MASK__CI__VI 0x01ff8000L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PH_GAIN_MASK__CI__VI 0x00007800L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_CDR_PI_STPSZ_MASK__CI__VI 0x00000002L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_DFE_TIME_MASK__CI__VI 0x1e000000L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_LOOP_GAIN_MASK__CI__VI 0x60000000L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_DIS_MASK__CI__VI 0x00000080L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_POLE_BYP_VAL_MASK__CI__VI 0x00000700L
#define PB1_STRAP_RX_REG1__STRAP_RX_CFG_LEQ_SHUNT_DIS_MASK__CI__VI 0x80000000L
#define PB1_STRAP_RX_REG1__STRAP_TX_DEEMPH_PRSHT_STNG_MASK__CI__VI 0x0000001cL
#define PB1_STRAP_TX_REG0__STRAP_RX_TRK_MODE_1__MASK__CI__VI 0x20000000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_EN_MASK__CI__VI 0x0000001eL
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV0_TAP_SEL_MASK__CI__VI 0x000001e0L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_EN_MASK__CI__VI 0x00003e00L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV1_TAP_SEL_MASK__CI__VI 0x0007c000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_EN_MASK__CI__VI 0x00780000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRV2_TAP_SEL_MASK__CI__VI 0x07800000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_EN_MASK__CI__VI 0x08000000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_DRVX_TAP_SEL_MASK__CI__VI 0x10000000L
#define PB1_STRAP_TX_REG0__STRAP_TX_CFG_SWING_BOOST_EN_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_0_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_10_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_11_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_12_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_13_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_14_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_15_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_16_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_17_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_18_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_19_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_1_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_20_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_21_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_22_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_23_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_24_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_25_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_26_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_27_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_28_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_29_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_2_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_30_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_31_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_3_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_4_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_5_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_6_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_7_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_8_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__ACCEPT_ENTRY_9_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_32_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_33_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_34_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_35_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_36_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_37_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_38_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_39_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_40_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_41_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_42_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_43_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_44_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_45_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_46_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_47_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_48_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_49_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_50_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_51_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_52_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_53_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_54_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_55_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_56_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_57_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_58_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_59_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_60_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_61_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_62_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__ACCEPT_ENTRY_63_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_64_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_65_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_66_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_67_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_68_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_69_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_70_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_71_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_72_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_73_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_74_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_75_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_76_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_77_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_78_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_79_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_80_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_81_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_82_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_83_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_84_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_85_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_86_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_87_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_88_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_89_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_90_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_91_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_92_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_93_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_94_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__ACCEPT_ENTRY_95_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_100_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_101_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_102_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_103_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_104_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_105_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_106_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_107_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_108_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_109_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_96_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_97_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_98_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__ACCEPT_ENTRY_99_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN1_MASK__CI__VI 0x00000700L
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN2_MASK__CI__VI 0x00003800L
#define PB1_TX_GLB_CTRL_REG0__TX_CFG_RPTR_RST_VAL_GEN3_MASK__CI__VI 0x0001c000L
#define PB1_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_DIR_VER_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_CTRL_REG0__TX_COEFF_ROUND_EN_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_CTRL_REG0__TX_DATA_CLK_GATING_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_CTRL_REG0__TX_DCLK_EN_LSX_ALWAYS_ON_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_CTRL_REG0__TX_DRV_DATA_ASRT_DLY_VAL_MASK__CI__VI 0x00000007L
#define PB1_TX_GLB_CTRL_REG0__TX_DRV_DATA_DSRT_DLY_VAL_MASK__CI__VI 0x00000038L
#define PB1_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_OFF_MASK__CI 0x01000000L
#define PB1_TX_GLB_CTRL_REG0__TX_PRESET_TABLE_BYPASS_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_CTRL_REG0__TX_STAGGER_CTRL_MASK__CI__VI 0x00060000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX16_EN_L0T15_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_0_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_10_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_11_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_12_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_13_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_14_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_15_MASK__CI__VI 0x00008000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_1_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_2_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_3_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_4_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_5_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_6_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_7_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_8_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX1_EN_9_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L0T1_MASK__CI__VI 0x00010000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L10T11_MASK__CI__VI 0x00200000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L12T13_MASK__CI__VI 0x00400000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L14T15_MASK__CI__VI 0x00800000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L2T3_MASK__CI__VI 0x00020000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L4T5_MASK__CI__VI 0x00040000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L6T7_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX2_EN_L8T9_MASK__CI__VI 0x00100000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L0T3_MASK__CI__VI 0x01000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L12T15_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L4T7_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX4_EN_L8T11_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L0T7_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_LANE_SKEW_CTRL__TX_CFG_GROUPX8_EN_L8T15_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000007L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_EN_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00001e00L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV0_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x0007c000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_EN_OVRD_EN_MASK__CI__VI 0x00080000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV1_TAP_SEL_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x3c000000L
#define PB1_TX_GLB_OVRD_REG0__TX_CFG_DRV2_EN_OVRD_EN_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRV2_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_GEN1_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_EN_OVRD_EN_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_GEN1_OVRD_VAL_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_DRVX_TAP_SEL_OVRD_EN_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_EN_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_PLLCLK_SEL_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_EN_MASK__CI__VI 0x00001000L
#define PB1_TX_GLB_OVRD_REG1__TX_CFG_TCLK_DIV_OVRD_VAL_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_EN_MASK__CI__VI 0x00004000L
#define PB1_TX_GLB_OVRD_REG1__TX_CMDET_EN_OVRD_VAL_MASK__CI__VI 0x00002000L
#define PB1_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_EN_MASK__CI__VI 0x02000000L
#define PB1_TX_GLB_OVRD_REG1__TX_DATA_IN_OVRD_VAL_MASK__CI__VI 0x01ff8000L
#define PB1_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_EN_MASK__CI__VI 0x08000000L
#define PB1_TX_GLB_OVRD_REG1__TX_RPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x04000000L
#define PB1_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_EN_MASK__CI__VI 0x20000000L
#define PB1_TX_GLB_OVRD_REG1__TX_RXDET_EN_OVRD_VAL_MASK__CI__VI 0x10000000L
#define PB1_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_EN_MASK__CI__VI 0x80000000L
#define PB1_TX_GLB_OVRD_REG1__TX_WPTR_RSTN_OVRD_VAL_MASK__CI__VI 0x40000000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV0_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000f000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV0_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000f0000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV1_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x01f00000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_DRV1_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x3e000000L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_EN_MASK__CI__VI 0x00000800L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX16_EN_OVRD_VAL_MASK__CI__VI 0x00000400L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_EN_MASK__CI__VI 0x00000008L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX1_EN_OVRD_VAL_MASK__CI__VI 0x00000004L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_EN_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX2_EN_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_EN_MASK__CI__VI 0x00000080L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX4_EN_OVRD_VAL_MASK__CI__VI 0x00000040L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_EN_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_OVRD_REG2__TX_CFG_GROUPX8_EN_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_EN_MASK__CI__VI 0x00000002L
#define PB1_TX_GLB_OVRD_REG2__TX_WRITE_EN_OVRD_VAL_MASK__CI__VI 0x00000001L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV0_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00003c00L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV0_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0003c000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV1_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x007c0000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV1_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0f800000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_EN_GEN3_OVRD_VAL_MASK__CI__VI 0xf0000000L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRV2_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x000000f0L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRVX_EN_GEN2_OVRD_VAL_MASK__CI__VI 0x00000100L
#define PB1_TX_GLB_OVRD_REG3__TX_CFG_DRVX_TAP_SEL_GEN2_OVRD_VAL_MASK__CI__VI 0x00000200L
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRV2_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x0000000fL
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRVX_EN_GEN3_OVRD_VAL_MASK__CI__VI 0x00000010L
#define PB1_TX_GLB_OVRD_REG4__TX_CFG_DRVX_TAP_SEL_GEN3_OVRD_VAL_MASK__CI__VI 0x00000020L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L0T3_MASK__CI 0x00000100L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L12T15_MASK__CI 0x00000800L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L4T7_MASK__CI 0x00000200L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_SCI_UPDT_L8T11_MASK__CI 0x00000400L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L0T3_MASK__CI 0x00001000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L12T15_MASK__CI 0x00008000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L4T7_MASK__CI 0x00002000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_SCI_UPDT_L8T11_MASK__CI 0x00004000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L0T3_MASK__CI 0x00000010L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L12T15_MASK__CI 0x00000080L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L4T7_MASK__CI 0x00000020L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_INCOHERENTCK_SCI_UPDT_L8T11_MASK__CI 0x00000040L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L0T3_MASK__CI 0x00000001L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L12T15_MASK__CI 0x00000008L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L4T7_MASK__CI 0x00000002L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_SCI_UPDT_L8T11_MASK__CI 0x00000004L
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_DISPCLK_MODE_0_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_INV_DATA_0_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE0_CTRL_REG0__TX_CFG_SWING_BOOST_EN_0_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE0_CTRL_REG0__TX_DBG_PRBS_EN_0_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_EN_0_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE0_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_0_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_0_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_0_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE0_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_0_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE0_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_0_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENTID_0_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__COEFFICIENT_0_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__DEEMPH_0_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__INCOHERENTCK_0_MASK__CI 0x00000008L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXPWR_0_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_DISPCLK_MODE_10_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_INV_DATA_10_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE10_CTRL_REG0__TX_CFG_SWING_BOOST_EN_10_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE10_CTRL_REG0__TX_DBG_PRBS_EN_10_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_EN_10_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE10_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_10_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_10_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_10_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE10_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_10_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE10_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_10_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENTID_10_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__COEFFICIENT_10_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__DEEMPH_10_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__INCOHERENTCK_10_MASK__CI 0x00000008L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__TXMARG_10_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE10_SCI_STAT_OVRD_REG0__TXPWR_10_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_DISPCLK_MODE_11_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_INV_DATA_11_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE11_CTRL_REG0__TX_CFG_SWING_BOOST_EN_11_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE11_CTRL_REG0__TX_DBG_PRBS_EN_11_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_EN_11_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE11_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_11_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_11_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_11_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE11_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_11_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE11_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_11_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENTID_11_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__COEFFICIENT_11_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__DEEMPH_11_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__INCOHERENTCK_11_MASK__CI 0x00000008L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__TXMARG_11_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE11_SCI_STAT_OVRD_REG0__TXPWR_11_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_DISPCLK_MODE_12_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_INV_DATA_12_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE12_CTRL_REG0__TX_CFG_SWING_BOOST_EN_12_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE12_CTRL_REG0__TX_DBG_PRBS_EN_12_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_EN_12_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE12_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_12_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_12_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_12_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE12_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_12_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE12_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_12_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENTID_12_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__COEFFICIENT_12_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__DEEMPH_12_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__INCOHERENTCK_12_MASK__CI 0x00000008L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__TXMARG_12_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE12_SCI_STAT_OVRD_REG0__TXPWR_12_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_DISPCLK_MODE_13_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_INV_DATA_13_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE13_CTRL_REG0__TX_CFG_SWING_BOOST_EN_13_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE13_CTRL_REG0__TX_DBG_PRBS_EN_13_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_EN_13_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE13_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_13_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_13_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_13_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE13_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_13_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE13_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_13_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENTID_13_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__COEFFICIENT_13_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__DEEMPH_13_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__INCOHERENTCK_13_MASK__CI 0x00000008L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__TXMARG_13_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE13_SCI_STAT_OVRD_REG0__TXPWR_13_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_DISPCLK_MODE_14_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_INV_DATA_14_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE14_CTRL_REG0__TX_CFG_SWING_BOOST_EN_14_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE14_CTRL_REG0__TX_DBG_PRBS_EN_14_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_EN_14_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE14_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_14_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_14_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_14_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE14_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_14_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE14_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_14_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENTID_14_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__COEFFICIENT_14_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__DEEMPH_14_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__INCOHERENTCK_14_MASK__CI 0x00000008L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__TXMARG_14_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE14_SCI_STAT_OVRD_REG0__TXPWR_14_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_DISPCLK_MODE_15_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_INV_DATA_15_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE15_CTRL_REG0__TX_CFG_SWING_BOOST_EN_15_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE15_CTRL_REG0__TX_DBG_PRBS_EN_15_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_EN_15_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE15_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_15_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_15_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_15_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE15_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_15_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE15_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_15_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENTID_15_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__COEFFICIENT_15_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__DEEMPH_15_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__INCOHERENTCK_15_MASK__CI 0x00000008L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__TXMARG_15_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE15_SCI_STAT_OVRD_REG0__TXPWR_15_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_DISPCLK_MODE_1_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_INV_DATA_1_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE1_CTRL_REG0__TX_CFG_SWING_BOOST_EN_1_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE1_CTRL_REG0__TX_DBG_PRBS_EN_1_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_EN_1_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE1_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_1_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_1_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_1_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE1_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_1_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE1_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_1_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENTID_1_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__COEFFICIENT_1_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__DEEMPH_1_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__INCOHERENTCK_1_MASK__CI 0x00000008L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__TXMARG_1_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE1_SCI_STAT_OVRD_REG0__TXPWR_1_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_DISPCLK_MODE_2_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_INV_DATA_2_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE2_CTRL_REG0__TX_CFG_SWING_BOOST_EN_2_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE2_CTRL_REG0__TX_DBG_PRBS_EN_2_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_EN_2_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE2_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_2_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_2_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_2_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE2_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_2_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE2_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_2_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENTID_2_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__COEFFICIENT_2_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__DEEMPH_2_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__INCOHERENTCK_2_MASK__CI 0x00000008L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXMARG_2_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_DISPCLK_MODE_3_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_INV_DATA_3_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE3_CTRL_REG0__TX_CFG_SWING_BOOST_EN_3_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE3_CTRL_REG0__TX_DBG_PRBS_EN_3_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_EN_3_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE3_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_3_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_3_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_3_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE3_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_3_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE3_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_3_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENTID_3_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__COEFFICIENT_3_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__DEEMPH_3_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__INCOHERENTCK_3_MASK__CI 0x00000008L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__TXMARG_3_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE3_SCI_STAT_OVRD_REG0__TXPWR_3_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_DISPCLK_MODE_4_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_INV_DATA_4_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE4_CTRL_REG0__TX_CFG_SWING_BOOST_EN_4_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE4_CTRL_REG0__TX_DBG_PRBS_EN_4_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_EN_4_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE4_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_4_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_4_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_4_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE4_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_4_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE4_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_4_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENTID_4_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__COEFFICIENT_4_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__DEEMPH_4_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__INCOHERENTCK_4_MASK__CI 0x00000008L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__TXMARG_4_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE4_SCI_STAT_OVRD_REG0__TXPWR_4_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_DISPCLK_MODE_5_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_INV_DATA_5_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE5_CTRL_REG0__TX_CFG_SWING_BOOST_EN_5_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE5_CTRL_REG0__TX_DBG_PRBS_EN_5_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_EN_5_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE5_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_5_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_5_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_5_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE5_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_5_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE5_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_5_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENTID_5_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__COEFFICIENT_5_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__DEEMPH_5_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__INCOHERENTCK_5_MASK__CI 0x00000008L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__TXMARG_5_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE5_SCI_STAT_OVRD_REG0__TXPWR_5_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_DISPCLK_MODE_6_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_INV_DATA_6_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE6_CTRL_REG0__TX_CFG_SWING_BOOST_EN_6_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE6_CTRL_REG0__TX_DBG_PRBS_EN_6_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_EN_6_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE6_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_6_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_6_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_6_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE6_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_6_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE6_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_6_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENTID_6_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__COEFFICIENT_6_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__DEEMPH_6_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__INCOHERENTCK_6_MASK__CI 0x00000008L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__TXMARG_6_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE6_SCI_STAT_OVRD_REG0__TXPWR_6_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_DISPCLK_MODE_7_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_INV_DATA_7_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE7_CTRL_REG0__TX_CFG_SWING_BOOST_EN_7_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE7_CTRL_REG0__TX_DBG_PRBS_EN_7_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_EN_7_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE7_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_7_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_7_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_7_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE7_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_7_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE7_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_7_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENTID_7_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__COEFFICIENT_7_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__DEEMPH_7_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__INCOHERENTCK_7_MASK__CI 0x00000008L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__TXMARG_7_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE7_SCI_STAT_OVRD_REG0__TXPWR_7_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_DISPCLK_MODE_8_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_INV_DATA_8_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE8_CTRL_REG0__TX_CFG_SWING_BOOST_EN_8_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE8_CTRL_REG0__TX_DBG_PRBS_EN_8_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_EN_8_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE8_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_8_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_8_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_8_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE8_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_8_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE8_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_8_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENTID_8_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__COEFFICIENT_8_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__DEEMPH_8_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__INCOHERENTCK_8_MASK__CI 0x00000008L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__TXMARG_8_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE8_SCI_STAT_OVRD_REG0__TXPWR_8_MASK__CI__VI 0x00000007L
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_DISPCLK_MODE_9_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_INV_DATA_9_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE9_CTRL_REG0__TX_CFG_SWING_BOOST_EN_9_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_EN_9_MASK__CI__VI 0x00000002L
#define PB1_TX_LANE9_OVRD_REG0__TX_DCLK_EN_OVRD_VAL_9_MASK__CI__VI 0x00000001L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_EN_9_MASK__CI__VI 0x00000008L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_DATA_EN_OVRD_VAL_9_MASK__CI__VI 0x00000004L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000020L
#define PB1_TX_LANE9_OVRD_REG0__TX_DRV_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000010L
#define PB1_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_EN_9_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE9_OVRD_REG0__TX_FRONTEND_PWRON_OVRD_VAL_9_MASK__CI__VI 0x00000040L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENTID_9_MASK__CI__VI 0x00000300L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__COEFFICIENT_9_MASK__CI__VI 0x0000fc00L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__DEEMPH_9_MASK__CI__VI 0x00000080L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__INCOHERENTCK_9_MASK__CI 0x00000008L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__TXMARG_9_MASK__CI__VI 0x00000070L
#define PB1_TX_LANE9_SCI_STAT_OVRD_REG0__TXPWR_9_MASK__CI__VI 0x00000007L
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_STATUS_MASK__CI__VI 0xffff0000L
#define PCIEP_BCH_ECC_CNTL__BCH_ECC_ERROR_THRESHOLD_MASK__CI__VI 0x0000ff00L
#define PCIEP_BCH_ECC_CNTL__STRAP_BCH_ECC_EN_MASK__CI__VI 0x00000001L
#define PCIEP_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define PCIEP_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define PCIEP_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define PCIEP_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define PCIEP_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define PCIEP_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define PCIEP_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define PCIEP_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define PCIEP_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define PCIEP_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define PCIEP_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define PCIEP_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define PCIEP_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define PCIEP_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define PCIEP_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define PCIEP_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L
#define PCIEP_PORT_CNTL__CI_MAX_CPL_PAYLOAD_SIZE_MODE_MASK__CI__VI 0x00030000L
#define PCIEP_PORT_CNTL__CI_PRIV_MAX_CPL_PAYLOAD_SIZE_MASK__CI__VI 0x001c0000L
#define PCIEP_PORT_CNTL__CI_SLV_CPL_STATIC_ALLOC_LIMIT_NS_MASK__SI 0x007f0000L
#define PCIEP_PORT_CNTL__CI_SLV_CPL_STATIC_ALLOC_LIMIT_S_MASK 0x00007f00L
#define PCIEP_PORT_CNTL__CI_SNOOP_OVERRIDE_MASK 0x00000002L
#define PCIEP_PORT_CNTL__HOTPLUG_MSG_EN_MASK 0x00000004L
#define PCIEP_PORT_CNTL__NATIVE_PME_EN_MASK 0x00000008L
#define PCIEP_PORT_CNTL__PMI_BM_DIS_MASK 0x00000020L
#define PCIEP_PORT_CNTL__PWR_FAULT_EN_MASK__CI__VI 0x00000010L
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE_MASK__CI__VI 0x00000040L
#define PCIEP_PORT_CNTL__SEQNUM_DEBUG_MODE_MASK__SI 0x00000010L
#define PCIEP_PORT_CNTL__SLV_PORT_REQ_EN_MASK 0x00000001L
#define PCIEP_RESERVED__PCIEP_RESERVED_MASK 0xffffffffL
#define PCIEP_SCRATCH__PCIEP_SCRATCH_MASK 0xffffffffL
#define PCIEP_STRAP_LC__STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS_MASK 0x00008000L
#define PCIEP_STRAP_LC__STRAP_BYPASS_RCVR_DET_MASK 0x00000800L
#define PCIEP_STRAP_LC__STRAP_COMPLIANCE_DIS_MASK 0x00001000L
#define PCIEP_STRAP_LC__STRAP_FORCE_COMPLIANCE_MASK 0x00002000L
#define PCIEP_STRAP_LC__STRAP_FTS_yTSx_COUNT_MASK 0x00000003L
#define PCIEP_STRAP_LC__STRAP_LANE_NEGOTIATION_MASK 0x00070000L
#define PCIEP_STRAP_LC__STRAP_LONG_yTSx_COUNT_MASK 0x0000000cL
#define PCIEP_STRAP_LC__STRAP_MED_yTSx_COUNT_MASK 0x00000030L
#define PCIEP_STRAP_LC__STRAP_REVERSE_LC_LANES_MASK 0x00004000L
#define PCIEP_STRAP_LC__STRAP_SHORT_yTSx_COUNT_MASK 0x000000c0L
#define PCIEP_STRAP_LC__STRAP_SKIP_INTERVAL_MASK 0x00000700L
#define PCIEP_STRAP_MISC__STRAP_E2E_PREFIX_EN_MASK__CI__VI 0x00000002L
#define PCIEP_STRAP_MISC__STRAP_EXIT_LATENCY_MASK__SI 0x0000000fL
#define PCIEP_STRAP_MISC__STRAP_EXTENDED_FMT_SUPPORTED_MASK__CI__VI 0x00000004L
#define PCIEP_STRAP_MISC__STRAP_LTR_SUPPORTED_MASK__CI__VI 0x00000020L
#define PCIEP_STRAP_MISC__STRAP_OBFF_SUPPORTED_MASK__CI__VI 0x00000018L
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK__CI__VI 0x00000001L
#define PCIEP_STRAP_MISC__STRAP_REVERSE_LANES_MASK__SI 0x00000010L
#define PCIE_ACS_CAP__DIRECT_TRANSLATED_P2P_MASK__CI__VI 0x00000040L
#define PCIE_ACS_CAP__EGRESS_CONTROL_VECTOR_SIZE_MASK__CI__VI 0x0000ff00L
#define PCIE_ACS_CAP__P2P_COMPLETION_REDIRECT_MASK__CI__VI 0x00000008L
#define PCIE_ACS_CAP__P2P_EGRESS_CONTROL_MASK__CI__VI 0x00000020L
#define PCIE_ACS_CAP__P2P_REQUEST_REDIRECT_MASK__CI__VI 0x00000004L
#define PCIE_ACS_CAP__SOURCE_VALIDATION_MASK__CI__VI 0x00000001L
#define PCIE_ACS_CAP__TRANSLATION_BLOCKING_MASK__CI__VI 0x00000002L
#define PCIE_ACS_CAP__UPSTREAM_FORWARDING_MASK__CI__VI 0x00000010L
#define PCIE_ACS_CNTL__DIRECT_TRANSLATED_P2P_EN_MASK__CI__VI 0x00000040L
#define PCIE_ACS_CNTL__P2P_COMPLETION_REDIRECT_EN_MASK__CI__VI 0x00000008L
#define PCIE_ACS_CNTL__P2P_EGRESS_CONTROL_EN_MASK__CI__VI 0x00000020L
#define PCIE_ACS_CNTL__P2P_REQUEST_REDIRECT_EN_MASK__CI__VI 0x00000004L
#define PCIE_ACS_CNTL__SOURCE_VALIDATION_EN_MASK__CI__VI 0x00000001L
#define PCIE_ACS_CNTL__TRANSLATION_BLOCKING_EN_MASK__CI__VI 0x00000002L
#define PCIE_ACS_CNTL__UPSTREAM_FORWARDING_EN_MASK__CI__VI 0x00000010L
#define PCIE_ACS_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_ACS_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_ACS_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_CAP_MASK 0x00000080L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_CHECK_EN_MASK 0x00000100L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_CAP_MASK 0x00000020L
#define PCIE_ADV_ERR_CAP_CNTL__ECRC_GEN_EN_MASK 0x00000040L
#define PCIE_ADV_ERR_CAP_CNTL__FIRST_ERR_PTR_MASK 0x0000001fL
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_CAP_MASK__CI__VI 0x00000200L
#define PCIE_ADV_ERR_CAP_CNTL__MULTI_HDR_RECD_EN_MASK__CI__VI 0x00000400L
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT_MASK__CI 0x00008000L
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_ID_MASK 0x0000ffffL
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__CAP_VER_MASK 0x000f0000L
#define PCIE_ADV_ERR_RPT_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000L
#define PCIE_ATS_CAP__INVALIDATE_Q_DEPTH_MASK__CI__VI 0x0000001fL
#define PCIE_ATS_CAP__PAGE_ALIGNED_REQUEST_MASK__CI__VI 0x00000020L
#define PCIE_ATS_CAP__RR_PROTECTION_FAULT_MASK__CI 0x00000040L
#define PCIE_ATS_CNTL__ATC_ENABLE_MASK__CI__VI 0x00008000L
#define PCIE_ATS_CNTL__STU_MASK__CI__VI 0x0000001fL
#define PCIE_ATS_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_ATS_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_ATS_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_BAR1_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI 0x00fffff0L
#define PCIE_BAR1_CNTL__BAR_INDEX_MASK__CI__VI 0x00000007L
#define PCIE_BAR1_CNTL__BAR_SIZE_MASK__CI__VI 0x00001f00L
#define PCIE_BAR1_CNTL__BAR_TOTAL_NUM_MASK__CI__VI 0x000000e0L
#define PCIE_BAR2_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI 0x00fffff0L
#define PCIE_BAR2_CNTL__BAR_INDEX_MASK__CI__VI 0x00000007L
#define PCIE_BAR2_CNTL__BAR_SIZE_MASK__CI__VI 0x00001f00L
#define PCIE_BAR2_CNTL__BAR_TOTAL_NUM_MASK__CI__VI 0x000000e0L
#define PCIE_BAR3_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI 0x00fffff0L
#define PCIE_BAR3_CNTL__BAR_INDEX_MASK__CI__VI 0x00000007L
#define PCIE_BAR3_CNTL__BAR_SIZE_MASK__CI__VI 0x00001f00L
#define PCIE_BAR3_CNTL__BAR_TOTAL_NUM_MASK__CI__VI 0x000000e0L
#define PCIE_BAR4_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI 0x00fffff0L
#define PCIE_BAR4_CNTL__BAR_INDEX_MASK__CI__VI 0x00000007L
#define PCIE_BAR4_CNTL__BAR_SIZE_MASK__CI__VI 0x00001f00L
#define PCIE_BAR4_CNTL__BAR_TOTAL_NUM_MASK__CI__VI 0x000000e0L
#define PCIE_BAR5_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI 0x00fffff0L
#define PCIE_BAR5_CNTL__BAR_INDEX_MASK__CI__VI 0x00000007L
#define PCIE_BAR5_CNTL__BAR_SIZE_MASK__CI__VI 0x00001f00L
#define PCIE_BAR5_CNTL__BAR_TOTAL_NUM_MASK__CI__VI 0x000000e0L
#define PCIE_BAR6_CAP__BAR_SIZE_SUPPORTED_MASK__CI__VI 0x00fffff0L
#define PCIE_BAR6_CNTL__BAR_INDEX_MASK__CI__VI 0x00000007L
#define PCIE_BAR6_CNTL__BAR_SIZE_MASK__CI__VI 0x00001f00L
#define PCIE_BAR6_CNTL__BAR_TOTAL_NUM_MASK__CI__VI 0x000000e0L
#define PCIE_BAR_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_BAR_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_BAR_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_BUS_CNTL__BUS_DBL_RESYNC_MASK__SI 0x00000001L
#define PCIE_BUS_CNTL__IMMEDIATE_PMI_DIS_MASK 0x00000080L
#define PCIE_BUS_CNTL__PMI_INT_DIS_MASK 0x00000040L
#define PCIE_BUS_CNTL__TRUE_PM_STATUS_EN_MASK__CI__VI 0x00001000L
#define PCIE_B_P90_CNTL__B_P90IMP_BACKUP_MASK__SI 0x0000000fL
#define PCIE_B_P90_CNTL__B_P90PLL_BACKUP_MASK__SI 0xfffff000L
#define PCIE_CAC_DEVICE_CORRELATION__DEVICE_CORRELATION_MASK__SI 0xffffffffL
#define PCIE_CAC_ENH_CAP_LIST__CAP_ID_MASK__SI 0x0000ffffL
#define PCIE_CAC_ENH_CAP_LIST__CAP_VER_MASK__SI 0x000f0000L
#define PCIE_CAC_ENH_CAP_LIST__NEXT_PTR_MASK__SI 0xfff00000L
#define PCIE_CAP_LIST__CAP_ID_MASK 0x000000ffL
#define PCIE_CAP_LIST__NEXT_PTR_MASK 0x0000ff00L
#define PCIE_CAP__DEVICE_TYPE_MASK 0x000000f0L
#define PCIE_CAP__INT_MESSAGE_NUM_MASK 0x00003e00L
#define PCIE_CAP__SLOT_IMPLEMENTED_MASK 0x00000100L
#define PCIE_CAP__TCS_ROUTING_SUPPORTED_MASK__SI 0x00004000L
#define PCIE_CAP__VERSION_MASK 0x0000000fL
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK__CI__VI 0x00000002L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN2_HIDDEN_REG_MASK__SI 0x00000001L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_GEN3_HIDDEN_REG_MASK__CI__VI 0x00000004L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK__CI__VI 0x00000001L
#define PCIE_CFG_CNTL__CFG_EN_DEC_TO_HIDDEN_REG_MASK__SI 0x00000002L
#define PCIE_CI_CNTL__CI_MST_CMPL_DUMMY_DATA_MASK 0x00000010L
#define PCIE_CI_CNTL__CI_MST_IGNORE_PAGE_ALIGNED_REQUEST_MASK__CI__VI 0x00002000L
#define PCIE_CI_CNTL__CI_RC_ORDERING_DIS_MASK 0x00000200L
#define PCIE_CI_CNTL__CI_SLAVE_GEN_USR_DIS_MASK 0x00000008L
#define PCIE_CI_CNTL__CI_SLAVE_SPLIT_MODE_MASK 0x00000004L
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_DIS_MASK 0x00000400L
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_MODE_MASK 0x00000800L
#define PCIE_CI_CNTL__CI_SLV_CPL_ALLOC_SOR_MASK__CI__VI 0x00001000L
#define PCIE_CI_CNTL__CI_SLV_ORDERING_DIS_MASK 0x00000100L
#define PCIE_CI_CNTL__CI_SLV_RC_RD_REQ_SIZE_MASK 0x000000c0L
#define PCIE_CI_CNTL__CI_SLV_REQ_DELAY_EN_MASK__SI 0x01000000L
#define PCIE_CI_CNTL__CI_SLV_REQ_DELAY_TIMER_MASK__SI 0x7e000000L
#define PCIE_CI_CNTL__TX_SLV_CPL_DELAY_EN_MASK__SI 0x00002000L
#define PCIE_CI_CNTL__TX_SLV_CPL_DELAY_TIMER_MASK__SI 0x00ffc000L
#define PCIE_CI_MST_C_RTR_TIMEOUT_CNTL__CI_MST_C_RTR_TIMEOUT_RST_MASK__SI 0x00000001L
#define PCIE_CI_MST_C_RTR_TIMEOUT_CNTL__CI_MST_C_RTR_TIMEOUT_VALUE_MASK__SI 0xfffffff0L
#define PCIE_CI_MST_R_RTR_TIMEOUT_CNTL__CI_MST_R_RTR_TIMEOUT_RST_MASK__SI 0x00000001L
#define PCIE_CI_MST_R_RTR_TIMEOUT_CNTL__CI_MST_R_RTR_TIMEOUT_VALUE_MASK__SI 0xfffffff0L
#define PCIE_CI_SLV_R_RTR_TIMEOUT_CNTL__CI_SLV_R_RTR_TIMEOUT_RST_MASK__SI 0x00000001L
#define PCIE_CI_SLV_R_RTR_TIMEOUT_CNTL__CI_SLV_R_RTR_TIMEOUT_VALUE_MASK__SI 0xfffffff0L
#define PCIE_CNTL2__MST_MEM_LS_EN_MASK__CI__VI 0x00040000L
#define PCIE_CNTL2__MST_MEM_SD_EN_MASK__CI__VI 0x00400000L
#define PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK__CI__VI 0x00080000L
#define PCIE_CNTL2__REPLAY_MEM_SD_EN_MASK__CI__VI 0x00800000L
#define PCIE_CNTL2__RX_NP_MEM_WRITE_ENCODING_MASK__CI__VI 0x1f000000L
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_LS_EN_MASK__CI__VI 0x00020000L
#define PCIE_CNTL2__SLV_MEM_AGGRESSIVE_SD_EN_MASK__CI__VI 0x00200000L
#define PCIE_CNTL2__SLV_MEM_LS_EN_MASK__CI__VI 0x00010000L
#define PCIE_CNTL2__SLV_MEM_SD_EN_MASK__CI__VI 0x00100000L
#define PCIE_CNTL2__TX_ARB_MST_LIMIT_MASK 0x000007c0L
#define PCIE_CNTL2__TX_ARB_ROUND_ROBIN_EN_MASK 0x00000001L
#define PCIE_CNTL2__TX_ARB_SLV_LIMIT_MASK 0x0000003eL
#define PCIE_CNTL__HWINIT_WR_LOCK_MASK 0x00000001L
#define PCIE_CNTL__LC_HOT_PLUG_DELAY_SEL_MASK__CI__VI 0x0000000eL
#define PCIE_CNTL__LC_PREVENT_SPD_CHG_OVERLAP_MASK__SI 0x00800000L
#define PCIE_CNTL__PCIE_HT_NP_MEM_WRITE_MASK 0x00000200L
#define PCIE_CNTL__PCIE_MALFORM_ATOMIC_OPS_MASK__CI__VI 0x00000100L
#define PCIE_CNTL__RX_ATS_TRAN_CPL_SPLIT_DIS_MASK__CI__VI 0x00800000L
#define PCIE_CNTL__RX_CPL_POSTED_REQ_ORD_EN_MASK 0x80000000L
#define PCIE_CNTL__RX_IGNORE_LTR_MSG_UR_MASK__CI__VI 0x40000000L
#define PCIE_CNTL__RX_RCB_ATS_UC_DIS_MASK__CI__VI 0x00008000L
#define PCIE_CNTL__RX_RCB_CHANNEL_ORDERING_MASK__SI__CI 0x00100000L
#define PCIE_CNTL__RX_RCB_CPL_TIMEOUT_TEST_MODE_MASK 0x00080000L
#define PCIE_CNTL__RX_RCB_INVALID_SIZE_DIS_MASK 0x00020000L
#define PCIE_CNTL__RX_RCB_REORDER_EN_MASK 0x00010000L
#define PCIE_CNTL__RX_RCB_UNEXP_CPL_DIS_MASK 0x00040000L
#define PCIE_CNTL__RX_RCB_WRONG_ATTR_DIS_MASK 0x00200000L
#define PCIE_CNTL__RX_RCB_WRONG_FUNCNUM_DIS_MASK 0x00400000L
#define PCIE_CNTL__RX_SB_ADJ_PAYLOAD_SIZE_MASK 0x00001c00L
#define PCIE_CNTL__RX_SB_COMPLETE_FULL_FIX_MASK__SI 0x00002000L
#define PCIE_CNTL__RX_SB_REJECT_IF_FULL_MASK__SI 0x00004000L
#define PCIE_CNTL__TX_CPL_DEBUG_MASK 0x3f000000L
#define PCIE_CNTL__UR_ERR_REPORT_DIS_MASK 0x00000080L
#define PCIE_CONFIG_CNTL__CI_EXTENDED_TAG_EN_OVERRIDE_MASK__CI__VI 0x06000000L
#define PCIE_CONFIG_CNTL__CI_MAX_PAYLOAD_SIZE_MODE_MASK__CI__VI 0x00010000L
#define PCIE_CONFIG_CNTL__CI_MAX_READ_REQUEST_SIZE_MODE_MASK__CI__VI 0x00100000L
#define PCIE_CONFIG_CNTL__CI_MAX_READ_SAFE_MODE_MASK__CI__VI 0x01000000L
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_PAYLOAD_SIZE_MASK__CI__VI 0x000e0000L
#define PCIE_CONFIG_CNTL__CI_PRIV_MAX_READ_REQUEST_SIZE_MASK__CI__VI 0x00e00000L
#define PCIE_CONFIG_CNTL__DYN_CLK_LATENCY_MASK 0x0000000fL
#define PCIE_CORR_ERR_MASK__ADVISORY_NONFATAL_ERR_MASK_MASK 0x00002000L
#define PCIE_CORR_ERR_MASK__BAD_DLLP_MASK_MASK 0x00000080L
#define PCIE_CORR_ERR_MASK__BAD_TLP_MASK_MASK 0x00000040L
#define PCIE_CORR_ERR_MASK__CORR_INT_ERR_MASK_MASK__CI__VI 0x00004000L
#define PCIE_CORR_ERR_MASK__HDR_LOG_OVFL_MASK_MASK__CI__VI 0x00008000L
#define PCIE_CORR_ERR_MASK__RCV_ERR_MASK_MASK 0x00000001L
#define PCIE_CORR_ERR_MASK__REPLAY_NUM_ROLLOVER_MASK_MASK 0x00000100L
#define PCIE_CORR_ERR_MASK__REPLAY_TIMER_TIMEOUT_MASK_MASK 0x00001000L
#define PCIE_CORR_ERR_STATUS__ADVISORY_NONFATAL_ERR_STATUS_MASK 0x00002000L
#define PCIE_CORR_ERR_STATUS__BAD_DLLP_STATUS_MASK 0x00000080L
#define PCIE_CORR_ERR_STATUS__BAD_TLP_STATUS_MASK 0x00000040L
#define PCIE_CORR_ERR_STATUS__CORR_INT_ERR_STATUS_MASK__CI__VI 0x00004000L
#define PCIE_CORR_ERR_STATUS__HDR_LOG_OVFL_STATUS_MASK__CI__VI 0x00008000L
#define PCIE_CORR_ERR_STATUS__RCV_ERR_STATUS_MASK 0x00000001L
#define PCIE_CORR_ERR_STATUS__REPLAY_NUM_ROLLOVER_STATUS_MASK 0x00000100L
#define PCIE_CORR_ERR_STATUS__REPLAY_TIMER_TIMEOUT_STATUS_MASK 0x00001000L
#define PCIE_DATA_2__PCIE_DATA_MASK__CI__VI 0xffffffffL
#define PCIE_DATA__PCIE_DATA_MASK 0xffffffffL
#define PCIE_DEBUG_CNTL__DEBUG_LANE_EN_MASK 0xffff0000L
#define PCIE_DEBUG_CNTL__DEBUG_PORT_EN_MASK 0x000000ffL
#define PCIE_DEBUG_CNTL__DEBUG_SELECT_MASK 0x00000100L
#define PCIE_DEV_SERIAL_NUM_DW1__SERIAL_NUMBER_LO_MASK 0xffffffffL
#define PCIE_DEV_SERIAL_NUM_DW2__SERIAL_NUMBER_HI_MASK 0xffffffffL
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_ID_MASK 0x0000ffffL
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__CAP_VER_MASK 0x000f0000L
#define PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000L
#define PCIE_DPA_CAP__PWR_ALLOC_SCALE_MASK__CI__VI 0x00003000L
#define PCIE_DPA_CAP__SUBSTATE_MAX_MASK__CI__VI 0x0000001fL
#define PCIE_DPA_CAP__TRANS_LAT_UNIT_MASK__CI__VI 0x00000300L
#define PCIE_DPA_CAP__TRANS_LAT_VAL_0_MASK__CI__VI 0x00ff0000L
#define PCIE_DPA_CAP__TRANS_LAT_VAL_1_MASK__CI__VI 0xff000000L
#define PCIE_DPA_CNTL__SUBSTATE_CNTL_MASK__CI__VI 0x0000001fL
#define PCIE_DPA_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_DPA_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_DPA_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_STATUS__SUBSTATE_CNTL_ENABLED_MASK__CI__VI 0x00000100L
#define PCIE_DPA_STATUS__SUBSTATE_STATUS_MASK__CI__VI 0x0000001fL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_ERR_CNTL__AER_HDR_LOG_F0_TIMER_EXPIRED_MASK__CI__VI 0x00000800L
#define PCIE_ERR_CNTL__AER_HDR_LOG_F1_TIMER_EXPIRED_MASK__CI__VI 0x00001000L
#define PCIE_ERR_CNTL__AER_HDR_LOG_F2_TIMER_EXPIRED_MASK__CI__VI 0x00002000L
#define PCIE_ERR_CNTL__AER_HDR_LOG_TIMEOUT_MASK__CI__VI 0x00000700L
#define PCIE_ERR_CNTL__CI_NP_SLV_BUF_RD_HALT_STATUS_MASK__CI__VI 0x00008000L
#define PCIE_ERR_CNTL__CI_P_SLV_BUF_RD_HALT_STATUS_MASK__CI__VI 0x00004000L
#define PCIE_ERR_CNTL__CI_SLV_BUF_HALT_RESET_MASK__CI__VI 0x00010000L
#define PCIE_ERR_CNTL__ERR_GEN_INTERRUPT_MASK__SI 0x00000002L
#define PCIE_ERR_CNTL__ERR_REPORTING_DIS_MASK 0x00000001L
#define PCIE_ERR_CNTL__RX_DROP_ECRC_FAILURES_MASK__CI__VI 0x00000004L
#define PCIE_ERR_CNTL__RX_GENERATE_ECRC_ERR_MASK__CI__VI 0x00000080L
#define PCIE_ERR_CNTL__RX_GENERATE_LCRC_ERR_MASK__CI__VI 0x00000020L
#define PCIE_ERR_CNTL__STRAP_FIRST_RCVD_ERR_LOG_MASK__CI__VI 0x00000002L
#define PCIE_ERR_CNTL__SYM_UNLOCKED_EN_MASK__SI 0x00000004L
#define PCIE_ERR_CNTL__TX_GENERATE_ECRC_ERR_MASK__CI__VI 0x00000040L
#define PCIE_ERR_CNTL__TX_GENERATE_LCRC_ERR_MASK__CI__VI 0x00000010L
#define PCIE_F0_DPA_CAP__PWR_ALLOC_SCALE_MASK__CI__VI 0x00003000L
#define PCIE_F0_DPA_CAP__TRANS_LAT_UNIT_MASK__CI__VI 0x00000300L
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_0_MASK__CI__VI 0x00ff0000L
#define PCIE_F0_DPA_CAP__TRANS_LAT_VAL_1_MASK__CI__VI 0xff000000L
#define PCIE_F0_DPA_CNTL__SUBSTATE_STATUS_MASK__CI__VI 0x0000001fL
#define PCIE_F0_DPA_LATENCY_INDICATOR__TRANS_LAT_INDICATOR_BITS_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__SUBSTATE_PWR_ALLOC_MASK__CI__VI 0x000000ffL
#define PCIE_FC_CPL__CPLD_CREDITS_MASK 0x000000ffL
#define PCIE_FC_CPL__CPLH_CREDITS_MASK 0x0000ff00L
#define PCIE_FC_NP__NPD_CREDITS_MASK 0x000000ffL
#define PCIE_FC_NP__NPH_CREDITS_MASK 0x0000ff00L
#define PCIE_FC_P__PD_CREDITS_MASK 0x000000ffL
#define PCIE_FC_P__PH_CREDITS_MASK 0x0000ff00L
#define PCIE_HDR_LOG0__TLP_HDR_MASK 0xffffffffL
#define PCIE_HDR_LOG1__TLP_HDR_MASK 0xffffffffL
#define PCIE_HDR_LOG2__TLP_HDR_MASK 0xffffffffL
#define PCIE_HDR_LOG3__TLP_HDR_MASK 0xffffffffL
#define PCIE_HW_DEBUG__HW_00_DEBUG_MASK 0x00000001L
#define PCIE_HW_DEBUG__HW_01_DEBUG_MASK 0x00000002L
#define PCIE_HW_DEBUG__HW_02_DEBUG_MASK 0x00000004L
#define PCIE_HW_DEBUG__HW_03_DEBUG_MASK 0x00000008L
#define PCIE_HW_DEBUG__HW_04_DEBUG_MASK 0x00000010L
#define PCIE_HW_DEBUG__HW_05_DEBUG_MASK 0x00000020L
#define PCIE_HW_DEBUG__HW_06_DEBUG_MASK 0x00000040L
#define PCIE_HW_DEBUG__HW_07_DEBUG_MASK 0x00000080L
#define PCIE_HW_DEBUG__HW_08_DEBUG_MASK 0x00000100L
#define PCIE_HW_DEBUG__HW_09_DEBUG_MASK 0x00000200L
#define PCIE_HW_DEBUG__HW_10_DEBUG_MASK 0x00000400L
#define PCIE_HW_DEBUG__HW_11_DEBUG_MASK 0x00000800L
#define PCIE_HW_DEBUG__HW_12_DEBUG_MASK 0x00001000L
#define PCIE_HW_DEBUG__HW_13_DEBUG_MASK 0x00002000L
#define PCIE_HW_DEBUG__HW_14_DEBUG_MASK 0x00004000L
#define PCIE_HW_DEBUG__HW_15_DEBUG_MASK 0x00008000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_BUS_BLK1_MASK 0x01000000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_BUS_BLK2_MASK 0x02000000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_EN_MASK 0x04000000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_MULTIBLOCK_EN_MASK 0x08000000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_MUX_BLK1_MASK 0x0003f000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_MUX_BLK2_MASK 0x00fc0000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_RESERVE_MASK 0xf0000000L
#define PCIE_I2C_DEBUG_BUS__DEBUG_SEL_BLK1_MASK 0x0000003fL
#define PCIE_I2C_DEBUG_BUS__DEBUG_SEL_BLK2_MASK 0x00000fc0L
#define PCIE_I2C_REG_ADDR_EXPAND__BDI2C_CPLDATA_RTN_EXPAND_MASK__SI 0x001e0000L
#define PCIE_I2C_REG_ADDR_EXPAND__BDREG_CPLDATA_RTN_EXPAND_MASK__SI 0x01e00000L
#define PCIE_I2C_REG_ADDR_EXPAND__I2C_REG_ADDR_MASK 0x0001ffffL
#define PCIE_I2C_REG_DATA__I2C_REG_DATA_MASK 0xffffffffL
#define PCIE_INDEX_2__PCIE_INDEX_MASK__CI__VI 0xffffffffL
#define PCIE_INDEX__PCIE_INDEX_MASK__CI__VI 0xffffffffL
#define PCIE_INDEX__PCIE_INDEX_MASK__SI 0x000000ffL
#define PCIE_INT_CNTL__CORR_ERR_INT_EN_MASK 0x00000001L
#define PCIE_INT_CNTL__FATAL_ERR_INT_EN_MASK 0x00000004L
#define PCIE_INT_CNTL__LINK_BW_INT_EN_MASK 0x00000080L
#define PCIE_INT_CNTL__MISC_ERR_INT_EN_MASK 0x00000010L
#define PCIE_INT_CNTL__NON_FATAL_ERR_INT_EN_MASK 0x00000002L
#define PCIE_INT_CNTL__POWER_STATE_CHG_INT_EN_MASK 0x00000040L
#define PCIE_INT_CNTL__QUIESCE_RCVD_INT_EN_MASK__CI__VI 0x00000100L
#define PCIE_INT_CNTL__SLOT_POWER_CHG_INT_EN_MASK__SI 0x00000020L
#define PCIE_INT_CNTL__USR_DETECTED_INT_EN_MASK 0x00000008L
#define PCIE_INT_STATUS__CORR_ERR_INT_STATUS_MASK 0x00000001L
#define PCIE_INT_STATUS__FATAL_ERR_INT_STATUS_MASK 0x00000004L
#define PCIE_INT_STATUS__LINK_BW_INT_STATUS_MASK 0x00000080L
#define PCIE_INT_STATUS__MISC_ERR_INT_STATUS_MASK 0x00000010L
#define PCIE_INT_STATUS__NON_FATAL_ERR_INT_STATUS_MASK 0x00000002L
#define PCIE_INT_STATUS__POWER_STATE_CHG_INT_STATUS_MASK 0x00000040L
#define PCIE_INT_STATUS__QUIESCE_RCVD_INT_STATUS_MASK__CI__VI 0x00000100L
#define PCIE_INT_STATUS__SLOT_POWER_CHG_INT_STATUS_MASK__SI 0x00000020L
#define PCIE_INT_STATUS__USR_DETECTED_INT_STATUS_MASK 0x00000008L
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_0_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_0_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_0_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_10_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_10_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_10_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_11_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_11_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_11_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_12_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_12_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_12_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_13_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_13_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_13_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_14_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_14_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_14_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_15_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_15_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_15_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_1_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_1_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_1_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_2_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_2_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_3_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_3_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_3_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_4_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_4_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_4_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_5_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_5_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_5_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_6_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_6_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_6_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_7_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_7_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_7_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_8_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_8_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_8_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00000070L
#define PCIE_LANE_9_EQUALIZATION_CNTL__DOWNSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x0000000fL
#define PCIE_LANE_9_EQUALIZATION_CNTL__RESERVED_MASK__CI__VI 0x00008000L
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_RX_PRESET_HINT_MASK__CI__VI 0x00007000L
#define PCIE_LANE_9_EQUALIZATION_CNTL__UPSTREAM_PORT_TX_PRESET_MASK__CI__VI 0x00000f00L
#define PCIE_LANE_ERROR_STATUS__LANE_ERROR_STATUS_BITS_MASK__CI__VI 0x0000ffffL
#define PCIE_LANE_ERROR_STATUS__RESERVED_MASK__CI__VI 0xffff0000L
#define PCIE_LC_BW_CHANGE_CNTL__LC_BW_CHANGE_INT_EN_MASK 0x00000001L
#define PCIE_LC_BW_CHANGE_CNTL__LC_FAILED_SPEED_NEG_MASK 0x00000020L
#define PCIE_LC_BW_CHANGE_CNTL__LC_HW_INIT_SPEED_CHANGE_MASK 0x00000002L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LINK_BW_NOTIFICATION_DETECT_MODE_MASK 0x00000400L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LONG_LW_CHANGE_MASK 0x00000040L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_FAILED_MASK 0x00000200L
#define PCIE_LC_BW_CHANGE_CNTL__LC_LW_CHANGE_OTHER_MASK 0x00000100L
#define PCIE_LC_BW_CHANGE_CNTL__LC_OTHER_INIT_SPEED_CHANGE_MASK 0x00000008L
#define PCIE_LC_BW_CHANGE_CNTL__LC_RELIABILITY_SPEED_CHANGE_MASK 0x00000010L
#define PCIE_LC_BW_CHANGE_CNTL__LC_SHORT_LW_CHANGE_MASK 0x00000080L
#define PCIE_LC_BW_CHANGE_CNTL__LC_SW_INIT_SPEED_CHANGE_MASK 0x00000004L
#define PCIE_LC_CDR_CNTL__LC_CDR_SET_TYPE_MASK 0x03000000L
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_OFF_MASK 0x00000fffL
#define PCIE_LC_CDR_CNTL__LC_CDR_TEST_SETS_MASK 0x00fff000L
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK 0x00020000L
#define PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK 0x00040000L
#define PCIE_LC_CNTL2__LC_ASSERT_INACTIVE_DURING_HOLD_MASK 0x00400000L
#define PCIE_LC_CNTL2__LC_BLOCK_EL_IDLE_IN_L0_MASK 0x00100000L
#define PCIE_LC_CNTL2__LC_DEASSERT_RX_EN_IN_L0S_MASK 0x00080000L
#define PCIE_LC_CNTL2__LC_DISABLE_INFERRED_ELEC_IDLE_DET_MASK 0x00010000L
#define PCIE_LC_CNTL2__LC_DISABLE_LOST_SYM_LOCK_ARCS_MASK 0x04000000L
#define PCIE_LC_CNTL2__LC_ELEC_IDLE_MODE_MASK 0x0000c000L
#define PCIE_LC_CNTL2__LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI_MASK 0x80000000L
#define PCIE_LC_CNTL2__LC_ENABLE_RX_CR_EN_DEASSERTION_MASK__SI 0x10000000L
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_MASK 0x00000800L
#define PCIE_LC_CNTL2__LC_ILLEGAL_STATE_RESTART_EN_MASK 0x00001000L
#define PCIE_LC_CNTL2__LC_LINK_BW_NOTIFICATION_DIS_MASK 0x08000000L
#define PCIE_LC_CNTL2__LC_LINK_UP_REVERSAL_EN_MASK 0x00000400L
#define PCIE_LC_CNTL2__LC_LOOK_FOR_BW_REDUCTION_MASK 0x00000080L
#define PCIE_LC_CNTL2__LC_MORE_TS2_EN_MASK 0x00000100L
#define PCIE_LC_CNTL2__LC_PMI_L1_WAIT_FOR_SLV_IDLE_MASK__CI__VI 0x10000000L
#define PCIE_LC_CNTL2__LC_PWR_DOWN_NEG_OFF_LANES_MASK 0x02000000L
#define PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS_MASK 0x00200000L
#define PCIE_LC_CNTL2__LC_STATE_TIMED_OUT_MASK 0x00000040L
#define PCIE_LC_CNTL2__LC_TEST_TIMER_SEL_MASK 0x60000000L
#define PCIE_LC_CNTL2__LC_TIMED_OUT_STATE_MASK 0x0000003fL
#define PCIE_LC_CNTL2__LC_WAIT_FOR_LANES_IN_LW_NEG_MASK 0x01800000L
#define PCIE_LC_CNTL2__LC_WAIT_FOR_OTHER_LANES_MODE_MASK 0x00002000L
#define PCIE_LC_CNTL2__LC_X12_NEGOTIATION_DIS_MASK 0x00000200L
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_EN_MASK__CI__VI 0x00040000L
#define PCIE_LC_CNTL3__LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL_MASK__CI__VI 0x00180000L
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK__CI__VI 0x000000c0L
#define PCIE_LC_CNTL3__LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED_MASK__CI__VI 0x00000100L
#define PCIE_LC_CNTL3__LC_CHIP_BIF_USB_IDLE_EN_MASK__CI__VI 0x00010000L
#define PCIE_LC_CNTL3__LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT_MASK__CI__VI 0x00000200L
#define PCIE_LC_CNTL3__LC_COMP_TO_DETECT_MASK 0x00000010L
#define PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK__CI__VI 0x00800000L
#define PCIE_LC_CNTL3__LC_EHP_RX_PHY_CMD_MASK__CI__VI 0x00003000L
#define PCIE_LC_CNTL3__LC_EHP_TX_PHY_CMD_MASK__CI__VI 0x0000c000L
#define PCIE_LC_CNTL3__LC_ENHANCED_HOT_PLUG_EN_MASK__CI__VI 0x00000400L
#define PCIE_LC_CNTL3__LC_FAST_L1_ENTRY_EXIT_EN_MASK__CI__VI 0x00200000L
#define PCIE_LC_CNTL3__LC_GO_TO_RECOVERY_MASK__CI__VI 0x40000000L
#define PCIE_LC_CNTL3__LC_HW_VOLTAGE_IF_CONTROL_MASK__CI__VI 0x03000000L
#define PCIE_LC_CNTL3__LC_L1_BLOCK_RECONFIG_EN_MASK__CI__VI 0x00020000L
#define PCIE_LC_CNTL3__LC_N_EIE_SEL_MASK__CI__VI 0x80000000L
#define PCIE_LC_CNTL3__LC_RCVD_DEEMPHASIS_MASK 0x00000008L
#define PCIE_LC_CNTL3__LC_RCVR_DET_EN_OVERRIDE_MASK__CI__VI 0x00000800L
#define PCIE_LC_CNTL3__LC_RESET_TSX_CNT_IN_RLOCK_EN_MASK 0x00000020L
#define PCIE_LC_CNTL3__LC_RXPHYCMD_INACTIVE_EN_MODE_MASK__CI__VI 0x00400000L
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_CNTL_MASK 0x00000006L
#define PCIE_LC_CNTL3__LC_SELECT_DEEMPHASIS_MASK 0x00000001L
#define PCIE_LC_CNTL3__LC_VOLTAGE_TIMER_SEL_MASK__CI__VI 0x3c000000L
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_MASK__CI__VI 0x00000010L
#define PCIE_LC_CNTL4__LC_BYPASS_EQ_REQ_PHASE_MASK__CI__VI 0x00010000L
#define PCIE_LC_CNTL4__LC_EQ_SEARCH_MODE_MASK__CI__VI 0x00000300L
#define PCIE_LC_CNTL4__LC_EQ_WAIT_FOR_EVAL_DONE_MASK__CI__VI 0x01000000L
#define PCIE_LC_CNTL4__LC_EXTEND_EIEOS_MASK__CI__VI 0x00000040L
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_IN_EQ_REQ_PHASE_MASK__CI__VI 0x00020000L
#define PCIE_LC_CNTL4__LC_FORCE_PRESET_VALUE_MASK__CI__VI 0x003c0000L
#define PCIE_LC_CNTL4__LC_IGNORE_PARITY_MASK__CI__VI 0x00000080L
#define PCIE_LC_CNTL4__LC_PCIE_TX_FULL_SWING_MASK__CI__VI 0x00800000L
#define PCIE_LC_CNTL4__LC_QUIESCE_RCVD_MASK__CI__VI 0x00004000L
#define PCIE_LC_CNTL4__LC_REDO_EQ_MASK__CI__VI 0x00000020L
#define PCIE_LC_CNTL4__LC_SET_QUIESCE_MASK__CI__VI 0x00002000L
#define PCIE_LC_CNTL4__LC_TX_ENABLE_BEHAVIOUR_MASK__CI__VI 0x00000003L
#define PCIE_LC_CNTL4__LC_UNEXPECTED_COEFFS_RCVD_MASK__CI__VI 0x00008000L
#define PCIE_LC_CNTL4__LC_USC_DELAY_DLLPS_MASK__CI__VI 0x00400000L
#define PCIE_LC_CNTL4__LC_USC_EQ_NOT_REQD_MASK__CI__VI 0x00000800L
#define PCIE_LC_CNTL4__LC_USC_GO_TO_EQ_MASK__CI__VI 0x00001000L
#define PCIE_LC_CNTL4__LC_USC_SET_EQ_VARIABLE_MASK__CI 0x00000400L
#define PCIE_LC_CNTL5__LC_EQ_FS_0_MASK__CI__VI 0x0000003fL
#define PCIE_LC_CNTL5__LC_EQ_FS_8_MASK__CI__VI 0x00000fc0L
#define PCIE_LC_CNTL5__LC_EQ_LF_0_MASK__CI__VI 0x0003f000L
#define PCIE_LC_CNTL5__LC_EQ_LF_8_MASK__CI__VI 0x00fc0000L
#define PCIE_LC_CNTL__LC_16X_CLEAR_TX_PIPE_MASK 0x000000f0L
#define PCIE_LC_CNTL__LC_ASPM_TO_L1_DIS_MASK 0x01000000L
#define PCIE_LC_CNTL__LC_CM_HI_ENABLE_COUNT_MASK__SI 0x00000001L
#define PCIE_LC_CNTL__LC_DELAY_COUNT_MASK 0x06000000L
#define PCIE_LC_CNTL__LC_DELAY_L0S_EXIT_MASK 0x08000000L
#define PCIE_LC_CNTL__LC_DELAY_L1_EXIT_MASK 0x10000000L
#define PCIE_LC_CNTL__LC_DONT_ENTER_L23_IN_D0_MASK 0x00000002L
#define PCIE_LC_CNTL__LC_ESCAPE_L1L23_EN_MASK 0x40000000L
#define PCIE_LC_CNTL__LC_EXTEND_WAIT_FOR_EL_IDLE_MASK 0x20000000L
#define PCIE_LC_CNTL__LC_FACTOR_IN_EXT_SYNC_MASK 0x00100000L
#define PCIE_LC_CNTL__LC_GATE_RCVR_IDLE_MASK 0x80000000L
#define PCIE_LC_CNTL__LC_INC_N_FTS_EN_MASK 0x00020000L
#define PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK 0x00000f00L
#define PCIE_LC_CNTL__LC_L1_IMMEDIATE_ACK_MASK 0x00800000L
#define PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK 0x0000f000L
#define PCIE_LC_CNTL__LC_LOOK_FOR_IDLE_IN_L1L23_MASK 0x000c0000L
#define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK 0x00010000L
#define PCIE_LC_CNTL__LC_RESET_LINK_MASK 0x00000008L
#define PCIE_LC_CNTL__LC_RESET_L_IDLE_COUNT_EN_MASK 0x00000004L
#define PCIE_LC_CNTL__LC_WAIT_FOR_PM_ACK_DIS_MASK 0x00200000L
#define PCIE_LC_CNTL__LC_WAKE_FROM_L23_MASK 0x00400000L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_COEFF_MASK__CI__VI 0x00000001L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_CURSOR_MASK__CI__VI 0x00001f80L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_POST_CURSOR_MASK__CI__VI 0x0007e000L
#define PCIE_LC_FORCE_COEFF__LC_FORCE_PRE_CURSOR_MASK__CI__VI 0x0000007eL
#define PCIE_LC_LANE_CNTL__LC_CORRUPTED_LANES_MASK 0x0000ffffL
#define PCIE_LC_LANE_CNTL__LC_LANE_DIS_MASK 0xffff0000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DEASSERT_TX_PDNB_MASK 0x00010000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DUAL_END_RECONFIG_EN_MASK__CI__VI 0x00080000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYNLINK_MST_EN_MASK__CI__VI 0x00040000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK__CI__VI 0x00600000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_EQ_REVERSAL_LOGIC_EN_MASK__CI__VI 0x00800000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN_MASK 0x00020000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_MASK 0x00000007L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK 0x00000070L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_ARC_MISSING_ESCAPE_MASK 0x00000080L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RECONFIG_NOW_MASK 0x00000100L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATE_EN_MASK 0x00000400L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_RENEGOTIATION_SUPPORT_MASK 0x00000200L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_SHORT_RECONFIG_EN_MASK 0x00000800L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_TIMER_SEL_MASK 0x00008000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCFG_WAIT_FOR_RCVR_DIS_MASK 0x00004000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_CAPABLE_MASK__CI__VI 0x00100000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_DIS_MASK 0x00002000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_UPCONFIGURE_SUPPORT_MASK 0x00001000L
#define PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK 0xff000000L
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_FTS_BEFORE_RECOVERY_MASK 0x00000200L
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_LIMIT_MASK 0x00ff0000L
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK 0x000000ffL
#define PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK 0x00000100L
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK__CI__VI 0x00020000L
#define PCIE_LC_SPEED_CNTL__LC_1_OR_MORE_TS2_SPEED_ARC_EN_MASK__SI 0x00400000L
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK__CI__VI 0x00400000L
#define PCIE_LC_SPEED_CNTL__LC_AUTO_RECOVERY_DIS_MASK__SI 0x02000000L
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK__CI__VI 0x04000000L
#define PCIE_LC_SPEED_CNTL__LC_CHECK_DATA_RATE_MASK__SI 0x10000000L
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK__CI__VI 0x00010000L
#define PCIE_LC_SPEED_CNTL__LC_CLR_FAILED_SPD_CHANGE_CNT_MASK__SI 0x00200000L
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK__CI__VI 0x00006000L
#define PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK__SI 0x00000800L
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK__CI__VI 0x03000000L
#define PCIE_LC_SPEED_CNTL__LC_DATA_RATE_ADVERTISED_MASK__SI 0x08000000L
#define PCIE_LC_SPEED_CNTL__LC_DELAY_COEFF_UPDATE_DIS_MASK__CI__VI 0x80000000L
#define PCIE_LC_SPEED_CNTL__LC_DONT_CHECK_EQTS_IN_RCFG_MASK__CI__VI 0x40000000L
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK__CI__VI 0x00008000L
#define PCIE_LC_SPEED_CNTL__LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS_MASK__SI 0x00100000L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK__CI__VI 0x00000100L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_HW_SPEED_CHANGE_MASK__SI 0x00000040L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK__CI__VI 0x00000040L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_DIS_SW_SPEED_CHANGE_MASK__SI 0x00000010L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK__CI__VI 0x00000080L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_HW_SPEED_CHANGE_MASK__SI 0x00000020L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK__CI__VI 0x00000020L
#define PCIE_LC_SPEED_CNTL__LC_FORCE_EN_SW_SPEED_CHANGE_MASK__SI 0x00000008L
#define PCIE_LC_SPEED_CNTL__LC_GEN2_EN_STRAP_MASK 0x00000001L
#define PCIE_LC_SPEED_CNTL__LC_GEN3_EN_STRAP_MASK__CI__VI 0x00000002L
#define PCIE_LC_SPEED_CNTL__LC_GO_TO_RECOVERY_MASK__SI 0x00040000L
#define PCIE_LC_SPEED_CNTL__LC_HW_VOLTAGE_IF_CONTROL_MASK__SI 0x00003000L
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK__CI__VI 0x00000200L
#define PCIE_LC_SPEED_CNTL__LC_INITIATE_LINK_SPEED_CHANGE_MASK__SI 0x00000080L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK__CI__VI 0x10000000L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L0s_EN_MASK__SI 0x40000000L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK__CI__VI 0x20000000L
#define PCIE_LC_SPEED_CNTL__LC_INIT_SPEED_NEG_IN_L1_EN_MASK__SI 0x80000000L
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK__CI__VI 0x08000000L
#define PCIE_LC_SPEED_CNTL__LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN_MASK__SI 0x20000000L
#define PCIE_LC_SPEED_CNTL__LC_N_EIE_SEL_MASK__SI 0x00080000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK__CI__VI 0x00040000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN2_MASK__SI 0x00800000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_EVER_SENT_GEN3_MASK__CI__VI 0x00100000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK__CI__VI 0x00080000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN2_MASK__SI 0x01000000L
#define PCIE_LC_SPEED_CNTL__LC_OTHER_SIDE_SUPPORTS_GEN3_MASK__CI__VI 0x00200000L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK__CI__VI 0x00000c00L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK__SI 0x00000300L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK__CI__VI 0x00001000L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_ATTEMPT_FAILED_MASK__SI 0x00000400L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK__CI__VI 0x00800000L
#define PCIE_LC_SPEED_CNTL__LC_SPEED_CHANGE_STATUS_MASK__SI 0x04000000L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN_MASK__CI__VI 0x00000004L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_EN_MASK__SI 0x00000002L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_MASK__CI__VI 0x00000018L
#define PCIE_LC_SPEED_CNTL__LC_TARGET_LINK_SPEED_OVERRIDE_MASK__SI 0x00000004L
#define PCIE_LC_SPEED_CNTL__LC_VOLTAGE_TIMER_SEL_MASK__SI 0x0003c000L
#define PCIE_LC_STATE0__LC_CURRENT_STATE_MASK 0x0000003fL
#define PCIE_LC_STATE0__LC_PREV_STATE1_MASK 0x00003f00L
#define PCIE_LC_STATE0__LC_PREV_STATE2_MASK 0x003f0000L
#define PCIE_LC_STATE0__LC_PREV_STATE3_MASK 0x3f000000L
#define PCIE_LC_STATE10__LC_PREV_STATE40_MASK 0x0000003fL
#define PCIE_LC_STATE10__LC_PREV_STATE41_MASK 0x00003f00L
#define PCIE_LC_STATE10__LC_PREV_STATE42_MASK 0x003f0000L
#define PCIE_LC_STATE10__LC_PREV_STATE43_MASK 0x3f000000L
#define PCIE_LC_STATE11__LC_PREV_STATE44_MASK 0x0000003fL
#define PCIE_LC_STATE11__LC_PREV_STATE45_MASK 0x00003f00L
#define PCIE_LC_STATE11__LC_PREV_STATE46_MASK 0x003f0000L
#define PCIE_LC_STATE11__LC_PREV_STATE47_MASK 0x3f000000L
#define PCIE_LC_STATE1__LC_PREV_STATE4_MASK 0x0000003fL
#define PCIE_LC_STATE1__LC_PREV_STATE5_MASK 0x00003f00L
#define PCIE_LC_STATE1__LC_PREV_STATE6_MASK 0x003f0000L
#define PCIE_LC_STATE1__LC_PREV_STATE7_MASK 0x3f000000L
#define PCIE_LC_STATE2__LC_PREV_STATE10_MASK 0x003f0000L
#define PCIE_LC_STATE2__LC_PREV_STATE11_MASK 0x3f000000L
#define PCIE_LC_STATE2__LC_PREV_STATE8_MASK 0x0000003fL
#define PCIE_LC_STATE2__LC_PREV_STATE9_MASK 0x00003f00L
#define PCIE_LC_STATE3__LC_PREV_STATE12_MASK 0x0000003fL
#define PCIE_LC_STATE3__LC_PREV_STATE13_MASK 0x00003f00L
#define PCIE_LC_STATE3__LC_PREV_STATE14_MASK 0x003f0000L
#define PCIE_LC_STATE3__LC_PREV_STATE15_MASK 0x3f000000L
#define PCIE_LC_STATE4__LC_PREV_STATE16_MASK 0x0000003fL
#define PCIE_LC_STATE4__LC_PREV_STATE17_MASK 0x00003f00L
#define PCIE_LC_STATE4__LC_PREV_STATE18_MASK 0x003f0000L
#define PCIE_LC_STATE4__LC_PREV_STATE19_MASK 0x3f000000L
#define PCIE_LC_STATE5__LC_PREV_STATE20_MASK 0x0000003fL
#define PCIE_LC_STATE5__LC_PREV_STATE21_MASK 0x00003f00L
#define PCIE_LC_STATE5__LC_PREV_STATE22_MASK 0x003f0000L
#define PCIE_LC_STATE5__LC_PREV_STATE23_MASK 0x3f000000L
#define PCIE_LC_STATE6__LC_PREV_STATE24_MASK 0x0000003fL
#define PCIE_LC_STATE6__LC_PREV_STATE25_MASK 0x00003f00L
#define PCIE_LC_STATE6__LC_PREV_STATE26_MASK 0x003f0000L
#define PCIE_LC_STATE6__LC_PREV_STATE27_MASK 0x3f000000L
#define PCIE_LC_STATE7__LC_PREV_STATE28_MASK 0x0000003fL
#define PCIE_LC_STATE7__LC_PREV_STATE29_MASK 0x00003f00L
#define PCIE_LC_STATE7__LC_PREV_STATE30_MASK 0x003f0000L
#define PCIE_LC_STATE7__LC_PREV_STATE31_MASK 0x3f000000L
#define PCIE_LC_STATE8__LC_PREV_STATE32_MASK 0x0000003fL
#define PCIE_LC_STATE8__LC_PREV_STATE33_MASK 0x00003f00L
#define PCIE_LC_STATE8__LC_PREV_STATE34_MASK 0x003f0000L
#define PCIE_LC_STATE8__LC_PREV_STATE35_MASK 0x3f000000L
#define PCIE_LC_STATE9__LC_PREV_STATE36_MASK 0x0000003fL
#define PCIE_LC_STATE9__LC_PREV_STATE37_MASK 0x00003f00L
#define PCIE_LC_STATE9__LC_PREV_STATE38_MASK 0x003f0000L
#define PCIE_LC_STATE9__LC_PREV_STATE39_MASK 0x3f000000L
#define PCIE_LC_STATUS1__LC_DETECTED_LINK_WIDTH_MASK 0x000000e0L
#define PCIE_LC_STATUS1__LC_OPERATING_LINK_WIDTH_MASK 0x0000001cL
#define PCIE_LC_STATUS1__LC_REVERSE_RCVR_MASK 0x00000001L
#define PCIE_LC_STATUS1__LC_REVERSE_XMIT_MASK 0x00000002L
#define PCIE_LC_STATUS2__LC_TOTAL_INACTIVE_LANES_MASK 0x0000ffffL
#define PCIE_LC_STATUS2__LC_TURN_ON_LANE_MASK 0xffff0000L
#define PCIE_LC_TRAINING_CNTL__LC_ALLOW_TX_L1_CONTROL_MASK__CI__VI 0x10000000L
#define PCIE_LC_TRAINING_CNTL__LC_ASPM_L1_NAK_TIMER_SEL_MASK 0x00c00000L
#define PCIE_LC_TRAINING_CNTL__LC_AUTONOMOUS_CHANGE_OFF_MASK 0x00020000L
#define PCIE_LC_TRAINING_CNTL__LC_COMPLIANCE_RECEIVE_MASK 0x00000010L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_1_MASK__SI 0x08000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_2_MASK__CI 0x20000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_2_MASK__SI 0x10000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_3_MASK__CI 0x40000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_3_MASK__SI 0x20000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_4_MASK__CI 0x80000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_4_MASK__SI 0x40000000L
#define PCIE_LC_TRAINING_CNTL__LC_DEBUG_5_MASK__SI 0x80000000L
#define PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH_MASK__CI__VI 0x00002000L
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_R_SPEED_MASK 0x01000000L
#define PCIE_LC_TRAINING_CNTL__LC_DONT_DEASSERT_RX_EN_IN_TEST_MASK 0x02000000L
#define PCIE_LC_TRAINING_CNTL__LC_DONT_GO_TO_L0S_IF_L1_ARMED_MASK 0x00000800L
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_WAIT_FOR_SKP_MASK 0x00010000L
#define PCIE_LC_TRAINING_CNTL__LC_HW_LINK_DIS_EN_MASK__CI__VI 0x00080000L
#define PCIE_LC_TRAINING_CNTL__LC_INIT_SPD_CHG_WITH_CSR_EN_MASK 0x00001000L
#define PCIE_LC_TRAINING_CNTL__LC_L0S_L1_TRAINING_CNTL_EN_MASK 0x00000040L
#define PCIE_LC_TRAINING_CNTL__LC_L1_LONG_WAKE_FIX_EN_MASK 0x00000080L
#define PCIE_LC_TRAINING_CNTL__LC_LINK_DIS_BY_HW_MASK__CI__VI 0x00100000L
#define PCIE_LC_TRAINING_CNTL__LC_LOOK_FOR_MORE_NON_MATCHING_TS1_MASK 0x00000020L
#define PCIE_LC_TRAINING_CNTL__LC_POWER_STATE_MASK 0x00000700L
#define PCIE_LC_TRAINING_CNTL__LC_RESET_ASPM_L1_NAK_TIMER_MASK 0x04000000L
#define PCIE_LC_TRAINING_CNTL__LC_SHORT_RCFG_TIMEOUT_MASK__CI__VI 0x08000000L
#define PCIE_LC_TRAINING_CNTL__LC_STATIC_TX_PIPE_COUNT_EN_MASK 0x00200000L
#define PCIE_LC_TRAINING_CNTL__LC_TRAINING_CNTL_MASK 0x0000000fL
#define PCIE_LC_TRAINING_CNTL__LC_UPCONFIGURE_CAP_OFF_MASK 0x00040000L
#define PCIE_LINK_CNTL3__LINK_EQUALIZATION_REQ_INT_EN_MASK__CI__VI 0x00000002L
#define PCIE_LINK_CNTL3__PERFORM_EQUALIZATION_MASK__CI__VI 0x00000001L
#define PCIE_LINK_CNTL3__RESERVED_MASK__CI__VI 0xfffffffcL
#define PCIE_OUTSTAND_PAGE_REQ_ALLOC__OUTSTAND_PAGE_REQ_ALLOC_MASK__CI__VI 0xffffffffL
#define PCIE_OUTSTAND_PAGE_REQ_CAPACITY__OUTSTAND_PAGE_REQ_CAPACITY_MASK__CI__VI 0xffffffffL
#define PCIE_P90RX_PRBS10_CNTL__P90RX_PRBS10_CLR_MASK__SI 0x0000ffffL
#define PCIE_P90RX_PRBS10_CNTL__P90TX_PRBS10_EN_MASK__SI 0xffff0000L
#define PCIE_P90_BRX_PRBS10_ER__P90_BRX_PRBS10_ER_MASK__SI 0x0000ffffL
#define PCIE_PAGE_REQ_CNTL__PRI_ENABLE_MASK__CI__VI 0x00000001L
#define PCIE_PAGE_REQ_CNTL__PRI_RESET_MASK__CI__VI 0x00000002L
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_PAGE_REQ_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_PAGE_REQ_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_PAGE_REQ_STATUS__RESPONSE_FAILURE_MASK__CI__VI 0x00000001L
#define PCIE_PAGE_REQ_STATUS__STOPPED_MASK__CI__VI 0x00000100L
#define PCIE_PAGE_REQ_STATUS__UNEXPECTED_PAGE_REQ_GRP_INDEX_MASK__CI__VI 0x00000002L
#define PCIE_PASID_CAP__MAX_PASID_WIDTH_MASK__CI__VI 0x00001f00L
#define PCIE_PASID_CAP__PASID_EXE_PERMISSION_SUPPORTED_MASK__CI__VI 0x00000002L
#define PCIE_PASID_CAP__PASID_GLOBAL_INVALIDATE_SUPPORTED_MASK__CI 0x00000008L
#define PCIE_PASID_CAP__PASID_PRIV_MODE_SUPPORTED_MASK__CI__VI 0x00000004L
#define PCIE_PASID_CAP__PASID_TLP_PREFIX_SUPPORTED_MASK__CI 0x00000001L
#define PCIE_PASID_CNTL__PASID_ENABLE_MASK__CI__VI 0x00000001L
#define PCIE_PASID_CNTL__PASID_EXE_PERMISSION_ENABLE_MASK__CI__VI 0x00000002L
#define PCIE_PASID_CNTL__PASID_PRIV_MODE_SUPPORTED_ENABLE_MASK__CI__VI 0x00000004L
#define PCIE_PASID_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_PASID_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_PASID_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_C_CLK_MASK 0x00000f00L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_MST_R_CLK_MASK 0x000000f0L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_NS_C_CLK_MASK 0x00f00000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_R_CLK_MASK 0x0000f000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_SLV_S_C_CLK_MASK 0x000f0000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK2_MASK 0x0f000000L
#define PCIE_PERF_CNTL_EVENT0_PORT_SEL__PERF0_PORT_SEL_TXCLK_MASK 0x0000000fL
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_C_CLK_MASK 0x00000f00L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_MST_R_CLK_MASK 0x000000f0L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_NS_C_CLK_MASK 0x00f00000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_R_CLK_MASK 0x0000f000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_SLV_S_C_CLK_MASK 0x000f0000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK2_MASK 0x0f000000L
#define PCIE_PERF_CNTL_EVENT1_PORT_SEL__PERF1_PORT_SEL_TXCLK_MASK 0x0000000fL
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_MST_C_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_MST_C_CLK__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_MST_R_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_MST_R_CLK__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_SLV_NS_C_CLK__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_SLV_R_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_SLV_R_CLK__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_SLV_S_C_CLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_SLV_S_C_CLK__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_CNTL_TXCLK2__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_TXCLK2__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_TXCLK2__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_TXCLK2__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_CNTL_TXCLK__COUNTER0_UPPER_MASK 0x00ff0000L
#define PCIE_PERF_CNTL_TXCLK__COUNTER1_UPPER_MASK 0xff000000L
#define PCIE_PERF_CNTL_TXCLK__EVENT0_SEL_MASK 0x000000ffL
#define PCIE_PERF_CNTL_TXCLK__EVENT1_SEL_MASK 0x0000ff00L
#define PCIE_PERF_COUNT0_MST_C_CLK__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT0_MST_R_CLK__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT0_SLV_NS_C_CLK__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT0_SLV_R_CLK__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT0_SLV_S_C_CLK__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT0_TXCLK2__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT0_TXCLK__COUNTER0_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_MST_C_CLK__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_MST_R_CLK__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_SLV_NS_C_CLK__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_SLV_R_CLK__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_SLV_S_C_CLK__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_TXCLK2__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT1_TXCLK__COUNTER1_MASK 0xffffffffL
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_EN_MASK 0x00000001L
#define PCIE_PERF_COUNT_CNTL__GLOBAL_COUNT_RESET_MASK 0x00000004L
#define PCIE_PERF_COUNT_CNTL__GLOBAL_SHADOW_WR_MASK 0x00000002L
#define PCIE_PERF_LATENCY_CNTL__CFG_IO_REQ_MASK__SI 0x00000800L
#define PCIE_PERF_LATENCY_CNTL__CPL_MODE_MASK__SI 0x00004000L
#define PCIE_PERF_LATENCY_CNTL__MEM_REQ_MASK__SI 0x00000400L
#define PCIE_PERF_LATENCY_CNTL__NO_SNOOP_MASK__SI 0x00000200L
#define PCIE_PERF_LATENCY_CNTL__PORT_MODE_MASK__SI 0x00000080L
#define PCIE_PERF_LATENCY_CNTL__PORT_NUM_MASK__SI 0x00000070L
#define PCIE_PERF_LATENCY_CNTL__REQ_ID_MODE_MASK__SI 0x00001000L
#define PCIE_PERF_LATENCY_CNTL__SNOOP_MASK__SI 0x00000100L
#define PCIE_PERF_LATENCY_CNTL__TAG_MODE_MASK__SI 0x00002000L
#define PCIE_PERF_LATENCY_CNTL__TIMER_EN_MASK__SI 0x00000001L
#define PCIE_PERF_LATENCY_CNTL__TIMER_RESET_MASK__SI 0x00000004L
#define PCIE_PERF_LATENCY_CNTL__TIMER_SHADOW_WR_MASK__SI 0x00000002L
#define PCIE_PERF_LATENCY_CNTL__TRAFFIC_CLASS_MASK__SI 0x00ff0000L
#define PCIE_PERF_LATENCY_COUNTER0__NUM_REQ_MASK__SI 0xffffffffL
#define PCIE_PERF_LATENCY_COUNTER1__NUM_EXCEED_MASK__SI 0xffffffffL
#define PCIE_PERF_LATENCY_MAX__PEAK_MASK__SI 0x0000ffffL
#define PCIE_PERF_LATENCY_MAX__REQUESTER_ID_MASK__SI 0xffff0000L
#define PCIE_PERF_LATENCY_REQ_ID__REQUESTER_ID_MASK__SI 0x0000ffffL
#define PCIE_PERF_LATENCY_REQ_ID__REQUESTER_MASK_MASK__SI 0xffff0000L
#define PCIE_PERF_LATENCY_TAG__TAG_MASK_MASK__SI 0x0000ff00L
#define PCIE_PERF_LATENCY_TAG__TAG_MASK__SI 0x000000ffL
#define PCIE_PERF_LATENCY_THRESHOLD__THRESHOLD_MASK__SI 0x0000ffffL
#define PCIE_PERF_LATENCY_TIMER_HI__TIMER_HI_MASK__SI 0xffffffffL
#define PCIE_PERF_LATENCY_TIMER_LO__TIMER_LO_MASK__SI 0xffffffffL
#define PCIE_PERF_MAS_ACC_END_LO__PERF_MAS_ACC_END_LO_MASK__SI 0xfffffffcL
#define PCIE_PERF_MAS_ACC_START_END_HI__PERF_MAS_ACC_END_HI_MASK__SI 0x0000ff00L
#define PCIE_PERF_MAS_ACC_START_END_HI__PERF_MAS_ACC_START_HI_MASK__SI 0x000000ffL
#define PCIE_PERF_MAS_ACC_START_LO__PERF_MAS_ACC_START_LO_MASK__SI 0xfffffffcL
#define PCIE_PERF_SLV_ACC_HI__PERF_SLV_ACC_HI_MASK__SI 0xffffffffL
#define PCIE_PERF_SLV_ACC_LO__PERF_SLV_ACC_LO_MASK__SI 0xfffffffcL
#define PCIE_PI_RCVL0S_FTS_DET__PI_RCVL0S_FTS_DET_MAX_MASK__SI 0x1fff0000L
#define PCIE_PI_RCVL0S_FTS_DET__PI_RCVL0S_FTS_DET_MIN_MASK__SI 0x00003ffeL
#define PCIE_PI_RCVL0S_FTS_DET__PI_RCVL0S_FTS_DET_RST_MASK__SI 0x00000001L
#define PCIE_PORT_DATA__PCIE_DATA_MASK__SI 0xffffffffL
#define PCIE_PORT_INDEX__PCIE_INDEX_MASK__SI 0x000000ffL
#define PCIE_PORT_VC_CAP_REG1__EXT_VC_COUNT_MASK 0x00000007L
#define PCIE_PORT_VC_CAP_REG1__LOW_PRIORITY_EXT_VC_COUNT_MASK 0x00000070L
#define PCIE_PORT_VC_CAP_REG1__PORT_ARB_TABLE_ENTRY_SIZE_MASK 0x00000c00L
#define PCIE_PORT_VC_CAP_REG1__REF_CLK_MASK 0x00000300L
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_CAP_MASK 0x000000ffL
#define PCIE_PORT_VC_CAP_REG2__VC_ARB_TABLE_OFFSET_MASK 0xff000000L
#define PCIE_PORT_VC_CNTL__LOAD_VC_ARB_TABLE_MASK 0x00000001L
#define PCIE_PORT_VC_CNTL__VC_ARB_SELECT_MASK 0x0000000eL
#define PCIE_PORT_VC_STATUS__VC_ARB_TABLE_STATUS_MASK 0x00000001L
#define PCIE_PRBS_CLR__PRBS_CHECKER_DEBUG_BUS_SELECT_MASK 0x000f0000L
#define PCIE_PRBS_CLR__PRBS_CLR_MASK 0x0000ffffL
#define PCIE_PRBS_ERRCNT_0__PRBS_ERRCNT_0_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_10__PRBS_ERRCNT_10_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_11__PRBS_ERRCNT_11_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_12__PRBS_ERRCNT_12_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_13__PRBS_ERRCNT_13_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_14__PRBS_ERRCNT_14_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_15__PRBS_ERRCNT_15_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_1__PRBS_ERRCNT_1_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_2__PRBS_ERRCNT_2_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_3__PRBS_ERRCNT_3_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_4__PRBS_ERRCNT_4_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_5__PRBS_ERRCNT_5_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_6__PRBS_ERRCNT_6_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_7__PRBS_ERRCNT_7_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_8__PRBS_ERRCNT_8_MASK 0xffffffffL
#define PCIE_PRBS_ERRCNT_9__PRBS_ERRCNT_9_MASK 0xffffffffL
#define PCIE_PRBS_FREERUN__PRBS_FREERUN_MASK 0x0000ffffL
#define PCIE_PRBS_HI_BITCNT__PRBS_HI_BITCNT_MASK 0x000000ffL
#define PCIE_PRBS_LO_BITCNT__PRBS_LO_BITCNT_MASK 0xffffffffL
#define PCIE_PRBS_MISC__PRBS_CHK_ERR_MASK_MASK 0xffff0000L
#define PCIE_PRBS_MISC__PRBS_DATA_RATE_MASK__CI__VI 0x0000c000L
#define PCIE_PRBS_MISC__PRBS_EN_MASK 0x00000001L
#define PCIE_PRBS_MISC__PRBS_GEN2_SPEED_MASK__SI 0x00008000L
#define PCIE_PRBS_STATUS1__PRBS_ERRSTAT_MASK 0x0000ffffL
#define PCIE_PRBS_STATUS1__PRBS_LOCKED_MASK 0xffff0000L
#define PCIE_PRBS_STATUS2__PRBS_BITCNT_DONE_MASK 0x0000ffffL
#define PCIE_PRBS_USER_PATTERN__PRBS_USER_DEFINE_PATTERN_MASK__SI 0x3fffffffL
#define PCIE_PRBS_USER_PATTERN__PRBS_USER_PATTERN_MASK__CI__VI 0x3fffffffL
#define PCIE_PWR_BUDGET_CAP__SYSTEM_ALLOCATED_MASK__CI__VI 0x00000001L
#define PCIE_PWR_BUDGET_DATA_SELECT__DATA_SELECT_MASK__CI__VI 0x000000ffL
#define PCIE_PWR_BUDGET_DATA__BASE_POWER_MASK__CI__VI 0x000000ffL
#define PCIE_PWR_BUDGET_DATA__DATA_SCALE_MASK__CI__VI 0x00000300L
#define PCIE_PWR_BUDGET_DATA__PM_STATE_MASK__CI__VI 0x00006000L
#define PCIE_PWR_BUDGET_DATA__PM_SUB_STATE_MASK__CI__VI 0x00001c00L
#define PCIE_PWR_BUDGET_DATA__POWER_RAIL_MASK__CI__VI 0x001c0000L
#define PCIE_PWR_BUDGET_DATA__TYPE_MASK__CI__VI 0x00038000L
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_PWR_BUDGET_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_0_MASK__SI 0x00010000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_10_MASK__SI 0x04000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_11_MASK__SI 0x08000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_12_MASK__SI 0x10000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_13_MASK__SI 0x20000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_14_MASK__SI 0x40000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_15_MASK__SI 0x80000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_1_MASK__SI 0x00020000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_2_MASK__SI 0x00040000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_3_MASK__SI 0x00080000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_4_MASK__SI 0x00100000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_5_MASK__SI 0x00200000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_6_MASK__SI 0x00400000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_7_MASK__SI 0x00800000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_8_MASK__SI 0x01000000L
#define PCIE_P_BUF_STATUS__P_DESKEW_BUF_OVERFLOW_9_MASK__SI 0x02000000L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_0_MASK__SI 0x00000001L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_10_MASK__SI 0x00000400L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_11_MASK__SI 0x00000800L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_12_MASK__SI 0x00001000L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_13_MASK__SI 0x00002000L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_14_MASK__SI 0x00004000L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_15_MASK__SI 0x00008000L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_1_MASK__SI 0x00000002L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_2_MASK__SI 0x00000004L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_3_MASK__SI 0x00000008L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_4_MASK__SI 0x00000010L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_5_MASK__SI 0x00000020L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_6_MASK__SI 0x00000040L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_7_MASK__SI 0x00000080L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_8_MASK__SI 0x00000100L
#define PCIE_P_BUF_STATUS__P_ELASTIC_BUF_OVERFLOW_9_MASK__SI 0x00000200L
#define PCIE_P_BUF_STATUS__P_OVERFLOW_ERR_MASK__CI__VI 0x0000ffffL
#define PCIE_P_BUF_STATUS__P_UNDERFLOW_ERR_MASK__CI__VI 0xffff0000L
#define PCIE_P_CNTL__B_PG2RX_CR_EN_MODE_MASK__SI 0x40000000L
#define PCIE_P_CNTL__DLP_IGNORE_IN_L1_EN_MASK__CI__VI 0x00010000L
#define PCIE_P_CNTL__LC_RXP_DONT_ALIGN_ON_TSx_MASK__SI 0x20000000L
#define PCIE_P_CNTL__PI_RXEN_GATER_MASK__SI 0x0f000000L
#define PCIE_P_CNTL__PI_SYMALIGN_DIS_ELIDLE_MASK__SI 0x00000080L
#define PCIE_P_CNTL__P_ALLOW_PRX_FRONTEND_SHUTOFF_MASK__SI 0x00001000L
#define PCIE_P_CNTL__P_ALWAYS_USE_FAST_TXCLK_MASK 0x00002000L
#define PCIE_P_CNTL__P_BLK_LOCK_MODE_MASK__CI__VI 0x00001000L
#define PCIE_P_CNTL__P_EBUF_SYNC_MODE_MASK__SI 0x00000400L
#define PCIE_P_CNTL__P_ELASTDESKEW_HW_DEBUG_MASK__CI__VI 0x00000008L
#define PCIE_P_CNTL__P_ELEC_IDLE_MODE_MASK 0x0000c000L
#define PCIE_P_CNTL__P_ENABLE_PLL_LOCKING_IN_QUICKSIM_MASK__SI 0x00000004L
#define PCIE_P_CNTL__P_IGNORE_CRC_ERR_MASK__CI__VI 0x00000010L
#define PCIE_P_CNTL__P_IGNORE_EDB_ERR_MASK__CI__VI 0x00000040L
#define PCIE_P_CNTL__P_IGNORE_IDL_ERR_MASK__CI__VI 0x00000080L
#define PCIE_P_CNTL__P_IGNORE_LEN_ERR_MASK__CI__VI 0x00000020L
#define PCIE_P_CNTL__P_IGNORE_TOK_ERR_MASK__CI__VI 0x00000100L
#define PCIE_P_CNTL__P_LDSK_MASK_RCVR_ELEC_IDLE_MASK__SI 0x00000800L
#define PCIE_P_CNTL__P_MASK_RCVR_EIDLE_EN_MASK__SI 0x00000100L
#define PCIE_P_CNTL__P_PLL_BUF_PDNB_MASK__SI 0x00000010L
#define PCIE_P_CNTL__P_PLL_PDNB_MASK__SI 0x00000200L
#define PCIE_P_CNTL__P_PLL_PWRDN_IN_L1L23_MASK__SI 0x00000008L
#define PCIE_P_CNTL__P_PWRDN_EN_MASK 0x00000001L
#define PCIE_P_CNTL__P_SYMALIGN_HW_DEBUG_MASK__CI__VI 0x00000004L
#define PCIE_P_CNTL__P_SYMALIGN_MODE_MASK 0x00000002L
#define PCIE_P_CNTL__P_TXCLK_RCV_PWRDN_MASK__SI 0x00000040L
#define PCIE_P_CNTL__P_TXCLK_SND_PWRDN_MASK__SI 0x00000020L
#define PCIE_P_CNTL__RXP_NAK_FIX_IN_MODE1_EN_MASK__SI 0x80000000L
#define PCIE_P_CNTL__RXP_REALIGN_ON_EACH_TSX_OR_SKP_MASK__SI 0x10000000L
#define PCIE_P_CNTL__RXP_XBAR_MUX0_MASK__SI 0x00030000L
#define PCIE_P_CNTL__RXP_XBAR_MUX1_MASK__SI 0x000c0000L
#define PCIE_P_CNTL__RXP_XBAR_MUX2_MASK__SI 0x00300000L
#define PCIE_P_CNTL__RXP_XBAR_MUX3_MASK__SI 0x00c00000L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_0_MASK__SI 0x00000001L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_10_MASK__SI 0x00000400L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_11_MASK__SI 0x00000800L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_12_MASK__SI 0x00001000L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_13_MASK__SI 0x00002000L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_14_MASK__SI 0x00004000L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_15_MASK__SI 0x00008000L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_1_MASK__SI 0x00000002L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_2_MASK__SI 0x00000004L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_3_MASK__SI 0x00000008L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_4_MASK__SI 0x00000010L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_5_MASK__SI 0x00000020L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_6_MASK__SI 0x00000040L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_7_MASK__SI 0x00000080L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_8_MASK__SI 0x00000100L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_9_MASK__SI 0x00000200L
#define PCIE_P_DECODER_STATUS__P_DECODE_ERR_MASK__CI__VI 0x0000ffffL
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_0_MASK__SI 0x00010000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_10_MASK__SI 0x04000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_11_MASK__SI 0x08000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_12_MASK__SI 0x10000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_13_MASK__SI 0x20000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_14_MASK__SI 0x40000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_15_MASK__SI 0x80000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_1_MASK__SI 0x00020000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_2_MASK__SI 0x00040000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_3_MASK__SI 0x00080000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_4_MASK__SI 0x00100000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_5_MASK__SI 0x00200000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_6_MASK__SI 0x00400000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_7_MASK__SI 0x00800000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_8_MASK__SI 0x01000000L
#define PCIE_P_DECODER_STATUS__P_DISPARITY_ERR_9_MASK__SI 0x02000000L
#define PCIE_P_DECODE_ERR_CNTL__CODE_ERR_CNT_RESET_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNTL__DISPARITY_ERR_CNT_RESET_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_0__CODE_ERR_CNT_0_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_0__DISPARITY_ERR_CNT_0_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_10__CODE_ERR_CNT_10_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_10__DISPARITY_ERR_CNT_10_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_11__CODE_ERR_CNT_11_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_11__DISPARITY_ERR_CNT_11_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_12__CODE_ERR_CNT_12_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_12__DISPARITY_ERR_CNT_12_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_13__CODE_ERR_CNT_13_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_13__DISPARITY_ERR_CNT_13_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_14__CODE_ERR_CNT_14_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_14__DISPARITY_ERR_CNT_14_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_15__CODE_ERR_CNT_15_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_15__DISPARITY_ERR_CNT_15_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_1__CODE_ERR_CNT_1_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_1__DISPARITY_ERR_CNT_1_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_2__CODE_ERR_CNT_2_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_2__DISPARITY_ERR_CNT_2_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_3__CODE_ERR_CNT_3_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_3__DISPARITY_ERR_CNT_3_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_4__CODE_ERR_CNT_4_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_4__DISPARITY_ERR_CNT_4_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_5__CODE_ERR_CNT_5_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_5__DISPARITY_ERR_CNT_5_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_6__CODE_ERR_CNT_6_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_6__DISPARITY_ERR_CNT_6_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_7__CODE_ERR_CNT_7_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_7__DISPARITY_ERR_CNT_7_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_8__CODE_ERR_CNT_8_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_8__DISPARITY_ERR_CNT_8_MASK__SI 0xffff0000L
#define PCIE_P_DECODE_ERR_CNT_9__CODE_ERR_CNT_9_MASK__SI 0x0000ffffL
#define PCIE_P_DECODE_ERR_CNT_9__DISPARITY_ERR_CNT_9_MASK__SI 0xffff0000L
#define PCIE_P_IMP_CNTL_STRENGTH__PI_HALT_IMP_CAL_MASK__SI 0x10000000L
#define PCIE_P_IMP_CNTL_STRENGTH__P_PAD_MANUAL_OVERRIDE_MASK__SI 0x80000000L
#define PCIE_P_IMP_CNTL_STRENGTH__P_RX_IMP_CNTL_MASK__SI 0x0f000000L
#define PCIE_P_IMP_CNTL_STRENGTH__P_RX_IMP_CNTL_READ_BACK_MASK__SI 0x00000f00L
#define PCIE_P_IMP_CNTL_STRENGTH__P_TX_IMP_CNTL_MASK__SI 0x00f00000L
#define PCIE_P_IMP_CNTL_STRENGTH__P_TX_IMP_CNTL_READ_BACK_MASK__SI 0x000000f0L
#define PCIE_P_IMP_CNTL_STRENGTH__P_TX_STR_CNTL_MASK__SI 0x000f0000L
#define PCIE_P_IMP_CNTL_STRENGTH__P_TX_STR_CNTL_READ_BACK_MASK__SI 0x0000000fL
#define PCIE_P_IMP_CNTL_UPDATE__P_IMP_PAD_DEC_THRESHOLD_MASK__SI 0x1f000000L
#define PCIE_P_IMP_CNTL_UPDATE__P_IMP_PAD_INC_THRESHOLD_MASK__SI 0x001f0000L
#define PCIE_P_IMP_CNTL_UPDATE__P_IMP_PAD_SAMPLE_DELAY_MASK__SI 0x00001f00L
#define PCIE_P_IMP_CNTL_UPDATE__P_IMP_PAD_UPDATE_RATE_MASK__SI 0x0000001fL
#define PCIE_P_MISC_DEBUG_STATUS__P_HW_DEBUG_MASK__SI 0x0000fff0L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_0_MASK__SI 0x00010000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_10_MASK__SI 0x04000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_11_MASK__SI 0x08000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_12_MASK__SI 0x10000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_13_MASK__SI 0x20000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_14_MASK__SI 0x40000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_15_MASK__SI 0x80000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_1_MASK__SI 0x00020000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_2_MASK__SI 0x00040000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_3_MASK__SI 0x00080000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_4_MASK__SI 0x00100000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_5_MASK__SI 0x00200000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_6_MASK__SI 0x00400000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_7_MASK__SI 0x00800000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_8_MASK__SI 0x01000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_INSERT_ERROR_9_MASK__SI 0x02000000L
#define PCIE_P_MISC_DEBUG_STATUS__P_LANE_REVERSAL_MASK__SI 0x00000004L
#define PCIE_P_MISC_STATUS__P_DESKEW_ERR_MASK__CI__VI 0x000000ffL
#define PCIE_P_MISC_STATUS__P_SYMUNLOCK_ERR_MASK__CI__VI 0xffff0000L
#define PCIE_P_PAD_FORCE_DIS__B_PBG_PDNB_FDIS_MASK__SI 0x02000000L
#define PCIE_P_PAD_FORCE_DIS__B_PIMP_RX_PDNB_FDIS_MASK__SI 0x08000000L
#define PCIE_P_PAD_FORCE_DIS__B_PIMP_TX_PDNB_FDIS_MASK__SI 0x04000000L
#define PCIE_P_PAD_FORCE_DIS__B_PI_DREN_FDIS_MASK__SI 0x01000000L
#define PCIE_P_PAD_FORCE_DIS__B_PPLL_BUF_PDNB_FDIS_MASK__SI 0x00f00000L
#define PCIE_P_PAD_FORCE_DIS__B_PPLL_PDNB_FDIS_MASK__SI 0x000f0000L
#define PCIE_P_PAD_FORCE_DIS__B_PRX_PDNB_FDIS_MASK__SI 0x0000ff00L
#define PCIE_P_PAD_FORCE_DIS__B_PTX_PDNB_FDIS_MASK__SI 0x000000ffL
#define PCIE_P_PAD_FORCE_EN__B_PBG_PDNB_FEN_MASK__SI 0x02000000L
#define PCIE_P_PAD_FORCE_EN__B_PIMP_RX_PDNB_FEN_MASK__SI 0x08000000L
#define PCIE_P_PAD_FORCE_EN__B_PIMP_TX_PDNB_FEN_MASK__SI 0x04000000L
#define PCIE_P_PAD_FORCE_EN__B_PI_DREN_FEN_MASK__SI 0x01000000L
#define PCIE_P_PAD_FORCE_EN__B_PPLL_BUF_PDNB_FEN_MASK__SI 0x00f00000L
#define PCIE_P_PAD_FORCE_EN__B_PPLL_PDNB_FEN_MASK__SI 0x000f0000L
#define PCIE_P_PAD_FORCE_EN__B_PRX_PDNB_FEN_MASK__SI 0x0000ff00L
#define PCIE_P_PAD_FORCE_EN__B_PTX_PDNB_FEN_MASK__SI 0x000000ffL
#define PCIE_P_PAD_MISC_CNTL__P_LINK_RETRAIN_ON_ERR_EN_MASK__SI 0x00000008L
#define PCIE_P_PAD_MISC_CNTL__P_PAD_IMP_DUMMYOUT_MASK__SI 0x00000002L
#define PCIE_P_PAD_MISC_CNTL__P_PAD_IMP_TESTOUT_MASK__SI 0x00000004L
#define PCIE_P_PAD_MISC_CNTL__P_PAD_I_DUMMYOUT_MASK__SI 0x00000001L
#define PCIE_P_PAD_MISC_CNTL__P_PLLCAL_INC_LOWER_PHASE_MASK__SI 0x00000070L
#define PCIE_P_PLL_CNTL__P_CALREF_MASK__SI 0x0000000cL
#define PCIE_P_PLL_CNTL__P_VCOREF_MASK__SI 0x00000003L
#define PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH_MASK 0x0000007eL
#define PCIE_P_PORT_LANE_STATUS__PORT_LANE_REVERSAL_MASK 0x00000001L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_0_MASK__SI 0x00010000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_10_MASK__SI 0x04000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_11_MASK__SI 0x08000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_12_MASK__SI 0x10000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_13_MASK__SI 0x20000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_14_MASK__SI 0x40000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_15_MASK__SI 0x80000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_1_MASK__SI 0x00020000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_2_MASK__SI 0x00040000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_3_MASK__SI 0x00080000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_4_MASK__SI 0x00100000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_5_MASK__SI 0x00200000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_6_MASK__SI 0x00400000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_7_MASK__SI 0x00800000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_8_MASK__SI 0x01000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_CORRUPT_SYMBOL_9_MASK__SI 0x02000000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_0_MASK__SI 0x00000001L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_10_MASK__SI 0x00000400L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_11_MASK__SI 0x00000800L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_12_MASK__SI 0x00001000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_13_MASK__SI 0x00002000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_14_MASK__SI 0x00004000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_15_MASK__SI 0x00008000L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_1_MASK__SI 0x00000002L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_2_MASK__SI 0x00000004L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_3_MASK__SI 0x00000008L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_4_MASK__SI 0x00000010L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_5_MASK__SI 0x00000020L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_6_MASK__SI 0x00000040L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_7_MASK__SI 0x00000080L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_8_MASK__SI 0x00000100L
#define PCIE_P_RCVR_DEBUG_CNTL__P_FORCE_SYMBOL_UNLOCK_9_MASK__SI 0x00000200L
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MAX_MASK__CI__VI 0x0000ff00L
#define PCIE_P_RCV_L0S_FTS_DET__P_RCV_L0S_FTS_DET_MIN_MASK__CI__VI 0x000000ffL
#define PCIE_P_RXP_ERR_RETRAIN_CTL__P_RXP_DCB_ERR_RETRAIN_MASK__SI 0x02000000L
#define PCIE_P_RXP_ERR_RETRAIN_CTL__P_RXP_THRESH_CLEARSKP_MASK__SI 0x01000000L
#define PCIE_P_RXP_ERR_RETRAIN_CTL__P_RXP_THRESH_CODE_ERR_MASK__SI 0x0000ff00L
#define PCIE_P_RXP_ERR_RETRAIN_CTL__P_RXP_THRESH_DISP_ERR_MASK__SI 0x000000ffL
#define PCIE_P_STR_CNTL_UPDATE__P_STR_PAD_DEC_THRESHOLD_MASK__SI 0x1f000000L
#define PCIE_P_STR_CNTL_UPDATE__P_STR_PAD_INC_THRESHOLD_MASK__SI 0x001f0000L
#define PCIE_P_STR_CNTL_UPDATE__P_STR_PAD_SAMPLE_DELAY_MASK__SI 0x00001f00L
#define PCIE_P_STR_CNTL_UPDATE__P_STR_PAD_UPDATE_RATE_MASK__SI 0x0000001fL
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_BYPASS_MODE_MASK__SI 0x00100000L
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_ELECT_IDLE_DET_EN_MASK__SI 0x00000001L
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_ENABLE_IN_GEN1_MASK__SI 0x00200000L
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_M_GOOD_MASK__SI 0x000003fcL
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_N_BAD_MASK__SI 0x0003fc00L
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_PAD_MODE_MASK__SI 0x000c0000L
#define PCIE_P_SYMSYNC_CTL__P_SYMSYNC_SYNC_MODE_MASK__SI 0x00000002L
#define PCIE_REG_R_RTR_TIMEOUT_CNTL__REG_R_RTR_TIMEOUT_RST_MASK__SI 0x00000001L
#define PCIE_REG_R_RTR_TIMEOUT_CNTL__REG_R_RTR_TIMEOUT_VALUE_MASK__SI 0xfffffff0L
#define PCIE_RESERVED__PCIE_RESERVED_MASK 0xffffffffL
#define PCIE_RTR_CPL_TIMEOUT_STATUS__CI_MST_C_RTR_ERROR_MASK__SI 0x00000004L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__CI_MST_C_RTR_STATUS_MASK__SI 0x00040000L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__CI_MST_R_RTR_ERROR_MASK__SI 0x00000002L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__CI_MST_R_RTR_STATUS_MASK__SI 0x00020000L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__CI_SLV_R_RTR_ERROR_MASK__SI 0x00000001L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__CI_SLV_R_RTR_STATUS_MASK__SI 0x00010000L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__REG_R_RTR_ERROR_MASK__SI 0x00000008L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__REG_R_RTR_STATUS_MASK__SI 0x00080000L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__TX_SLVCPL_TIMEOUT_ERROR_MASK__SI 0x00000010L
#define PCIE_RTR_CPL_TIMEOUT_STATUS__TX_SLVCPL_TIMEOUT_STATUS_MASK__SI 0x00100000L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_ATSTRANSREQ_UR_MASK__CI__VI 0x00000008L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVALIDPASID_UR_MASK__CI__VI 0x00000001L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_INVCPL_UR_MASK__CI__VI 0x00000020L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_PAGEREQMSG_UR_MASK__CI__VI 0x00000010L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMRD_UR_MASK__CI__VI 0x00000002L
#define PCIE_RX_CNTL2__RX_IGNORE_EP_TRANSMWR_UR_MASK__CI__VI 0x00000004L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVCPLPASID_UR_MASK__CI__VI 0x00000010L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_INVREQ_UR_MASK__CI__VI 0x00000008L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_PRGRESPMSG_UR_MASK__CI__VI 0x00000004L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMRDPASID_UR_MASK__CI__VI 0x00000001L
#define PCIE_RX_CNTL3__RX_IGNORE_RC_TRANSMWRPASID_UR_MASK__CI__VI 0x00000002L
#define PCIE_RX_CNTL__RX_FC_INIT_FROM_REG_MASK 0x00008000L
#define PCIE_RX_CNTL__RX_GEN_ONE_NAK_MASK 0x00004000L
#define PCIE_RX_CNTL__RX_IGNORE_AT_ERR_MASK__CI__VI 0x00001000L
#define PCIE_RX_CNTL__RX_IGNORE_BE_ERR_MASK 0x00000002L
#define PCIE_RX_CNTL__RX_IGNORE_CFG_ERR_MASK 0x00000010L
#define PCIE_RX_CNTL__RX_IGNORE_CFG_UR_MASK 0x00000400L
#define PCIE_RX_CNTL__RX_IGNORE_CPLPREFIX_ERR_MASK__CI__VI 0x00800000L
#define PCIE_RX_CNTL__RX_IGNORE_CPL_ERR_MASK 0x00000020L
#define PCIE_RX_CNTL__RX_IGNORE_CRC_ERR_MASK 0x00000008L
#define PCIE_RX_CNTL__RX_IGNORE_EP_ERR_MASK 0x00000040L
#define PCIE_RX_CNTL__RX_IGNORE_INVALIDPASID_ERR_MASK__CI__VI 0x01000000L
#define PCIE_RX_CNTL__RX_IGNORE_IO_ERR_MASK 0x00000001L
#define PCIE_RX_CNTL__RX_IGNORE_IO_UR_MASK 0x00000800L
#define PCIE_RX_CNTL__RX_IGNORE_LEN_MISMATCH_ERR_MASK 0x00000080L
#define PCIE_RX_CNTL__RX_IGNORE_MAXPREFIX_ERR_MASK__CI__VI 0x00400000L
#define PCIE_RX_CNTL__RX_IGNORE_MAX_PAYLOAD_ERR_MASK 0x00000100L
#define PCIE_RX_CNTL__RX_IGNORE_MSG_ERR_MASK 0x00000004L
#define PCIE_RX_CNTL__RX_IGNORE_NOT_PASID_UR_MASK__CI__VI 0x02000000L
#define PCIE_RX_CNTL__RX_IGNORE_SHORTPREFIX_ERR_MASK__CI__VI 0x00200000L
#define PCIE_RX_CNTL__RX_IGNORE_TC_ERR_MASK 0x00000200L
#define PCIE_RX_CNTL__RX_IGNORE_VEND0_UR_MASK__SI 0x00001000L
#define PCIE_RX_CNTL__RX_NAK_IF_FIFO_FULL_MASK 0x00002000L
#define PCIE_RX_CNTL__RX_PCIE_CPL_TIMEOUT_DIS_MASK 0x00100000L
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MASK 0x00070000L
#define PCIE_RX_CNTL__RX_RCB_CPL_TIMEOUT_MODE_MASK 0x00080000L
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLD_MASK 0x00000fffL
#define PCIE_RX_CREDITS_ALLOCATED_CPL__RX_CREDITS_ALLOCATED_CPLH_MASK 0x00ff0000L
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPD_MASK 0x00000fffL
#define PCIE_RX_CREDITS_ALLOCATED_NP__RX_CREDITS_ALLOCATED_NPH_MASK 0x00ff0000L
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PD_MASK 0x00000fffL
#define PCIE_RX_CREDITS_ALLOCATED_P__RX_CREDITS_ALLOCATED_PH_MASK 0x00ff0000L
#define PCIE_RX_CREDITS_RECEIVED_CPL__RX_CREDITS_RECEIVED_CPLD_MASK__SI 0x00000fffL
#define PCIE_RX_CREDITS_RECEIVED_CPL__RX_CREDITS_RECEIVED_CPLH_MASK__SI 0x00ff0000L
#define PCIE_RX_CREDITS_RECEIVED_NP__RX_CREDITS_RECEIVED_NPD_MASK__SI 0x00000fffL
#define PCIE_RX_CREDITS_RECEIVED_NP__RX_CREDITS_RECEIVED_NPH_MASK__SI 0x00ff0000L
#define PCIE_RX_CREDITS_RECEIVED_P__RX_CREDITS_RECEIVED_PD_MASK__SI 0x00000fffL
#define PCIE_RX_CREDITS_RECEIVED_P__RX_CREDITS_RECEIVED_PH_MASK__SI 0x00ff0000L
#define PCIE_RX_EXPECTED_SEQNUM__RX_EXPECTED_SEQNUM_MASK__CI__VI 0x00000fffL
#define PCIE_RX_LASTACK_SEQNUM__RX_LASTACK_SEQNUM_MASK__SI 0x00000fffL
#define PCIE_RX_LAST_TLP0__RX_LAST_TLP0_MASK 0xffffffffL
#define PCIE_RX_LAST_TLP1__RX_LAST_TLP1_MASK 0xffffffffL
#define PCIE_RX_LAST_TLP2__RX_LAST_TLP2_MASK 0xffffffffL
#define PCIE_RX_LAST_TLP3__RX_LAST_TLP3_MASK 0xffffffffL
#define PCIE_RX_NUM_NACK_GENERATED__RX_NUM_NACK_GENERATED_MASK__SI 0xffffffffL
#define PCIE_RX_NUM_NACK__RX_NUM_NACK_MASK__SI 0xffffffffL
#define PCIE_RX_NUM_NAK_GENERATED__RX_NUM_NAK_GENERATED_MASK__CI__VI 0xffffffffL
#define PCIE_RX_NUM_NAK__RX_NUM_NAK_MASK__CI__VI 0xffffffffL
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_DATA_MASK 0x00ffffffL
#define PCIE_RX_VENDOR_SPECIFIC__RX_VENDOR_STATUS_MASK 0x01000000L
#define PCIE_SCRATCH__PCIE_SCRATCH_MASK 0xffffffffL
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_ID_MASK__CI__VI 0x0000ffffL
#define PCIE_SECONDARY_ENH_CAP_LIST__CAP_VER_MASK__CI__VI 0x000f0000L
#define PCIE_SECONDARY_ENH_CAP_LIST__NEXT_PTR_MASK__CI__VI 0xfff00000L
#define PCIE_STRAP_F0__STRAP_F0_ACS_EN_MASK__CI__VI 0x00000040L
#define PCIE_STRAP_F0__STRAP_F0_AER_EN_MASK__CI__VI 0x00000020L
#define PCIE_STRAP_F0__STRAP_F0_ATS_EN_MASK__CI__VI 0x00000400L
#define PCIE_STRAP_F0__STRAP_F0_BAR_EN_MASK__CI__VI 0x00000080L
#define PCIE_STRAP_F0__STRAP_F0_DPA_EN_MASK__CI__VI 0x00000200L
#define PCIE_STRAP_F0__STRAP_F0_DSN_EN_MASK__CI__VI 0x00000010L
#define PCIE_STRAP_F0__STRAP_F0_EN_MASK__CI__VI 0x00000001L
#define PCIE_STRAP_F0__STRAP_F0_LEGACY_DEVICE_TYPE_EN_MASK__CI__VI 0x00000002L
#define PCIE_STRAP_F0__STRAP_F0_MC_EN_MASK__CI 0x00002000L
#define PCIE_STRAP_F0__STRAP_F0_MSI_EN_MASK__CI__VI 0x00000004L
#define PCIE_STRAP_F0__STRAP_F0_PAGE_REQ_EN_MASK__CI__VI 0x00000800L
#define PCIE_STRAP_F0__STRAP_F0_PASID_EN_MASK__CI__VI 0x00001000L
#define PCIE_STRAP_F0__STRAP_F0_PWR_EN_MASK__CI__VI 0x00000100L
#define PCIE_STRAP_F0__STRAP_F0_VC_EN_MASK__CI__VI 0x00000008L
#define PCIE_STRAP_F1__STRAP_F1_ACS_EN_MASK__CI__VI 0x00000040L
#define PCIE_STRAP_F1__STRAP_F1_AER_EN_MASK__CI__VI 0x00000020L
#define PCIE_STRAP_F1__STRAP_F1_ATS_EN_MASK__CI__VI 0x00000400L
#define PCIE_STRAP_F1__STRAP_F1_BAR_EN_MASK__CI__VI 0x00000080L
#define PCIE_STRAP_F1__STRAP_F1_DPA_EN_MASK__CI__VI 0x00000200L
#define PCIE_STRAP_F1__STRAP_F1_DSN_EN_MASK__CI__VI 0x00000010L
#define PCIE_STRAP_F1__STRAP_F1_EN_MASK__CI 0x00000001L
#define PCIE_STRAP_F1__STRAP_F1_LEGACY_DEVICE_TYPE_EN_MASK__CI__VI 0x00000002L
#define PCIE_STRAP_F1__STRAP_F1_MSI_EN_MASK__CI__VI 0x00000004L
#define PCIE_STRAP_F1__STRAP_F1_PAGE_REQ_EN_MASK__CI__VI 0x00000800L
#define PCIE_STRAP_F1__STRAP_F1_PASID_EN_MASK__CI__VI 0x00001000L
#define PCIE_STRAP_F1__STRAP_F1_PWR_EN_MASK__CI__VI 0x00000100L
#define PCIE_STRAP_F1__STRAP_F1_VC_EN_MASK__CI__VI 0x00000008L
#define PCIE_STRAP_F2__STRAP_F2_ACS_EN_MASK__CI__VI 0x00000040L
#define PCIE_STRAP_F2__STRAP_F2_AER_EN_MASK__CI__VI 0x00000020L
#define PCIE_STRAP_F2__STRAP_F2_ATS_EN_MASK__CI__VI 0x00000400L
#define PCIE_STRAP_F2__STRAP_F2_BAR_EN_MASK__CI__VI 0x00000080L
#define PCIE_STRAP_F2__STRAP_F2_DPA_EN_MASK__CI__VI 0x00000200L
#define PCIE_STRAP_F2__STRAP_F2_DSN_EN_MASK__CI__VI 0x00000010L
#define PCIE_STRAP_F2__STRAP_F2_EN_MASK__CI 0x00000001L
#define PCIE_STRAP_F2__STRAP_F2_LEGACY_DEVICE_TYPE_EN_MASK__CI__VI 0x00000002L
#define PCIE_STRAP_F2__STRAP_F2_MSI_EN_MASK__CI__VI 0x00000004L
#define PCIE_STRAP_F2__STRAP_F2_PAGE_REQ_EN_MASK__CI__VI 0x00000800L
#define PCIE_STRAP_F2__STRAP_F2_PASID_EN_MASK__CI__VI 0x00001000L
#define PCIE_STRAP_F2__STRAP_F2_PWR_EN_MASK__CI__VI 0x00000100L
#define PCIE_STRAP_F2__STRAP_F2_VC_EN_MASK__CI__VI 0x00000008L
#define PCIE_STRAP_F3__RESERVED_MASK__CI__VI 0xffffffffL
#define PCIE_STRAP_F4__RESERVED_MASK__CI__VI 0xffffffffL
#define PCIE_STRAP_F5__RESERVED_MASK__CI__VI 0xffffffffL
#define PCIE_STRAP_F6__RESERVED_MASK__CI__VI 0xffffffffL
#define PCIE_STRAP_F7__RESERVED_MASK__CI__VI 0xffffffffL
#define PCIE_STRAP_I2C_BD__STRAP_BIF_DBG_I2C_EN_MASK 0x00000080L
#define PCIE_STRAP_I2C_BD__STRAP_BIF_I2C_SLV_ADR_MASK 0x0000007fL
#define PCIE_STRAP_MISC2__STRAP_GEN2_COMPLIANCE_MASK 0x00000002L
#define PCIE_STRAP_MISC2__STRAP_GEN3_COMPLIANCE_MASK__CI__VI 0x00000008L
#define PCIE_STRAP_MISC2__STRAP_MSTCPL_TIMEOUT_EN_MASK 0x00000004L
#define PCIE_STRAP_MISC2__STRAP_TPH_SUPPORTED_MASK__CI__VI 0x00000010L
#define PCIE_STRAP_MISC__RESERVED1_MASK__SI 0x00000010L
#define PCIE_STRAP_MISC__RESERVED2_MASK__SI 0x08000000L
#define PCIE_STRAP_MISC__STRAP_BYPASS_SCRAMBLER_MASK 0x00000040L
#define PCIE_STRAP_MISC__STRAP_CLK_PM_EN_MASK 0x01000000L
#define PCIE_STRAP_MISC__STRAP_ECN1P1_EN_MASK 0x02000000L
#define PCIE_STRAP_MISC__STRAP_EXT_VC_COUNT_MASK 0x04000000L
#define PCIE_STRAP_MISC__STRAP_F0_AER_EN_MASK__SI 0x00000100L
#define PCIE_STRAP_MISC__STRAP_F0_EN_MASK__SI 0x00000200L
#define PCIE_STRAP_MISC__STRAP_F0_LEGACY_DEVICE_TYPE_EN_MASK__SI 0x00001000L
#define PCIE_STRAP_MISC__STRAP_F0_MSI_EN_MASK__SI 0x00000400L
#define PCIE_STRAP_MISC__STRAP_F0_VC_EN_MASK__SI 0x00000800L
#define PCIE_STRAP_MISC__STRAP_F1_AER_EN_MASK__SI 0x00002000L
#define PCIE_STRAP_MISC__STRAP_F1_EN_MASK__SI 0x00004000L
#define PCIE_STRAP_MISC__STRAP_F1_LEGACY_DEVICE_TYPE_EN_MASK__SI 0x00020000L
#define PCIE_STRAP_MISC__STRAP_F1_MSI_EN_MASK__SI 0x00008000L
#define PCIE_STRAP_MISC__STRAP_F1_VC_EN_MASK__SI 0x00010000L
#define PCIE_STRAP_MISC__STRAP_F2_AER_EN_MASK__SI 0x00040000L
#define PCIE_STRAP_MISC__STRAP_F2_EN_MASK__SI 0x00080000L
#define PCIE_STRAP_MISC__STRAP_F2_LEGACY_DEVICE_TYPE_EN_MASK__SI 0x00400000L
#define PCIE_STRAP_MISC__STRAP_F2_MSI_EN_MASK__SI 0x00100000L
#define PCIE_STRAP_MISC__STRAP_F2_VC_EN_MASK__SI 0x00200000L
#define PCIE_STRAP_MISC__STRAP_FLR_EN_MASK__CI__VI 0x40000000L
#define PCIE_STRAP_MISC__STRAP_LINK_CONFIG_MASK__SI__CI 0x0000000fL
#define PCIE_STRAP_MISC__STRAP_MAX_PASID_WIDTH_MASK__CI__VI 0x00001f00L
#define PCIE_STRAP_MISC__STRAP_MST_ADR64_EN_MASK 0x20000000L
#define PCIE_STRAP_MISC__STRAP_PASID_EXE_PERMISSION_SUPPORTED_MASK__CI__VI 0x00002000L
#define PCIE_STRAP_MISC__STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_MASK__CI__VI 0x00008000L
#define PCIE_STRAP_MISC__STRAP_PASID_PRIV_MODE_SUPPORTED_MASK__CI__VI 0x00004000L
#define PCIE_STRAP_MISC__STRAP_PASID_TLP_PREFIX_SUPPORTED_MASK__CI 0x00000080L
#define PCIE_STRAP_MISC__STRAP_PHY_RCVRDET_3NF_MASK__SI 0x00000080L
#define PCIE_STRAP_MISC__STRAP_PWRSAVE_PEIDL_GOOD_MASK__SI 0x00000020L
#define PCIE_STRAP_MISC__STRAP_REVERSE_ALL_MASK 0x10000000L
#define PCIE_STRAP_MISC__STRAP_TL_ALT_BUF_EN_MASK__CI__VI 0x00000010L
#define PCIE_STRAP_PI__STRAP_BACKGROUND_IMP_CAL_MASK__SI 0x00000002L
#define PCIE_STRAP_PI__STRAP_BYPASS_LDSK_TO_LC_MASK__SI 0x80000000L
#define PCIE_STRAP_PI__STRAP_ELAST_WATERMARK_MASK__SI 0x00001800L
#define PCIE_STRAP_PI__STRAP_EXTDEV_EN_MASK__SI 0x0c000000L
#define PCIE_STRAP_PI__STRAP_IMP_MANUAL_OVERRIDE_MASK__SI 0x00000004L
#define PCIE_STRAP_PI__STRAP_INC_PLLCAL_PHASE_MASK__SI 0x01e00000L
#define PCIE_STRAP_PI__STRAP_INIT_REAL_PES_MODE_MASK__SI 0x00100000L
#define PCIE_STRAP_PI__STRAP_LDSK_X1_BYPASS_MASK__SI 0x00004000L
#define PCIE_STRAP_PI__STRAP_PAD_RX_MANUAL_IMPEDANCE_MASK__SI 0x00000078L
#define PCIE_STRAP_PI__STRAP_PAD_TX_MANUAL_IMPEDANCE_MASK__SI 0x00000780L
#define PCIE_STRAP_PI__STRAP_PHY_RX_INCAL_FORCE_MASK__SI 0x02000000L
#define PCIE_STRAP_PI__STRAP_QUICKSIM_START_MASK 0x00000001L
#define PCIE_STRAP_PI__STRAP_RXP_LAT_REDUCTION_DIS_MASK__SI 0x00002000L
#define PCIE_STRAP_PI__STRAP_SHUTOFF_PORTS_FOR_SYM_ERR_MASK__SI 0x40000000L
#define PCIE_STRAP_PI__STRAP_STAGGER_CNTL_MASK__SI 0x00018000L
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_MODE_MASK 0x20000000L
#define PCIE_STRAP_PI__STRAP_TEST_TOGGLE_PATTERN_MASK 0x10000000L
#define PCIE_STRAP_PI__STRAP_TX_PDNB_MODE_MASK__SI 0x00020000L
#define PCIE_STRAP_PI__STRAP_VCO_MODE_MASK__SI 0x000c0000L
#define PCIE_TLP_PREFIX_LOG0__TLP_PREFIX_MASK__CI__VI 0xffffffffL
#define PCIE_TLP_PREFIX_LOG1__TLP_PREFIX_MASK__CI__VI 0xffffffffL
#define PCIE_TLP_PREFIX_LOG2__TLP_PREFIX_MASK__CI__VI 0xffffffffL
#define PCIE_TLP_PREFIX_LOG3__TLP_PREFIX_MASK__CI__VI 0xffffffffL
#define PCIE_TRUSTED_BASE_CLASS__BASE_CLASS_MASK__SI 0x000000ffL
#define PCIE_TRUSTED_CAC_CAP_LIST__CAP_ID_MASK__SI 0x0000ffffL
#define PCIE_TRUSTED_CAC_CAP_LIST__CAP_VER_MASK__SI 0x000f0000L
#define PCIE_TRUSTED_CAC_CAP_LIST__NEXT_PTR_MASK__SI 0xfff00000L
#define PCIE_TRUSTED_CAC_DEVICE_CORRELATION__DEVICE_CORRELATION_MASK__SI 0xffffffffL
#define PCIE_TRUSTED_FIRST_CAP_OFFSET__FIRST_CAP_OFFSET_MASK__SI 0x00000fffL
#define PCIE_TRUSTED_PROG_INTERFACE__PROG_INTERFACE_MASK__SI 0x000000ffL
#define PCIE_TRUSTED_SUB_CLASS__SUB_CLASS_MASK__SI 0x000000ffL
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_MASK__CI__VI 0x00000fffL
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_MASK__SI 0x000000ffL
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE_MASK__CI__VI 0x00001000L
#define PCIE_TX_ACK_LATENCY_LIMIT__TX_ACK_LATENCY_LIMIT_OVERWRITE_MASK__SI 0x00000100L
#define PCIE_TX_CNTL__TX_CLEAR_EXTRA_PM_REQS_MASK 0x00400000L
#define PCIE_TX_CNTL__TX_CPL_PASS_P_MASK 0x00100000L
#define PCIE_TX_CNTL__TX_F0_TPH_DIS_MASK__CI__VI 0x01000000L
#define PCIE_TX_CNTL__TX_F1_TPH_DIS_MASK__CI__VI 0x02000000L
#define PCIE_TX_CNTL__TX_F2_TPH_DIS_MASK__CI__VI 0x04000000L
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_DIS_MASK__CI__VI 0x00800000L
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_MASK__SI 0xfc000000L
#define PCIE_TX_CNTL__TX_FC_UPDATE_TIMEOUT_SEL_MASK__SI 0x03000000L
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS_MASK__CI__VI 0x00008000L
#define PCIE_TX_CNTL__TX_FLUSH_TLP_DIS_MASK__SI 0x00080000L
#define PCIE_TX_CNTL__TX_GAP_BTW_PKTS_MASK__SI 0x00070000L
#define PCIE_TX_CNTL__TX_GENERATE_CRC_ERR_MASK__SI 0x00008000L
#define PCIE_TX_CNTL__TX_NP_PASS_P_MASK 0x00200000L
#define PCIE_TX_CNTL__TX_PACK_PACKET_DIS_MASK 0x00004000L
#define PCIE_TX_CNTL__TX_REPLAY_NUM_COUNT_MASK__SI 0x000003ffL
#define PCIE_TX_CNTL__TX_RO_OVERRIDE_MASK 0x00003000L
#define PCIE_TX_CNTL__TX_SNR_OVERRIDE_MASK 0x00000c00L
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_ADVT_CPL__TX_CREDITS_ADVT_CPLH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_ADVT_NP__TX_CREDITS_ADVT_NPH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_ADVT_P__TX_CREDITS_ADVT_PH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC0_MASK__CI__VI 0x00000700L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_CPL_VC1_MASK__CI__VI 0x07000000L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC0_MASK__CI__VI 0x00000070L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_NP_VC1_MASK__CI__VI 0x00700000L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC0_MASK__CI__VI 0x00000007L
#define PCIE_TX_CREDITS_FCU_THRESHOLD__TX_FCU_THRESHOLD_P_VC1_MASK__CI__VI 0x00070000L
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_INIT_CPL__TX_CREDITS_INIT_CPLH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_INIT_NP__TX_CREDITS_INIT_NPH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PD_MASK 0x00000fffL
#define PCIE_TX_CREDITS_INIT_P__TX_CREDITS_INIT_PH_MASK 0x00ff0000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLD_MASK 0x00100000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_CPLH_MASK 0x00200000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPD_MASK 0x00040000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_NPH_MASK 0x00080000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PD_MASK 0x00010000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_CUR_STATUS_PH_MASK 0x00020000L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLD_MASK 0x00000010L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_CPLH_MASK 0x00000020L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPD_MASK 0x00000004L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_NPH_MASK 0x00000008L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PD_MASK 0x00000001L
#define PCIE_TX_CREDITS_STATUS__TX_CREDITS_ERR_PH_MASK 0x00000002L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_CPL_MASK__CI__VI 0x00000030L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_NP_MASK__CI__VI 0x0000000cL
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_IDO_OVERRIDE_P_MASK__CI__VI 0x00000003L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_NP_MASK__CI__VI 0x00000300L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_RO_OVERRIDE_P_MASK__CI__VI 0x000000c0L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_NP_MASK__CI__VI 0x00003000L
#define PCIE_TX_F0_ATTR_CNTL__TX_F0_SNR_OVERRIDE_P_MASK__CI__VI 0x00000c00L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_CPL_MASK__CI__VI 0x00000030L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_NP_MASK__CI__VI 0x0000000cL
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_IDO_OVERRIDE_P_MASK__CI__VI 0x00000003L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_NP_MASK__CI__VI 0x00000300L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_RO_OVERRIDE_P_MASK__CI__VI 0x000000c0L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_NP_MASK__CI__VI 0x00003000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F1_SNR_OVERRIDE_P_MASK__CI__VI 0x00000c00L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_CPL_MASK__CI__VI 0x00300000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_NP_MASK__CI__VI 0x000c0000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_IDO_OVERRIDE_P_MASK__CI__VI 0x00030000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_NP_MASK__CI__VI 0x03000000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_RO_OVERRIDE_P_MASK__CI__VI 0x00c00000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_NP_MASK__CI__VI 0x30000000L
#define PCIE_TX_F1_F2_ATTR_CNTL__TX_F2_SNR_OVERRIDE_P_MASK__CI__VI 0x0c000000L
#define PCIE_TX_LAST_TLP0__TX_LAST_TLP0_MASK 0xffffffffL
#define PCIE_TX_LAST_TLP1__TX_LAST_TLP1_MASK 0xffffffffL
#define PCIE_TX_LAST_TLP2__TX_LAST_TLP2_MASK 0xffffffffL
#define PCIE_TX_LAST_TLP3__TX_LAST_TLP3_MASK 0xffffffffL
#define PCIE_TX_REPLAY__TX_REPLAY_NUM_MASK__CI__VI 0x00000007L
#define PCIE_TX_REPLAY__TX_REPLAY_NUM_MASK__SI 0x000003ffL
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_MASK 0xffff0000L
#define PCIE_TX_REPLAY__TX_REPLAY_TIMER_OVERWRITE_MASK 0x00008000L
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_BUS_MASK 0x0000ff00L
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_DEVICE_MASK 0x000000f8L
#define PCIE_TX_REQUESTER_ID__TX_REQUESTER_ID_FUNCTION_MASK 0x00000007L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_CPL_ACK_EN_MASK__SI 0x00800000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_CPL_ACK_MASK__SI 0x003f0000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_NP_ACK_EN_MASK__SI 0x00008000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_NP_ACK_MASK__SI 0x00003f00L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_NP_VC1_ACK_EN_MASK__SI 0x00004000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_EN_MASK 0x80000000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_MASK 0x3f000000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_OUTSTANDING_NP_VC1_EN_MASK 0x40000000L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_P_ACK_EN_MASK__SI 0x00000080L
#define PCIE_TX_REQUEST_NUM_CNTL__TX_NUM_P_ACK_MASK__SI 0x0000003fL
#define PCIE_TX_SEQ__TX_ACKD_SEQ_MASK 0x0fff0000L
#define PCIE_TX_SEQ__TX_NEXT_TRANSMIT_SEQ_MASK 0x00000fffL
#define PCIE_TX_SLVCPL_TIMEOUT_CNTL__TX_SLVCPL_TIMEOUT_RST_MASK__SI 0x00000001L
#define PCIE_TX_SLVCPL_TIMEOUT_CNTL__TX_SLVCPL_TIMEOUT_VALUE_MASK__SI 0xfffffff0L
#define PCIE_TX_VENDOR_SPECIFIC__TX_VENDOR_DATA_MASK 0x00ffffffL
#define PCIE_UNCORR_ERR_MASK__ACS_VIOLATION_MASK_MASK 0x00200000L
#define PCIE_UNCORR_ERR_MASK__ATOMICOP_EGRESS_BLOCKED_MASK_MASK__CI__VI 0x01000000L
#define PCIE_UNCORR_ERR_MASK__CPL_ABORT_ERR_MASK_MASK 0x00008000L
#define PCIE_UNCORR_ERR_MASK__CPL_TIMEOUT_MASK_MASK 0x00004000L
#define PCIE_UNCORR_ERR_MASK__DLP_ERR_MASK_MASK 0x00000010L
#define PCIE_UNCORR_ERR_MASK__ECRC_ERR_MASK_MASK 0x00080000L
#define PCIE_UNCORR_ERR_MASK__FC_ERR_MASK_MASK 0x00002000L
#define PCIE_UNCORR_ERR_MASK__MAL_TLP_MASK_MASK 0x00040000L
#define PCIE_UNCORR_ERR_MASK__MC_BLOCKED_TLP_MASK_MASK__CI__VI 0x00800000L
#define PCIE_UNCORR_ERR_MASK__PSN_ERR_MASK_MASK 0x00001000L
#define PCIE_UNCORR_ERR_MASK__RCV_OVFL_MASK_MASK 0x00020000L
#define PCIE_UNCORR_ERR_MASK__SURPDN_ERR_MASK_MASK 0x00000020L
#define PCIE_UNCORR_ERR_MASK__TLP_PREFIX_BLOCKED_ERR_MASK_MASK__CI__VI 0x02000000L
#define PCIE_UNCORR_ERR_MASK__UNCORR_INT_ERR_MASK_MASK__CI__VI 0x00400000L
#define PCIE_UNCORR_ERR_MASK__UNEXP_CPL_MASK_MASK 0x00010000L
#define PCIE_UNCORR_ERR_MASK__UNSUPP_REQ_ERR_MASK_MASK 0x00100000L
#define PCIE_UNCORR_ERR_SEVERITY__ACS_VIOLATION_SEVERITY_MASK 0x00200000L
#define PCIE_UNCORR_ERR_SEVERITY__ATOMICOP_EGRESS_BLOCKED_SEVERITY_MASK__CI__VI 0x01000000L
#define PCIE_UNCORR_ERR_SEVERITY__CPL_ABORT_ERR_SEVERITY_MASK 0x00008000L
#define PCIE_UNCORR_ERR_SEVERITY__CPL_TIMEOUT_SEVERITY_MASK 0x00004000L
#define PCIE_UNCORR_ERR_SEVERITY__DLP_ERR_SEVERITY_MASK 0x00000010L
#define PCIE_UNCORR_ERR_SEVERITY__ECRC_ERR_SEVERITY_MASK 0x00080000L
#define PCIE_UNCORR_ERR_SEVERITY__FC_ERR_SEVERITY_MASK 0x00002000L
#define PCIE_UNCORR_ERR_SEVERITY__MAL_TLP_SEVERITY_MASK 0x00040000L
#define PCIE_UNCORR_ERR_SEVERITY__MC_BLOCKED_TLP_SEVERITY_MASK__CI__VI 0x00800000L
#define PCIE_UNCORR_ERR_SEVERITY__PSN_ERR_SEVERITY_MASK 0x00001000L
#define PCIE_UNCORR_ERR_SEVERITY__RCV_OVFL_SEVERITY_MASK 0x00020000L
#define PCIE_UNCORR_ERR_SEVERITY__SURPDN_ERR_SEVERITY_MASK 0x00000020L
#define PCIE_UNCORR_ERR_SEVERITY__TLP_PREFIX_BLOCKED_ERR_SEVERITY_MASK__CI__VI 0x02000000L
#define PCIE_UNCORR_ERR_SEVERITY__UNCORR_INT_ERR_SEVERITY_MASK__CI__VI 0x00400000L
#define PCIE_UNCORR_ERR_SEVERITY__UNEXP_CPL_SEVERITY_MASK 0x00010000L
#define PCIE_UNCORR_ERR_SEVERITY__UNSUPP_REQ_ERR_SEVERITY_MASK 0x00100000L
#define PCIE_UNCORR_ERR_STATUS__ACS_VIOLATION_STATUS_MASK 0x00200000L
#define PCIE_UNCORR_ERR_STATUS__ATOMICOP_EGRESS_BLOCKED_STATUS_MASK__CI__VI 0x01000000L
#define PCIE_UNCORR_ERR_STATUS__CPL_ABORT_ERR_STATUS_MASK 0x00008000L
#define PCIE_UNCORR_ERR_STATUS__CPL_TIMEOUT_STATUS_MASK 0x00004000L
#define PCIE_UNCORR_ERR_STATUS__DLP_ERR_STATUS_MASK 0x00000010L
#define PCIE_UNCORR_ERR_STATUS__ECRC_ERR_STATUS_MASK 0x00080000L
#define PCIE_UNCORR_ERR_STATUS__FC_ERR_STATUS_MASK 0x00002000L
#define PCIE_UNCORR_ERR_STATUS__MAL_TLP_STATUS_MASK 0x00040000L
#define PCIE_UNCORR_ERR_STATUS__MC_BLOCKED_TLP_STATUS_MASK__CI__VI 0x00800000L
#define PCIE_UNCORR_ERR_STATUS__PSN_ERR_STATUS_MASK 0x00001000L
#define PCIE_UNCORR_ERR_STATUS__RCV_OVFL_STATUS_MASK 0x00020000L
#define PCIE_UNCORR_ERR_STATUS__SURPDN_ERR_STATUS_MASK 0x00000020L
#define PCIE_UNCORR_ERR_STATUS__TLP_PREFIX_BLOCKED_ERR_STATUS_MASK__CI__VI 0x02000000L
#define PCIE_UNCORR_ERR_STATUS__UNCORR_INT_ERR_STATUS_MASK__CI__VI 0x00400000L
#define PCIE_UNCORR_ERR_STATUS__UNEXP_CPL_STATUS_MASK 0x00010000L
#define PCIE_UNCORR_ERR_STATUS__UNSUPP_REQ_ERR_STATUS_MASK 0x00100000L
#define PCIE_VC0_RESOURCE_CAP__MAX_TIME_SLOTS_MASK 0x003f0000L
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_CAP_MASK 0x000000ffL
#define PCIE_VC0_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L
#define PCIE_VC0_RESOURCE_CAP__REJECT_SNOOP_TRANS_MASK 0x00008000L
#define PCIE_VC0_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define PCIE_VC0_RESOURCE_CNTL__PORT_ARB_SELECT_MASK 0x000e0000L
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC0_MASK 0x00000001L
#define PCIE_VC0_RESOURCE_CNTL__TC_VC_MAP_TC1_7_MASK 0x000000feL
#define PCIE_VC0_RESOURCE_CNTL__VC_ENABLE_MASK 0x80000000L
#define PCIE_VC0_RESOURCE_CNTL__VC_ID_MASK 0x07000000L
#define PCIE_VC0_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define PCIE_VC0_RESOURCE_STATUS__VC_NEGOTIATION_PENDING_MASK 0x00000002L
#define PCIE_VC1_RESOURCE_CAP__MAX_TIME_SLOTS_MASK 0x003f0000L
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_CAP_MASK 0x000000ffL
#define PCIE_VC1_RESOURCE_CAP__PORT_ARB_TABLE_OFFSET_MASK 0xff000000L
#define PCIE_VC1_RESOURCE_CAP__REJECT_SNOOP_TRANS_MASK 0x00008000L
#define PCIE_VC1_RESOURCE_CNTL__LOAD_PORT_ARB_TABLE_MASK 0x00010000L
#define PCIE_VC1_RESOURCE_CNTL__PORT_ARB_SELECT_MASK 0x000e0000L
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC0_MASK 0x00000001L
#define PCIE_VC1_RESOURCE_CNTL__TC_VC_MAP_TC1_7_MASK 0x000000feL
#define PCIE_VC1_RESOURCE_CNTL__VC_ENABLE_MASK 0x80000000L
#define PCIE_VC1_RESOURCE_CNTL__VC_ID_MASK 0x07000000L
#define PCIE_VC1_RESOURCE_STATUS__PORT_ARB_TABLE_STATUS_MASK 0x00000001L
#define PCIE_VC1_RESOURCE_STATUS__VC_NEGOTIATION_PENDING_MASK 0x00000002L
#define PCIE_VC_ENH_CAP_LIST__CAP_ID_MASK 0x0000ffffL
#define PCIE_VC_ENH_CAP_LIST__CAP_VER_MASK 0x000f0000L
#define PCIE_VC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000L
#define PCIE_VENDOR_SPECIFIC1__SCRATCH_MASK 0xffffffffL
#define PCIE_VENDOR_SPECIFIC2__SCRATCH_MASK 0xffffffffL
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_ID_MASK 0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__CAP_VER_MASK 0x000f0000L
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST__NEXT_PTR_MASK 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_ID_MASK 0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_LENGTH_MASK 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR__VSEC_REV_MASK 0x000f0000L
#define PCIE_WPR_CNTL__WPR_RESET_COR_EN_MASK 0x00000008L
#define PCIE_WPR_CNTL__WPR_RESET_HOT_RST_EN_MASK 0x00000001L
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DIS_EN_MASK 0x00000004L
#define PCIE_WPR_CNTL__WPR_RESET_LNK_DWN_EN_MASK 0x00000002L
#define PCIE_WPR_CNTL__WPR_RESET_PHY_EN_MASK 0x00000040L
#define PCIE_WPR_CNTL__WPR_RESET_REG_EN_MASK 0x00000010L
#define PCIE_WPR_CNTL__WPR_RESET_STY_EN_MASK 0x00000020L
#define PEER0_FB_OFFSET_HI__PEER0_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER0_FB_OFFSET_LO__PEER0_FB_EN_MASK__CI__VI 0x80000000L
#define PEER0_FB_OFFSET_LO__PEER0_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER1_FB_OFFSET_HI__PEER1_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER1_FB_OFFSET_LO__PEER1_FB_EN_MASK__CI__VI 0x80000000L
#define PEER1_FB_OFFSET_LO__PEER1_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER2_FB_OFFSET_HI__PEER2_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER2_FB_OFFSET_LO__PEER2_FB_EN_MASK__CI__VI 0x80000000L
#define PEER2_FB_OFFSET_LO__PEER2_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER3_FB_OFFSET_HI__PEER3_FB_OFFSET_HI_MASK__CI__VI 0x000fffffL
#define PEER3_FB_OFFSET_LO__PEER3_FB_EN_MASK__CI__VI 0x80000000L
#define PEER3_FB_OFFSET_LO__PEER3_FB_OFFSET_LO_MASK__CI__VI 0x000fffffL
#define PEER_REG_RANGE0__END_ADDR_MASK 0xffff0000L
#define PEER_REG_RANGE0__START_ADDR_MASK 0x0000ffffL
#define PEER_REG_RANGE1__END_ADDR_MASK 0xffff0000L
#define PEER_REG_RANGE1__START_ADDR_MASK 0x0000ffffL
#define PERF_MON_CTRL_1__CHAN_1_MODE_MASK__CI__VI 0x07000000L
#define PERF_MON_CTRL_1__CHAN_1_PERIODIC_MASK__CI__VI 0x00100000L
#define PERF_MON_CTRL_1__CHAN_1_SEL_MASK__CI__VI 0x0000001fL
#define PERF_MON_CTRL_1__CHAN_2_MODE_MASK__CI__VI 0x38000000L
#define PERF_MON_CTRL_1__CHAN_2_PERIODIC_MASK__CI__VI 0x00200000L
#define PERF_MON_CTRL_1__CHAN_2_SEL_MASK__CI__VI 0x000003e0L
#define PERF_MON_CTRL_1__CHAN_3_PERIODIC_MASK__CI__VI 0x00400000L
#define PERF_MON_CTRL_1__CHAN_3_SEL_MASK__CI__VI 0x00007c00L
#define PERF_MON_CTRL_1__CHAN_4_PERIODIC_MASK__CI__VI 0x00800000L
#define PERF_MON_CTRL_1__CHAN_4_SEL_MASK__CI__VI 0x000f8000L
#define PERF_MON_CTRL_1__RESERVED_MASK__CI__VI 0xc0000000L
#define PERF_MON_CTRL_2__CHAN_3_MODE_MASK__CI__VI 0x01c00000L
#define PERF_MON_CTRL_2__CHAN_4_MODE_MASK__CI__VI 0x0e000000L
#define PERF_MON_CTRL_2__ENABLE_MASK__CI__VI 0x00100000L
#define PERF_MON_CTRL_2__PERIOD_MASK__CI__VI 0x0000ffffL
#define PERF_MON_CTRL_2__RESERVED_MASK__CI__VI 0xf0000000L
#define PERF_MON_CTRL_2__RESET_MASK__CI__VI 0x00200000L
#define PERF_MON_CTRL_2__UNIT_MASK__CI__VI 0x000f0000L
#define PHY_AUX_CNTL__AUX_PAD_RXSEL_MASK__SI 0x00010000L
#define PHY_AUX_CNTL__AUX_PAD_SLEWN_MASK__SI 0x00001000L
#define PHY_AUX_CNTL__AUX_PAD_WAKE_MASK__SI 0x00004000L
#define PHY_PAD_FORCE_DIS1__B_PIMP_RX_PDNB_DIS_MASK__SI 0x00000020L
#define PHY_PAD_FORCE_DIS1__B_PIMP_TX_PDNB_DIS_MASK__SI 0x00000010L
#define PHY_PAD_FORCE_DIS1__B_PPLL_BUF_PDNB_DIS_MASK__SI 0x0000000cL
#define PHY_PAD_FORCE_DIS1__B_PPLL_PDNB_DIS_MASK__SI 0x00000003L
#define PHY_PAD_FORCE_DIS1__B_PRX_FRONTEND_DIS_MASK__SI 0x003fffc0L
#define PHY_PAD_FORCE_DIS2__B_PRX_PDNB_DIS_MASK__SI 0xffff0000L
#define PHY_PAD_FORCE_DIS2__B_PTX_PDNB_DIS_MASK__SI 0x0000ffffL
#define PHY_PAD_FORCE_EN1__B_PIMP_RX_PDNB_EN_MASK__SI 0x00000020L
#define PHY_PAD_FORCE_EN1__B_PIMP_TX_PDNB_EN_MASK__SI 0x00000010L
#define PHY_PAD_FORCE_EN1__B_PPLL_BUF_PDNB_EN_MASK__SI 0x0000000cL
#define PHY_PAD_FORCE_EN1__B_PPLL_PDNB_EN_MASK__SI 0x00000003L
#define PHY_PAD_FORCE_EN1__B_PRX_FRONTEND_EN_MASK__SI 0x003fffc0L
#define PHY_PAD_FORCE_EN2__B_PRX_PDNB_EN_MASK__SI 0x0000ffffL
#define PHY_PAD_FORCE_EN2__B_PTX_PDNB_EN_MASK__SI 0xffff0000L
#define PHY_TESTMODES__HISPEED_BYPASS_EN_MASK__SI 0x00000001L
#define PHY_TESTMODES__LOCK_DETECT_EN_0_MASK__SI 0x00000040L
#define PHY_TESTMODES__LOCK_DETECT_EN_1_MASK__SI 0x00000080L
#define PHY_TESTMODES__SELECT_OUTPUT_MASK__SI 0x0000001cL
#define PHY_TESTMODES__SWAP_OUTPUT_MASK__SI 0x00000002L
#define PIPE0_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__SI 0xffff0000L
#define PIPE0_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__SI 0x0000ffffL
#define PIPE0_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE0_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__SI 0xffff0000L
#define PIPE0_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE0_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__SI 0xffff0000L
#define PIPE0_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__SI 0x0000ffffL
#define PIPE1_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__SI 0xffff0000L
#define PIPE1_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__SI 0x0000ffffL
#define PIPE1_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE1_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__SI 0xffff0000L
#define PIPE1_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE1_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__SI 0xffff0000L
#define PIPE1_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__SI 0x0000ffffL
#define PIPE2_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__SI 0xffff0000L
#define PIPE2_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__SI 0x0000ffffL
#define PIPE2_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE2_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__SI 0xffff0000L
#define PIPE2_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE2_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__SI 0xffff0000L
#define PIPE2_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__SI 0x0000ffffL
#define PIPE3_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__SI 0xffff0000L
#define PIPE3_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__SI 0x0000ffffL
#define PIPE3_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE3_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__SI 0xffff0000L
#define PIPE3_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE3_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__SI 0xffff0000L
#define PIPE3_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__SI 0x0000ffffL
#define PIPE4_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__SI 0xffff0000L
#define PIPE4_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__SI 0x0000ffffL
#define PIPE4_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE4_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__SI 0xffff0000L
#define PIPE4_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE4_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__SI 0xffff0000L
#define PIPE4_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__SI 0x0000ffffL
#define PIPE5_ARBITRATION_CONTROL1__BASE_WEIGHT_MASK__SI 0xffff0000L
#define PIPE5_ARBITRATION_CONTROL1__PIXEL_DURATION_MASK__SI 0x0000ffffL
#define PIPE5_ARBITRATION_CONTROL2__TIME_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE5_ARBITRATION_CONTROL2__URGENCY_WEIGHT_MASK__SI 0xffff0000L
#define PIPE5_ARBITRATION_CONTROL3__EFFICIENCY_WEIGHT_MASK__SI 0x0000ffffL
#define PIPE5_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK_MASK__SI 0xffff0000L
#define PIPE5_URGENCY_CONTROL__URGENCY_LOW_WATERMARK_MASK__SI 0x0000ffffL
#define PIXCLK1_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL1_MASK__SI 0x00000030L
#define PIXCLK1_RESYNC_CNTL__PIXCLK1_RESYNC_ENABLE_MASK__SI 0x00000001L
#define PIXCLK2_RESYNC_CNTL__DCCG_DEEP_COLOR_CNTL2_MASK__SI 0x00000030L
#define PIXCLK2_RESYNC_CNTL__PIXCLK2_RESYNC_ENABLE_MASK__SI 0x00000001L
#define PLL_TEST_CNTL__REF_TEST_COUNT_MASK 0x00007f00L
#define PLL_TEST_CNTL__TEST_COUNT_MASK 0xfffe0000L
#define PLL_TEST_CNTL__TST_REF_SEL_MASK 0x000000f0L
#define PLL_TEST_CNTL__TST_RESET_MASK 0x00008000L
#define PLL_TEST_CNTL__TST_SRC_SEL_MASK 0x0000000fL
#define PMI_CAP_LIST__CAP_ID_MASK 0x000000ffL
#define PMI_CAP_LIST__NEXT_PTR_MASK 0x0000ff00L
#define PMI_CAP__AUX_CURRENT_MASK 0x000001c0L
#define PMI_CAP__D1_SUPPORT_MASK 0x00000200L
#define PMI_CAP__D2_SUPPORT_MASK 0x00000400L
#define PMI_CAP__DEV_SPECIFIC_INIT_MASK 0x00000020L
#define PMI_CAP__PME_CLOCK_MASK 0x00000008L
#define PMI_CAP__PME_SUPPORT_MASK 0x0000f800L
#define PMI_CAP__VERSION_MASK 0x00000007L
#define PMI_STATUS_CNTL__B2_B3_SUPPORT_MASK 0x00400000L
#define PMI_STATUS_CNTL__BUS_PWR_EN_MASK 0x00800000L
#define PMI_STATUS_CNTL__DATA_SCALE_MASK 0x00006000L
#define PMI_STATUS_CNTL__DATA_SELECT_MASK 0x00001e00L
#define PMI_STATUS_CNTL__NO_SOFT_RESET_MASK 0x00000008L
#define PMI_STATUS_CNTL__PME_EN_MASK 0x00000100L
#define PMI_STATUS_CNTL__PME_STATUS_MASK 0x00008000L
#define PMI_STATUS_CNTL__PMI_DATA_MASK 0xff000000L
#define PMI_STATUS_CNTL__POWER_STATE_MASK 0x00000003L
#define PRIORITY_A_CNT__PRIORITY_A_ALWAYS_ON_MASK__SI 0x00100000L
#define PRIORITY_A_CNT__PRIORITY_A_FORCE_MASK_MASK__SI 0x01000000L
#define PRIORITY_A_CNT__PRIORITY_A_OFF_MASK__SI 0x00010000L
#define PRIORITY_A_CNT__PRIORITY_MARK_A_MASK__SI 0x00007fffL
#define PRIORITY_B_CNT__PRIORITY_B_ALWAYS_ON_MASK__SI 0x00100000L
#define PRIORITY_B_CNT__PRIORITY_B_FORCE_MASK_MASK__SI 0x01000000L
#define PRIORITY_B_CNT__PRIORITY_B_OFF_MASK__SI 0x00010000L
#define PRIORITY_B_CNT__PRIORITY_MARK_B_MASK__SI 0x00007fffL
#define PROCESSOR_TDP__Base_Tdp_MASK__CI__VI 0xffff0000L
#define PROCESSOR_TDP__Processor_Tdp_MASK__CI__VI 0x0000ffffL
#define PROG_INTERFACE__PROG_INTERFACE_MASK 0x000000ffL
#define PSTATE_STATUS__Cmp_Unit0_Pstate_MASK__CI__VI 0x00000007L
#define PSTATE_STATUS__Cmp_Unit1_Pstate_MASK__CI__VI 0x00000070L
#define PSTATE_STATUS__Curr_Core_Vid_Pstate_MASK__CI__VI 0x03800000L
#define PSTATE_STATUS__Curr_Nb_Vid_Pstate_MASK__CI__VI 0x0c000000L
#define PSTATE_STATUS__Pwr_Mgmt_Req_Act1_MASK__CI__VI 0x40000000L
#define PSTATE_STATUS__Pwr_Mgmt_Req_Act2_MASK__CI__VI 0x80000000L
#define PSTATE_STATUS__Pwr_Mgmt_Req_Wait_MASK__CI__VI 0x10000000L
#define PSTATE_STATUS__RESERVED_1_MASK__CI__VI 0x00000008L
#define PSTATE_STATUS__RESERVED_MASK__CI__VI 0x007fff80L
#define PSTATE_STATUS__Vid_Transition_Act_MASK__CI__VI 0x20000000L
#define PWR_BIF_SSA__WAKE_UP_MASK__CI__VI 0x00000001L
#define PWR_EVENT_CLEAR__AZALIA_MASK__CI__VI 0x00000400L
#define PWR_EVENT_CLEAR__BIF_MASK__CI__VI 0x00000800L
#define PWR_EVENT_CLEAR__DC_MASK__CI__VI 0x00001000L
#define PWR_EVENT_CLEAR__DISPLAY_GAP_MASK__CI__VI 0x00000200L
#define PWR_EVENT_CLEAR__MCB_MASK__CI__VI 0x00000100L
#define PWR_EVENT_CLEAR__MCD0_MASK__CI__VI 0x00000001L
#define PWR_EVENT_CLEAR__MCD1_MASK__CI__VI 0x00000002L
#define PWR_EVENT_CLEAR__MCD2_MASK__CI__VI 0x00000004L
#define PWR_EVENT_CLEAR__MCD3_MASK__CI__VI 0x00000008L
#define PWR_EVENT_CLEAR__MCD4_MASK__CI__VI 0x00000010L
#define PWR_EVENT_CLEAR__MCD5_MASK__CI__VI 0x00000020L
#define PWR_EVENT_CLEAR__MCD6_MASK__CI__VI 0x00000040L
#define PWR_EVENT_CLEAR__MCD7_MASK__CI__VI 0x00000080L
#define PWR_EVENT_CLEAR__UVD_MASK__CI__VI 0x00004000L
#define PWR_EVENT_CLEAR__VCE_MASK__CI__VI 0x00002000L
#define PWR_EVENT_PENDING__AZALIA_MASK__CI__VI 0x00000400L
#define PWR_EVENT_PENDING__BIF_MASK__CI__VI 0x00000800L
#define PWR_EVENT_PENDING__DC_MASK__CI__VI 0x00001000L
#define PWR_EVENT_PENDING__DISPLAY_GAP_MASK__CI__VI 0x00000200L
#define PWR_EVENT_PENDING__MCB_MASK__CI__VI 0x00000100L
#define PWR_EVENT_PENDING__MCD0_MASK__CI__VI 0x00000001L
#define PWR_EVENT_PENDING__MCD1_MASK__CI__VI 0x00000002L
#define PWR_EVENT_PENDING__MCD2_MASK__CI__VI 0x00000004L
#define PWR_EVENT_PENDING__MCD3_MASK__CI__VI 0x00000008L
#define PWR_EVENT_PENDING__MCD4_MASK__CI__VI 0x00000010L
#define PWR_EVENT_PENDING__MCD5_MASK__CI__VI 0x00000020L
#define PWR_EVENT_PENDING__MCD6_MASK__CI__VI 0x00000040L
#define PWR_EVENT_PENDING__MCD7_MASK__CI__VI 0x00000080L
#define PWR_EVENT_PENDING__UVD_MASK__CI__VI 0x00004000L
#define PWR_EVENT_PENDING__VCE_MASK__CI__VI 0x00002000L
#define PWR_EVENT_POLARITY__AZALIA_MASK__CI__VI 0x00000400L
#define PWR_EVENT_POLARITY__BIF_MASK__CI__VI 0x00000800L
#define PWR_EVENT_POLARITY__DC_MASK__CI__VI 0x00001000L
#define PWR_EVENT_POLARITY__DISPLAY_GAP_MASK__CI__VI 0x00000200L
#define PWR_EVENT_POLARITY__MCB_MASK__CI__VI 0x00000100L
#define PWR_EVENT_POLARITY__MCD0_MASK__CI__VI 0x00000001L
#define PWR_EVENT_POLARITY__MCD1_MASK__CI__VI 0x00000002L
#define PWR_EVENT_POLARITY__MCD2_MASK__CI__VI 0x00000004L
#define PWR_EVENT_POLARITY__MCD3_MASK__CI__VI 0x00000008L
#define PWR_EVENT_POLARITY__MCD4_MASK__CI__VI 0x00000010L
#define PWR_EVENT_POLARITY__MCD5_MASK__CI__VI 0x00000020L
#define PWR_EVENT_POLARITY__MCD6_MASK__CI__VI 0x00000040L
#define PWR_EVENT_POLARITY__MCD7_MASK__CI__VI 0x00000080L
#define PWR_EVENT_POLARITY__UVD_MASK__CI__VI 0x00004000L
#define PWR_EVENT_POLARITY__VCE_MASK__CI__VI 0x00002000L
#define PWR_EVENT_SENSE__AZALIA_MASK__CI__VI 0x00000400L
#define PWR_EVENT_SENSE__BIF_MASK__CI__VI 0x00000800L
#define PWR_EVENT_SENSE__DC_MASK__CI__VI 0x00001000L
#define PWR_EVENT_SENSE__DISPLAY_GAP_MASK__CI__VI 0x00000200L
#define PWR_EVENT_SENSE__MCB_MASK__CI__VI 0x00000100L
#define PWR_EVENT_SENSE__MCD0_MASK__CI__VI 0x00000001L
#define PWR_EVENT_SENSE__MCD1_MASK__CI__VI 0x00000002L
#define PWR_EVENT_SENSE__MCD2_MASK__CI__VI 0x00000004L
#define PWR_EVENT_SENSE__MCD3_MASK__CI__VI 0x00000008L
#define PWR_EVENT_SENSE__MCD4_MASK__CI__VI 0x00000010L
#define PWR_EVENT_SENSE__MCD5_MASK__CI__VI 0x00000020L
#define PWR_EVENT_SENSE__MCD6_MASK__CI__VI 0x00000040L
#define PWR_EVENT_SENSE__MCD7_MASK__CI__VI 0x00000080L
#define PWR_EVENT_SENSE__UVD_MASK__CI__VI 0x00004000L
#define PWR_EVENT_SENSE__VCE_MASK__CI__VI 0x00002000L
#define PWR_IDSC_CTRL2__CMON_ADC_RANGE_RST_MASK__CI 0x00000002L
#define PWR_IDSC_CTRL2__CMON_INPUT_SEL_MASK__CI 0x00000004L
#define PWR_IDSC_CTRL2__CMON_RESET_MASK__CI 0x00000001L
#define PWR_IDSC_CTRL2__IDSC_DCM_OVERRIDE_MASK__CI 0x00000100L
#define PWR_IDSC_CTRL2__IDSC_DVID_MASK__CI 0x00800000L
#define PWR_IDSC_CTRL2__IDSC_EFUSE_READY_MASK__CI 0x00000010L
#define PWR_IDSC_CTRL2__IDSC_FADC_ADJ_MASK__CI 0x0001e000L
#define PWR_IDSC_CTRL2__IDSC_FADC_CALIBRATE_MASK__CI 0x00020000L
#define PWR_IDSC_CTRL2__IDSC_FX_ADJ_MASK__CI 0x003c0000L
#define PWR_IDSC_CTRL2__IDSC_FX_CALIBRATE_MASK__CI 0x00400000L
#define PWR_IDSC_CTRL2__IDSC_LEGACY_MODE_MASK__CI 0x00000008L
#define PWR_IDSC_CTRL2__IDSC_MCLK_FREQ_MASK__CI 0x00001e00L
#define PWR_IDSC_CTRL2__IDSC_SWITCHING_FREQ_MASK__CI 0x000000c0L
#define PWR_IDSC_CTRL2__IDSC_TWO_PHASE_MASK__CI 0x00000020L
#define PWR_IDSC_CTRL__CMON_ADC_CFG_MASK__CI 0x00003000L
#define PWR_IDSC_CTRL__CMON_ADC_GAIN_ADJ_MASK__CI 0x00000f80L
#define PWR_IDSC_CTRL__CMON_ADC_GAIN_ADJ_MODE_MASK__CI 0x80000000L
#define PWR_IDSC_CTRL__CMON_BGADJ_MASK__CI 0x0000007eL
#define PWR_IDSC_CTRL__CMON_BGADJ_MODE_MASK__CI 0x40000000L
#define PWR_IDSC_CTRL__CMON_DAC_BYPASS_MASK__CI 0x0ffc0000L
#define PWR_IDSC_CTRL__CMON_OFFSET_CAN_EN_MASK__CI 0x10000000L
#define PWR_IDSC_CTRL__CMON_PDB_MASK__CI 0x00000001L
#define PWR_IDSC_CTRL__CMON_SELF_CAL_EN_MASK__CI 0x20000000L
#define PWR_IDSC_CTRL__CMON_TESTCNTL_MASK__CI 0x0003c000L
#define PWR_INT_GPIO_CLEAR__INT_GPIO_CLEAR_MASK__CI 0xffffffffL
#define PWR_INT_GPIO_PENDING__INT_GPIO_PENDING_MASK__CI 0xffffffffL
#define PWR_INT_GPIO_POLARITY__INT_GPIO_POLARITY_MASK__CI 0xffffffffL
#define PWR_INT_GPIO_SENSE__INT_GPIO_SENSE_MASK__CI 0xffffffffL
#define PWR_MM_CNTL__CG_DCO_CLK_SLOW_MASK__CI__VI 0x00000002L
#define PWR_MM_CNTL__CG_VCE_CLK_SLOW_MASK__CI__VI 0x00000001L
#define PWR_MM_CNTL__DCO_CG_CLK_SLOW_ACK_MASK__CI__VI 0x00008000L
#define PWR_MM_CNTL__DC_SMU_EVENT_INTERRUPT_MASK__CI__VI 0x00000004L
#define PWR_MM_CNTL__UVD_CG_CLK_SWITCH_ACK_MASK__CI__VI 0x00010000L
#define PWR_MM_CNTL__VCE_CG_CLK_SLOW_ACK_MASK__CI__VI 0x00004000L
#define PWR_MM_CNTL__VCE_CG_CLK_SWITCH_ACK_MASK__CI__VI 0x00020000L
#define PWR_RLC_CNTL__RLC_CGCG_OVERRIDE_OFF_MASK__CI__VI 0x00000001L
#define PWR_RLC_CNTL__RLC_CGCG_OVERRIDE_ON_MASK__CI__VI 0x00000002L
#define PWR_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define PWR_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define PWR_STAT_CNTR_CNTL__CNTR_EN_MASK__CI__VI 0x00040000L
#define PWR_STAT_CNTR_CNTL__DIVIDE_MASK__CI__VI 0x03000000L
#define PWR_STAT_CNTR_CNTL__DPM_STATE_MASK__CI__VI 0x00780000L
#define PWR_STAT_CNTR_CNTL__PERIOD_CNT_MASK__CI__VI 0x00003fffL
#define PWR_STAT_CNTR_CNTL__SEL_MASK__CI__VI 0xf0000000L
#define PWR_STAT_CNTR_CNTL__UNIT_CNT_MASK__CI__VI 0x0003c000L
#define PWR_STAT_CNTR_EVENT_0__EVENT_0_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_1__EVENT_1_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_2__EVENT_2_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_3__EVENT_3_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_4__EVENT_4_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_5__EVENT_5_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_6__EVENT_6_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_7__EVENT_7_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_EVENT_8__EVENT_8_TIMES_CNT_MASK__CI__VI 0x0000ffffL
#define PWR_STAT_CNTR_TIME__BUF_EMPTY_MASK__CI__VI 0x80000000L
#define PWR_STAT_CNTR_TIME__BUF_POP_MASK__CI__VI 0x40000000L
#define PWR_STAT_CNTR_TIME__EVENT_CYCLES_CNT_MASK__CI__VI 0x0003ffffL
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_0_SELECT_MASK__CI__VI 0x000000e0L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_1_SELECT_MASK__CI__VI 0x00000700L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_2_SELECT_MASK__CI__VI 0x00003800L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_3_SELECT_MASK__CI__VI 0x0001c000L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_4_SELECT_MASK__CI__VI 0x000e0000L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_5_SELECT_MASK__CI__VI 0x00700000L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_6_SELECT_MASK__CI__VI 0x03800000L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_7_SELECT_MASK__CI__VI 0x1c000000L
#define PWR_STAT_EVENT_SEL_CNTL__EVENT_8_SELECT_MASK__CI__VI 0xe0000000L
#define PWR_STAT_GFX_CU_EVENT_CNTL__GFX_CU_EVENT_SELECT_0_MASK__CI__VI 0x0000000fL
#define PWR_STAT_GFX_CU_EVENT_CNTL__GFX_CU_EVENT_SELECT_1_MASK__CI__VI 0x000000f0L
#define PWR_STAT_GFX_CU_EVENT_CNTL__GFX_CU_EVENT_SELECT_2_MASK__CI__VI 0x00000f00L
#define PWR_STAT_GFX_CU_EVENT_CNTL__GFX_CU_EVENT_SELECT_3_MASK__CI__VI 0x0000f000L
#define PWR_STAT_GFX_NONCU_EVENT_CNTL__GFX_NONCU_EVENT_SELECT_0_MASK__CI__VI 0x0000001fL
#define PWR_STAT_GFX_NONCU_EVENT_CNTL__GFX_NONCU_EVENT_SELECT_1_MASK__CI__VI 0x000003e0L
#define PWR_STAT_GFX_NONCU_EVENT_CNTL__GFX_NONCU_EVENT_SELECT_2_MASK__CI__VI 0x00007c00L
#define PWR_STAT_GFX_NONCU_EVENT_CNTL__GFX_NONCU_EVENT_SELECT_3_MASK__CI__VI 0x000f8000L
#define PWR_STAT_GFX_NONCU_EVENT_CNTL__GFX_NONCU_EVENT_SELECT_4_MASK__CI__VI 0x01f00000L
#define PWR_SVI2_PLANE1_LOAD__LOADLINE_MASK__CI 0x0000001fL
#define PWR_SVI2_PLANE1_LOAD__PSI0_EN_MASK__CI 0x00000040L
#define PWR_SVI2_PLANE1_LOAD__PSI0_VID_MASK__CI 0x00007f80L
#define PWR_SVI2_PLANE1_LOAD__PSI1_MASK__CI 0x00000020L
#define PWR_SVI2_PLANE1_LOAD__WAIT_VID_COMP_DIS_MASK__CI 0x00008000L
#define PWR_SVI2_PLANE2_LOAD__LOADLINE_MASK__CI 0x0000001fL
#define PWR_SVI2_PLANE2_LOAD__PSI0_EN_MASK__CI 0x00000040L
#define PWR_SVI2_PLANE2_LOAD__PSI0_VID_MASK__CI 0x00007f80L
#define PWR_SVI2_PLANE2_LOAD__PSI1_MASK__CI 0x00000020L
#define PWR_SVI2_STATUS__DELAY_CNT_BUSY_MASK__CI 0x00040000L
#define PWR_SVI2_STATUS__PLANE1_VID_MASK__CI 0x000000ffL
#define PWR_SVI2_STATUS__PLANE2_VID_MASK__CI 0x0000ff00L
#define PWR_SVI2_STATUS__SVI2_BUSY_MASK__CI 0x00020000L
#define PWR_SVI2_STATUS__VID_CHANGE_BUSY_MASK__CI 0x00010000L
#define PWR_SVI2_TELEMETRY_1__IDD_INFO_MASK__CI 0x000001ffL
#define PWR_SVI2_TELEMETRY_1__VDD_INFO_MASK__CI 0x01ff0000L
#define PWR_SVI2_TELEMETRY_2__IDD_INFO_MASK__CI 0x000001ffL
#define PWR_SVI2_TELEMETRY_2__VDD_INFO_MASK__CI 0x01ff0000L
#define PWR_SVI2_TFN__SVI2_HIGH_FREQ_SEL_MASK__CI 0x00000004L
#define PWR_SVI2_TFN__TFN_CTRL_MASK__CI 0x00000003L
#define PWR_SVI2_THERM_CNTL__THERM_TRIP_MASK__CI 0x00000100L
#define PWR_SVI2_THERM_CNTL__THERM_VID_MASK__CI 0x000000ffL
#define PWR_SVI2_VID__NB_VSTIME_MASK__CI 0x00003800L
#define PWR_SVI2_VID__SEND_VID_EN_MASK__CI 0x00000400L
#define PWR_SVI2_VID__SVID_CODE_MASK__CI 0x000000ffL
#define PWR_SVI2_VID__VID_PLANE_MASK__CI 0x00000300L
#define RAS_BCI_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_BCI_SIGNATURE1__SIGNATURE_MASK 0xffffffffL
#define RAS_CB_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_DB_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_IA_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_IA_SIGNATURE1__SIGNATURE_MASK 0xffffffffL
#define RAS_PA_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE1__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE2__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE3__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE4__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE5__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE6__SIGNATURE_MASK 0xffffffffL
#define RAS_SC_SIGNATURE7__SIGNATURE_MASK 0xffffffffL
#define RAS_SIGNATURE_CONTROL__ENABLE_MASK 0x00000001L
#define RAS_SIGNATURE_MASK__INPUT_BUS_MASK_MASK 0xffffffffL
#define RAS_SPI_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_SPI_SIGNATURE1__SIGNATURE_MASK 0xffffffffL
#define RAS_SQ_SIGNATURE0__SIGNATURE_MASK__SI__CI 0xffffffffL
#define RAS_SX_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_SX_SIGNATURE1__SIGNATURE_MASK 0xffffffffL
#define RAS_SX_SIGNATURE2__SIGNATURE_MASK 0xffffffffL
#define RAS_SX_SIGNATURE3__SIGNATURE_MASK 0xffffffffL
#define RAS_TA_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_TD_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RAS_VGT_SIGNATURE0__SIGNATURE_MASK 0xffffffffL
#define RCU_ASIC_SERIAL_NUM0__BITS31_0_MASK__SI 0xffffffffL
#define RCU_ASIC_SERIAL_NUM1__BITS49_32_MASK__SI 0x0003ffffL
#define RCU_BACKUP_STRAP0__BITS_MASK__SI 0xffffffffL
#define RCU_BACKUP_STRAP1__BITS_MASK__SI 0xffffffffL
#define RCU_BACKUP_STRAP2__BITS_MASK__SI 0xffffffffL
#define RCU_BACKUP_STRAP3__BITS_MASK__SI 0xffffffffL
#define RCU_CC_ATC_FUSE__TRANSLATE_SECURE_MASK__SI 0x00000002L
#define RCU_CC_ATC_FUSE__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_AZALIA_ID__BITS_MASK__SI 0x00000078L
#define RCU_CC_BIF_AZALIA_ID__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_ID_STRAPS__SPARE_MASK__SI 0x0000000eL
#define RCU_CC_BIF_ID_STRAPS__STRAP_BIF_ATI_REV_ID_MASK__SI 0xf0000000L
#define RCU_CC_BIF_ID_STRAPS__STRAP_BIF_F0_DEVICE_ID_MASK__SI 0x000ffff0L
#define RCU_CC_BIF_ID_STRAPS__STRAP_BIF_F0_MAJOR_REV_ID_MASK__SI 0x00f00000L
#define RCU_CC_BIF_ID_STRAPS__STRAP_BIF_F0_MINOR_REV_ID_MASK__SI 0x0f000000L
#define RCU_CC_BIF_ID_STRAPS__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_SECURE_CNTL__SECURE_ID_MASK__SI 0xffff0000L
#define RCU_CC_BIF_SECURE_CNTL__SECURE_LVL_MASK__SI 0x00000300L
#define RCU_CC_BIF_SECURE_CNTL__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP0__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP0__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP10__BITS24_5_MASK__SI 0x01ffffe0L
#define RCU_CC_BIF_STRAP10__BITS3_2_MASK__SI 0x0000000cL
#define RCU_CC_BIF_STRAP10__UNUSED31_25_MASK__SI 0xfe000000L
#define RCU_CC_BIF_STRAP10__UNUSED4_MASK__SI 0x00000010L
#define RCU_CC_BIF_STRAP10__UNUSED_MASK__SI 0x00000002L
#define RCU_CC_BIF_STRAP10__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP11__BITS_MASK__SI 0x7ffffffeL
#define RCU_CC_BIF_STRAP11__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP12__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP12__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP13__BITS_MASK__SI 0x01fffffeL
#define RCU_CC_BIF_STRAP13__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP14__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP14__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP1__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP1__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP2__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP2__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP3__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP3__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP4__BITS_MASK__SI 0x0ffffffeL
#define RCU_CC_BIF_STRAP4__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP5__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP5__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP6__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP6__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP7__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP7__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP8__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP8__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP9__BITS_MASK__SI 0xfffffffeL
#define RCU_CC_BIF_STRAP9__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_BIF_STRAP_FUSE0__BITS_MASK__SI 0x00007ffeL
#define RCU_CC_BIF_STRAP_FUSE0__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_DC_AUDIO__AUD_PORT_CONN_MASK__SI 0x00000007L
#define RCU_CC_DC_AUDIO__AUD_PORT_CONN_OVR_MASK__SI 0x00000008L
#define RCU_CC_DC_PIPE_DIS__DC_PIPE_DIS_MASK__SI 0x0000007eL
#define RCU_CC_DC_PIPE_DIS__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_GC_RB_REDUNDANCY0__EN_RB_REDUNDANCY_SE0_MASK__SI 0x80000000L
#define RCU_CC_GC_RB_REDUNDANCY0__FAILED_RB_SE0_MASK__SI 0x00070000L
#define RCU_CC_GC_RB_REDUNDANCY0__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_GC_RB_REDUNDANCY1__EN_RB_REDUNDANCY_SE1_MASK__SI 0x80000000L
#define RCU_CC_GC_RB_REDUNDANCY1__FAILED_RB_SE1_MASK__SI 0x00070000L
#define RCU_CC_GC_RB_REDUNDANCY1__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG0__DIS_DPFP_MASK__SI 0x00000002L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG0__INACTIVE_COMPUTE_UNITS_SE0_SH0_MASK__SI 0xffff0000L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG0__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG1__DIS_DPFP_MASK__SI 0x00000002L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG1__INACTIVE_COMPUTE_UNITS_SE0_SH1_MASK__SI 0xffff0000L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG1__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG2__DIS_DPFP_MASK__SI 0x00000002L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG2__INACTIVE_COMPUTE_UNITS_SE1_SH0_MASK__SI 0xffff0000L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG2__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG3__DIS_DPFP_MASK__SI 0x00000002L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG3__INACTIVE_COMPUTE_UNITS_SE1_SH1_MASK__SI 0xffff0000L
#define RCU_CC_GC_SHADER_ARRAY_CONFIG3__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_MC_MAX_CHANNEL__MAX_CHANNELS_MASK__SI 0x0000003eL
#define RCU_CC_MC_MAX_CHANNEL__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_RB_BACKEND_DISABLE0__RB_BACKEND_DISABLE_SE0_SH0_MASK__SI 0x000f0000L
#define RCU_CC_RB_BACKEND_DISABLE0__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_RB_BACKEND_DISABLE1__RB_BACKEND_DISABLE_SE0_SH1_MASK__SI 0x000f0000L
#define RCU_CC_RB_BACKEND_DISABLE1__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_RB_BACKEND_DISABLE2__RB_BACKEND_DISABLE_SE1_SH0_MASK__SI 0x000f0000L
#define RCU_CC_RB_BACKEND_DISABLE2__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_RB_BACKEND_DISABLE3__RB_BACKEND_DISABLE_SE1_SH1_MASK__SI 0x000f0000L
#define RCU_CC_RB_BACKEND_DISABLE3__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_TCC_DISABLE__TCC_DISABLE_MASK__SI 0xffff0000L
#define RCU_CC_TCC_DISABLE__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_CC_UVD_DISABLE__UVD_DISABLE_MASK__SI 0x00000002L
#define RCU_CC_UVD_DISABLE__WRITE_DIS_MASK__SI 0x00000001L
#define RCU_DYN_RM2__BF_HD1P_RMEN_MASK__SI 0x00000004L
#define RCU_DYN_RM2__BF_HD1P_RM_MASK__SI 0x00000003L
#define RCU_DYN_RM2__BF_PDP_RMEN_MASK__SI 0x00000020L
#define RCU_DYN_RM2__BF_PDP_RM_MASK__SI 0x00000018L
#define RCU_DYN_RM2__BF_RF2P_RMEN_MASK__SI 0x00000100L
#define RCU_DYN_RM2__BF_RF2P_RM_MASK__SI 0x000000c0L
#define RCU_DYN_RM2__GFX_HD1P_RMEN_MASK__SI 0x00000800L
#define RCU_DYN_RM2__GFX_HD1P_RM_MASK__SI 0x00000600L
#define RCU_DYN_RM2__GFX_PDP_RMEN_MASK__SI 0x00004000L
#define RCU_DYN_RM2__GFX_PDP_RM_MASK__SI 0x00003000L
#define RCU_DYN_RM2__GFX_RF2P_RMEN_MASK__SI 0x00020000L
#define RCU_DYN_RM2__GFX_RF2P_RM_MASK__SI 0x00018000L
#define RCU_DYN_RM2__UVD_HD1P_RMEN_MASK__SI 0x00100000L
#define RCU_DYN_RM2__UVD_HD1P_RM_MASK__SI 0x000c0000L
#define RCU_DYN_RM2__UVD_PDP_RMEN_MASK__SI 0x00800000L
#define RCU_DYN_RM2__UVD_PDP_RM_MASK__SI 0x00600000L
#define RCU_DYN_RM2__UVD_RF2P_RMEN_MASK__SI 0x04000000L
#define RCU_DYN_RM2__UVD_RF2P_RM_MASK__SI 0x03000000L
#define RCU_DYN_RM__DT_HD1P_RMEN_MASK__SI 0x00100000L
#define RCU_DYN_RM__DT_HD1P_RM_MASK__SI 0x000c0000L
#define RCU_DYN_RM__DT_PDP_RMEN_MASK__SI 0x00800000L
#define RCU_DYN_RM__DT_PDP_RM_MASK__SI 0x00600000L
#define RCU_DYN_RM__DT_RF2P_RMEN_MASK__SI 0x04000000L
#define RCU_DYN_RM__DT_RF2P_RM_MASK__SI 0x03000000L
#define RCU_DYN_RM__MC_HD1P_RMEN_MASK__SI 0x00000800L
#define RCU_DYN_RM__MC_HD1P_RM_MASK__SI 0x00000600L
#define RCU_DYN_RM__MC_PDP_RMEN_MASK__SI 0x00004000L
#define RCU_DYN_RM__MC_PDP_RM_MASK__SI 0x00003000L
#define RCU_DYN_RM__MC_RF2P_RMEN_MASK__SI 0x00020000L
#define RCU_DYN_RM__MC_RF2P_RM_MASK__SI 0x00018000L
#define RCU_DYN_RM__RM_REG_SEL_MASK__SI 0x08000000L
#define RCU_DYN_RM__SYS_HD1P_RMEN_MASK__SI 0x00000004L
#define RCU_DYN_RM__SYS_HD1P_RM_MASK__SI 0x00000003L
#define RCU_DYN_RM__SYS_PDP_RMEN_MASK__SI 0x00000020L
#define RCU_DYN_RM__SYS_PDP_RM_MASK__SI 0x00000018L
#define RCU_DYN_RM__SYS_RF2P_RMEN_MASK__SI 0x00000100L
#define RCU_DYN_RM__SYS_RF2P_RM_MASK__SI 0x000000c0L
#define RCU_EFUSE_SCRATCH__GENERIC_BIOS_SCRATCH_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS0__EFUSE_BITS31_0_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS10__EFUSE_BITS351_320_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS11__EFUSE_BITS383_352_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS12__EFUSE_BITS415_384_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS13__EFUSE_BITS447_416_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS14__EFUSE_BITS479_448_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS15__EFUSE_BITS511_480_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS16__EFUSE_BITS543_512_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS17__EFUSE_BITS575_544_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS18__EFUSE_BITS607_576_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS19__EFUSE_BITS639_608_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS1__EFUSE_BITS63_32_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS20__EFUSE_BITS671_640_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS21__EFUSE_BITS703_672_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS22__EFUSE_BITS735_704_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS23__EFUSE_BITS767_736_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS24__EFUSE_BITS799_768_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS25__EFUSE_BITS831_800_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS26__EFUSE_BITS863_832_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS27__EFUSE_BITS895_864_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS28__EFUSE_BITS927_896_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS29__EFUSE_BITS959_928_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS2__EFUSE_BITS95_64_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS30__EFUSE_BITS991_960_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS31__EFUSE_BITS1023_992_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS32__EFUSE_BITS1055_1024_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS33__EFUSE_BITS1087_1056_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS34__EFUSE_BITS1119_1088_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS35__EFUSE_BITS1151_1120_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS36__EFUSE_BITS1183_1152_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS37__EFUSE_BITS1215_1184_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS38__EFUSE_BITS1247_1216_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS39__EFUSE_BITS1279_1248_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS3__EFUSE_BITS127_96_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS40__EFUSE_BITS1311_1280_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS4__EFUSE_BITS159_128_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS5__EFUSE_BITS191_160_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS6__EFUSE_BITS223_192_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS7__EFUSE_BITS255_224_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS8__EFUSE_BITS287_256_MASK__SI 0xffffffffL
#define RCU_EFUSE_STRAPS9__EFUSE_BITS319_288_MASK__SI 0xffffffffL
#define RCU_FCTRL__DRM_START_MASK__SI 0x00000001L
#define RCU_FCTRL__EFUSE_PD_MASK__SI 0x00000004L
#define RCU_FCTRL__FSM_RST_MASK__SI 0x00000008L
#define RCU_FCTRL__HDCP_START_MASK__SI 0x00000002L
#define RCU_FCTRL__SPARE2_MASK__SI 0x00003fc0L
#define RCU_FCTRL__TCLK_DIS_MASK__SI 0x00000020L
#define RCU_FCTRL__UVD_START_MASK__SI 0x00000010L
#define RCU_IND_DATA__RCU_IND_DATA_MASK__SI 0xffffffffL
#define RCU_IND_INDEX__RCU_IND_ADDR_MASK__SI 0x00001fffL
#define RCU_MISC_CTRL__BIF_RST_DIS_MASK__SI 0x00000004L
#define RCU_MISC_CTRL__BREAK_PT1_DONE_MASK__CI__VI 0x00010000L
#define RCU_MISC_CTRL__BREAK_PT2_DONE_MASK__CI__VI 0x00020000L
#define RCU_MISC_CTRL__CG_RST_GLB_REQ_DIS_MASK__SI 0x00000020L
#define RCU_MISC_CTRL__DRV_RST_MODE_MASK__SI 0x00000001L
#define RCU_MISC_CTRL__FCTRL_IDLE_DIS_MASK__SI 0x00000080L
#define RCU_MISC_CTRL__HDCP_START_MASK__CI__VI 0x00200000L
#define RCU_MISC_CTRL__IGNORE_CG_ACK_MASK__SI 0x00000002L
#define RCU_MISC_CTRL__IGNORE_DRM_RD_DONE_MASK__SI 0x00000200L
#define RCU_MISC_CTRL__JTAG_SRBM_DIS_MASK__SI 0x00000008L
#define RCU_MISC_CTRL__MEM_REP_4BIFRST_DIS_MASK__SI 0x00000100L
#define RCU_MISC_CTRL__REG_CC_FUSE_DISABLE_MASK__CI__VI 0x00000010L
#define RCU_MISC_CTRL__REG_CC_SRBM_RD_DISABLE_MASK__CI__VI 0x00000100L
#define RCU_MISC_CTRL__REG_DRV_RST_MODE_MASK__CI__VI 0x00000002L
#define RCU_MISC_CTRL__REG_HDCP_FUSE_DISABLE_MASK__CI__VI 0x00000080L
#define RCU_MISC_CTRL__REG_RCU_MEMREP_DIS_MASK__CI__VI 0x00000008L
#define RCU_MISC_CTRL__REG_SAMU_FUSE_DISABLE_MASK__CI__VI 0x00000020L
#define RCU_MISC_CTRL__RST_PULSE_WIDTH_MASK__CI__VI 0xff800000L
#define RCU_MISC_CTRL__RST_PULSE_WIDTH_MASK__SI 0x000ffc00L
#define RCU_MISC_CTRL__SAMU_START_MASK__CI__VI 0x00400000L
#define RCU_MISC_CTRL__SPARE_MASK__SI 0x00000040L
#define RCU_MISC_CTRL__TST_TCLK_SLOW_EN_MASK__SI 0x00000010L
#define RCU_PCIECONFIG__PCIE_gfx_early_reset_MASK__CI__VI 0x00000001L
#define RCU_PCIECONFIG__PCIE_gfx_hard_reset_MASK__CI__VI 0x00000002L
#define RCU_PCIECONFIG__PCIE_reset_override_MASK__CI__VI 0x00000004L
#define RCU_ROM_BIF_STRAP0__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP0__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP10__BITS24_5_MASK__SI 0x01ffffe0L
#define RCU_ROM_BIF_STRAP10__BITS3_2_MASK__SI 0x0000000cL
#define RCU_ROM_BIF_STRAP10__UNUSED31_25_MASK__SI 0xfe000000L
#define RCU_ROM_BIF_STRAP10__UNUSED4_MASK__SI 0x00000010L
#define RCU_ROM_BIF_STRAP10__UNUSED_MASK__SI 0x00000003L
#define RCU_ROM_BIF_STRAP11__BITS_MASK__SI 0x7ffffffeL
#define RCU_ROM_BIF_STRAP11__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP12__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP12__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP13__BITS_MASK__SI 0x01fffffeL
#define RCU_ROM_BIF_STRAP13__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP14__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP14__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP1__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP1__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP2__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP2__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP3__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP3__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP4__BITS_MASK__SI 0x0ffffffeL
#define RCU_ROM_BIF_STRAP4__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP5__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP5__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP6__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP6__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP7__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP7__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP8__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP8__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_BIF_STRAP9__BITS_MASK__SI 0xfffffffeL
#define RCU_ROM_BIF_STRAP9__UNUSED_MASK__SI 0x00000001L
#define RCU_ROM_MSC_STRAPS0__ATI_REV_ID_MASK__SI 0x1e000000L
#define RCU_ROM_MSC_STRAPS0__DEVICE_ID_MASK__SI 0x01fffe00L
#define RCU_ROM_MSC_STRAPS0__HDCP_DIS_MASK__SI 0x00000004L
#define RCU_ROM_MSC_STRAPS0__MC_ATC_MASK__SI 0x00000100L
#define RCU_ROM_MSC_STRAPS0__ROM_VALID_MASK__SI 0x20000000L
#define RCU_ROM_MSC_STRAPS0__SPARE_MASK__SI 0x00000002L
#define RCU_ROM_MSC_STRAPS0__UVD_DISABLE_MASK__SI 0x00000008L
#define RCU_ROM_MSC_STRAPS1__INACTIVE_COMPUTE_UNITS_SE0_SH0_MASK__SI 0x0000ffffL
#define RCU_ROM_MSC_STRAPS1__INACTIVE_COMPUTE_UNITS_SE0_SH1_MASK__SI 0xffff0000L
#define RCU_ROM_MSC_STRAPS2__INACTIVE_COMPUTE_UNITS_SE1_SH0_MASK__SI 0x0000ffffL
#define RCU_ROM_MSC_STRAPS2__INACTIVE_COMPUTE_UNITS_SE1_SH1_MASK__SI 0xffff0000L
#define RCU_ROM_MSC_STRAPS3__AUD_PORT_CONN_MASK__SI 0x00070000L
#define RCU_ROM_MSC_STRAPS3__AUD_PORT_CONN_OVR_MASK__SI 0x00080000L
#define RCU_ROM_MSC_STRAPS3__BITS_MASK__SI 0xfff00000L
#define RCU_ROM_MSC_STRAPS3__VM_SECURE_ID_MASK__SI 0x0000ffffL
#define RCU_ROM_MSC_STRAPS4__EN_RB_REDUNDANCY_SE0_MASK__SI 0x00400000L
#define RCU_ROM_MSC_STRAPS4__EN_RB_REDUNDANCY_SE1_MASK__SI 0x00800000L
#define RCU_ROM_MSC_STRAPS4__FAILED_RB_SE0_MASK__SI 0x00070000L
#define RCU_ROM_MSC_STRAPS4__FAILED_RB_SE1_MASK__SI 0x00380000L
#define RCU_ROM_MSC_STRAPS4__RB_BACKEND_DISABLE_SE0_SH0_MASK__SI 0x0000000fL
#define RCU_ROM_MSC_STRAPS4__RB_BACKEND_DISABLE_SE0_SH1_MASK__SI 0x000000f0L
#define RCU_ROM_MSC_STRAPS4__RB_BACKEND_DISABLE_SE1_SH0_MASK__SI 0x00000f00L
#define RCU_ROM_MSC_STRAPS4__RB_BACKEND_DISABLE_SE1_SH1_MASK__SI 0x0000f000L
#define RCU_ROM_MSC_STRAPS5__TCC_DISABLE_MASK__SI 0x0000ffffL
#define RCU_ROM_MSC_STRAPS5__UNUSED_MASK__SI 0xffff0000L
#define RCU_ROM_SPARE_STRAP0__BITS_MASK__SI 0xffffffffL
#define RCU_ROM_SPARE_STRAP1__BITS_MASK__SI 0xffffffffL
#define RCU_ROM_SPARE_STRAP2__BITS_MASK__SI 0xffffffffL
#define RCU_ROM_SPARE_STRAP3__BITS_MASK__SI 0xffffffffL
#define RCU_SCRATCH_0__SCRATCH_0_MASK__SI 0xffffffffL
#define RCU_SCRATCH_1__SCRATCH_1_MASK__SI 0xffffffffL
#define RCU_SCRATCH_2__SCRATCH_2_MASK__SI 0xffffffffL
#define RCU_SPARE_EFUSE__WORD_READ_MASK__SI 0xffffffffL
#define RCU_STATUS__BIF_RST_COUNT_MASK__SI 0x0000ff00L
#define RCU_STATUS__EFUSE_RF_MASK__SI 0x00000030L
#define RCU_STATUS__FCTRL_SPARE_RD_VLD_MASK__SI 0x00000080L
#define RCU_STATUS__FUSES_PROGRAMMED_MASK__SI 0x10000000L
#define RCU_STATUS__RCU_UC_PC_MASK__SI 0x0fff0000L
#define RCU_STATUS__UVD_SMU_EFUSE_RDY_MASK__SI 0x00000040L
#define RCU_SYSRESET__ACP_hard_resetb_MASK__CI 0x00200000L
#define RCU_SYSRESET__BIF_cec_hard_resetb_MASK__CI__VI 0x00008000L
#define RCU_SYSRESET__DC_az_hard_resetb_MASK__CI 0x00020000L
#define RCU_SYSRESET__GCK_hard_resetb_MASK__CI__VI 0x00000001L
#define RCU_SYSRESET__GIO_rst_early_resetb_MASK__CI__VI 0x00000010L
#define RCU_SYSRESET__GIO_rst_hard_resetb_MASK__CI__VI 0x00000100L
#define RCU_SYSRESET__IOMMU_hard_resetb_MASK__CI 0x01000000L
#define RCU_SYSRESET__PCIE_powergood_MASK__CI__VI 0x00000400L
#define RCU_SYSRESET__RB0_hard_resetb_MASK__CI 0x00400000L
#define RCU_SYSRESET__RB1_hard_resetb_MASK__CI 0x00800000L
#define RCU_SYSRESET__TARG_early_resetb_MASK__CI__VI 0x00000020L
#define RCU_SYSRESET__UVD_hard_resetb_MASK__CI 0x00080000L
#define RCU_SYSRESET__VCE_hard_resetb_MASK__CI 0x00100000L
#define RCU_SYSRESET__VDDC_hard_resetb_MASK__CI__VI 0x00010000L
#define RCU_UC_EVENTS_DATA__BIF_STRAPS_WRITTEN_MASK__SI 0x00010000L
#define RCU_UC_EVENTS_DATA__CC_EFUSE_BYTE1_RDVLD_MASK__SI 0x00000004L
#define RCU_UC_EVENTS_DATA__CC_EFUSE_RDVLD_MASK__SI 0x00000008L
#define RCU_UC_EVENTS_DATA__CONFIG_DONE_MASK__SI 0x00000020L
#define RCU_UC_EVENTS_DATA__DRM_EFUSE_RD_DONE_MASK__SI 0x00000200L
#define RCU_UC_EVENTS_DATA__HARD_RST_DONE_MASK__SI 0x00000010L
#define RCU_UC_EVENTS_DATA__MEM_HARDREP_DONE_MASK__SI 0x00000100L
#define RCU_UC_EVENTS_DATA__PINSTRAP_CC_BYPASS_MASK__SI 0x00000002L
#define RCU_UC_EVENTS_DATA__PINSTRAP_MEM_HARDREP_MASK__SI 0x00000040L
#define RCU_UC_EVENTS_DATA__PINSTRAP_ROMEXIST_MASK__SI 0x00000001L
#define RCU_UC_EVENTS_DATA__UC_FLAG_MASK__SI 0x00000400L
#define RCU_UC_EVENTS_DATA__UC_SET_EVENT_MASK__SI 0x00fe0000L
#define RCU_UC_EVENTS_DATA__UVD_RD_DONE_MASK__SI 0x00001000L
#define RCU_UC_EVENTS__BIF_STRAPS_WRITTEN_MASK__SI 0x00010000L
#define RCU_UC_EVENTS__BREAK_PT1_ACTIVE_MASK__CI__VI 0x00000200L
#define RCU_UC_EVENTS__BREAK_PT2_ACTIVE_MASK__CI__VI 0x00000400L
#define RCU_UC_EVENTS__CC_EFUSE_BYTE1_RDVLD_MASK__SI 0x00000004L
#define RCU_UC_EVENTS__CC_EFUSE_FDO_RDVLD_MASK__SI 0x00004000L
#define RCU_UC_EVENTS__CC_EFUSE_RDVLD_MASK__SI 0x00000008L
#define RCU_UC_EVENTS__CC_EFUSE_RM_RDVLD_MASK__SI 0x00002000L
#define RCU_UC_EVENTS__CONFIG_DONE_MASK__SI 0x00000020L
#define RCU_UC_EVENTS__DRM_EFUSE_RD_DONE_MASK__SI 0x00000200L
#define RCU_UC_EVENTS__FCH_HALT_MASK__CI__VI 0x00000800L
#define RCU_UC_EVENTS__FCH_LOCKDOWN_WRITE_DIS_MASK__CI__VI 0x00001000L
#define RCU_UC_EVENTS__HARD_RST_DONE_MASK__SI 0x00000010L
#define RCU_UC_EVENTS__INTERRUPTS_ENABLED_MASK__CI__VI 0x00010000L
#define RCU_UC_EVENTS__MEM_HARDREP_DONE_MASK__SI 0x00000100L
#define RCU_UC_EVENTS__PINSTRAP_CC_BYPASS_MASK__SI 0x00000002L
#define RCU_UC_EVENTS__PINSTRAP_MEM_HARDREP_MASK__SI 0x00000040L
#define RCU_UC_EVENTS__PINSTRAP_ROMEXIST_MASK__SI 0x00000001L
#define RCU_UC_EVENTS__RCU_DtmCnt0_Done_MASK__CI__VI 0x00020000L
#define RCU_UC_EVENTS__RCU_DtmCnt1_Done_MASK__CI__VI 0x00040000L
#define RCU_UC_EVENTS__RCU_DtmCnt2_Done_MASK__CI__VI 0x00080000L
#define RCU_UC_EVENTS__RCU_GIO_fch_lockdown_MASK__CI__VI 0x00002000L
#define RCU_UC_EVENTS__RCU_TST_jpc_rep_req_MASK__CI__VI 0x00000001L
#define RCU_UC_EVENTS__SMU_DC_efuse_status_invalid_MASK__CI__VI 0x00000008L
#define RCU_UC_EVENTS__TP_Tester_MASK__CI__VI 0x00000040L
#define RCU_UC_EVENTS__TST_RCU_jpc_rep_done_MASK__CI__VI 0x00000002L
#define RCU_UC_EVENTS__UC_FLAG_MASK__SI 0x00000400L
#define RCU_UC_EVENTS__UC_SET_EVENT_MASK__SI 0x00fe0000L
#define RCU_UC_EVENTS__UVD_RD_DONE_MASK__SI 0x00001000L
#define RCU_UC_EVENTS__boot_seq_done_MASK__CI__VI 0x00000080L
#define RCU_UC_EVENTS__drv_rst_mode_MASK__CI__VI 0x00000004L
#define RCU_UC_EVENTS__lm32_irq31_sel_MASK__CI__VI 0x03000000L
#define RCU_UC_EVENTS__sclk_deep_sleep_exit_MASK__CI__VI 0x00000100L
#define RCU_UC_INT__DRV_ADDR_MASK__SI 0x007fc000L
#define RCU_UC_INT__INT_ADDR_MASK__SI 0x00003fe0L
#define RCU_UC_INT__INT_EN_MASK__SI 0x00000001L
#define RCU_UC_INT__INT_TRIG_MASK__SI 0x00000002L
#define RCU_UC_INT__VC3D_ADDR_MASK__SI 0xff800000L
#define RCU_UC_ROMRD_INSTR__ROM_DATA_MASK__SI 0xffff0000L
#define RCU_UC_ROMRD_INSTR__ROM_INDEX_MASK__SI 0x0000ffffL
#define REQ_FIFO_STAT__REQ_FIFO_LEVEL_MASK__SI 0x0000003fL
#define RESPONSE_INTERRUPT_COUNT__N_RESPONSE_INTERRUPT_COUNT_MASK__SI 0x000000ffL
#define REVISION_ID__MAJOR_REV_ID_MASK 0x000000f0L
#define REVISION_ID__MINOR_REV_ID_MASK 0x0000000fL
#define RE_CTL2_B__DISABLE_SHIFTER_BIT_CNT_B_MASK__SI 0x80000000L
#define RE_CTL2_B__MAX_BYTES_B_MASK__SI 0x00ffffffL
#define RE_CTL2_B__SHIFTER_BIT_CNT_RST_B_MASK__SI 0x40000000L
#define RE_CTL2_B__SW_FEED_EMPTY_B_MASK__SI 0x20000000L
#define RE_CTL2__DISABLE_SHIFTER_BIT_CNT_MASK__SI 0x80000000L
#define RE_CTL2__MAX_BYTES_MASK__SI 0x00ffffffL
#define RE_CTL2__SHIFTER_BIT_CNT_RST_MASK__SI 0x40000000L
#define RE_CTL2__SW_FEED_EMPTY_MASK__SI 0x20000000L
#define RE_CTL__EMU_REMOVE_DIS_B_MASK__SI 0x00008000L
#define RE_CTL__EMU_REMOVE_DIS_MASK__SI 0x00000020L
#define RE_CTL__PURGE_DIS_MASK__SI 0x00004000L
#define RE_CTL__QUEUE_BYPASS_MASK__SI 0x01000000L
#define RE_CTL__QUEUE_TIMEOUT_COUNT_MASK__SI 0x00003f00L
#define RE_CTL__QUEUE_TIMEOUT_EN_MASK__SI 0x00000040L
#define RE_CTL__REG_CMD_RESULT_MASK__SI 0x00000010L
#define RE_CTL__RE_PURGE_COUNT_MASK__SI 0x00ff0000L
#define RE_CTL__STANDARD_MASK__SI 0x0000000fL
#define RE_CTL__STREAM_B_SEL_MASK__SI 0x00000080L
#define RE_CTL__SW_BRST_B_MASK__SI 0x08000000L
#define RE_CTL__SW_BRST_MASK__SI 0x40000000L
#define RE_CTL__SW_RRST2_B_MASK__SI 0x04000000L
#define RE_CTL__SW_RRST2_MASK__SI 0x10000000L
#define RE_CTL__SW_RRST_MASK__SI 0x20000000L
#define RE_CTL__SW_SRST_MASK__SI 0x80000000L
#define RE_DEBUG_INT_STAT__BIN_IDX_ERR_MASK__SI 0x00001000L
#define RE_DEBUG_INT_STAT__CABAC_INIT_DONE_MASK__SI 0x00000001L
#define RE_DEBUG_INT_STAT__FEED_EMPTY_ERR_MASK__SI 0x00000800L
#define RE_DEBUG_INT_STAT__LP_DEC_ERR_MASK__SI 0x00000010L
#define RE_DEBUG_INT_STAT__MB_RES_DONE_MASK__SI 0x00000004L
#define RE_DEBUG_INT_STAT__OVERRUN_ERR_MASK__SI 0x00000100L
#define RE_DEBUG_INT_STAT__PES_SC_FOUND_MASK__SI 0x00002000L
#define RE_DEBUG_INT_STAT__QUEUE_TIMEOUT_ERR_MASK__SI 0x00004000L
#define RE_DEBUG_INT_STAT__RB_DEC_ERR_MASK__SI 0x00000040L
#define RE_DEBUG_INT_STAT__SHIFTER_OVERRUN_ERR_MASK__SI 0x00000400L
#define RE_DEBUG_INT_STAT__SI_B_MASK__SI 0x00008000L
#define RE_DEBUG_INT_STAT__SI_MASK__SI 0x00000002L
#define RE_DEBUG_INT_STAT__T1TC_DEC_ERR_MASK__SI 0x00000008L
#define RE_DEBUG_INT_STAT__TIMEOUT_ERR_MASK__SI 0x00000200L
#define RE_DEBUG_INT_STAT__TZ_DEC_ERR_MASK__SI 0x00000020L
#define RE_DEBUG_INT_STAT__UE_DEC_ERR_MASK__SI 0x00000080L
#define RE_DEBUG_SI_B__DAT_MASK__SI 0xffffffffL
#define RE_DEBUG_SI__DAT_MASK__SI 0xffffffffL
#define RE_DECODE_CMD__MBPART_IDX_MASK__SI 0x30000000L
#define RE_DECODE_CMD__NUM_OF_FIXED_BIT_MASK__SI 0x0fffff00L
#define RE_DECODE_CMD__SE_ID_MASK__SI 0x000000ffL
#define RE_DECODE_CMD__SUBMBPART_IDX_MASK__SI 0xc0000000L
#define RE_HW_DEBUG__DAT_MASK__SI 0xffffffffL
#define RE_INT_EN__BIN_IDX_ERR_EN_MASK__SI 0x00001000L
#define RE_INT_EN__CABAC_INIT_DONE_EN_MASK__SI 0x00000001L
#define RE_INT_EN__FEED_EMPTY_ERR_EN_MASK__SI 0x00000800L
#define RE_INT_EN__LP_DEC_ERR_EN_MASK__SI 0x00000010L
#define RE_INT_EN__MB_RES_DONE_EN_MASK__SI 0x00000004L
#define RE_INT_EN__OVERRUN_ERR_EN_MASK__SI 0x00000100L
#define RE_INT_EN__PES_SC_FOUND_EN_MASK__SI 0x00002000L
#define RE_INT_EN__QUEUE_TIMEOUT_ERR_EN_MASK__SI 0x00004000L
#define RE_INT_EN__RB_DEC_ERR_EN_MASK__SI 0x00000040L
#define RE_INT_EN__SHIFTER_OVERRUN_ERR_EN_MASK__SI 0x00000400L
#define RE_INT_EN__SI_B_EN_MASK__SI 0x00008000L
#define RE_INT_EN__SI_EN_MASK__SI 0x00000002L
#define RE_INT_EN__T1TC_DEC_ERR_EN_MASK__SI 0x00000008L
#define RE_INT_EN__TIMEOUT_ERR_EN_MASK__SI 0x00000200L
#define RE_INT_EN__TZ_DEC_ERR_EN_MASK__SI 0x00000020L
#define RE_INT_EN__UE_DEC_ERR_EN_MASK__SI 0x00000080L
#define RE_INT_STAT__BIN_IDX_ERR_MASK__SI 0x00001000L
#define RE_INT_STAT__CABAC_INIT_DONE_MASK__SI 0x00000001L
#define RE_INT_STAT__FEED_EMPTY_ERR_MASK__SI 0x00000800L
#define RE_INT_STAT__LP_DEC_ERR_MASK__SI 0x00000010L
#define RE_INT_STAT__MB_RES_DONE_MASK__SI 0x00000004L
#define RE_INT_STAT__OVERRUN_ERR_MASK__SI 0x00000100L
#define RE_INT_STAT__PES_SC_FOUND_MASK__SI 0x00002000L
#define RE_INT_STAT__QUEUE_TIMEOUT_ERR_MASK__SI 0x00004000L
#define RE_INT_STAT__RB_DEC_ERR_MASK__SI 0x00000040L
#define RE_INT_STAT__SHIFTER_OVERRUN_ERR_MASK__SI 0x00000400L
#define RE_INT_STAT__SI_B_MASK__SI 0x00008000L
#define RE_INT_STAT__SI_MASK__SI 0x00000002L
#define RE_INT_STAT__T1TC_DEC_ERR_MASK__SI 0x00000008L
#define RE_INT_STAT__TIMEOUT_ERR_MASK__SI 0x00000200L
#define RE_INT_STAT__TZ_DEC_ERR_MASK__SI 0x00000020L
#define RE_INT_STAT__UE_DEC_ERR_MASK__SI 0x00000080L
#define RE_LMA_ADR__ADR_MASK__SI 0x000001ffL
#define RE_LMA_CTL__ACCESS_MODE_MASK__SI 0x00000001L
#define RE_LMA_CTL__AUTO_INC_MASK__SI 0x00000040L
#define RE_LMA_CTL__MEMORY_SELECT_MASK__SI 0x00000006L
#define RE_LMA_DAT__DAT_MASK__SI 0xffffffffL
#define RE_PES_CTL__EMU_MASK_RST_B_MASK__SI 0x00040000L
#define RE_PES_CTL__EMU_MASK_RST_MASK__SI 0x00000004L
#define RE_PES_CTL__PES_SC_NBL_ONLY_B_MASK__SI 0x00020000L
#define RE_PES_CTL__PES_SC_NBL_ONLY_MASK__SI 0x00000002L
#define RE_PES_CTL__PES_SC_SUFFIX_B_MASK__SI 0xff000000L
#define RE_PES_CTL__PES_SC_SUFFIX_MASK__SI 0x0000ff00L
#define RE_PES_CTL__PES_STREAM_B_MASK__SI 0x00010000L
#define RE_PES_CTL__PES_STREAM_MASK__SI 0x00000001L
#define RE_PES_DECODE_CMD__PES_NUM_OF_FIXED_BIT_MASK__SI 0x0fffff00L
#define RE_PES_DECODE_CMD__PES_SE_ID_MASK__SI 0x000000ffL
#define RE_PES_RESULT__PES_SYMBOL_MASK__SI 0xffffffffL
#define RE_PES_SHIFTER_STAT__PES_BIT_POS_B_MASK__SI 0x07000000L
#define RE_PES_SHIFTER_STAT__PES_BIT_POS_MASK__SI 0x00000700L
#define RE_PES_SHIFTER_STAT__PES_SHIFTER_REFILL_B_MASK__SI 0x00800000L
#define RE_PES_SHIFTER_STAT__PES_SHIFTER_REFILL_MASK__SI 0x00000080L
#define RE_PES_SHIFTER_STAT__PES_VALID_BITS_B_MASK__SI 0x007f0000L
#define RE_PES_SHIFTER_STAT__PES_VALID_BITS_MASK__SI 0x0000007fL
#define RE_PPS_INFO__CABAC_ENTROPY_FLAG_MASK__SI 0x00000001L
#define RE_PPS_INFO__NUM_REF_IDX_L0_ACTIVE_GT1_MASK__SI 0x00000002L
#define RE_PPS_INFO__NUM_REF_IDX_L1_ACTIVE_GT1_MASK__SI 0x00000004L
#define RE_PPS_INFO__PIC_HEIGHT7_3_MASK__SI 0x000000f8L
#define RE_PPS_INFO__PIC_HEIGHT_DIV3_MASK__SI 0x003f0000L
#define RE_PPS_INFO__PIC_HEIGHT_MOD3_MASK__SI 0x00c00000L
#define RE_PPS_INFO__PIC_WIDTH_DIV3_MASK__SI 0x3f000000L
#define RE_PPS_INFO__PIC_WIDTH_MASK__SI 0x0000ff00L
#define RE_PPS_INFO__PIC_WIDTH_MOD3_MASK__SI 0xc0000000L
#define RE_RESULT__SYMBOL_MASK__SI 0xffffffffL
#define RE_SHIFTER_B_STAT2__BIT_POS_B_MASK__SI 0xe0000000L
#define RE_SHIFTER_B_STAT2__SHIFTER_BIT_CNT_B_MASK__SI 0x07ffffffL
#define RE_SHIFTER_CTXT__DAT_MASK__SI 0xffffffffL
#define RE_SHIFTER_STAT2__BIT_POS_MASK__SI 0xe0000000L
#define RE_SHIFTER_STAT2__SHIFTER_BIT_CNT_MASK__SI 0x07ffffffL
#define RE_SHIFTER_STAT__SHIFTER_REFILL_B_MASK__SI 0x00800000L
#define RE_SHIFTER_STAT__SHIFTER_REFILL_MASK__SI 0x00000080L
#define RE_SHIFTER_STAT__VALID_BITS_B_MASK__SI 0x007f0000L
#define RE_SHIFTER_STAT__VALID_BITS_MASK__SI 0x0000007fL
#define RE_SHIFTER_STAT__VLD_BITS_BEFORE_SC_B_MASK__SI 0x7f000000L
#define RE_SHIFTER_STAT__VLD_BITS_BEFORE_SC_MASK__SI 0x00007f00L
#define RE_SI_B_CTL__BURST_SIZE_B_MASK__SI 0xfff00000L
#define RE_SI_B_CTL__CLEAN_SHUTDOWN_EN_B_MASK__SI 0x00001000L
#define RE_SI_B_CTL__DEBUG_BUS_SELECT_B_MASK__SI 0x00070000L
#define RE_SI_B_CTL__DISABLE_PARTIAL_DWORD_OUT_B_MASK__SI 0x00000008L
#define RE_SI_B_CTL__DISCARD_DATA_IN_B_MASK__SI 0x00000200L
#define RE_SI_B_CTL__DISCONNECT_CLIENT_READ_B_MASK__SI 0x00000400L
#define RE_SI_B_CTL__DISCONNECT_SI_WRITE_B_MASK__SI 0x00000800L
#define RE_SI_B_CTL__ENDIAN_B_MASK__SI 0x00000010L
#define RE_SI_B_CTL__FIRST_BYTE_START_LOC_B_MASK__SI 0x00000006L
#define RE_SI_B_CTL__REQUEST_EN_B_MASK__SI 0x00000001L
#define RE_SI_B_CTL__RESET_DATA_PATH_B_MASK__SI 0x00004000L
#define RE_SI_B_CTL__RESET_GLOBAL_B_MASK__SI 0x00008000L
#define RE_SI_B_CTL__RESET_REQ_CNTRL_B_MASK__SI 0x00002000L
#define RE_SI_B_CTL__STREAM_ID_B_MASK__SI 0x000000e0L
#define RE_SI_B_CTL__STREAM_ID_EN_B_MASK__SI 0x00000100L
#define RE_SI_B_STAT__ALL_TRANSFER_DONE_STATUS_B_MASK__SI 0x00000010L
#define RE_SI_B_STAT__BYTE_CNT_ERR_B_MASK__SI 0x00000002L
#define RE_SI_B_STAT__CLIENT_RESPONSE_STATUS_B_MASK__SI 0x00000040L
#define RE_SI_B_STAT__CLIENT_STATUS_B_MASK__SI 0x00000300L
#define RE_SI_B_STAT__DEPTH_DATA_FIFO_B_MASK__SI 0x3fc00000L
#define RE_SI_B_STAT__DROP_DATA_FIFO_FULL_ERR_B_MASK__SI 0x00000080L
#define RE_SI_B_STAT__DWORD_MISALIGN_ERR_B_MASK__SI 0x00000001L
#define RE_SI_B_STAT__DWORD_PACKER_VALID_B_MASK__SI 0x00000400L
#define RE_SI_B_STAT__NUM_OUTSTAND_BYTES_B_MASK__SI 0x0007f800L
#define RE_SI_B_STAT__NUM_OUTSTAND_REQ_B_MASK__SI 0x00380000L
#define RE_SI_B_STAT__RECEIVED_FIRST_BYTE_STATUS_B_MASK__SI 0x00000020L
#define RE_SI_B_STAT__REQ_CNT_ERR_B_MASK__SI 0x00000004L
#define RE_SI_B_STAT__SPACE_CNT_ERR_B_MASK__SI 0x00000008L
#define RE_SI_CTL__BURST_SIZE_MASK__SI 0xfff00000L
#define RE_SI_CTL__CLEAN_SHUTDOWN_EN_MASK__SI 0x00001000L
#define RE_SI_CTL__DEBUG_BUS_SELECT_MASK__SI 0x00070000L
#define RE_SI_CTL__DISABLE_PARTIAL_DWORD_OUT_MASK__SI 0x00000008L
#define RE_SI_CTL__DISCARD_DATA_IN_MASK__SI 0x00000200L
#define RE_SI_CTL__DISCONNECT_CLIENT_READ_MASK__SI 0x00000400L
#define RE_SI_CTL__DISCONNECT_SI_WRITE_MASK__SI 0x00000800L
#define RE_SI_CTL__ENDIAN_MASK__SI 0x00000010L
#define RE_SI_CTL__FIRST_BYTE_START_LOC_MASK__SI 0x00000006L
#define RE_SI_CTL__REQUEST_EN_MASK__SI 0x00000001L
#define RE_SI_CTL__RESET_DATA_PATH_MASK__SI 0x00004000L
#define RE_SI_CTL__RESET_GLOBAL_MASK__SI 0x00008000L
#define RE_SI_CTL__RESET_REQ_CNTRL_MASK__SI 0x00002000L
#define RE_SI_CTL__STREAM_ID_EN_MASK__SI 0x00000100L
#define RE_SI_CTL__STREAM_ID_MASK__SI 0x000000e0L
#define RE_SI_INT_CTL__SI_INT_MASK_B_MASK__SI 0x00ff0000L
#define RE_SI_INT_CTL__SI_INT_MASK_MASK__SI 0x000000ffL
#define RE_SI_STAT__ALL_TRANSFER_DONE_STATUS_MASK__SI 0x00000010L
#define RE_SI_STAT__BYTE_CNT_ERR_MASK__SI 0x00000002L
#define RE_SI_STAT__CLIENT_RESPONSE_STATUS_MASK__SI 0x00000040L
#define RE_SI_STAT__CLIENT_STATUS_MASK__SI 0x00000300L
#define RE_SI_STAT__DEPTH_DATA_FIFO_MASK__SI 0x3fc00000L
#define RE_SI_STAT__DROP_DATA_FIFO_FULL_ERR_MASK__SI 0x00000080L
#define RE_SI_STAT__DWORD_MISALIGN_ERR_MASK__SI 0x00000001L
#define RE_SI_STAT__DWORD_PACKER_VALID_MASK__SI 0x00000400L
#define RE_SI_STAT__NUM_OUTSTAND_BYTES_MASK__SI 0x0007f800L
#define RE_SI_STAT__NUM_OUTSTAND_REQ_MASK__SI 0x00380000L
#define RE_SI_STAT__RECEIVED_FIRST_BYTE_STATUS_MASK__SI 0x00000020L
#define RE_SI_STAT__REQ_CNT_ERR_MASK__SI 0x00000004L
#define RE_SI_STAT__SPACE_CNT_ERR_MASK__SI 0x00000008L
#define RE_SLICE_INFO__CABAC_INIT_IDC_MASK__SI 0x00000030L
#define RE_SLICE_INFO__MBAFF_FRAME_FLAG_MASK__SI 0x00000008L
#define RE_SLICE_INFO__NON_FMO_MASK__SI 0x00000040L
#define RE_SLICE_INFO__SLICE_NUM_MASK__SI 0x00ff0000L
#define RE_SLICE_INFO__SLICE_QPY_MASK__SI 0x00003f00L
#define RE_SLICE_INFO__SLICE_TYPE_MASK__SI 0x00000007L
#define RE_SLICE_INFO__VC1_PQINDEXGT8_MASK__SI 0x01000000L
#define RE_SLICE_INFO__VC1_TTFRM_MASK__SI 0xc0000000L
#define RE_SLICE_INFO__VC1_TTMBF_MASK__SI 0x20000000L
#define RE_SLICE_INFO__VC1_TXACFRM2_MASK__SI 0x18000000L
#define RE_SLICE_INFO__VC1_TXACFRM_MASK__SI 0x06000000L
#define RE_SPS_INFO__CHROMA_FORMAT_IDC_MASK__SI 0x00000001L
#define RE_SPS_INFO__MULTI_SC_DIS_MASK__SI 0x00000200L
#define RE_SPS_INFO__QI_ERR_EN_MASK__SI 0x00000100L
#define RE_SPS_INFO__SC_NOSTOP_DIS_MASK__SI 0x00000400L
#define RE_SPS_INFO__STD_VERSION_MASK__SI 0x000000f0L
#define RE_SPS_INFO__VC1_DQUANT_MASK__SI 0x00000006L
#define RE_SPS_INFO__VC1_VSTRANSFORM_MASK__SI 0x00000008L
#define RE_SRAM_RM_CTL__RE_M064X039R2M01S00_RME_MASK__SI 0x00004000L
#define RE_SRAM_RM_CTL__RE_M064X039R2M01S00_RM_MASK__SI 0x00003c00L
#define RE_SRAM_RM_CTL__RE_M144X015R2M04S00_RME_MASK__SI 0x00000200L
#define RE_SRAM_RM_CTL__RE_M144X015R2M04S00_RM_MASK__SI 0x000001e0L
#define RE_SRAM_RM_CTL__RE_M464X008R2M04S00_RME_MASK__SI 0x00000010L
#define RE_SRAM_RM_CTL__RE_M464X008R2M04S00_RM_MASK__SI 0x0000000fL
#define RE_SRAM_RM_CTL__RE_WRM_MASK__SI 0x00078000L
#define RE_STAT__CABAC_CTL_BUSY_MASK__SI 0x00000002L
#define RE_STAT__CABAC_INIT_BUSY_MASK__SI 0x00000001L
#define RE_STAT__CABAC_MVD_BUSY_MASK__SI 0x00000004L
#define RE_STAT__CABAC_RES_BUSY_MASK__SI 0x00000008L
#define RE_STAT__CAVLC_RES_BUSY_MASK__SI 0x00000010L
#define RE_STAT__CTXT_INTF_BUSY_MASK__SI 0x00000040L
#define RE_STAT__REFILL_SI_FIFO_NOT_EMPTY_MASK__SI 0x00000200L
#define RE_STAT__RE_COMMANDS_BUSY_MASK__SI 0x00000100L
#define RE_STAT__RE_PES_COMMANDS_BUSY_MASK__SI 0x00000400L
#define RE_STAT__RLVL_ENC_BUSY_MASK__SI 0x00000020L
#define RE_STAT__SEARCH_START_BUSY_MASK__SI 0x00000080L
#define RINGOSC_MASK__MASK_MASK 0x0000ffffL
#define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK__SI 0x00000001L
#define RIRB_CONTROL__RESPONSE_OVERRUN_INTERRUPT_CONTROL_MASK__SI 0x00000004L
#define RIRB_CONTROL__RIRB_DMA_ENABLE_MASK__SI 0x00000002L
#define RIRB_LOWER_BASE_ADDRESS__RIRB_LOWER_BASE_ADDRESS_MASK__SI 0xffffff80L
#define RIRB_LOWER_BASE_ADDRESS__RIRB_LOWER_BASE_UNIMPLEMENTED_BITS_MASK__SI 0x0000007fL
#define RIRB_SIZE__RIRB_SIZE_CAPABILITY_MASK__SI 0x000000f0L
#define RIRB_SIZE__RIRB_SIZE_MASK__SI 0x00000003L
#define RIRB_STATUS__RESPONSE_INTERRUPT_MASK__SI 0x00000001L
#define RIRB_STATUS__RESPONSE_OVERRUN_INTERRUPT_STATUS_MASK__SI 0x00000004L
#define RIRB_UPPER_BASE_ADDRESS__RIRB_UPPER_BASE_ADDRESS_MASK__SI 0xffffffffL
#define RIRB_WRITE_POINTER__RIRB_WRITE_POINTER_MASK__SI 0x000000ffL
#define RIRB_WRITE_POINTER__RIRB_WRITE_POINTER_RESET_MASK__SI 0x00008000L
#define RI_CRC__CRC_MASK__SI 0x00001fffL
#define RI_CTL__BUS_TIMEOUT_DIS_MASK__SI 0x00000800L
#define RI_CTL__BUS_TIMEOUT_LIMIT_MASK__SI 0x000000f8L
#define RI_CTL__CRC_SEL_MASK__SI 0x00007000L
#define RI_CTL__DEBUG_BUS_SEL_MASK__SI 0x00000700L
#define RI_CTL__RD_DELAY_MASK__SI 0x00000007L
#define RI_DEBUG_INT_STAT__BUS_TIMEOUT_ERR_MASK__SI 0x00000001L
#define RI_INT_EN__BUS_TIMEOUT_ERR_EN_MASK__SI 0x00000001L
#define RI_INT_STAT__BUS_TIMEOUT_ERR_MASK__SI 0x00000001L
#define RLC_AUTO_PG_CTRL__AUTO_GRBM_REG_SAVE_ON_IDLE_EN_MASK 0x00000002L
#define RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK 0x00000001L
#define RLC_AUTO_PG_CTRL__AUTO_WAKE_UP_EN_MASK 0x00000004L
#define RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK 0x0007fff8L
#define RLC_AUTO_PG_CTRL__PG_AFTER_GRBM_REG_SAVE_THRESHOLD_MASK 0xfff80000L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__CAPTURE_MASK 0x00000001L
#define RLC_CAPTURE_GPU_CLOCK_COUNT__RESERVED_MASK 0xfffffffeL
#define RLC_CGCG_CGLS_CTRL__CGCG_CONTROLLER_MASK 0x08000000L
#define RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK 0x00000001L
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK__CI__VI 0x07ffff00L
#define RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD_MASK__SI 0x0000ff00L
#define RLC_CGCG_CGLS_CTRL__CGCG_GRBM_CRDT_DELAY_MASK__SI 0x07ff0000L
#define RLC_CGCG_CGLS_CTRL__CGCG_REG_CTRL_MASK 0x10000000L
#define RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK 0x00000002L
#define RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY_MASK 0x000000fcL
#define RLC_CGCG_CGLS_CTRL__SLEEP_MODE_MASK 0x60000000L
#define RLC_CGCG_CGLS_CTRL__SPARE_MASK__SI__CI 0x80000000L
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_START_UNIT_MASK 0x0000000fL
#define RLC_CGCG_RAMP_CTRL__DOWN_DIV_STEP_UNIT_MASK 0x000000f0L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_CNT_MASK 0x0fff0000L
#define RLC_CGCG_RAMP_CTRL__STEP_DELAY_UNIT_MASK 0xf0000000L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_START_UNIT_MASK 0x00000f00L
#define RLC_CGCG_RAMP_CTRL__UP_DIV_STEP_UNIT_MASK 0x0000f000L
#define RLC_CGTT_MGCG_OVERRIDE__OVERRIDE_MASK 0xffffffffL
#define RLC_CLEARSTATE_RESTORE_BASE__BASE_MASK__SI 0xffffffffL
#define RLC_CNTL__FORCE_RETRY_MASK 0x00000002L
#define RLC_CNTL__READ_CACHE_DISABLE_MASK 0x00000004L
#define RLC_CNTL__RESERVED_MASK 0xffffff00L
#define RLC_CNTL__RLC_ENABLE_F32_MASK 0x00000001L
#define RLC_CNTL__RLC_STEP_F32_MASK 0x00000008L
#define RLC_CNTL__SOFT_RESET_DEBUG_MODE_MASK 0x00000010L
#define RLC_CURRENT_CONTEXT__CURRENT_CONTEXT_MASK__SI 0x0fffffffL
#define RLC_CURRENT_CONTEXT__RESERVED_MASK__SI 0xf0000000L
#define RLC_CU_STATUS__WORK_PENDING_MASK__CI__VI 0xffffffffL
#define RLC_CU_STATUS__WORK_PENDING_SE0_SH0_MASK__SI 0x000000ffL
#define RLC_CU_STATUS__WORK_PENDING_SE0_SH1_MASK__SI 0x0000ff00L
#define RLC_CU_STATUS__WORK_PENDING_SE1_SH0_MASK__SI 0x00ff0000L
#define RLC_CU_STATUS__WORK_PENDING_SE1_SH1_MASK__SI 0xff000000L
#define RLC_DEBUG_SELECT__F32_SELECT_MASK__SI 0x00003f00L
#define RLC_DEBUG_SELECT__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_DEBUG_SELECT__RESERVED_MASK__SI 0xffff8000L
#define RLC_DEBUG_SELECT__SCRATCH_RAM_ONLY_MASK__SI 0x00004000L
#define RLC_DEBUG_SELECT__SELECT_MASK 0x000000ffL
#define RLC_DEBUG__DATA_MASK 0xffffffffL
#define RLC_DRIVER_CPDMA_STATUS__DRIVER_ACK_MASK__SI__CI 0x00000010L
#define RLC_DRIVER_CPDMA_STATUS__DRIVER_REQUEST_MASK__SI__CI 0x00000001L
#define RLC_DRIVER_CPDMA_STATUS__RESERVED1_MASK__SI__CI 0x0000000eL
#define RLC_DRIVER_CPDMA_STATUS__RESERVED_MASK__SI__CI 0xffffffe0L
#define RLC_DRMDMA_CURRENT_CONTEXT__CURRENT_CONTEXT_MASK__SI 0x0fffffffL
#define RLC_DRMDMA_CURRENT_CONTEXT__RESERVED_MASK__SI 0xf0000000L
#define RLC_DRMDMA_HB_RPTR__HB_RPTR_MASK__SI 0xffffffffL
#define RLC_DRMDMA_HB_WPTR_MSB_ADDR__HB_WPTR_MSB_ADDR_MASK__SI 0x000000ffL
#define RLC_DRMDMA_HB_WPTR_MSB_ADDR__RESERVED_MASK__SI 0xffffff00L
#define RLC_DRMDMA_HB_WPTR__HB_WPTR_MASK__SI 0xffffffffL
#define RLC_DRMDMA_RL_BASE__RL_BASE_MASK__SI 0xffffffffL
#define RLC_DRMDMA_RL_SIZE__RESERVED_MASK__SI 0xfffffff0L
#define RLC_DRMDMA_RL_SIZE__RL_SIZE_MASK__SI 0x0000000fL
#define RLC_DYN_PG_REQUEST__DYN_PG_CU_MASK_SE0_SH0_MASK__SI 0x000000ffL
#define RLC_DYN_PG_REQUEST__DYN_PG_CU_MASK_SE0_SH1_MASK__SI 0x0000ff00L
#define RLC_DYN_PG_REQUEST__DYN_PG_CU_MASK_SE1_SH0_MASK__SI 0x00ff0000L
#define RLC_DYN_PG_REQUEST__DYN_PG_CU_MASK_SE1_SH1_MASK__SI 0xff000000L
#define RLC_DYN_PG_REQUEST__PG_REQUEST_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_DYN_PG_STATUS__DYN_PG_CU_STATUS_SE0_SH0_MASK__SI 0x000000ffL
#define RLC_DYN_PG_STATUS__DYN_PG_CU_STATUS_SE0_SH1_MASK__SI 0x0000ff00L
#define RLC_DYN_PG_STATUS__DYN_PG_CU_STATUS_SE1_SH0_MASK__SI 0x00ff0000L
#define RLC_DYN_PG_STATUS__DYN_PG_CU_STATUS_SE1_SH1_MASK__SI 0xff000000L
#define RLC_DYN_PG_STATUS__PG_STATUS_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_GCPM_GENERAL_0__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_1__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_2__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_3__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_4__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_5__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_6__DATA_MASK__SI 0xffffffffL
#define RLC_GCPM_GENERAL_7__DATA_MASK__SI 0xffffffffL
#define RLC_GPM_CU_PD_TIMEOUT__TIMEOUT_MASK__CI 0xffffffffL
#define RLC_GPM_DEBUG_SELECT__RESERVED_MASK__CI 0xffffff00L
#define RLC_GPM_DEBUG_SELECT__SELECT_MASK__CI__VI 0x000000ffL
#define RLC_GPM_DEBUG__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_0__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_1__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_2__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_3__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_4__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_5__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_6__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_GENERAL_7__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_LOG_ADDR__ADDR_MASK__CI 0xffffffffL
#define RLC_GPM_LOG_CONT__CONT_MASK__CI__VI 0xffffffffL
#define RLC_GPM_LOG_SIZE__SIZE_MASK__CI__VI 0xffffffffL
#define RLC_GPM_PERF_COUNT_0__CU_INDEX_MASK__CI__VI 0x0000f000L
#define RLC_GPM_PERF_COUNT_0__ENABLE_MASK__CI__VI 0x00100000L
#define RLC_GPM_PERF_COUNT_0__EVENT_SEL_MASK__CI__VI 0x00030000L
#define RLC_GPM_PERF_COUNT_0__FEATURE_SEL_MASK__CI__VI 0x0000000fL
#define RLC_GPM_PERF_COUNT_0__RESERVED_MASK__CI__VI 0xffe00000L
#define RLC_GPM_PERF_COUNT_0__SE_INDEX_MASK__CI__VI 0x000000f0L
#define RLC_GPM_PERF_COUNT_0__SH_INDEX_MASK__CI__VI 0x00000f00L
#define RLC_GPM_PERF_COUNT_0__UNUSED_MASK__CI__VI 0x000c0000L
#define RLC_GPM_PERF_COUNT_1__CU_INDEX_MASK__CI__VI 0x0000f000L
#define RLC_GPM_PERF_COUNT_1__ENABLE_MASK__CI__VI 0x00100000L
#define RLC_GPM_PERF_COUNT_1__EVENT_SEL_MASK__CI__VI 0x00030000L
#define RLC_GPM_PERF_COUNT_1__FEATURE_SEL_MASK__CI__VI 0x0000000fL
#define RLC_GPM_PERF_COUNT_1__RESERVED_MASK__CI__VI 0xffe00000L
#define RLC_GPM_PERF_COUNT_1__SE_INDEX_MASK__CI__VI 0x000000f0L
#define RLC_GPM_PERF_COUNT_1__SH_INDEX_MASK__CI__VI 0x00000f00L
#define RLC_GPM_PERF_COUNT_1__UNUSED_MASK__CI__VI 0x000c0000L
#define RLC_GPM_SCRATCH_ADDR__ADDR_MASK__CI__VI 0x000001ffL
#define RLC_GPM_SCRATCH_ADDR__RESERVED_MASK__CI__VI 0xfffffe00L
#define RLC_GPM_SCRATCH_DATA__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK__CI__VI 0x00000004L
#define RLC_GPM_STAT__GFX_LS_STATUS_MASK__CI__VI 0x00000008L
#define RLC_GPM_STAT__GFX_POWER_STATUS_MASK__CI__VI 0x00000002L
#define RLC_GPM_STAT__RESERVED_MASK__CI 0xfffffff0L
#define RLC_GPM_STAT__RLC_BUSY_MASK__CI__VI 0x00000001L
#define RLC_GPM_THREAD_ENABLE__RESERVED_MASK__CI__VI 0xfffffff0L
#define RLC_GPM_THREAD_ENABLE__THREAD0_ENABLE_MASK__CI__VI 0x00000001L
#define RLC_GPM_THREAD_ENABLE__THREAD1_ENABLE_MASK__CI__VI 0x00000002L
#define RLC_GPM_THREAD_ENABLE__THREAD2_ENABLE_MASK__CI__VI 0x00000004L
#define RLC_GPM_THREAD_ENABLE__THREAD3_ENABLE_MASK__CI__VI 0x00000008L
#define RLC_GPM_THREAD_PRIORITY__THREAD0_PRIORITY_MASK__CI__VI 0x000000ffL
#define RLC_GPM_THREAD_PRIORITY__THREAD1_PRIORITY_MASK__CI__VI 0x0000ff00L
#define RLC_GPM_THREAD_PRIORITY__THREAD2_PRIORITY_MASK__CI__VI 0x00ff0000L
#define RLC_GPM_THREAD_PRIORITY__THREAD3_PRIORITY_MASK__CI__VI 0xff000000L
#define RLC_GPM_UCODE_ADDR__RESERVED_MASK__CI__VI 0xfffff000L
#define RLC_GPM_UCODE_ADDR__UCODE_ADDR_MASK__CI__VI 0x00000fffL
#define RLC_GPM_UCODE_DATA__UCODE_DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPM_VMID_THREAD0__RESERVED_MASK__CI 0xfffffff0L
#define RLC_GPM_VMID_THREAD0__RLC_VMID_MASK__CI__VI 0x0000000fL
#define RLC_GPM_VMID_THREAD1__RESERVED_MASK__CI 0xfffffff0L
#define RLC_GPM_VMID_THREAD1__RLC_VMID_MASK__CI__VI 0x0000000fL
#define RLC_GPR_REG1__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPR_REG2__DATA_MASK__CI__VI 0xffffffffL
#define RLC_GPU_CLOCK_32_RES_SEL__RESERVED_MASK 0xffffffc0L
#define RLC_GPU_CLOCK_32_RES_SEL__RES_SEL_MASK 0x0000003fL
#define RLC_GPU_CLOCK_32__GPU_CLOCK_32_MASK 0xffffffffL
#define RLC_GPU_CLOCK_COUNT_LSB__GPU_CLOCKS_LSB_MASK 0xffffffffL
#define RLC_GPU_CLOCK_COUNT_MSB__GPU_CLOCKS_MSB_MASK 0xffffffffL
#define RLC_JUMP_TABLE_RESTORE__ADDR_MASK__CI__VI 0xffffffffL
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__ALWAYS_ACTIVE_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__SE0_SH0_CU_MASK_MASK__SI 0x000000ffL
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__SE0_SH1_CU_MASK_MASK__SI 0x0000ff00L
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__SE1_SH0_CU_MASK_MASK__SI 0x00ff0000L
#define RLC_LB_ALWAYS_ACTIVE_CU_MASK__SE1_SH1_CU_MASK_MASK__SI 0xff000000L
#define RLC_LB_CNTL__CU_MASK_USED_OFF_HYST_MASK__CI__VI 0x00000ff0L
#define RLC_LB_CNTL__LB_CNT_CP_BUSY_MASK 0x00000002L
#define RLC_LB_CNTL__LB_CNT_REG_INC_MASK 0x00000008L
#define RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK 0x00000004L
#define RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK 0x00000001L
#define RLC_LB_CNTL__RESERVED_MASK__CI__VI 0xfffff000L
#define RLC_LB_CNTL__RESERVED_MASK__SI 0xfffffff0L
#define RLC_LB_CNTR_INIT__LB_CNTR_INIT_MASK 0xffffffffL
#define RLC_LB_CNTR_MAX__LB_CNTR_MAX_MASK 0xffffffffL
#define RLC_LB_INIT_CU_MASK__INIT_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_LB_INIT_CU_MASK__SE0_SH0_CU_MASK_MASK__SI 0x000000ffL
#define RLC_LB_INIT_CU_MASK__SE0_SH1_CU_MASK_MASK__SI 0x0000ff00L
#define RLC_LB_INIT_CU_MASK__SE1_SH0_CU_MASK_MASK__SI 0x00ff0000L
#define RLC_LB_INIT_CU_MASK__SE1_SH1_CU_MASK_MASK__SI 0xff000000L
#define RLC_LB_PARAMS__FIFO_SAMPLES_MASK 0x000000feL
#define RLC_LB_PARAMS__PG_IDLE_SAMPLES_MASK 0x0000ff00L
#define RLC_LB_PARAMS__PG_IDLE_SAMPLE_INTERVAL_MASK 0xffff0000L
#define RLC_LB_PARAMS__SKIP_L2_CHECK_MASK 0x00000001L
#define RLC_LOAD_BALANCE_CNTR__RLC_LOAD_BALANCE_CNTR_MASK 0xffffffffL
#define RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK 0x000000ffL
#define RLC_MAX_PG_CU__SPARE_MASK 0xffffff00L
#define RLC_MC_CNTL__RDNFO_STALL_MASK 0x10000000L
#define RLC_MC_CNTL__RDNFO_URG_MASK 0x00f00000L
#define RLC_MC_CNTL__RDREQ_PRIV_MASK 0x08000000L
#define RLC_MC_CNTL__RDREQ_SWAP_MASK 0x03000000L
#define RLC_MC_CNTL__RDREQ_TRAN_MASK 0x04000000L
#define RLC_MC_CNTL__RESERVED_B_MASK 0x000fe000L
#define RLC_MC_CNTL__RESERVED_MASK 0xe0000000L
#define RLC_MC_CNTL__WRNFO_STALL_MASK 0x00000010L
#define RLC_MC_CNTL__WRNFO_URG_MASK 0x000001e0L
#define RLC_MC_CNTL__WRREQ_DW_IMASK_MASK 0x00001e00L
#define RLC_MC_CNTL__WRREQ_PRIV_MASK 0x00000008L
#define RLC_MC_CNTL__WRREQ_SWAP_MASK 0x00000003L
#define RLC_MC_CNTL__WRREQ_TRAN_MASK 0x00000004L
#define RLC_MEM_SLP_CNTL__RESERVED1_MASK 0xff000000L
#define RLC_MEM_SLP_CNTL__RLC_MEM_DS_EN_MASK 0x00000002L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK 0x00000001L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_OFF_DELAY_MASK 0x00ff0000L
#define RLC_MEM_SLP_CNTL__RLC_MEM_LS_ON_DELAY_MASK 0x0000ff00L
#define RLC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define RLC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define RLC_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL
#define RLC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define RLC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define RLC_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK 0x000000ffL
#define RLC_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x00000400L
#define RLC_PERFMON_CNTL__PERFMON_STATE_MASK 0x00000007L
#define RLC_PG_ALWAYS_ON_CU_MASK__AON_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_PG_ALWAYS_ON_CU_MASK__SE0_SH1_AON_CU_MASK_MASK__SI 0x0000ff00L
#define RLC_PG_ALWAYS_ON_CU_MASK__SE0_SHO_AON_CU_MASK_MASK__SI 0x000000ffL
#define RLC_PG_ALWAYS_ON_CU_MASK__SE1_SH1_AON_CU_MASK_MASK__SI 0xff000000L
#define RLC_PG_ALWAYS_ON_CU_MASK__SE1_SHO_AON_CU_MASK_MASK__SI 0x00ff0000L
#define RLC_PG_CNTL__CHUB_HANDSHAKE_ENABLE_MASK__CI__VI 0x00010000L
#define RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK 0x00000004L
#define RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK 0x00000001L
#define RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK 0x00000002L
#define RLC_PG_CNTL__PG_ERROR_STATUS_MASK__CI 0xff000000L
#define RLC_PG_CNTL__RESERVED1_MASK__CI 0x00f80000L
#define RLC_PG_CNTL__RESERVED_MASK__CI 0x0000fff0L
#define RLC_PG_CNTL__RESERVED_MASK__SI 0xfffffff0L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK__CI__VI 0x00040000L
#define RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK__CI__VI 0x00020000L
#define RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK 0x00000008L
#define RLC_PG_DELAY_2__PERCU_TIMEOUT_VALUE_MASK__CI__VI 0xffff0000L
#define RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK__CI__VI 0x0000ff00L
#define RLC_PG_DELAY_2__SERDES_TIMEOUT_VALUE_MASK__CI__VI 0x000000ffL
#define RLC_PG_DELAY__CMD_PROPAGATE_DELAY_MASK__CI__VI 0x00ff0000L
#define RLC_PG_DELAY__MEM_SLEEP_DELAY_MASK__CI__VI 0xff000000L
#define RLC_PG_DELAY__POWER_DOWN_DELAY_MASK__CI__VI 0x0000ff00L
#define RLC_PG_DELAY__POWER_UP_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_RL_BASE__RL_BASE_MASK__SI 0xffffffffL
#define RLC_RL_SIZE__RESERVED_MASK__SI 0xfffffff0L
#define RLC_RL_SIZE__RL_SIZE_MASK__SI 0x0000000fL
#define RLC_SAFE_MODE__MESSAGE_MASK__CI__VI 0x0000001eL
#define RLC_SAFE_MODE__REQ_MASK__CI 0x00000001L
#define RLC_SAFE_MODE__RESERVED_MASK__CI 0xffffffe0L
#define RLC_SAVE_AND_RESTORE_BASE__BASE_MASK__SI__CI 0xffffffffL
#define RLC_SERDES_CU_MASTER_BUSY__BUSY_BUSY_MASK__CI__VI 0xffffffffL
#define RLC_SERDES_MASTER_BUSY_0__BUSY_MASK_MASK__SI 0xffffffffL
#define RLC_SERDES_MASTER_BUSY_1__BUSY_MASK_MASK__SI 0xffffffffL
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK__CI__VI 0x00010000L
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK__CI 0xff800000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK__CI__VI 0x0000ffffL
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK__CI 0x00080000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK__CI 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK__CI 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK__CI 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK__CI 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK__CI 0x00040000L
#define RLC_SERDES_RD_DATA_0__DATA_MASK 0xffffffffL
#define RLC_SERDES_RD_DATA_1__DATA_MASK 0xffffffffL
#define RLC_SERDES_RD_DATA_2__DATA_MASK 0xffffffffL
#define RLC_SERDES_RD_MASTER_INDEX__CU_ID_MASK__CI__VI 0x0000000fL
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK__CI 0x0000c000L
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_INDEX_MASK__SI 0x00003000L
#define RLC_SERDES_RD_MASTER_INDEX__MASTER_INDEX_MASK__SI 0x0000003fL
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK__CI 0x00003800L
#define RLC_SERDES_RD_MASTER_INDEX__SE_ID_MASK__CI__VI 0x000001c0L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_ID_MASK__CI__VI 0x00000200L
#define RLC_SERDES_RD_MASTER_INDEX__SE_NONCU_MASK__CI__VI 0x00000400L
#define RLC_SERDES_RD_MASTER_INDEX__SH_ID_MASK__CI__VI 0x00000030L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__CI 0xffff0000L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__SI 0xffffc000L
#define RLC_SERDES_RD_MASTER_INDEX__TTOP_INDEX_MASK__SI 0x00000fc0L
#define RLC_SERDES_WR_CTRL__BPM_ADDR_MASK__CI__VI 0x000000ffL
#define RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_0_MASK__CI 0x00100000L
#define RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_1_MASK__CI 0x00200000L
#define RLC_SERDES_WR_CTRL__CGLS_DISABLE_MASK__CI 0x00020000L
#define RLC_SERDES_WR_CTRL__CGLS_ENABLE_MASK__CI 0x00010000L
#define RLC_SERDES_WR_CTRL__CGLS_OFF_MASK__CI 0x00080000L
#define RLC_SERDES_WR_CTRL__CGLS_ON_MASK__CI 0x00040000L
#define RLC_SERDES_WR_CTRL__CTRL_MASK__SI 0xffffffffL
#define RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_0_MASK__CI 0x00400000L
#define RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_1_MASK__CI 0x00800000L
#define RLC_SERDES_WR_CTRL__P1_SELECT_MASK__CI__VI 0x00000400L
#define RLC_SERDES_WR_CTRL__P2_SELECT_MASK__CI__VI 0x00000800L
#define RLC_SERDES_WR_CTRL__POWER_DOWN_MASK__CI__VI 0x00000100L
#define RLC_SERDES_WR_CTRL__POWER_UP_MASK__CI__VI 0x00000200L
#define RLC_SERDES_WR_CTRL__READ_COMMAND_MASK__CI__VI 0x00002000L
#define RLC_SERDES_WR_CTRL__REG_ADDR_MASK__CI__VI 0xf0000000L
#define RLC_SERDES_WR_CTRL__RESERVED_1_MASK__CI 0x0000c000L
#define RLC_SERDES_WR_CTRL__RESERVED_2_MASK__CI 0x0f000000L
#define RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK__CI__VI 0x00001000L
#define RLC_SERDES_WR_CU_MASTER_MASK__MASTER_MASK_MASK__CI__VI 0xffffffffL
#define RLC_SERDES_WR_DATA__DATA_MASK 0xffffffffL
#define RLC_SERDES_WR_MASTER_MASK_0__MASTER_MASK_MASK__SI 0xffffffffL
#define RLC_SERDES_WR_MASTER_MASK_1__MASTER_MASK_MASK__SI 0xffffffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_MASTER_MASK_MASK__CI__VI 0x00010000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK__CI 0xff800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SE_MASTER_MASK_MASK__CI__VI 0x0000ffffL
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK__CI 0x00080000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK__CI 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK__CI 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK__CI 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK__CI 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK__CI 0x00040000L
#define RLC_SMU_GRBM_REG_SAVE_CTRL__SPARE_MASK 0xfffffffeL
#define RLC_SMU_GRBM_REG_SAVE_CTRL__START_GRBM_REG_SAVE_MASK 0x00000001L
#define RLC_SMU_PG_CTRL__SPARE_MASK__SI__CI 0xfffffffeL
#define RLC_SMU_PG_CTRL__START_PG_MASK__SI__CI 0x00000001L
#define RLC_SMU_PG_WAKE_UP_CTRL__SPARE_MASK__SI__CI 0xfffffffeL
#define RLC_SMU_PG_WAKE_UP_CTRL__START_PG_WAKE_UP_MASK__SI__CI 0x00000001L
#define RLC_SOFT_RESET_GPU__RESERVED_MASK__SI__CI 0xfffffffeL
#define RLC_SOFT_RESET_GPU__SOFT_RESET_GPU_MASK__SI__CI 0x00000001L
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CB_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_DB_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_DEBUG_SELECT__RESERVED_MASK__CI__VI 0x00007f00L
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_DEBUG_MODE_MASK__CI__VI 0x00008000L
#define RLC_SPM_DEBUG_SELECT__RLC_SPM_NUM_SAMPLE_MASK__CI__VI 0xffff0000L
#define RLC_SPM_DEBUG_SELECT__SELECT_MASK__CI__VI 0x000000ffL
#define RLC_SPM_DEBUG__DATA_MASK__CI__VI 0xffffffffL
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_GLOBAL_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK__CI__VI 0xffffffffL
#define RLC_SPM_GLOBAL_MUXSEL_DATA__PERFMON_SEL_DATA_MASK__CI__VI 0xffffffffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_IA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_INT_CNTL__RESERVED_MASK__CI__VI 0xfffffffeL
#define RLC_SPM_INT_CNTL__RLC_SPM_INT_CNTL_MASK__CI__VI 0x00000001L
#define RLC_SPM_INT_STATUS__RESERVED_MASK__CI__VI 0xfffffffeL
#define RLC_SPM_INT_STATUS__RLC_SPM_INT_STATUS_MASK__CI__VI 0x00000001L
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_PA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_PERFMON_CNTL__PERFMON_RING_MODE_MASK__CI__VI 0x00003000L
#define RLC_SPM_PERFMON_CNTL__PERFMON_SAMPLE_INTERVAL_MASK__CI__VI 0xffff0000L
#define RLC_SPM_PERFMON_CNTL__RESERVED1_MASK__CI__VI 0x00000fffL
#define RLC_SPM_PERFMON_CNTL__RESERVED_MASK__CI__VI 0x0000c000L
#define RLC_SPM_PERFMON_RING_BASE_HI__RESERVED_MASK__CI__VI 0xffff0000L
#define RLC_SPM_PERFMON_RING_BASE_HI__RING_BASE_HI_MASK__CI__VI 0x0000ffffL
#define RLC_SPM_PERFMON_RING_BASE_LO__RING_BASE_LO_MASK__CI__VI 0xffffffffL
#define RLC_SPM_PERFMON_RING_SIZE__RING_BASE_SIZE_MASK__CI__VI 0xffffffffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__GLOBAL_NUM_LINE_MASK__CI__VI 0x0000f800L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__PERFMON_SEGMENT_SIZE_MASK__CI__VI 0x000000ffL
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED1_MASK__CI__VI 0x00000700L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__RESERVED_MASK__CI__VI 0x80000000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE0_NUM_LINE_MASK__CI__VI 0x001f0000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE1_NUM_LINE_MASK__CI__VI 0x03e00000L
#define RLC_SPM_PERFMON_SEGMENT_SIZE__SE2_NUM_LINE_MASK__CI__VI 0x7c000000L
#define RLC_SPM_RING_RDPTR__PERFMON_RING_RDPTR_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_SEGMENT_THRESHOLD__NUM_SEGMENT_THRESHOLD_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SE_MUXSEL_ADDR__PERFMON_SEL_ADDR_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SE_MUXSEL_DATA__PERFMON_SEL_DATA_MASK__CI__VI 0xffffffffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_SX_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI 0x000000ffL
#define RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI 0xffffff00L
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_TD_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__PERFMON_SAMPLE_DELAY_MASK__CI__VI 0x000000ffL
#define RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__RESERVED_MASK__CI__VI 0xffffff00L
#define RLC_SPM_VMID__RESERVED_MASK__CI__VI 0xfffffff0L
#define RLC_SPM_VMID__RLC_SPM_VMID_MASK__CI__VI 0x0000000fL
#define RLC_STATIC_PG_STATUS__PG_STATUS_CU_MASK_MASK__CI__VI 0xffffffffL
#define RLC_STAT__GFX_CLOCK_STATUS_MASK__SI 0x00000004L
#define RLC_STAT__GFX_LS_STATUS_MASK__SI 0x00000008L
#define RLC_STAT__GFX_POWER_STATUS_MASK__SI 0x00000002L
#define RLC_STAT__RESERVED_MASK__CI 0xfffffff8L
#define RLC_STAT__RESERVED_MASK__SI__VI 0xfffffff0L
#define RLC_STAT__RLC_BUSY_MASK 0x00000001L
#define RLC_STAT__RLC_GPM_BUSY_MASK__CI__VI 0x00000002L
#define RLC_STAT__RLC_SPM_BUSY_MASK__CI__VI 0x00000004L
#define RLC_THREAD1_DELAY__CU_IDEL_DELAY_MASK 0x000000ffL
#define RLC_THREAD1_DELAY__LBPW_INNER_LOOP_DELAY_MASK 0x0000ff00L
#define RLC_THREAD1_DELAY__LBPW_OUTER_LOOP_DELAY_MASK 0x00ff0000L
#define RLC_THREAD1_DELAY__SPARE_MASK 0xff000000L
#define RLC_THREAD_ENABLE__RESERVED_MASK__SI 0xfffffff0L
#define RLC_THREAD_ENABLE__THREAD0_ENABLE_MASK__SI 0x00000001L
#define RLC_THREAD_ENABLE__THREAD1_ENABLE_MASK__SI 0x00000002L
#define RLC_THREAD_ENABLE__THREAD2_ENABLE_MASK__SI 0x00000004L
#define RLC_THREAD_ENABLE__THREAD3_ENABLE_MASK__SI 0x00000008L
#define RLC_THREAD_PRIORITY__THREAD0_PRIORITY_MASK__SI 0x000000ffL
#define RLC_THREAD_PRIORITY__THREAD1_PRIORITY_MASK__SI 0x0000ff00L
#define RLC_THREAD_PRIORITY__THREAD2_PRIORITY_MASK__SI 0x00ff0000L
#define RLC_THREAD_PRIORITY__THREAD3_PRIORITY_MASK__SI 0xff000000L
#define RLC_TTOP_DELAY__MEM_SLEEP_DELAY_MASK__SI 0xff000000L
#define RLC_TTOP_DELAY__POWER_DOWN_DELAY_MASK__SI 0x0000ff00L
#define RLC_TTOP_DELAY__POWER_UP_DELAY_MASK__SI 0x000000ffL
#define RLC_TTOP_DELAY__TILE_TOP_PRO_DELAY_MASK__SI 0x00ff0000L
#define RLC_UCODE_ADDR__RESERVED_MASK__SI 0xfffff000L
#define RLC_UCODE_ADDR__UCODE_ADDR_MASK__SI 0x00000fffL
#define RLC_UCODE_CNTL__RLC_UCODE_FLAGS_MASK 0xffffffffL
#define RLC_UCODE_DATA__UCODE_DATA_MASK__SI 0xffffffffL
#define RLC_VMID_THREAD1__RESERVED_MASK__SI 0xfffffff0L
#define RLC_VMID_THREAD1__RLC_VMID_MASK__SI 0x0000000fL
#define RLC_VMID_THREAD2__RESERVED_MASK__SI 0xfffffff0L
#define RLC_VMID_THREAD2__RLC_VMID_MASK__SI 0x0000000fL
#define RLC_VMID_THREAD3__RESERVED_MASK__SI 0xfffffff0L
#define RLC_VMID_THREAD3__RLC_VMID_MASK__SI 0x0000000fL
#define RLC_VMID__RESERVED_MASK__SI 0xfffffff0L
#define RLC_VMID__RLC_VMID_MASK__SI 0x0000000fL
#define ROLLING_WINDOW_CAC_AGGR_LOWER__AGGREGATE_31_0_MASK__SI__CI 0xffffffffL
#define ROLLING_WINDOW_CAC_AGGR_UPPER__AGGREGATE_43_32_MASK__SI 0x00000fffL
#define ROLLING_WINDOW_CAC_AGGR_UPPER__AGGREGATE_47_32_MASK__CI 0x0000ffffL
#define ROM_BASE_ADDR__BASE_ADDR_MASK 0xffffffffL
#define ROM_CC_BIF_PINSTRAP__BIF_BIOS_ROM_EN_MASK__CI__VI 0x00000008L
#define ROM_CC_BIF_PINSTRAP__BIF_CLK_PM_EN_MASK__CI__VI 0x00000004L
#define ROM_CC_BIF_PINSTRAP__BIF_GEN3_EN_A_MASK__CI__VI 0x00000002L
#define ROM_CC_BIF_PINSTRAP__BIF_MEM_AP_SIZE_PIN_MASK__CI__VI 0x000000e0L
#define ROM_CC_BIF_PINSTRAP__BIF_SMBUS_DIS_MASK__CI__VI 0x00000010L
#define ROM_CC_BIF_PINSTRAP__BIF_TX_CFG_DRV_FULL_SWING_MASK__CI__VI 0x00000800L
#define ROM_CC_BIF_PINSTRAP__BIF_VGA_DIS_PIN_MASK__CI__VI 0x00000200L
#define ROM_CC_STRAP_PIN_REG0__BPHYC_STRAP_TX_DEEMPH_EN_MASK__CI__VI 0x00000002L
#define ROM_CC_STRAP_PIN_REG0__BPHYC_STRAP_TX_FULL_SWING_MASK__CI__VI 0x00000004L
#define ROM_CNTL__CLOCK_GATING_EN_MASK 0x00000004L
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_HOLD_TIME_MASK 0x00ff0000L
#define ROM_CNTL__CSB_ACTIVE_TO_SCK_SETUP_TIME_MASK 0x0000ff00L
#define ROM_CNTL__SCK_OVERWRITE_MASK 0x00000002L
#define ROM_CNTL__SCK_PRESCALE_CRYSTAL_CLK_MASK 0xf0000000L
#define ROM_CNTL__SCK_PRESCALE_REFCLK_MASK 0x0f000000L
#define ROM_DATA__ROM_DATA_MASK 0xffffffffL
#define ROM_INDEX__ROM_INDEX_MASK 0x00ffffffL
#define ROM_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define ROM_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define ROM_START__ROM_START_MASK 0x00ffffffL
#define ROM_STATUS__ROM_BUSY_MASK 0x00000001L
#define ROM_SW_CNTL__COMMAND_SIZE_MASK 0x00030000L
#define ROM_SW_CNTL__DATA_SIZE_MASK 0x0000ffffL
#define ROM_SW_CNTL__ROM_SW_RETURN_DATA_ENABLE_MASK 0x00040000L
#define ROM_SW_COMMAND__ROM_SW_ADDRESS_MASK 0xffffff00L
#define ROM_SW_COMMAND__ROM_SW_INSTRUCTION_MASK 0x000000ffL
#define ROM_SW_DATA_10__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_11__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_12__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_13__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_14__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_15__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_16__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_17__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_18__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_19__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_1__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_20__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_21__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_22__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_23__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_24__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_25__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_26__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_27__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_28__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_29__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_2__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_30__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_31__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_32__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_33__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_34__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_35__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_36__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_37__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_38__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_39__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_3__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_40__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_41__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_42__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_43__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_44__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_45__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_46__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_47__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_48__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_49__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_4__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_50__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_51__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_52__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_53__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_54__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_55__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_56__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_57__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_58__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_59__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_5__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_60__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_61__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_62__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_63__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_64__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_6__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_7__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_8__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_DATA_9__ROM_SW_DATA_MASK 0xffffffffL
#define ROM_SW_STATUS__ROM_SW_DONE_MASK 0x00000001L
#define S0_S1_VID_DC_SMIO_CNTL__S0_SCL_DATA_MASK 0x00010000L
#define S0_S1_VID_DC_SMIO_CNTL__S0_SDA_DATA_MASK 0x00000001L
#define S0_S1_VID_DC_SMIO_CNTL__S1_SCL_DATA_MASK 0x00020000L
#define S0_S1_VID_DC_SMIO_CNTL__S1_SDA_DATA_MASK 0x00000002L
#define S0_S1_VID_DC_SMIO_CNTL__SCL_EN_MASK 0x01000000L
#define S0_S1_VID_DC_SMIO_CNTL__SDA_EN_MASK 0x00000100L
#define S0_VID_SMIO_CNTL__S0_SMIO_VALUES_MASK 0xffffffffL
#define S1_VID_SMIO_CNTL__S1_SMIO_VALUES_MASK 0xffffffffL
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DCCIF_DC_BUSY_MASK__SI 0x00000040L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DCP_CURSOR_BUSY_MASK__SI 0x00000010L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DCP_ICON_BUSY_MASK__SI 0x00000020L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_G_DCP_CLOCK_ON_MASK__SI 0x00080000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_G_SCL12_CLOCK_ON_MASK__SI 0x00200000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_G_VGA_CLOCK_ON_MASK__SI 0x00008000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_M_CLOCK_ON_MASK__SI 0x00000100L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_R_CLOCK_ON_MASK__SI 0x00000400L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_R_RBBMIF_BUSY_MASK__SI 0x00000004L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_R_RBBMIF_CLOCK_ON_MASK__SI 0x00000008L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_DISP_CLK_R_VGA_CLOCK_ON_MASK__SI 0x00010000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_GATED_DISP_CLK_G_DCP_BUSY_MASK__SI 0x00020000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_GATED_DISP_CLK_G_VGA_BUSY_MASK__SI 0x00002000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_GATED_DISP_CLK_R_VGA_BUSY_MASK__SI 0x00001000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_GATED_MEMCLK_BUSY_MASK__SI 0x00000080L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_GATED_REGCLK_DISP_BUSY_MASK__SI 0x00000200L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_PM_DISABLE_MASK__SI 0x00000001L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_RBBMIF_VGAREG_BUSY_MASK__SI 0x00000800L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_RBBM_REGCLK_ACTIVE_MASK__SI 0x00000002L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_RUN_CLK_DEBUG_DCP_DISP_CLK_MASK__SI 0x00040000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_RUN_CLK_DEBUG_SCL_DISP_CLK_MASK__SI 0x00100000L
#define SCG_DEBUG_01__IDA0_DISP_CLK_GATER_RUN_CLK_DEBUG_VGA_DISP_CLK_MASK__SI 0x00004000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_DCCIF_SOFT_RESET_MASK__SI 0x00002000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_DCP_PIXPIPE_SOFT_RESET_MASK__SI 0x00020000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_DCP_REQ_SOFT_RESET_MASK__SI 0x00008000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_G_DCP_RST_MASK__SI 0x00040000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_G_VGA_RST_MASK__SI 0x00000010L
#define SCG_DEBUG_02__IDA1_DISP_CLK_M_DCCIF_RST_MASK__SI 0x00004000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_P_DCP_RST_MASK__SI 0x00010000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_P_DC_RST_MASK__SI 0x00000800L
#define SCG_DEBUG_02__IDA1_DISP_CLK_P_VGA_RST_MASK__SI 0x00000004L
#define SCG_DEBUG_02__IDA1_DISP_CLK_R_RBBMIF_RST_MASK__SI 0x00000400L
#define SCG_DEBUG_02__IDA1_DISP_CLK_R_RST_MASK__SI 0x00001000L
#define SCG_DEBUG_02__IDA1_DISP_CLK_R_VGA_RST_MASK__SI 0x00000008L
#define SCG_DEBUG_02__IDA1_DISP_CLK_VGA_SOFT_RESET_MASK__SI 0x00000002L
#define SCG_DEBUG_02__IDA1_RBBM_DISP_SOFT_RESET_MASK__SI 0x00000200L
#define SCG_DEBUG_02__IDA1_RBBM_VGA_SOFT_RESET_MASK__SI 0x00000001L
#define SCG_DEBUG_03__IDA2_ONESHOT_CLOCKING_MODE_MASK__SI 0x03000000L
#define SCG_DEBUG_03__IDA2_ONESHOT_DCP_ONE_SHOT_STOP_MASK__SI 0x00000004L
#define SCG_DEBUG_03__IDA2_ONESHOT_DCP_RUN_CLK_MASK__SI 0x00000002L
#define SCG_DEBUG_03__IDA2_ONESHOT_DCP_RUN_CLOCK_COUNT_MASK__SI 0x00000ff0L
#define SCG_DEBUG_03__IDA2_ONESHOT_DCP_TRIGGER_EVENT_OCCURRED_MASK__SI 0x00000008L
#define SCG_DEBUG_03__IDA2_ONESHOT_DCP_WTRIG_PRE_SCG_ONE_SHOT_RUN_CLK_MASK__SI 0x08000000L
#define SCG_DEBUG_03__IDA2_ONESHOT_DCP_WTRIG_RUN_CLK_CURRENT_CLK_MASK__SI 0x00000001L
#define SCG_DEBUG_03__IDA2_ONESHOT_SCL_ONE_SHOT_STOP_MASK__SI 0x00004000L
#define SCG_DEBUG_03__IDA2_ONESHOT_SCL_RUN_CLK_MASK__SI 0x00002000L
#define SCG_DEBUG_03__IDA2_ONESHOT_SCL_RUN_CLOCK_COUNT_MASK__SI 0x00ff0000L
#define SCG_DEBUG_03__IDA2_ONESHOT_SCL_TRIGGER_EVENT_OCCURRED_MASK__SI 0x00008000L
#define SCG_DEBUG_03__IDA2_ONESHOT_SCL_WTRIG_PRE_DCCG_ONE_SHOT_RUN_CLK_MASK__SI 0x10000000L
#define SCG_DEBUG_03__IDA2_ONESHOT_SCL_WTRIG_RUN_CLK_CURRENT_CLK_MASK__SI 0x00001000L
#define SCG_DEBUG_03__IDA2_ONESHOT_TRIGGER_EN_MASK__SI 0x04000000L
#define SCG_DEBUG_04__IDA3_ONESHOT_VGA_ONE_SHOT_STOP_MASK__SI 0x00000004L
#define SCG_DEBUG_04__IDA3_ONESHOT_VGA_RUN_CLK_MASK__SI 0x00000002L
#define SCG_DEBUG_04__IDA3_ONESHOT_VGA_RUN_CLOCK_COUNT_MASK__SI 0x00000ff0L
#define SCG_DEBUG_04__IDA3_ONESHOT_VGA_TRIGGER_EVENT_OCCURRED_MASK__SI 0x00000008L
#define SCG_DEBUG_04__IDA3_ONESHOT_VGA_WTRIG_PRE_SCG_ONE_SHOT_RUN_CLK_MASK__SI 0x00001000L
#define SCG_DEBUG_04__IDA3_ONESHOT_VGA_WTRIG_RUN_CLK_CURRENT_CLK_MASK__SI 0x00000001L
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_OFF_DELAY_MASK__SI 0x00000ff0L
#define SCLK_CGTT_BLK_CTRL_REG__SCLK_TURN_ON_DELAY_MASK__SI 0x0000000fL
#define SCLK_DCI_SOFT_RESET__SCLK_AZ_SOFT_RESET_MASK__SI 0x00000002L
#define SCLK_DCI_SOFT_RESET__SCLK_DCI_SOFT_RESET_MASK__SI 0x00000001L
#define SCLK_DCO_SOFT_RESET__SCLK_DIGA_SOFT_RESET_MASK__SI 0x00000001L
#define SCLK_DCO_SOFT_RESET__SCLK_DIGB_SOFT_RESET_MASK__SI 0x00000002L
#define SCLK_DCO_SOFT_RESET__SCLK_DIGC_SOFT_RESET_MASK__SI 0x00000004L
#define SCLK_DCO_SOFT_RESET__SCLK_DIGD_SOFT_RESET_MASK__SI 0x00000008L
#define SCLK_DCO_SOFT_RESET__SCLK_DIGE_SOFT_RESET_MASK__SI 0x00000010L
#define SCLK_DCO_SOFT_RESET__SCLK_DIGF_SOFT_RESET_MASK__SI 0x00000020L
#define SCLK_DEEP_SLEEP_CNTL2__ACP_SMU_ALLOW_DSLEEP_STUTTER_MASK_MASK__CI__VI 0x00000200L
#define SCLK_DEEP_SLEEP_CNTL2__DC_AZ_BUSY_MASK_MASK__CI__VI 0x00000100L
#define SCLK_DEEP_SLEEP_CNTL2__DRM_BUSY_MASK_MASK__CI__VI 0x00000020L
#define SCLK_DEEP_SLEEP_CNTL2__HDP_BUSY_MASK_MASK__CI__VI 0x00000002L
#define SCLK_DEEP_SLEEP_CNTL2__IDCT_BUSY_MASK_MASK__CI__VI 0x00000040L
#define SCLK_DEEP_SLEEP_CNTL2__IH_SEM_BUSY_MASK_MASK__CI__VI 0x00000008L
#define SCLK_DEEP_SLEEP_CNTL2__INOUT_CUSHION_MASK__CI__VI 0xff000000L
#define SCLK_DEEP_SLEEP_CNTL2__LB_UNDERFLOW_PROTECT_EN_MASK__CI__VI 0x00100000L
#define SCLK_DEEP_SLEEP_CNTL2__MC2SRBM_BUSY_MASK_MASK__CI 0x00004000L
#define SCLK_DEEP_SLEEP_CNTL2__MC3SRBM_BUSY_MASK_MASK__CI 0x00008000L
#define SCLK_DEEP_SLEEP_CNTL2__PDMA_BUSY_MASK_MASK__CI__VI 0x00000010L
#define SCLK_DEEP_SLEEP_CNTL2__RLC_BUSY_MASK_MASK__CI__VI 0x00000001L
#define SCLK_DEEP_SLEEP_CNTL2__ROM_BUSY_MASK_MASK__CI__VI 0x00000004L
#define SCLK_DEEP_SLEEP_CNTL2__SAM_CG_MC_STAT_BUSY_MASK_MASK__CI__VI 0x00001000L
#define SCLK_DEEP_SLEEP_CNTL2__SAM_CG_STATUS_BUSY_MASK_MASK__CI__VI 0x00002000L
#define SCLK_DEEP_SLEEP_CNTL2__SDMA_BUSY_MASK_MASK__CI__VI 0x00000080L
#define SCLK_DEEP_SLEEP_CNTL2__SHALLOW_DIV_ID_MASK__CI__VI 0x00e00000L
#define SCLK_DEEP_SLEEP_CNTL2__UVD_CG_MC_STAT_BUSY_MASK_MASK__CI__VI 0x00000400L
#define SCLK_DEEP_SLEEP_CNTL2__VCE_CG_MC_STAT_BUSY_MASK_MASK__CI__VI 0x00000800L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_0_SMU_BUSY_MASK_MASK__CI__VI 0x00000001L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_10_SMU_BUSY_MASK_MASK__CI__VI 0x00000400L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_11_SMU_BUSY_MASK_MASK__CI__VI 0x00000800L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_12_SMU_BUSY_MASK_MASK__CI__VI 0x00001000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_13_SMU_BUSY_MASK_MASK__CI__VI 0x00002000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_14_SMU_BUSY_MASK_MASK__CI__VI 0x00004000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_15_SMU_BUSY_MASK_MASK__CI__VI 0x00008000L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_1_SMU_BUSY_MASK_MASK__CI__VI 0x00000002L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_2_SMU_BUSY_MASK_MASK__CI__VI 0x00000004L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_3_SMU_BUSY_MASK_MASK__CI__VI 0x00000008L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_4_SMU_BUSY_MASK_MASK__CI__VI 0x00000010L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_5_SMU_BUSY_MASK_MASK__CI__VI 0x00000020L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_6_SMU_BUSY_MASK_MASK__CI__VI 0x00000040L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_7_SMU_BUSY_MASK_MASK__CI__VI 0x00000080L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_8_SMU_BUSY_MASK_MASK__CI__VI 0x00000100L
#define SCLK_DEEP_SLEEP_CNTL3__GRBM_9_SMU_BUSY_MASK_MASK__CI__VI 0x00000200L
#define SCLK_DEEP_SLEEP_CNTL__ALLOW_NBPSTATE_MASK_MASK__CI__VI 0x00040000L
#define SCLK_DEEP_SLEEP_CNTL__AZ_BUSY_MASK_MASK__CI__VI 0x40000000L
#define SCLK_DEEP_SLEEP_CNTL__BIF_BUSY_MASK_MASK__CI__VI 0x00080000L
#define SCLK_DEEP_SLEEP_CNTL__DEEP_SLEEP_ENTRY_MODE_MASK__CI__VI 0x08000000L
#define SCLK_DEEP_SLEEP_CNTL__DIV_ID_MASK__CI__VI 0x00000007L
#define SCLK_DEEP_SLEEP_CNTL__ENABLE_DS_MASK__CI__VI 0x80000000L
#define SCLK_DEEP_SLEEP_CNTL__FAST_EXIT_REQ_NBPSTATE_MASK__CI__VI 0x04000000L
#define SCLK_DEEP_SLEEP_CNTL__HYSTERESIS_MASK__CI__VI 0x0000fff0L
#define SCLK_DEEP_SLEEP_CNTL__MBUS2_ACTIVE_MASK_MASK__CI__VI 0x10000000L
#define SCLK_DEEP_SLEEP_CNTL__MC0SRBM_BUSY_MASK_MASK__CI__VI 0x00200000L
#define SCLK_DEEP_SLEEP_CNTL__MC1SRBM_BUSY_MASK_MASK__CI__VI 0x00400000L
#define SCLK_DEEP_SLEEP_CNTL__MC_ALLOW_MASK_MASK__CI__VI 0x00800000L
#define SCLK_DEEP_SLEEP_CNTL__RAMP_DIS_MASK__CI__VI 0x00000008L
#define SCLK_DEEP_SLEEP_CNTL__SCLK_RUNNING_MASK_MASK__CI__VI 0x00010000L
#define SCLK_DEEP_SLEEP_CNTL__SELF_REFRESH_MASK_MASK__CI__VI 0x00020000L
#define SCLK_DEEP_SLEEP_CNTL__SELF_REFRESH_NLC_MASK_MASK__CI__VI 0x02000000L
#define SCLK_DEEP_SLEEP_CNTL__SMU_BUSY_MASK_MASK__CI__VI 0x01000000L
#define SCLK_DEEP_SLEEP_CNTL__UVD_BUSY_MASK_MASK__CI__VI 0x00100000L
#define SCLK_DEEP_SLEEP_CNTL__VCE_BUSY_MASK_MASK__CI__VI 0x20000000L
#define SCLK_DEEP_SLEEP_MISC_CNTL__DPM_DS_DIV_ID_MASK__CI__VI 0x00000007L
#define SCLK_DEEP_SLEEP_MISC_CNTL__DPM_SS_DIV_ID_MASK__CI__VI 0x00000038L
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_DS_DIV_ID_MASK__CI__VI 0x000e0000L
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_ENABLE_MASK__CI__VI 0x00010000L
#define SCLK_DEEP_SLEEP_MISC_CNTL__OCP_SS_DIV_ID_MASK__CI__VI 0x00700000L
#define SCLK_MIN_DIV__FRACV_MASK__CI__VI 0x00000fffL
#define SCLK_MIN_DIV__INTV_MASK__CI__VI 0x0007f000L
#define SCLK_PWRMGT_CNTL__AUTO_SCLK_PULSE_SKIP_MASK__CI__VI 0x00008000L
#define SCLK_PWRMGT_CNTL__DPM_DYN_PWR_DOWN_CNTL_MASK__CI__VI 0x00400000L
#define SCLK_PWRMGT_CNTL__DPM_DYN_PWR_DOWN_EN_MASK__CI__VI 0x00800000L
#define SCLK_PWRMGT_CNTL__DYNAMIC_PM_EN_MASK__CI__VI 0x00200000L
#define SCLK_PWRMGT_CNTL__DYN_GFX_CLK_OFF_EN_MASK 0x00000080L
#define SCLK_PWRMGT_CNTL__DYN_LIGHT_SLEEP_EN_MASK 0x00004000L
#define SCLK_PWRMGT_CNTL__DYN_PWR_DOWN_EN_MASK__CI__VI 0x00000004L
#define SCLK_PWRMGT_CNTL__FIR_FORCE_TREND_SEL_MASK__SI 0x00000020L
#define SCLK_PWRMGT_CNTL__FIR_RESET_MASK__SI 0x00000010L
#define SCLK_PWRMGT_CNTL__FIR_TREND_MODE_MASK__SI 0x00000040L
#define SCLK_PWRMGT_CNTL__FORCE_PM0_INTERRUPT_MASK 0x10000000L
#define SCLK_PWRMGT_CNTL__FORCE_PM1_INTERRUPT_MASK 0x20000000L
#define SCLK_PWRMGT_CNTL__GFX_CLK_FORCE_OFF_MASK 0x00000400L
#define SCLK_PWRMGT_CNTL__GFX_CLK_FORCE_ON_MASK 0x00000100L
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D1_MASK 0x00000800L
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D2_MASK 0x00001000L
#define SCLK_PWRMGT_CNTL__GFX_CLK_OFF_ACPI_D3_MASK 0x00002000L
#define SCLK_PWRMGT_CNTL__GFX_CLK_REQUEST_OFF_MASK 0x00000200L
#define SCLK_PWRMGT_CNTL__GFX_VOLTAGE_CHANGE_EN_MASK__CI__VI 0x40000000L
#define SCLK_PWRMGT_CNTL__GFX_VOLTAGE_CHANGE_MODE_MASK__CI__VI 0x80000000L
#define SCLK_PWRMGT_CNTL__LIGHT_SLEEP_COUNTER_MASK 0x001f0000L
#define SCLK_PWRMGT_CNTL__RESERVED_0_MASK__CI__VI 0x00000040L
#define SCLK_PWRMGT_CNTL__RESERVED_3_MASK__CI__VI 0x01000000L
#define SCLK_PWRMGT_CNTL__RESET_BUSY_CNT_MASK__CI__VI 0x00000010L
#define SCLK_PWRMGT_CNTL__RESET_SCLK_CNT_MASK__CI__VI 0x00000020L
#define SCLK_PWRMGT_CNTL__SCLK_LOW_D1_MASK 0x00000002L
#define SCLK_PWRMGT_CNTL__SCLK_PWRMGT_OFF_MASK 0x00000001L
#define SCLK_PWRMGT_CNTL__SPARE_MASK__SI 0x0000000cL
#define SCLK_PWRMGT_CNTL__VOLTAGE_UPDATE_EN_MASK__CI__VI 0x02000000L
#define SCLK_STARTUP_DID__SCLK_STARTUP_DID_MASK__CI__VI 0x0000007fL
#define SCL_ALU_CONTROL__SCL_ALU_DISABLE_MASK__SI 0x00000001L
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_HORZ_CALC_AUTO_COEF_EN_MASK__SI 0x01000000L
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_HORZ_CALC_AUTO_RATIO_EN_MASK__SI 0x00010000L
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_VERT_CALC_AUTO_COEF_EN_MASK__SI 0x00000100L
#define SCL_AUTOMATIC_MODE_CONTROL__SCL_VERT_CALC_AUTO_RATIO_EN_MASK__SI 0x00000001L
#define SCL_BYPASS_CONTROL__SCL_BYPASS_MODE_MASK__SI 0x00000003L
#define SCL_COEFRAM__ID09_SCL_HOST_CR_FILTER_OFFSET_MASK__SI 0x000007e0L
#define SCL_COEFRAM__ID09_SCL_HOST_CR_FILTER_TYPE_MASK__SI 0x00000018L
#define SCL_COEFRAM__ID09_SCL_HOST_CR_REQUEST_MASK__SI 0x00000001L
#define SCL_COEFRAM__ID09_SCL_HOST_CR_REQUEST_TYPE_MASK__SI 0x00000006L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_FILTER_OFFSET_0_MASK__SI 0x007e0000L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_FILTER_OFFSET_1_MASK__SI 0xfc000000L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_FILTER_TYPE_0_MASK__SI 0x00018000L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_REQUEST_0_MASK__SI 0x00001000L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_REQUEST_1_MASK__SI 0x00800000L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_REQUEST_TYPE_0_MASK__SI 0x00006000L
#define SCL_COEFRAM__ID09_SCL_SCL_CR_REQUEST_TYPE_1_MASK__SI 0x03000000L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_ACK_MASK__SI 0x00000100L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_FLAG_MASK__SI 0x00000001L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_INT_STATUS_MASK__SI 0x00010000L
#define SCL_COEF_RAM_CONFLICT_STATUS__SCL_HOST_CONFLICT_MASK_MASK__SI 0x00001000L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_FILTER_TYPE_MASK__SI 0x00030000L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_PHASE_MASK__SI 0x00000f00L
#define SCL_COEF_RAM_SELECT__SCL_C_RAM_TAP_PAIR_IDX_MASK__SI 0x0000000fL
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_EN_MASK__SI 0x00008000L
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_EVEN_TAP_COEF_MASK__SI 0x00003fffL
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_EN_MASK__SI 0x80000000L
#define SCL_COEF_RAM_TAP_DATA__SCL_C_RAM_ODD_TAP_COEF_MASK__SI 0x3fff0000L
#define SCL_CONTROL1__ID00_SCL_ADVANCE_FILTER_POS_MASK__SI 0x00800000L
#define SCL_CONTROL1__ID00_SCL_BFILT_BFKP_STATE_MASK__SI 0x00003000L
#define SCL_CONTROL1__ID00_SCL_BFILT_POS_STATE_MASK__SI 0x0001c000L
#define SCL_CONTROL1__ID00_SCL_CLOCK_V_ACTIVE_MASK__SI 0x10000000L
#define SCL_CONTROL1__ID00_SCL_COEFRAM_BUSY_MASK__SI 0x40000000L
#define SCL_CONTROL1__ID00_SCL_H_FILT_POS_STATE_MASK__SI 0x00000c00L
#define SCL_CONTROL1__ID00_SCL_H_READ_PTR_INIT_STATE_MASK__SI 0x00060000L
#define SCL_CONTROL1__ID00_SCL_H_SCALE_ACTIVE_MASK__SI 0x00100000L
#define SCL_CONTROL1__ID00_SCL_H_SOURCE_ACTIVE_MASK__SI 0x00080000L
#define SCL_CONTROL1__ID00_SCL_LB_EOL_MASK__SI 0x00400000L
#define SCL_CONTROL1__ID00_SCL_LB_SOF_MASK__SI 0x00200000L
#define SCL_CONTROL1__ID00_SCL_LC_STATE_MASK__SI 0x000000ffL
#define SCL_CONTROL1__ID00_SCL_SCALE_ACTIVE_MASK__SI 0x20000000L
#define SCL_CONTROL1__ID00_SCL_SCLK_G_SCL_ON_MASK__SI 0x80000000L
#define SCL_CONTROL1__ID00_SCL_VCG_REQUEST_DONE_MASK__SI 0x08000000L
#define SCL_CONTROL1__ID00_SCL_VCOEFGEN_STATE_MASK__SI 0x07000000L
#define SCL_CONTROL1__ID00_SCL_V_FILT_POS_STATE_MASK__SI 0x00000300L
#define SCL_CONTROL2__ID01_SCL_END_LINE_MASK__SI 0x00200000L
#define SCL_CONTROL2__ID01_SCL_LB_EOL_MASK__SI 0x00020000L
#define SCL_CONTROL2__ID01_SCL_LB_SOF_MASK__SI 0x00010000L
#define SCL_CONTROL2__ID01_SCL_RBBMIF_READY_MASK__SI 0x00008000L
#define SCL_CONTROL2__ID01_SCL_READY_STATE_MASK__SI 0x00007000L
#define SCL_CONTROL2__ID01_SCL_START_LINE_MASK__SI 0x00100000L
#define SCL_CONTROL2__ID01_SCL_V_UPDATE_MASK__SI 0x00000001L
#define SCL_CONTROL__SCL_SWAP_RED_BLUE_MASK__SI 0x00010000L
#define SCL_CRC_CURRENT__SCL_CRC_CURRENT_MASK__SI 0xffffffffL
#define SCL_CRC_ENABLE__SCL_CRC_ENABLE_MASK__SI 0x00000001L
#define SCL_CRC_LAST__SCL_CRC_LAST_MASK__SI 0xffffffffL
#define SCL_CRC_MASK__SCL_CRC_MASK_MASK__SI 0xffffffffL
#define SCL_CRC_SOURCE_SEL__SCL_CRC_SOURCE_SEL_MASK__SI 0x00000003L
#define SCL_CRTC_INTERFACE__ID03_CRTC_SCL_READ_REQUEST_MASK__SI 0x00000001L
#define SCL_CRTC_INTERFACE__ID03_SCL_CRTC_PIX_B_CB_MASK__SI 0x7fe00000L
#define SCL_CRTC_INTERFACE__ID03_SCL_CRTC_PIX_G_Y_MASK__SI 0x000007feL
#define SCL_CRTC_INTERFACE__ID03_SCL_CRTC_PIX_R_CR_MASK__SI 0x001ff800L
#define SCL_CRTC_INTERFACE__ID03_SCL_LB_EOL_MASK__SI 0x80000000L
#define SCL_DEBUG_ID__SCL_DEBUG_ID_MASK__SI 0xffffffffL
#define SCL_DEBUG__SCL_DEBUG_MASK__SI 0xffffffffL
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_CRC_CONT_EN_MASK__SI 0x00000100L
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_CRC_DE_ONLY_MASK__SI 0x00010000L
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_CRC_EN_MASK__SI 0x00000010L
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_CRC_LINE_EN_MASK__SI 0x00001000L
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_EN_MASK__SI 0x00000001L
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_LINE_WIDTH_EXCEEDED_ACK_MASK__SI 0x01000000L
#define SCL_DTMTEST_CNTL__SCL_DTMTEST_LINE_WIDTH_EXCEEDED_MASK__SI 0x00100000L
#define SCL_DTMTEST_CRC_BLUE__SCL_DTMTEST_CRC_BLUE_MASK_MASK__SI 0x0000ffffL
#define SCL_DTMTEST_CRC_BLUE__SCL_DTMTEST_CRC_SIG_BLUE_MASK__SI 0xffff0000L
#define SCL_DTMTEST_CRC_GREEN__SCL_DTMTEST_CRC_GREEN_MASK_MASK__SI 0x0000ffffL
#define SCL_DTMTEST_CRC_GREEN__SCL_DTMTEST_CRC_SIG_GREEN_MASK__SI 0xffff0000L
#define SCL_DTMTEST_CRC_RED__SCL_DTMTEST_CRC_RED_MASK_MASK__SI 0x0000ffffL
#define SCL_DTMTEST_CRC_RED__SCL_DTMTEST_CRC_SIG_RED_MASK__SI 0xffff0000L
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_EN_MASK__SI 0x00000010L
#define SCL_F_SHARP_CONTROL__SCL_HF_SHARP_SCALE_FACTOR_MASK__SI 0x00000007L
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_EN_MASK__SI 0x00001000L
#define SCL_F_SHARP_CONTROL__SCL_VF_SHARP_SCALE_FACTOR_MASK__SI 0x00000700L
#define SCL_HFILT_COEF__ID08_SCL_ADVANCE_FILTER_POS_MASK__SI 0x00200000L
#define SCL_HFILT_COEF__ID08_SCL_HCG_HF_COEF_RGB_Y_0_MASK__SI 0x000001ffL
#define SCL_HFILT_COEF__ID08_SCL_HCG_HF_COEF_RGB_Y_1_MASK__SI 0x001ff000L
#define SCL_HFILT_COEF__ID08_SCL_H_SCALE_ACTIVE_MASK__SI 0x00400000L
#define SCL_HFILT_COEF__ID08_SCL_LB_EOL_MASK__SI 0x00800000L
#define SCL_HFILT_COEF__ID08_SCL_SOURCE_X_COUNT_Y_LSB7_MASK__SI 0x7f000000L
#define SCL_HFILT_IO__ID07_SCL_ADVANCE_FILTER_POS_MASK__SI 0x10000000L
#define SCL_HFILT_IO__ID07_SCL_HF_RF_G_Y_MASK__SI 0x00000ffcL
#define SCL_HFILT_IO__ID07_SCL_HF_RF_READY_MASK__SI 0x00000001L
#define SCL_HFILT_IO__ID07_SCL_H_PIX_VALID_MASK__SI 0x01000000L
#define SCL_HFILT_IO__ID07_SCL_H_SCALE_ACTIVE_MASK__SI 0x20000000L
#define SCL_HFILT_IO__ID07_SCL_H_SOURCE_ACTIVE_MASK__SI 0x02000000L
#define SCL_HFILT_IO__ID07_SCL_LB_EOL_MASK__SI 0x00800000L
#define SCL_HFILT_IO__ID07_SCL_NUM_BLACK_PIX_C_MASK__SI 0x001e0000L
#define SCL_HFILT_IO__ID07_SCL_NUM_BLACK_PIX_Y_MASK__SI 0x0001f000L
#define SCL_HFILT_IO__ID07_SCL_RF_HF_SEND_MASK__SI 0x00000002L
#define SCL_HFILT_IO__ID07_SCL_SCLK_G_SCL_ON_MASK__SI 0x80000000L
#define SCL_HFILT_IO__ID07_SCL_SOURCE_LINE_ENDED_MASK__SI 0x04000000L
#define SCL_HIGH_PASS_FILTER_CONTROL__SCL_HP_SCALE_FACTOR_FRAC_MASK__SI 0x0000f800L
#define SCL_HIGH_PASS_FILTER_CONTROL__SCL_HP_SCALE_FACTOR_INT_MASK__SI 0x00030000L
#define SCL_HORZ_FILTER_CONTROL__SCL_H_2TAP_ALPHA_COEF_EN_MASK__SI 0x00000100L
#define SCL_HORZ_FILTER_CONTROL__SCL_H_2TAP_ALPHA_COEF_MODE_MASK__SI 0x00030000L
#define SCL_HORZ_FILTER_CONTROL__SCL_H_FILTER_PICK_NEAREST_MASK__SI 0x00000001L
#define SCL_HORZ_FILTER_INIT_CHROMA__SCL_H_INIT_FRAC_CBCR_MASK__SI 0x0000ffffL
#define SCL_HORZ_FILTER_INIT_CHROMA__SCL_H_INIT_INT_CBCR_MASK__SI 0x00070000L
#define SCL_HORZ_FILTER_INIT_RGB_LUMA__SCL_H_INIT_FRAC_RGB_Y_MASK__SI 0x0000ffffL
#define SCL_HORZ_FILTER_INIT_RGB_LUMA__SCL_H_INIT_INT_RGB_Y_MASK__SI 0x000f0000L
#define SCL_HORZ_FILTER_SCALE_RATIO__SCL_H_SCALE_RATIO_MASK__SI 0x03ffffffL
#define SCL_H_COUNTERS__ID0B_SCL_HACCUM_C_MASK__SI 0x00fff000L
#define SCL_H_COUNTERS__ID0B_SCL_HACCUM_Y_MASK__SI 0x00000fffL
#define SCL_H_COUNTERS__ID0B_SCL_LB_EOL_MASK__SI 0x80000000L
#define SCL_H_COUNTERS__ID0B_SCL_LB_SOF_MASK__SI 0x40000000L
#define SCL_H_COUNTERS__ID0B_SCL_SOURCE_X_COUNT_MSB6_MASK__SI 0x3f000000L
#define SCL_LB_INTERFACE__ID02_LB_SCL_RTR_MASK__SI 0x00000008L
#define SCL_LB_INTERFACE__ID02_LB_SCL_TAPNUM_MASK__SI 0x00007000L
#define SCL_LB_INTERFACE__ID02_SCL_ALU_AUTOCAL_DONE_MASK__SI 0x00040000L
#define SCL_LB_INTERFACE__ID02_SCL_LB_EOL_MASK__SI 0x00000002L
#define SCL_LB_INTERFACE__ID02_SCL_LB_NUMTAP_IGNORE_MASK__SI 0x00000700L
#define SCL_LB_INTERFACE__ID02_SCL_LB_RND_SCR_MASK__SI 0x00038000L
#define SCL_LB_INTERFACE__ID02_SCL_LB_RTS_MASK__SI 0x00000004L
#define SCL_LB_INTERFACE__ID02_SCL_LB_SHIFT_IN_BLACK_MASK__SI 0x00000080L
#define SCL_LB_INTERFACE__ID02_SCL_LB_SOF_MASK__SI 0x00000001L
#define SCL_LB_INTERFACE__ID02_SCL_LB_TAP_SHIFT_MASK__SI 0x00000070L
#define SCL_LOW_PASS_FILTER_CONTROL__SCL_LP_SCALE_FACTOR_FRAC_MASK__SI 0x0000f800L
#define SCL_LOW_PASS_FILTER_CONTROL__SCL_LP_SCALE_FACTOR_INT_MASK__SI 0x00030000L
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_H_MANUAL_REPLICATE_FACTOR_MASK__SI 0x00000f00L
#define SCL_MANUAL_REPLICATE_CONTROL__SCL_V_MANUAL_REPLICATE_FACTOR_MASK__SI 0x0000000fL
#define SCL_MODE_CHANGE_DET1__SCL_ALU_H_SCALE_RATIO_MASK__SI 0x0fffff80L
#define SCL_MODE_CHANGE_DET1__SCL_MODE_CHANGE_ACK_MASK__SI 0x00000010L
#define SCL_MODE_CHANGE_DET1__SCL_MODE_CHANGE_MASK__SI 0x00000001L
#define SCL_MODE_CHANGE_DET2__SCL_ALU_V_SCALE_RATIO_MASK__SI 0x001fffffL
#define SCL_MODE_CHANGE_DET3__SCL_ALU_SOURCE_HEIGHT_MASK__SI 0x00003fffL
#define SCL_MODE_CHANGE_DET3__SCL_ALU_SOURCE_WIDTH_MASK__SI 0x3fff0000L
#define SCL_MODE_CHANGE_MASK__SCL_MODE_CHANGE_MASK_MASK__SI 0x00000001L
#define SCL_ONE_SHOT_WATERMARK__SCL_ONE_SHOT_WATERMARK_MASK__SI 0x0000000fL
#define SCL_RBBMIF_RDWR_TIMEOUT__DISP_RBBMIF_RD_WR_TIMEOUT_DIS_MASK__SI 0x00000001L
#define SCL_READBBUF_IO__ID04_SCL_H_REPLICATION_FACTOR_MASK__SI 0x000f0000L
#define SCL_READBBUF_IO__ID04_SCL_H_SOURCE_ACTIVE_MASK__SI 0x00100000L
#define SCL_READBBUF_IO__ID04_SCL_LB_EOL_MASK__SI 0x00800000L
#define SCL_READBBUF_IO__ID04_SCL_PIX_ADVANCE_MASK__SI 0x10000000L
#define SCL_READBBUF_IO__ID04_SCL_RB_RF_PIX_G_MASK__SI 0x00000ffcL
#define SCL_READBBUF_IO__ID04_SCL_RB_RF_READY_MASK__SI 0x00000001L
#define SCL_READBBUF_IO__ID04_SCL_RB_VF_READY_MASK__SI 0x00001000L
#define SCL_READBBUF_IO__ID04_SCL_RF_RB_SEND_MASK__SI 0x00000002L
#define SCL_READBBUF_IO__ID04_SCL_VF_RB_SEND_MASK__SI 0x00002000L
#define SCL_READBBUF_IO__ID04_SCL_V_SCALE_ACTIVE_MASK__SI 0x01000000L
#define SCL_SCALER_ENABLE__SCL_SCALE_EN_MASK__SI 0x00000001L
#define SCL_TAP_CONTROL__SCL_HORZ_NUM_OF_TAPS_MASK__SI 0x00000f00L
#define SCL_TAP_CONTROL__SCL_VERT_NUM_OF_TAPS_MASK__SI 0x00000007L
#define SCL_TEST_DEBUG_DATA__SCL_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define SCL_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define SCL_TEST_DEBUG_INDEX__SCL_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define SCL_UNDERFLOW_STATUS__SCL_DATA_UNDERFLOW_ACK_MASK__SI 0x00000100L
#define SCL_UNDERFLOW_STATUS__SCL_DATA_UNDERFLOW_FLAG_MASK__SI 0x00000001L
#define SCL_UNDERFLOW_STATUS__SCL_DATA_UNDERFLOW_INT_STATUS_MASK__SI 0x00010000L
#define SCL_UNDERFLOW_STATUS__SCL_DATA_UNDERFLOW_MASK_MASK__SI 0x00001000L
#define SCL_UPDATE__SCL_UPDATE_LOCK_MASK__SI 0x00010000L
#define SCL_UPDATE__SCL_UPDATE_PENDING_MASK__SI 0x00000001L
#define SCL_UPDATE__SCL_UPDATE_TAKEN_MASK__SI 0x00000100L
#define SCL_VERT_FILTER_CONTROL__SCL_BAND_FILTER_BYPASS_MASK__SI 0x01000000L
#define SCL_VERT_FILTER_CONTROL__SCL_V_2TAP_ALPHA_COEF_EN_MASK__SI 0x00000100L
#define SCL_VERT_FILTER_CONTROL__SCL_V_2TAP_ALPHA_COEF_MODE_MASK__SI 0x00030000L
#define SCL_VERT_FILTER_CONTROL__SCL_V_FILTER_PICK_NEAREST_MASK__SI 0x00000001L
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_FRAC_BOT_MASK__SI 0x0000ffffL
#define SCL_VERT_FILTER_INIT_BOT__SCL_V_INIT_INT_BOT_MASK__SI 0x00070000L
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_FRAC_MASK__SI 0x0000ffffL
#define SCL_VERT_FILTER_INIT__SCL_V_INIT_INT_MASK__SI 0x00070000L
#define SCL_VERT_FILTER_SCALE_RATIO__SCL_V_SCALE_RATIO_MASK__SI 0x03ffffffL
#define SCL_VFILT_COEF__ID06_SCL_LB_EOL_MASK__SI 0x00800000L
#define SCL_VFILT_COEF__ID06_SCL_VCG_REQUEST_DONE_MASK__SI 0x01000000L
#define SCL_VFILT_COEF__ID06_SCL_VCG_VF_COEF_HP_MASK__SI 0x001ff000L
#define SCL_VFILT_COEF__ID06_SCL_VCG_VF_COEF_LP_MASK__SI 0x000001ffL
#define SCL_VFILT_IO__ID05_SCL_HF_VF_SEND_MASK__SI 0x00000002L
#define SCL_VFILT_IO__ID05_SCL_LB_EOL_MASK__SI 0x00800000L
#define SCL_VFILT_IO__ID05_SCL_PIPE_START_TAPNUM_MASK__SI 0x00700000L
#define SCL_VFILT_IO__ID05_SCL_SCLK_G_SCL_ON_MASK__SI 0x80000000L
#define SCL_VFILT_IO__ID05_SCL_VF_HF_PIX_G_Y_MASK__SI 0x00001ffcL
#define SCL_VFILT_IO__ID05_SCL_VF_HF_READY_MASK__SI 0x00000001L
#define SCL_VFILT_IO__ID05_SCL_V_PIX_VALID_MASK__SI 0x00010000L
#define SCL_V_COUNTERS__ID0A_SCL_LB_EOL_MASK__SI 0x00020000L
#define SCL_V_COUNTERS__ID0A_SCL_LB_SOF_MASK__SI 0x00010000L
#define SCL_V_COUNTERS__ID0A_SCL_SOURCE_Y_COUNT_MASK__SI 0xfff80000L
#define SCL_V_COUNTERS__ID0A_SCL_VACCUM_MASK__SI 0x00000fffL
#define SCRATCH_ADDR__OBSOLETE_ADDR_MASK__CI__VI 0xffffffffL
#define SCRATCH_ADDR__SCRATCH_ADDR_MASK__SI 0xffffffffL
#define SCRATCH_REG0__SCRATCH_REG0_MASK 0xffffffffL
#define SCRATCH_REG1__SCRATCH_REG1_MASK 0xffffffffL
#define SCRATCH_REG2__SCRATCH_REG2_MASK 0xffffffffL
#define SCRATCH_REG3__SCRATCH_REG3_MASK 0xffffffffL
#define SCRATCH_REG4__SCRATCH_REG4_MASK 0xffffffffL
#define SCRATCH_REG5__SCRATCH_REG5_MASK 0xffffffffL
#define SCRATCH_REG6__SCRATCH_REG6_MASK 0xffffffffL
#define SCRATCH_REG7__SCRATCH_REG7_MASK 0xffffffffL
#define SCRATCH_UMSK__OBSOLETE_SWAP_MASK__CI__VI 0x00030000L
#define SCRATCH_UMSK__OBSOLETE_UMSK_MASK__CI__VI 0x000000ffL
#define SCRATCH_UMSK__SCRATCH_SWAP_MASK__SI 0x00030000L
#define SCRATCH_UMSK__SCRATCH_UMSK_MASK__SI 0x000000ffL
#define SD1_CC_EDS_LEVEL_CNTL__SD1_VBI_CC_EDS_LEVEL_MASK__SI 0x0000007fL
#define SD1_CHROMA_MOD_CNTL__SD1_CHROMA_PRE_MOD_DELAY_EN_MASK__SI 0x08000000L
#define SD1_CHROMA_MOD_CNTL__SD1_COL_SC_SECOND_CORR_EN_MASK__SI 0x04000000L
#define SD1_CHROMA_MOD_CNTL__SD1_FORCE_BLACK_WHITE_MASK__SI 0x20000000L
#define SD1_CHROMA_MOD_CNTL__SD1_FORCE_BURST_ALWAYS_MASK__SI 0x40000000L
#define SD1_CHROMA_MOD_CNTL__SD1_UVFLT_EN_MASK__SI 0x80000000L
#define SD1_CHROMA_MOD_CNTL__SD1_U_BURST_LEVEL_MASK__SI 0x000001ffL
#define SD1_CHROMA_MOD_CNTL__SD1_V_BURST_LEVEL_MASK__SI 0x01ff0000L
#define SD1_CHROMA_OFFSET__SD1_CHROMA_OFFSET_MASK__SI 0x000003ffL
#define SD1_COL_SC_DENOMIN__SD1_COL_SC_DENOMIN_MASK__SI 0x01ffffffL
#define SD1_COL_SC_INC_CORR__SD1_COL_SC_INC_CORR_MASK__SI 0x1fffffffL
#define SD1_COL_SC_INC__SD1_COL_SC_INC_MASK__SI 0x1fffffffL
#define SD1_COL_SC_PHASE_CNTL__SD1_COL_SC_PHASE_INIT_MASK__SI 0x0000ffffL
#define SD1_CRC_CNTL__SD1_CRC_DATAIN_SEL_MASK__SI 0x00000030L
#define SD1_CRC_CNTL__SD1_CRC_EN_MASK__SI 0x00000001L
#define SD1_CRC_CNTL__SD1_PROGRESSIVE_MODE_CRC_MASK__SI 0x00000100L
#define SD1_CRC_CNTL__SD1_RST_SC_ON_FSYNC_4CRC_MASK__SI 0x00000080L
#define SD1_CRTC_HV_START__SD1_CRTC_H_START_MASK__SI 0x00001fffL
#define SD1_CRTC_HV_START__SD1_CRTC_V_START_MASK__SI 0x1fff0000L
#define SD1_CRTC_TV_FRAMESTART_CNTL__SD1_CRTC_TV_FRAMESTART_FREQ_MASK__SI 0x00000003L
#define SD1_FORCE_DAC_DATA__SD1_FORCE_DAC_DATA_MASK__SI 0x000003ffL
#define SD1_LUMA_BLANK_SETUP_LEVELS__SD1_BLANK_LEVEL_MASK__SI 0x000001ffL
#define SD1_LUMA_BLANK_SETUP_LEVELS__SD1_SETUP_LEVEL_MASK__SI 0x01ff0000L
#define SD1_LUMA_COMB_FILT_CNTL1__SD1_COMB_EN_MASK__SI 0x00000001L
#define SD1_LUMA_COMB_FILT_CNTL1__SD1_COMB_LINE_SEL_MASK__SI 0x00000300L
#define SD1_LUMA_COMB_FILT_CNTL1__SD1_DISABLE_FIRST_LAST_MASK__SI 0x00000002L
#define SD1_LUMA_COMB_FILT_CNTL1__SD1_P2_MASK__SI 0x003f0000L
#define SD1_LUMA_COMB_FILT_CNTL1__SD1_P3_MASK__SI 0x7f000000L
#define SD1_LUMA_COMB_FILT_CNTL2__SD1_P4_MASK__SI 0x000000ffL
#define SD1_LUMA_COMB_FILT_CNTL2__SD1_P5_MASK__SI 0x00000100L
#define SD1_LUMA_COMB_FILT_CNTL2__SD1_P6_MASK__SI 0x003f0000L
#define SD1_LUMA_COMB_FILT_CNTL2__SD1_P7_MASK__SI 0x0f000000L
#define SD1_LUMA_COMB_FILT_CNTL3__SD1_P10_MASK__SI 0x0000003fL
#define SD1_LUMA_COMB_FILT_CNTL3__SD1_P8_MASK__SI 0x0001ff00L
#define SD1_LUMA_COMB_FILT_CNTL3__SD1_P9_MASK__SI 0x07f00000L
#define SD1_LUMA_COMB_FILT_CNTL4__SD1_FORCE_P9_MASK__SI 0x00000100L
#define SD1_LUMA_COMB_FILT_CNTL4__SD1_P11_MASK__SI 0x0000003fL
#define SD1_LUMA_FILT_CNTL__SD1_COMPY_OUT_BLEND_MASK__SI 0x00000f00L
#define SD1_LUMA_FILT_CNTL__SD1_COMP_PASSTHRU_BLEND_MASK__SI 0x000f0000L
#define SD1_LUMA_FILT_CNTL__SD1_INSIDE_ACTIVE_SLEW_EN_MASK__SI 0x02000000L
#define SD1_LUMA_FILT_CNTL__SD1_LUMA_DITHER_SEL_MASK__SI 0x30000000L
#define SD1_LUMA_FILT_CNTL__SD1_OUTSIDE_ACTIVE_SLEW_EN_MASK__SI 0x01000000L
#define SD1_LUMA_FILT_CNTL__SD1_SVIDY_OUT_BLEND_MASK__SI 0x0000f000L
#define SD1_LUMA_FILT_CNTL__SD1_SVID_PASSTHRU_BLEND_MASK__SI 0x00f00000L
#define SD1_LUMA_FILT_CNTL__SD1_YFLT_EN_MASK__SI 0x00000001L
#define SD1_LUMA_OFFSET_LIMIT__SD1_LUMA_LIMIT_MASK__SI 0x003ff000L
#define SD1_LUMA_OFFSET_LIMIT__SD1_LUMA_OFFSET_MASK__SI 0x000003ffL
#define SD1_LUMA_OFFSET_LIMIT__SD1_YC_OFFSET_LIMIT_BYPASS_MASK__SI 0x01000000L
#define SD1_LUMA_SYNC_TIP_LEVELS__SD1_PBPR_SYNC_TIP_LEVEL_MASK__SI 0x01ff0000L
#define SD1_LUMA_SYNC_TIP_LEVELS__SD1_Y_SYNC_TIP_LEVEL_MASK__SI 0x000001ffL
#define SD1_MAIN_CNTL2__SD1_HDTV_SEL_MASK__SI 0x00000002L
#define SD1_MAIN_CNTL2__SD1_IKOS_CAP_FRAME_PULSE_MASK__SI 0x00000004L
#define SD1_MAIN_CNTL2__SD1_TVOUT_EN_MASK__SI 0x00000001L
#define SD1_MAIN_CNTL2__TVOUT_RBBMIF_RDWR_TIMEOUT_DIS_MASK__SI 0x80000000L
#define SD1_MAIN_CNTL__SD1_ALT_PHASE_EN_MASK__SI 0x00000040L
#define SD1_MAIN_CNTL__SD1_ALT_PHASE_RST_ON_SYNC_MASK__SI 0x04000000L
#define SD1_MAIN_CNTL__SD1_BLANK_ON_RB_SEL_MASK__SI 0x00008000L
#define SD1_MAIN_CNTL__SD1_FIELD_SYNC_CNTL_MASK__SI 0x00000030L
#define SD1_MAIN_CNTL__SD1_FIELD_SYNC_TRIGGER_MASK__SI 0x00000008L
#define SD1_MAIN_CNTL__SD1_INVERT_ALT_LINE_MASK__SI 0x00000080L
#define SD1_MAIN_CNTL__SD1_MISC_DOUBLEB_REGS_CNTL_MASK__SI 0x00000600L
#define SD1_MAIN_CNTL__SD1_MISC_REGS_LOCK_MASK__SI 0x00000100L
#define SD1_MAIN_CNTL__SD1_PATTERN_GEN_EN_MASK__SI 0x00010000L
#define SD1_MAIN_CNTL__SD1_PATTERN_GEN_SEL_MASK__SI 0x000e0000L
#define SD1_MAIN_CNTL__SD1_PIX_DELAY_MASK__SI 0x03f00000L
#define SD1_MAIN_CNTL__SD1_PIX_DELAY_SEL_MASK__SI 0x08000000L
#define SD1_MAIN_CNTL__SD1_RESET_SCPHASE_TRIGGER_MASK__SI 0x00000004L
#define SD1_MAIN_CNTL__SD1_RESYNC_ALWAYS_MASK__SI 0x00000002L
#define SD1_MAIN_CNTL__SD1_RGB_OUTPUT_EN_MASK__SI 0x00004000L
#define SD1_MAIN_CNTL__SD1_TV_ASYNC_RST_MASK__SI 0x00000001L
#define SD1_MAIN_CNTL__SD1_U_1024_DATAIN_EN_MASK__SI 0x40000000L
#define SD1_MAIN_CNTL__SD1_VBI_PASSTHRU_EN_MASK__SI 0x00000800L
#define SD1_MAIN_CNTL__SD1_V_1024_DATAIN_EN_MASK__SI 0x80000000L
#define SD1_MAIN_CNTL__SD1_YPBPR_480I_EN_MASK__SI 0x00001000L
#define SD1_MAIN_CNTL__SD1_YPBPR_480P_EN_MASK__SI 0x00002000L
#define SD1_MAIN_CNTL__SD1_Y_1024_DATAIN_EN_MASK__SI 0x30000000L
#define SD1_MV_AGC_CNTL__SD1_MV_AGC_AMPL_STEP_MASK__SI 0x0000001fL
#define SD1_MV_AGC_CNTL__SD1_MV_AGC_CYC_50HZ_EN_MASK__SI 0x00000200L
#define SD1_MV_AGC_CNTL__SD1_MV_AGC_CYC_TMODE_EN_MASK__SI 0x00000100L
#define SD1_MV_AGC_CNTL__SD1_MV_AGC_PULSATE_EN_MASK__SI 0x00000400L
#define SD1_MV_AGC_CNTL__SD1_MV_OVRB_EN_MASK__SI 0x01000000L
#define SD1_MV_AGC_CNTL__SD1_MV_OVRB_LEVEL_MASK__SI 0x00ff0000L
#define SD1_MV_AGC_MAX_LEVELS__SD1_MV_AGC_AMPL_MAX_MASK__SI 0x000003ffL
#define SD1_MV_AGC_MAX_LEVELS__SD1_MV_PBPR_EN_MASK__SI 0x80000000L
#define SD1_MV_AGC_PAL_A_B_LEVELS__SD1_MV_AGC_AMPL_A_MASK__SI 0x000001ffL
#define SD1_MV_AGC_PAL_A_B_LEVELS__SD1_MV_AGC_AMPL_B_MASK__SI 0x00ff0000L
#define SD1_MV_BLANK_SETUP_LEVELS__SD1_MV_BLANK_LEVEL_MASK__SI 0x000001ffL
#define SD1_MV_BLANK_SETUP_LEVELS__SD1_MV_SETUP_LEVEL_MASK__SI 0x01ff0000L
#define SD1_MV_BP_LEVEL__SD1_MV_BP_LEVEL_MASK__SI 0x000003ffL
#define SD1_MV_N0_CONTROL__SD1_MV_DOUBLEB_REGS_CNTL_MASK__SI 0x00000600L
#define SD1_MV_N0_CONTROL__SD1_MV_N0_CONTROL_MASK__SI 0x0000003fL
#define SD1_MV_N0_CONTROL__SD1_MV_REGS_LOCK_MASK__SI 0x00000100L
#define SD1_MV_N10_PS_AGC__SD1_MV_N10_A_PS_SPACE_MASK__SI 0x000000ffL
#define SD1_MV_N10_PS_AGC__SD1_MV_N10_B_PS_SPACE_MASK__SI 0x0000ff00L
#define SD1_MV_N11_N12_PS_AGC__SD1_MV_N11_PS_AGC_LINE_SEL_MASK__SI 0x00007fffL
#define SD1_MV_N11_N12_PS_AGC__SD1_MV_N12_PS_AGC_LINE_FORMAT_MASK__SI 0x7fff0000L
#define SD1_MV_N13_N14_PS_AGC_H_EN__SD1_MV_N13_A_PS_AGC_H_EN_MASK__SI 0x000000ffL
#define SD1_MV_N13_N14_PS_AGC_H_EN__SD1_MV_N14_B_PS_AGC_H_EN_MASK__SI 0x0000ff00L
#define SD1_MV_N15_BP_TIMING__SD1_MV_H_BP_DUR_MASK__SI 0x0000ff00L
#define SD1_MV_N15_BP_TIMING__SD1_MV_N15_NUM_OF_BP_LINES_MASK__SI 0x000000ffL
#define SD1_MV_N15_BP_TIMING__SD1_MV_V_BP_START_PRE_VSYNC1_MASK__SI 0x00010000L
#define SD1_MV_N15_BP_TIMING__SD1_MV_V_BP_START_PRE_VSYNC2_MASK__SI 0x00020000L
#define SD1_MV_N16_CS_H_TIMING__SD1_MV_CS_BURST_ADVANCE_DUR_MASK__SI 0x0000003fL
#define SD1_MV_N16_CS_H_TIMING__SD1_MV_CS_MODIFY_4FALL_DEL_MASK__SI 0x001f0000L
#define SD1_MV_N16_CS_H_TIMING__SD1_MV_CS_UVFILT_RISE_DEL_MASK__SI 0x00001f00L
#define SD1_MV_N16_CS_H_TIMING__SD1_MV_N16_CS_BURST_ADV_EN_MASK__SI 0x00800000L
#define SD1_MV_N17_TO_N19_CS__SD1_MV_N17_CS_ZONE1_DUR_MASK__SI 0x0000007fL
#define SD1_MV_N17_TO_N19_CS__SD1_MV_N18_CS_ZONE2_DUR_MASK__SI 0x00007f00L
#define SD1_MV_N17_TO_N19_CS__SD1_MV_N19_CS_ZONE3_DUR_MASK__SI 0x00ff0000L
#define SD1_MV_N1_TO_N3_CS__SD1_MV_N1_FIRST_CS_LINE_F1_MASK__SI 0x0000003fL
#define SD1_MV_N1_TO_N3_CS__SD1_MV_N2_FIRST_CS_SPACE_F1_MASK__SI 0x00003f00L
#define SD1_MV_N1_TO_N3_CS__SD1_MV_N3_FIRST_CS_LINE_F2_MASK__SI 0x01ff0000L
#define SD1_MV_N20_TO_N22_CS_RGB__SD1_MV_N20_CS_ZONE_PHASES_MASK__SI 0x00000007L
#define SD1_MV_N20_TO_N22_CS_RGB__SD1_MV_N21_CS_LINE_PHASES_MASK__SI 0x0003ff00L
#define SD1_MV_N20_TO_N22_CS_RGB__SD1_MV_N22_RGB_COPY_PROTECT_MASK__SI 0x00100000L
#define SD1_MV_N4_TO_N7_CS__SD1_MV_N4_FIRST_CS_SPACE_F2_MASK__SI 0x0000003fL
#define SD1_MV_N4_TO_N7_CS__SD1_MV_N5_OTHER_CS_SPACE_MASK__SI 0x00003f00L
#define SD1_MV_N4_TO_N7_CS__SD1_MV_N6_NUM_OF_CS_MASK__SI 0x000f0000L
#define SD1_MV_N4_TO_N7_CS__SD1_MV_N7_NUM_LINES_PER_CS_MASK__SI 0x07000000L
#define SD1_MV_N8_PS_AGC__SD1_MV_H_AGC_DUR_MASK__SI 0x00ff0000L
#define SD1_MV_N8_PS_AGC__SD1_MV_N8_A_PS_DUR_MASK__SI 0x0000007fL
#define SD1_MV_N8_PS_AGC__SD1_MV_N8_B_PS_DUR_MASK__SI 0x00007f00L
#define SD1_MV_N9_PS_AGC__SD1_MV_N9_A_FIRST_PS_START_MASK__SI 0x000001ffL
#define SD1_MV_N9_PS_AGC__SD1_MV_N9_B_FIRST_PS_START_MASK__SI 0x01ff0000L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_H_MV_VBI_INIT_MASK__SI 0x00000004L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_BP_INIT_MASK__SI 0x00000001L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_CS_BURST_INIT_MASK__SI 0x00000008L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_CS_COUNT_INIT_MASK__SI 0x000000f0L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_CS_LINE_COUNT_INIT_MASK__SI 0x00000700L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_CS_START_INIT_MASK__SI 0x007ff000L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_PS_AGC_INIT_MASK__SI 0x01000000L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_PS_AGC_LINE_COUNT_INIT_MASK__SI 0xf0000000L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_PS_AGC_PALX_LO_INIT_MASK__SI 0x02000000L
#define SD1_MV_TIMING_INTERNAL_INIT__SD1_V_MV_VBI_INIT_MASK__SI 0x00000002L
#define SD1_MV_V_PS_AGC_TIMING__SD1_MV_V_PS_AGC_START1_MASK__SI 0x000007ffL
#define SD1_MV_V_PS_AGC_TIMING__SD1_MV_V_PS_AGC_START2_MASK__SI 0x007ff000L
#define SD1_MV_V_PS_AGC_TIMING__SD1_MV_V_PS_STATE_X_HI_DUR_MASK__SI 0x0f000000L
#define SD1_MV_V_REDUCE_SYNC_ENDS__SD1_MV_VBI_END1_MASK__SI 0x000007ffL
#define SD1_MV_V_REDUCE_SYNC_ENDS__SD1_MV_VBI_END2_MASK__SI 0x03ff8000L
#define SD1_RGB_OR_PBPR_BLANK_LEVEL__SD1_RGB_OR_PBPR_BLANK_LEVEL_MASK__SI 0x000001ffL
#define SD1_SCM_COL_SC_DENOMIN__SD1_SCM_COL_SC_DENOMIN_MASK__SI 0x01ffffffL
#define SD1_SCM_COL_SC_INC_CORR__SD1_SCM_COL_SC_INC_CORR_MASK__SI 0x1fffffffL
#define SD1_SCM_COL_SC_INC__SD1_SCM_COL_SC_INC_MASK__SI 0x1fffffffL
#define SD1_SCM_DB_DR_SCALE_FACTORS__SD1_SCM_DB_SCALE_FACTOR_MASK__SI 0x0000ffffL
#define SD1_SCM_DB_DR_SCALE_FACTORS__SD1_SCM_DR_SCALE_FACTOR_MASK__SI 0xffff0000L
#define SD1_SCM_MAX_DTO_SWING__SD1_SCM_MAX_DTO_SWING_MASK__SI 0x0fffffffL
#define SD1_SCM_MIN_DTO_SWING__SD1_SCM_MIN_DTO_SWING_MASK__SI 0x0fffffffL
#define SD1_SCM_MOD_CNTL__SD1_INVERT_SCM_3LINE_MASK__SI 0x08000000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_2LINE_EN_MASK__SI 0x40000000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_3LINE_INIT_MASK__SI 0x30000000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_BURST_GAIN_MASK__SI 0x00000fffL
#define SD1_SCM_MOD_CNTL__SD1_SCM_DTO_LIMIT_EN_MASK__SI 0x80000000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_ENABLE_MASK__SI 0x01000000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_INVERT_PHASE_EN_MASK__SI 0x04000000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_NOTCH_TUNER_MASK__SI 0x003f0000L
#define SD1_SCM_MOD_CNTL__SD1_SCM_RST_DTO_ON_BLANK_MASK__SI 0x02000000L
#define SD1_SDTV0_DEBUG__SD1_SDTV0_DEBUG_MASK__SI 0xffffffffL
#define SD1_TIMING_H_134BIT__SD1_H_134BIT_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_20BIT__SD1_H_20BIT_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_ACTIVE_FILT_WINDOW1__SD1_H_ACTIVE_FILT_END1_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_ACTIVE_FILT_WINDOW1__SD1_H_ACTIVE_FILT_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_H_ACTIVE_FILT_WINDOW2__SD1_H_ACTIVE_FILT_END2_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_ACTIVE_FILT_WINDOW2__SD1_H_ACTIVE_FILT_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_H_ADV_ACTIVE__SD1_H_ADV_ACTIVE_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_H_ADV_ACTIVE__SD1_H_ADV_ACTIVE_START2_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_ADV_VBI_PASSTHRU__SD1_H_ADV_VBI_PASSTHRU_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_BURST__SD1_H_BURST_DUR_MASK__SI 0x00ff0000L
#define SD1_TIMING_H_BURST__SD1_H_BURST_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_CC_EDS__SD1_H_CC_OR_EDS_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_COUNT_INIT__SD1_H_COUNT_INIT_MASK__SI 0x00000fffL
#define SD1_TIMING_H_COUNT__SD1_H_COUNT_MASK__SI 0x00000fffL
#define SD1_TIMING_H_EQUALIZATION1__SD1_H_EQ_PULSE_END1_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_EQUALIZATION1__SD1_H_EQ_PULSE_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_H_EQUALIZATION2__SD1_H_EQ_PULSE_END2_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_EQUALIZATION2__SD1_H_EQ_PULSE_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_H_HSYNC__SD1_H_HSYNC_END_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_HSYNC__SD1_H_HSYNC_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_RUNIN_FILT_WINDOW__SD1_H_RUNIN_FILT_END_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_RUNIN_FILT_WINDOW__SD1_H_RUNIN_FILT_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_SERATION1__SD1_H_SER_PULSE_END1_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_SERATION1__SD1_H_SER_PULSE_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_H_SERATION2__SD1_H_SER_PULSE_END2_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_SERATION2__SD1_H_SER_PULSE_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_H_SETUP1__SD1_H_SETUP_END1_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_SETUP1__SD1_H_SETUP_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_H_SETUP2__SD1_H_SETUP_END2_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_SETUP2__SD1_H_SETUP_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_H_TOTAL__SD1_H_TOTAL_MASK__SI 0x00000fffL
#define SD1_TIMING_H_VBI_PASSTHRU_FILT_WINDOW__SD1_H_VBI_PASSTHRU_FILT_END_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_VBI_PASSTHRU_FILT_WINDOW__SD1_H_VBI_PASSTHRU_FILT_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_VBI_PASSTHRU__SD1_H_VBI_PASSTHRU_END_MASK__SI 0x0fff0000L
#define SD1_TIMING_H_VBI_PASSTHRU__SD1_H_VBI_PASSTHRU_START_MASK__SI 0x00000fffL
#define SD1_TIMING_H_WSS__SD1_H_WSS_START_MASK__SI 0x00000fffL
#define SD1_TIMING_INTERNAL_INIT__SD1_H_BURST_INIT_MASK__SI 0x00000040L
#define SD1_TIMING_INTERNAL_INIT__SD1_H_EQ_PULSE_INIT_MASK__SI 0x00000004L
#define SD1_TIMING_INTERNAL_INIT__SD1_H_HSYNC_INIT_MASK__SI 0x00000001L
#define SD1_TIMING_INTERNAL_INIT__SD1_H_SER_PULSE_INIT_MASK__SI 0x00000008L
#define SD1_TIMING_INTERNAL_INIT__SD1_H_SETUP_INIT_MASK__SI 0x00000100L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_ACTIVE_INIT_MASK__SI 0x00000400L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_BURST_INIT_MASK__SI 0x00000080L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_CC_LINE_INIT_MASK__SI 0x00001000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_EDS_LINE_INIT_MASK__SI 0x00004000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_EQ_SER_INIT_MASK__SI 0x00000010L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_F1_134BIT_LINE_INIT_MASK__SI 0x00100000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_F1_20BIT_LINE_INIT_MASK__SI 0x00010000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_F2_134BIT_LINE_INIT_MASK__SI 0x00200000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_F2_20BIT_LINE_INIT_MASK__SI 0x00020000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_HSYNC_INIT_MASK__SI 0x00000002L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_SER_INIT_MASK__SI 0x00000020L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_SETUP_INIT_MASK__SI 0x00000200L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_VBI_PASSTHRU_INIT_MASK__SI 0x00080000L
#define SD1_TIMING_INTERNAL_INIT__SD1_V_WSS_LINE_INIT_MASK__SI 0x00040000L
#define SD1_TIMING_V_134BIT__SD1_V_134BIT1_LINE_MASK__SI 0x000007ffL
#define SD1_TIMING_V_134BIT__SD1_V_134BIT2_LINE_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_20BIT__SD1_V_20BIT1_LINE_MASK__SI 0x000007ffL
#define SD1_TIMING_V_20BIT__SD1_V_20BIT2_LINE_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_ACTIVE1__SD1_V_ACTIVE_END1_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_ACTIVE1__SD1_V_ACTIVE_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_V_ACTIVE2__SD1_V_ACTIVE_END2_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_ACTIVE2__SD1_V_ACTIVE_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_V_BURST1__SD1_ALT_BURST_BLANK_EN_MASK__SI 0x10000000L
#define SD1_TIMING_V_BURST1__SD1_ALT_V_BURST_END1_MASK__SI 0x40000000L
#define SD1_TIMING_V_BURST1__SD1_ALT_V_BURST_START1_MASK__SI 0x20000000L
#define SD1_TIMING_V_BURST1__SD1_V_BURST_END1_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_BURST1__SD1_V_BURST_START1_MASK__SI 0x000007ffL
#define SD1_TIMING_V_BURST2__SD1_ALT_V_BURST_END2_MASK__SI 0x20000000L
#define SD1_TIMING_V_BURST2__SD1_ALT_V_BURST_START2_MASK__SI 0x10000000L
#define SD1_TIMING_V_BURST2__SD1_V_BURST_END2_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_BURST2__SD1_V_BURST_START2_MASK__SI 0x000007ffL
#define SD1_TIMING_V_CC_EDS__SD1_V_CC_LINE_MASK__SI 0x000007ffL
#define SD1_TIMING_V_CC_EDS__SD1_V_EDS_LINE_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_EQUALIZATION1__SD1_V_EQ_PULSE_DUR1_MASK__SI 0x07ff8000L
#define SD1_TIMING_V_EQUALIZATION1__SD1_V_EQ_PULSE_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_V_EQUALIZATION2__SD1_V_EQ_PULSE_DUR2_MASK__SI 0x07ff8000L
#define SD1_TIMING_V_EQUALIZATION2__SD1_V_EQ_PULSE_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_V_F_COUNT_INIT__SD1_F_COUNT_INIT_MASK__SI 0x000f0000L
#define SD1_TIMING_V_F_COUNT_INIT__SD1_V_COUNT_INIT_MASK__SI 0x000007ffL
#define SD1_TIMING_V_F_COUNT__SD1_F_COUNT_MASK__SI 0x000f0000L
#define SD1_TIMING_V_F_COUNT__SD1_V_COUNT_MASK__SI 0x000007ffL
#define SD1_TIMING_V_F_TOTAL__SD1_F_TOTAL_MASK__SI 0x000f0000L
#define SD1_TIMING_V_F_TOTAL__SD1_V_TOTAL_MASK__SI 0x000007ffL
#define SD1_TIMING_V_SERATION1__SD1_V_SER_PULSE_DUR1_MASK__SI 0x07ff8000L
#define SD1_TIMING_V_SERATION1__SD1_V_SER_PULSE_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_V_SERATION2__SD1_V_SER_PULSE_DUR2_MASK__SI 0x07ff8000L
#define SD1_TIMING_V_SERATION2__SD1_V_SER_PULSE_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_V_SETUP1__SD1_V_SETUP_END1_MASK__SI 0x07ff8000L
#define SD1_TIMING_V_SETUP1__SD1_V_SETUP_START1_MASK__SI 0x00000fffL
#define SD1_TIMING_V_SETUP2__SD1_V_SETUP_END2_MASK__SI 0x07ff8000L
#define SD1_TIMING_V_SETUP2__SD1_V_SETUP_START2_MASK__SI 0x00000fffL
#define SD1_TIMING_V_VBI_PASSTHRU1__SD1_V_VBI_PASSTHRU_END1_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_VBI_PASSTHRU1__SD1_V_VBI_PASSTHRU_START1_MASK__SI 0x000007ffL
#define SD1_TIMING_V_VBI_PASSTHRU2__SD1_V_VBI_PASSTHRU_END2_MASK__SI 0x07ff0000L
#define SD1_TIMING_V_VBI_PASSTHRU2__SD1_V_VBI_PASSTHRU_START2_MASK__SI 0x000007ffL
#define SD1_TIMING_V_WSS__SD1_V_WSS_LINE_MASK__SI 0x000007ffL
#define SD1_TV_SOURCE_CONTROL__SD1_TV_DATA_SOURCE_MASK__SI 0x00000001L
#define SD1_UPSAMPLE_MODE__SD1_FOUR_TAP_MODE_MASK__SI 0x00000001L
#define SD1_UPSAMPLE_MODE__SD1_UPSAMP_PICK_NEAR_MASK__SI 0x00000010L
#define SD1_U_AND_V_GAIN_SETTINGS__SD1_U_GAIN_MASK__SI 0x000001ffL
#define SD1_U_AND_V_GAIN_SETTINGS__SD1_V_GAIN_MASK__SI 0x01ff0000L
#define SD1_U_V_BREAK_POINT_SETTINGS__SD1_U_BREAK_EN_MASK__SI 0x00001000L
#define SD1_U_V_BREAK_POINT_SETTINGS__SD1_U_GAIN_LIMIT_MASK__SI 0x000003ffL
#define SD1_U_V_BREAK_POINT_SETTINGS__SD1_V_BREAK_EN_MASK__SI 0x10000000L
#define SD1_U_V_BREAK_POINT_SETTINGS__SD1_V_GAIN_LIMIT_MASK__SI 0x03ff0000L
#define SD1_VBI_134BIT_CNTL__SD1_134BIT_FIELD1_EN_MASK__SI 0x40000000L
#define SD1_VBI_134BIT_CNTL__SD1_134BIT_FIELD2_EN_MASK__SI 0x80000000L
#define SD1_VBI_134BIT_CNTL__SD1_134BIT_SAME_DATA_EN_MASK__SI 0x00100000L
#define SD1_VBI_134BIT_CNTL__SD1_VBI_134BIT_END_STATUS_MASK__SI 0x0c000000L
#define SD1_VBI_134BIT_CNTL__SD1_VBI_134BIT_WT_ACK_MASK__SI 0x02000000L
#define SD1_VBI_134BIT_CNTL__SD1_VBI_134BIT_WT_MASK__SI 0x01000000L
#define SD1_VBI_134BIT_DTO_CNTL__SD1_VBI_134BIT_DTO_P_MASK__SI 0x7fffffffL
#define SD1_VBI_134BIT_H_DATA__SD1_VBI_134BIT_H_DATA_MASK__SI 0x0000003fL
#define SD1_VBI_134BIT_NULL_PACKET_CNTL__SD1_VBI_134BIT_PROG_NULL_CGMSA_MASK__SI 0x00003000L
#define SD1_VBI_134BIT_NULL_PACKET_CNTL__SD1_VBI_134BIT_PROG_NULL_CRC_MASK__SI 0x003f0000L
#define SD1_VBI_134BIT_NULL_PACKET_CNTL__SD1_VBI_134BIT_PROG_NULL_DIS_MASK__SI 0x00000001L
#define SD1_VBI_134BIT_NULL_PACKET_CNTL__SD1_VBI_134BIT_PROG_NULL_HEADER_MASK__SI 0x000003f0L
#define SD1_VBI_134BIT_P_DATA0__SD1_VBI_134BIT_P_DATA0_MASK__SI 0xffffffffL
#define SD1_VBI_134BIT_P_DATA1__SD1_VBI_134BIT_P_DATA1_MASK__SI 0xffffffffL
#define SD1_VBI_134BIT_P_DATA2__SD1_VBI_134BIT_P_DATA2_MASK__SI 0xffffffffL
#define SD1_VBI_134BIT_P_DATA3__SD1_VBI_134BIT_P_DATA3_MASK__SI 0xffffffffL
#define SD1_VBI_20BIT_CNTL__SD1_20BIT_FIELD1_EN_MASK__SI 0x40000000L
#define SD1_VBI_20BIT_CNTL__SD1_20BIT_FIELD2_EN_MASK__SI 0x80000000L
#define SD1_VBI_20BIT_CNTL__SD1_20BIT_SAME_DATA_EN_MASK__SI 0x00100000L
#define SD1_VBI_20BIT_CNTL__SD1_VBI_20BIT_DATA_MASK__SI 0x000fffffL
#define SD1_VBI_20BIT_CNTL__SD1_VBI_20BIT_END_STATUS_MASK__SI 0x0c000000L
#define SD1_VBI_20BIT_CNTL__SD1_VBI_20BIT_WT_ACK_MASK__SI 0x02000000L
#define SD1_VBI_20BIT_CNTL__SD1_VBI_20BIT_WT_MASK__SI 0x01000000L
#define SD1_VBI_20BIT_DTO_CNTL__SD1_VBI_20BIT_DTO_P_MASK__SI 0x7fffffffL
#define SD1_VBI_20BIT_NULL_PACKET_CNTL__SD1_VBI_20BIT_PROG_NULL_CGMSA_MASK__SI 0x00003000L
#define SD1_VBI_20BIT_NULL_PACKET_CNTL__SD1_VBI_20BIT_PROG_NULL_CRC_MASK__SI 0x003f0000L
#define SD1_VBI_20BIT_NULL_PACKET_CNTL__SD1_VBI_20BIT_PROG_NULL_DIS_MASK__SI 0x00000001L
#define SD1_VBI_20BIT_NULL_PACKET_CNTL__SD1_VBI_20BIT_PROG_NULL_HEADER_MASK__SI 0x000003f0L
#define SD1_VBI_CC_CNTL__SD1_CC_EN_MASK__SI 0x80000000L
#define SD1_VBI_CC_CNTL__SD1_VBI_CC_DATA_MASK__SI 0x0000ffffL
#define SD1_VBI_CC_CNTL__SD1_VBI_CC_END_STATUS_MASK__SI 0x0c000000L
#define SD1_VBI_CC_CNTL__SD1_VBI_CC_WT_ACK_MASK__SI 0x02000000L
#define SD1_VBI_CC_CNTL__SD1_VBI_CC_WT_MASK__SI 0x01000000L
#define SD1_VBI_CC_EDS_DTO_CNTL__SD1_VBI_CC_EDS_DTO_P_MASK__SI 0x7fffffffL
#define SD1_VBI_EDS_CNTL__SD1_EDS_EN_MASK__SI 0x80000000L
#define SD1_VBI_EDS_CNTL__SD1_VBI_EDS_DATA_MASK__SI 0x0000ffffL
#define SD1_VBI_EDS_CNTL__SD1_VBI_EDS_END_STATUS_MASK__SI 0x0c000000L
#define SD1_VBI_EDS_CNTL__SD1_VBI_EDS_WT_ACK_MASK__SI 0x02000000L
#define SD1_VBI_EDS_CNTL__SD1_VBI_EDS_WT_MASK__SI 0x01000000L
#define SD1_VBI_LEVEL_CNTL__SD1_VBI_134BIT_LEVEL_MASK__SI 0x7f000000L
#define SD1_VBI_LEVEL_CNTL__SD1_VBI_20BIT_LEVEL_MASK__SI 0x00007f00L
#define SD1_VBI_LEVEL_CNTL__SD1_VBI_WSS_LEVEL_MASK__SI 0x007f0000L
#define SD1_VBI_RUNIN_GAIN_CNTL__SD1_VBI_CC_EDS_RUNIN_GAIN_MASK__SI 0x000001ffL
#define SD1_VBI_WSS_CNTL__SD1_VBI_WSS_DATA_MASK__SI 0x00003fffL
#define SD1_VBI_WSS_CNTL__SD1_VBI_WSS_END_STATUS_MASK__SI 0x0c000000L
#define SD1_VBI_WSS_CNTL__SD1_VBI_WSS_WT_ACK_MASK__SI 0x02000000L
#define SD1_VBI_WSS_CNTL__SD1_VBI_WSS_WT_MASK__SI 0x01000000L
#define SD1_VBI_WSS_CNTL__SD1_WSS_EN_MASK__SI 0x80000000L
#define SD1_VBI_WSS_DTO_CNTL__SD1_VBI_WSS_DTO_P_MASK__SI 0x7fffffffL
#define SD1_VIDEO_PORT_SIG__SD1_CRC_SIG_MASK__SI 0x3fffffffL
#define SD1_VIDOUT_MUX_CNTL__SD1_ENCODER_BYPASS_EN_MASK__SI 0x10000000L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_OUTPUT_DITHER_SEL_MASK__SI 0xc0000000L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_SELECT_MUX0_EN_MASK__SI 0x00000001L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_SELECT_MUX0_MASK__SI 0x000000f0L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_SELECT_MUX1_EN_MASK__SI 0x00000002L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_SELECT_MUX1_MASK__SI 0x00000f00L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_SELECT_MUX2_EN_MASK__SI 0x00000004L
#define SD1_VIDOUT_MUX_CNTL__SD1_VIDEO_SELECT_MUX2_MASK__SI 0x0000f000L
#define SD1_Y_AND_PASSTHRU_GAIN_SETTINGS__SD1_VBI_PASSTHRU_GAIN_MASK__SI 0x01ff0000L
#define SD1_Y_AND_PASSTHRU_GAIN_SETTINGS__SD1_Y_GAIN_MASK__SI 0x000001ffL
#define SD1_Y_BREAK_POINT_SETTING__SD1_Y_BREAK_EN_MASK__SI 0x00010000L
#define SD1_Y_BREAK_POINT_SETTING__SD1_Y_GAIN_LIMIT_MASK__SI 0x000007ffL
#define SDMA0_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK__CI__VI 0x00800000L
#define SDMA0_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK__CI__VI 0x00010000L
#define SDMA0_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK__CI__VI 0x00100000L
#define SDMA0_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI 0x00000ff0L
#define SDMA0_CLK_CTRL__ON_DELAY_MASK__CI__VI 0x0000000fL
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK__CI__VI 0x80000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK__CI__VI 0x40000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK__CI__VI 0x20000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK__CI__VI 0x10000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK__CI__VI 0x08000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK__CI__VI 0x04000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK__CI__VI 0x02000000L
#define SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK__CI__VI 0x01000000L
#define SDMA0_CNTL__AUTO_CTXSW_ENABLE_MASK__CI__VI 0x00040000L
#define SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK__CI__VI 0x10000000L
#define SDMA0_CNTL__DATA_SWAP_ENABLE_MASK__CI__VI 0x00000008L
#define SDMA0_CNTL__DRM_CREDIT_MASK__CI__VI 0x000007c0L
#define SDMA0_CNTL__ECC_ENABLE_MASK__CI 0x40000000L
#define SDMA0_CNTL__ECC_INT_ENABLE_MASK__CI 0x80000000L
#define SDMA0_CNTL__FENCE_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA0_CNTL__FROZEN_INT_ENABLE_MASK__CI__VI 0x20000000L
#define SDMA0_CNTL__MC_RDREQ_CREDIT_MASK__CI__VI 0x0fc00000L
#define SDMA0_CNTL__MC_WRREQ_CREDIT_MASK__CI__VI 0x0001f800L
#define SDMA0_CNTL__SEM_INCOMPLETE_INT_ENABLE_MASK__CI 0x00000002L
#define SDMA0_CNTL__SEM_WAIT_INT_ENABLE_MASK__CI__VI 0x00000004L
#define SDMA0_CNTL__TRAP_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_CONFIG__SDMA_RDREQ_URG_MASK__CI 0x00000f00L
#define SDMA0_CONFIG__SDMA_REQ_TRAN_MASK__CI 0x00010000L
#define SDMA0_F32_CNTL__HALT_MASK__CI__VI 0x00000001L
#define SDMA0_F32_CNTL__STEP_MASK__CI__VI 0x00000002L
#define SDMA0_FREEZE__FREEZE_MASK__CI__VI 0x00000010L
#define SDMA0_FREEZE__FROZEN_MASK__CI__VI 0x00000020L
#define SDMA0_FREEZE__PREEMPT_MASK__CI 0x00000001L
#define SDMA0_GFX_APE1_CNTL__BASE_MASK__CI__VI 0x0000ffffL
#define SDMA0_GFX_APE1_CNTL__LIMIT_MASK__CI__VI 0xffff0000L
#define SDMA0_GFX_CONTEXT_CNTL__RESUME_CTX_MASK__CI__VI 0x00010000L
#define SDMA0_GFX_CONTEXT_CNTL__SESSION_SEL_MASK__CI__VI 0x0f000000L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA0_GFX_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA0_GFX_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA0_GFX_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA0_GFX_CONTEXT_STATUS__IDLE_MASK__CI__VI 0x00000004L
#define SDMA0_GFX_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_DRM_COUNTERDATA0__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERDATA1__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERDATA2__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERDATA3__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERKEY0__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERKEY1__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERKEY2__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_COUNTERKEY3__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_IVLOAD0__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_IVLOAD1__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_IVLOAD2__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_IVLOAD3__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_IVLOAD4__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_OFFSET__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_UNROLLKEY__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_WRAPPEDKEY0__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_WRAPPEDKEY1__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_WRAPPEDKEY2__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_DRM_WRAPPEDKEY3__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_IB_BASE_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_IB_BASE_LO__ADDR_MASK__CI__VI 0xffffffe0L
#define SDMA0_GFX_IB_CNTL__CMD_VMID_MASK__CI__VI 0x000f0000L
#define SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_IB_CNTL__IB_PRIV_MASK__CI__VI 0x80000000L
#define SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA0_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA0_GFX_IB_OFFSET__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_GFX_IB_RPTR__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_GFX_IB_SIZE__SIZE_MASK__CI__VI 0x000fffffL
#define SDMA0_GFX_RB_BASE_HI__ADDR_MASK__CI__VI 0x00ffffffL
#define SDMA0_GFX_RB_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_RB_CNTL__RB_PRIV_MASK__CI__VI 0x00800000L
#define SDMA0_GFX_RB_CNTL__RB_SIZE_MASK__CI__VI 0x0000003eL
#define SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA0_GFX_RB_CNTL__RB_VMID_MASK__CI__VI 0x0f000000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA0_GFX_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_GFX_RB_RPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA0_GFX_RB_WPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_GFX_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI 0x00003fffL
#define SDMA0_GFX_VIRTUAL_ADDR__ATC_MASK__CI__VI 0x00000001L
#define SDMA0_GFX_VIRTUAL_ADDR__PTR32_MASK__CI__VI 0x00000010L
#define SDMA0_GFX_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA0_GFX_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI 0x40000000L
#define SDMA0_HASH__BANK_BITS_MASK__CI__VI 0x00000070L
#define SDMA0_HASH__BANK_XOR_COUNT_MASK__CI__VI 0x00007000L
#define SDMA0_HASH__CHANNEL_BITS_MASK__CI__VI 0x00000007L
#define SDMA0_HASH__CHANNEL_XOR_COUNT_MASK__CI__VI 0x00000700L
#define SDMA0_IB_OFFSET_FETCH__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA0_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA0_PERFMON_CNTL__PERF_CLEAR0_MASK__CI__VI 0x00000002L
#define SDMA0_PERFMON_CNTL__PERF_CLEAR1_MASK__CI__VI 0x00000200L
#define SDMA0_PERFMON_CNTL__PERF_ENABLE0_MASK__CI__VI 0x00000001L
#define SDMA0_PERFMON_CNTL__PERF_ENABLE1_MASK__CI__VI 0x00000100L
#define SDMA0_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI 0x000000fcL
#define SDMA0_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define SDMA0_PHASE0_QUANTUM__PREFER_MASK__CI__VI 0x40000000L
#define SDMA0_PHASE0_QUANTUM__UNIT_MASK__CI__VI 0x0000000fL
#define SDMA0_PHASE0_QUANTUM__VALUE_MASK__CI__VI 0x00ffff00L
#define SDMA0_PHASE1_QUANTUM__PREFER_MASK__CI__VI 0x40000000L
#define SDMA0_PHASE1_QUANTUM__UNIT_MASK__CI__VI 0x0000000fL
#define SDMA0_PHASE1_QUANTUM__VALUE_MASK__CI__VI 0x00ffff00L
#define SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK__CI__VI 0x00000100L
#define SDMA0_PROGRAM__STREAM_MASK__CI__VI 0xffffffffL
#define SDMA0_RB_RPTR_FETCH__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_APE1_CNTL__BASE_MASK__CI__VI 0x0000ffffL
#define SDMA0_RLC0_APE1_CNTL__LIMIT_MASK__CI__VI 0xffff0000L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA0_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA0_RLC0_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA0_RLC0_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA0_RLC0_CONTEXT_STATUS__IDLE_MASK__CI__VI 0x00000004L
#define SDMA0_RLC0_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_DOORBELL_LOG__BE_ERROR_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_DOORBELL_LOG__DATA_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_DOORBELL__CAPTURED_MASK__CI__VI 0x40000000L
#define SDMA0_RLC0_DOORBELL__ENABLE_MASK__CI__VI 0x10000000L
#define SDMA0_RLC0_DOORBELL__OFFSET_MASK__CI__VI 0x001fffffL
#define SDMA0_RLC0_IB_BASE_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC0_IB_BASE_LO__ADDR_MASK__CI__VI 0xffffffe0L
#define SDMA0_RLC0_IB_CNTL__CMD_VMID_MASK__CI__VI 0x000f0000L
#define SDMA0_RLC0_IB_CNTL__IB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_IB_CNTL__IB_PRIV_MASK__CI__VI 0x80000000L
#define SDMA0_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA0_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA0_RLC0_IB_OFFSET__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_RLC0_IB_RPTR__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_RLC0_IB_SIZE__SIZE_MASK__CI__VI 0x000fffffL
#define SDMA0_RLC0_RB_BASE_HI__ADDR_MASK__CI__VI 0x00ffffffL
#define SDMA0_RLC0_RB_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_RB_CNTL__RB_PRIV_MASK__CI__VI 0x00800000L
#define SDMA0_RLC0_RB_CNTL__RB_SIZE_MASK__CI__VI 0x0000003eL
#define SDMA0_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA0_RLC0_RB_CNTL__RB_VMID_MASK__CI__VI 0x0f000000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA0_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA0_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_RB_RPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA0_RLC0_RB_WPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC0_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI 0x00003fffL
#define SDMA0_RLC0_VIRTUAL_ADDR__ATC_MASK__CI__VI 0x00000001L
#define SDMA0_RLC0_VIRTUAL_ADDR__PTR32_MASK__CI__VI 0x00000010L
#define SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA0_RLC0_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI 0x40000000L
#define SDMA0_RLC1_APE1_CNTL__BASE_MASK__CI__VI 0x0000ffffL
#define SDMA0_RLC1_APE1_CNTL__LIMIT_MASK__CI__VI 0xffff0000L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA0_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA0_RLC1_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA0_RLC1_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA0_RLC1_CONTEXT_STATUS__IDLE_MASK__CI__VI 0x00000004L
#define SDMA0_RLC1_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_DOORBELL_LOG__BE_ERROR_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_DOORBELL_LOG__DATA_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC1_DOORBELL__CAPTURED_MASK__CI__VI 0x40000000L
#define SDMA0_RLC1_DOORBELL__ENABLE_MASK__CI__VI 0x10000000L
#define SDMA0_RLC1_DOORBELL__OFFSET_MASK__CI__VI 0x001fffffL
#define SDMA0_RLC1_IB_BASE_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC1_IB_BASE_LO__ADDR_MASK__CI__VI 0xffffffe0L
#define SDMA0_RLC1_IB_CNTL__CMD_VMID_MASK__CI__VI 0x000f0000L
#define SDMA0_RLC1_IB_CNTL__IB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_IB_CNTL__IB_PRIV_MASK__CI__VI 0x80000000L
#define SDMA0_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA0_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA0_RLC1_IB_OFFSET__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_RLC1_IB_RPTR__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA0_RLC1_IB_SIZE__SIZE_MASK__CI__VI 0x000fffffL
#define SDMA0_RLC1_RB_BASE_HI__ADDR_MASK__CI__VI 0x00ffffffL
#define SDMA0_RLC1_RB_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC1_RB_CNTL__RB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_RB_CNTL__RB_PRIV_MASK__CI__VI 0x00800000L
#define SDMA0_RLC1_RB_CNTL__RB_SIZE_MASK__CI__VI 0x0000003eL
#define SDMA0_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA0_RLC1_RB_CNTL__RB_VMID_MASK__CI__VI 0x0f000000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA0_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA0_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC1_RB_RPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA0_RLC1_RB_WPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA0_RLC1_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI 0x00003fffL
#define SDMA0_RLC1_VIRTUAL_ADDR__ATC_MASK__CI__VI 0x00000001L
#define SDMA0_RLC1_VIRTUAL_ADDR__PTR32_MASK__CI__VI 0x00000010L
#define SDMA0_RLC1_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA0_RLC1_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI 0x40000000L
#define SDMA0_SEM_INCOMPLETE_TIMER_CNTL__TIMER_MASK__CI 0x0000ffffL
#define SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK__CI__VI 0xffffffffL
#define SDMA0_STATUS1_REG__CE_AFIFO_FULL_MASK__CI__VI 0x00000400L
#define SDMA0_STATUS1_REG__CE_DRM1_FULL_MASK__CI__VI 0x00001000L
#define SDMA0_STATUS1_REG__CE_DRM1_IDLE_MASK__CI__VI 0x00000100L
#define SDMA0_STATUS1_REG__CE_DRM_FULL_MASK__CI__VI 0x00000800L
#define SDMA0_STATUS1_REG__CE_DRM_IDLE_MASK__CI__VI 0x00000080L
#define SDMA0_STATUS1_REG__CE_DST_IDLE_MASK__CI__VI 0x00000040L
#define SDMA0_STATUS1_REG__CE_INFO1_FULL_MASK__CI__VI 0x00004000L
#define SDMA0_STATUS1_REG__CE_INFO_FULL_MASK__CI__VI 0x00002000L
#define SDMA0_STATUS1_REG__CE_IN_IDLE_MASK__CI__VI 0x00000020L
#define SDMA0_STATUS1_REG__CE_OUT_IDLE_MASK__CI__VI 0x00000010L
#define SDMA0_STATUS1_REG__CE_RD_STALL_MASK__CI__VI 0x00020000L
#define SDMA0_STATUS1_REG__CE_RREQ_IDLE_MASK__CI__VI 0x00000008L
#define SDMA0_STATUS1_REG__CE_SPLIT_IDLE_MASK__CI__VI 0x00000004L
#define SDMA0_STATUS1_REG__CE_WREQ_IDLE_MASK__CI__VI 0x00000001L
#define SDMA0_STATUS1_REG__CE_WR_IDLE_MASK__CI__VI 0x00000002L
#define SDMA0_STATUS1_REG__CE_WR_STALL_MASK__CI__VI 0x00040000L
#define SDMA0_STATUS_REG__BLOCK_IDLE_MASK__CI__VI 0x00000100L
#define SDMA0_STATUS_REG__DRM_IDLE_MASK__CI__VI 0x00800000L
#define SDMA0_STATUS_REG__DRM_MASK_FULL_MASK__CI__VI 0x01000000L
#define SDMA0_STATUS_REG__EX_IDLE_MASK__CI__VI 0x00000400L
#define SDMA0_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK__CI__VI 0x00000800L
#define SDMA0_STATUS_REG__IB_CMD_FULL_MASK__CI__VI 0x00000080L
#define SDMA0_STATUS_REG__IB_CMD_IDLE_MASK__CI__VI 0x00000040L
#define SDMA0_STATUS_REG__IB_MC_RREQ_IDLE_MASK__CI__VI 0x00040000L
#define SDMA0_STATUS_REG__IDLE_MASK__CI__VI 0x00000001L
#define SDMA0_STATUS_REG__INSIDE_IB_MASK__CI__VI 0x00000200L
#define SDMA0_STATUS_REG__INT_IDLE_MASK__CI__VI 0x40000000L
#define SDMA0_STATUS_REG__INT_REQ_STALL_MASK__CI__VI 0x80000000L
#define SDMA0_STATUS_REG__MC_RD_IDLE_MASK__CI__VI 0x00080000L
#define SDMA0_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK__CI__VI 0x00400000L
#define SDMA0_STATUS_REG__MC_RD_RET_STALL_MASK__CI__VI 0x00200000L
#define SDMA0_STATUS_REG__MC_WR_AFIFO_FULL_MASK__CI 0x00004000L
#define SDMA0_STATUS_REG__MC_WR_DFIFO_FULL_MASK__CI 0x00008000L
#define SDMA0_STATUS_REG__MC_WR_IDLE_MASK__CI__VI 0x00002000L
#define SDMA0_STATUS_REG__PACKET_READY_MASK__CI__VI 0x00001000L
#define SDMA0_STATUS_REG__PREV_CMD_IDLE_MASK__CI__VI 0x02000000L
#define SDMA0_STATUS_REG__RB_CMD_FULL_MASK__CI__VI 0x00000020L
#define SDMA0_STATUS_REG__RB_CMD_IDLE_MASK__CI__VI 0x00000010L
#define SDMA0_STATUS_REG__RB_EMPTY_MASK__CI__VI 0x00000004L
#define SDMA0_STATUS_REG__RB_FULL_MASK__CI__VI 0x00000008L
#define SDMA0_STATUS_REG__RB_MC_RREQ_IDLE_MASK__CI__VI 0x00020000L
#define SDMA0_STATUS_REG__REG_IDLE_MASK__CI__VI 0x00000002L
#define SDMA0_STATUS_REG__SEM_IDLE_MASK__CI__VI 0x04000000L
#define SDMA0_STATUS_REG__SEM_REQ_STALL_MASK__CI__VI 0x08000000L
#define SDMA0_STATUS_REG__SEM_RESP_STATE_MASK__CI__VI 0x30000000L
#define SDMA0_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__CI__VI 0x00000070L
#define SDMA0_UCODE_ADDR__VALUE_MASK__CI 0x000007ffL
#define SDMA0_UCODE_DATA__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA1_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK__CI__VI 0x00800000L
#define SDMA1_CHICKEN_BITS__COPY_EFFICIENCY_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_CHICKEN_BITS__COPY_OVERLAP_ENABLE_MASK__CI__VI 0x00010000L
#define SDMA1_CHICKEN_BITS__SRBM_POLL_RETRYING_MASK__CI__VI 0x00100000L
#define SDMA1_CLK_CTRL__OFF_HYSTERESIS_MASK__CI__VI 0x00000ff0L
#define SDMA1_CLK_CTRL__ON_DELAY_MASK__CI__VI 0x0000000fL
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK__CI__VI 0x80000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK__CI__VI 0x40000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK__CI__VI 0x20000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK__CI__VI 0x10000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK__CI__VI 0x08000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK__CI__VI 0x04000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK__CI__VI 0x02000000L
#define SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK__CI__VI 0x01000000L
#define SDMA1_CNTL__AUTO_CTXSW_ENABLE_MASK__CI__VI 0x00040000L
#define SDMA1_CNTL__CTXEMPTY_INT_ENABLE_MASK__CI__VI 0x10000000L
#define SDMA1_CNTL__DATA_SWAP_ENABLE_MASK__CI__VI 0x00000008L
#define SDMA1_CNTL__DRM_CREDIT_MASK__CI__VI 0x000007c0L
#define SDMA1_CNTL__ECC_ENABLE_MASK__CI 0x40000000L
#define SDMA1_CNTL__ECC_INT_ENABLE_MASK__CI 0x80000000L
#define SDMA1_CNTL__FENCE_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA1_CNTL__FROZEN_INT_ENABLE_MASK__CI__VI 0x20000000L
#define SDMA1_CNTL__MC_RDREQ_CREDIT_MASK__CI__VI 0x0fc00000L
#define SDMA1_CNTL__MC_WRREQ_CREDIT_MASK__CI__VI 0x0001f800L
#define SDMA1_CNTL__SEM_INCOMPLETE_INT_ENABLE_MASK__CI 0x00000002L
#define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK__CI__VI 0x00000004L
#define SDMA1_CNTL__TRAP_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_CONFIG__SDMA_RDREQ_URG_MASK__CI 0x00000f00L
#define SDMA1_CONFIG__SDMA_REQ_TRAN_MASK__CI 0x00010000L
#define SDMA1_F32_CNTL__HALT_MASK__CI__VI 0x00000001L
#define SDMA1_F32_CNTL__STEP_MASK__CI__VI 0x00000002L
#define SDMA1_FREEZE__FREEZE_MASK__CI__VI 0x00000010L
#define SDMA1_FREEZE__FROZEN_MASK__CI__VI 0x00000020L
#define SDMA1_FREEZE__PREEMPT_MASK__CI 0x00000001L
#define SDMA1_GFX_APE1_CNTL__BASE_MASK__CI__VI 0x0000ffffL
#define SDMA1_GFX_APE1_CNTL__LIMIT_MASK__CI__VI 0xffff0000L
#define SDMA1_GFX_CONTEXT_CNTL__RESUME_CTX_MASK__CI__VI 0x00010000L
#define SDMA1_GFX_CONTEXT_CNTL__SESSION_SEL_MASK__CI__VI 0x0f000000L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA1_GFX_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA1_GFX_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA1_GFX_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA1_GFX_CONTEXT_STATUS__IDLE_MASK__CI__VI 0x00000004L
#define SDMA1_GFX_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_IB_BASE_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_GFX_IB_BASE_LO__ADDR_MASK__CI__VI 0xffffffe0L
#define SDMA1_GFX_IB_CNTL__CMD_VMID_MASK__CI__VI 0x000f0000L
#define SDMA1_GFX_IB_CNTL__IB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_IB_CNTL__IB_PRIV_MASK__CI__VI 0x80000000L
#define SDMA1_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA1_GFX_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA1_GFX_IB_OFFSET__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_GFX_IB_RPTR__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_GFX_IB_SIZE__SIZE_MASK__CI__VI 0x000fffffL
#define SDMA1_GFX_RB_BASE_HI__ADDR_MASK__CI__VI 0x00ffffffL
#define SDMA1_GFX_RB_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_GFX_RB_CNTL__RB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_RB_CNTL__RB_PRIV_MASK__CI__VI 0x00800000L
#define SDMA1_GFX_RB_CNTL__RB_SIZE_MASK__CI__VI 0x0000003eL
#define SDMA1_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA1_GFX_RB_CNTL__RB_VMID_MASK__CI__VI 0x0f000000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA1_GFX_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA1_GFX_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_GFX_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_GFX_RB_RPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA1_GFX_RB_WPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_GFX_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI 0x00003fffL
#define SDMA1_GFX_VIRTUAL_ADDR__ATC_MASK__CI__VI 0x00000001L
#define SDMA1_GFX_VIRTUAL_ADDR__PTR32_MASK__CI__VI 0x00000010L
#define SDMA1_GFX_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA1_GFX_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI 0x40000000L
#define SDMA1_HASH__BANK_BITS_MASK__CI__VI 0x00000070L
#define SDMA1_HASH__BANK_XOR_COUNT_MASK__CI__VI 0x00007000L
#define SDMA1_HASH__CHANNEL_BITS_MASK__CI__VI 0x00000007L
#define SDMA1_HASH__CHANNEL_XOR_COUNT_MASK__CI__VI 0x00000700L
#define SDMA1_IB_OFFSET_FETCH__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA1_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__CI__VI 0xffffffffL
#define SDMA1_PERFMON_CNTL__PERF_CLEAR0_MASK__CI__VI 0x00000002L
#define SDMA1_PERFMON_CNTL__PERF_CLEAR1_MASK__CI__VI 0x00000200L
#define SDMA1_PERFMON_CNTL__PERF_ENABLE0_MASK__CI__VI 0x00000001L
#define SDMA1_PERFMON_CNTL__PERF_ENABLE1_MASK__CI__VI 0x00000100L
#define SDMA1_PERFMON_CNTL__PERF_SEL0_MASK__CI__VI 0x000000fcL
#define SDMA1_PERFMON_CNTL__PERF_SEL1_MASK__CI__VI 0x0000fc00L
#define SDMA1_PHASE0_QUANTUM__PREFER_MASK__CI__VI 0x40000000L
#define SDMA1_PHASE0_QUANTUM__UNIT_MASK__CI__VI 0x0000000fL
#define SDMA1_PHASE0_QUANTUM__VALUE_MASK__CI__VI 0x00ffff00L
#define SDMA1_PHASE1_QUANTUM__PREFER_MASK__CI__VI 0x40000000L
#define SDMA1_PHASE1_QUANTUM__UNIT_MASK__CI__VI 0x0000000fL
#define SDMA1_PHASE1_QUANTUM__VALUE_MASK__CI__VI 0x00ffff00L
#define SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK__CI__VI 0x00000100L
#define SDMA1_PROGRAM__STREAM_MASK__CI__VI 0xffffffffL
#define SDMA1_RB_RPTR_FETCH__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_APE1_CNTL__BASE_MASK__CI__VI 0x0000ffffL
#define SDMA1_RLC0_APE1_CNTL__LIMIT_MASK__CI__VI 0xffff0000L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA1_RLC0_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA1_RLC0_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA1_RLC0_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA1_RLC0_CONTEXT_STATUS__IDLE_MASK__CI__VI 0x00000004L
#define SDMA1_RLC0_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_DOORBELL_LOG__BE_ERROR_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_DOORBELL_LOG__DATA_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_DOORBELL__CAPTURED_MASK__CI__VI 0x40000000L
#define SDMA1_RLC0_DOORBELL__ENABLE_MASK__CI__VI 0x10000000L
#define SDMA1_RLC0_DOORBELL__OFFSET_MASK__CI__VI 0x001fffffL
#define SDMA1_RLC0_IB_BASE_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC0_IB_BASE_LO__ADDR_MASK__CI__VI 0xffffffe0L
#define SDMA1_RLC0_IB_CNTL__CMD_VMID_MASK__CI__VI 0x000f0000L
#define SDMA1_RLC0_IB_CNTL__IB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_IB_CNTL__IB_PRIV_MASK__CI__VI 0x80000000L
#define SDMA1_RLC0_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA1_RLC0_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA1_RLC0_IB_OFFSET__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_RLC0_IB_RPTR__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_RLC0_IB_SIZE__SIZE_MASK__CI__VI 0x000fffffL
#define SDMA1_RLC0_RB_BASE_HI__ADDR_MASK__CI__VI 0x00ffffffL
#define SDMA1_RLC0_RB_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC0_RB_CNTL__RB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_RB_CNTL__RB_PRIV_MASK__CI__VI 0x00800000L
#define SDMA1_RLC0_RB_CNTL__RB_SIZE_MASK__CI__VI 0x0000003eL
#define SDMA1_RLC0_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA1_RLC0_RB_CNTL__RB_VMID_MASK__CI__VI 0x0f000000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA1_RLC0_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA1_RLC0_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC0_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_RB_RPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA1_RLC0_RB_WPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC0_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI 0x00003fffL
#define SDMA1_RLC0_VIRTUAL_ADDR__ATC_MASK__CI__VI 0x00000001L
#define SDMA1_RLC0_VIRTUAL_ADDR__PTR32_MASK__CI__VI 0x00000010L
#define SDMA1_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA1_RLC0_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI 0x40000000L
#define SDMA1_RLC1_APE1_CNTL__BASE_MASK__CI__VI 0x0000ffffL
#define SDMA1_RLC1_APE1_CNTL__LIMIT_MASK__CI__VI 0xffff0000L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_ABLE_MASK__CI__VI 0x00000080L
#define SDMA1_RLC1_CONTEXT_STATUS__CTXSW_READY_MASK__CI__VI 0x00000100L
#define SDMA1_RLC1_CONTEXT_STATUS__EXCEPTION_MASK__CI__VI 0x00000070L
#define SDMA1_RLC1_CONTEXT_STATUS__EXPIRED_MASK__CI__VI 0x00000008L
#define SDMA1_RLC1_CONTEXT_STATUS__IDLE_MASK__CI__VI 0x00000004L
#define SDMA1_RLC1_CONTEXT_STATUS__SELECTED_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_DOORBELL_LOG__BE_ERROR_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_DOORBELL_LOG__DATA_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC1_DOORBELL__CAPTURED_MASK__CI__VI 0x40000000L
#define SDMA1_RLC1_DOORBELL__ENABLE_MASK__CI__VI 0x10000000L
#define SDMA1_RLC1_DOORBELL__OFFSET_MASK__CI__VI 0x001fffffL
#define SDMA1_RLC1_IB_BASE_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC1_IB_BASE_LO__ADDR_MASK__CI__VI 0xffffffe0L
#define SDMA1_RLC1_IB_CNTL__CMD_VMID_MASK__CI__VI 0x000f0000L
#define SDMA1_RLC1_IB_CNTL__IB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_IB_CNTL__IB_PRIV_MASK__CI__VI 0x80000000L
#define SDMA1_RLC1_IB_CNTL__IB_SWAP_ENABLE_MASK__CI__VI 0x00000010L
#define SDMA1_RLC1_IB_CNTL__SWITCH_INSIDE_IB_MASK__CI__VI 0x00000100L
#define SDMA1_RLC1_IB_OFFSET__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_RLC1_IB_RPTR__OFFSET_MASK__CI__VI 0x003ffffcL
#define SDMA1_RLC1_IB_SIZE__SIZE_MASK__CI__VI 0x000fffffL
#define SDMA1_RLC1_RB_BASE_HI__ADDR_MASK__CI__VI 0x00ffffffL
#define SDMA1_RLC1_RB_BASE__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC1_RB_CNTL__RB_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_RB_CNTL__RB_PRIV_MASK__CI__VI 0x00800000L
#define SDMA1_RLC1_RB_CNTL__RB_SIZE_MASK__CI__VI 0x0000003eL
#define SDMA1_RLC1_RB_CNTL__RB_SWAP_ENABLE_MASK__CI__VI 0x00000200L
#define SDMA1_RLC1_RB_CNTL__RB_VMID_MASK__CI__VI 0x0f000000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK__CI__VI 0x00001000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK__CI__VI 0x00002000L
#define SDMA1_RLC1_RB_CNTL__RPTR_WRITEBACK_TIMER_MASK__CI__VI 0x001f0000L
#define SDMA1_RLC1_RB_RPTR_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC1_RB_RPTR_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC1_RB_RPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__ADDR_MASK__CI__VI 0xffffffffL
#define SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__ADDR_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__FREQUENCY_MASK__CI__VI 0x0000fff0L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__CI__VI 0xffff0000L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__SWAP_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA1_RLC1_RB_WPTR__OFFSET_MASK__CI__VI 0xfffffffcL
#define SDMA1_RLC1_SKIP_CNTL__SKIP_COUNT_MASK__CI__VI 0x00003fffL
#define SDMA1_RLC1_VIRTUAL_ADDR__ATC_MASK__CI__VI 0x00000001L
#define SDMA1_RLC1_VIRTUAL_ADDR__PTR32_MASK__CI__VI 0x00000010L
#define SDMA1_RLC1_VIRTUAL_ADDR__SHARED_BASE_MASK__CI__VI 0x00000700L
#define SDMA1_RLC1_VIRTUAL_ADDR__VM_HOLE_MASK__CI__VI 0x40000000L
#define SDMA1_SEM_INCOMPLETE_TIMER_CNTL__TIMER_MASK__CI 0x0000ffffL
#define SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__TIMER_MASK__CI__VI 0xffffffffL
#define SDMA1_STATUS1_REG__CE_AFIFO_FULL_MASK__CI__VI 0x00000400L
#define SDMA1_STATUS1_REG__CE_DRM1_FULL_MASK__CI__VI 0x00001000L
#define SDMA1_STATUS1_REG__CE_DRM1_IDLE_MASK__CI__VI 0x00000100L
#define SDMA1_STATUS1_REG__CE_DRM_FULL_MASK__CI__VI 0x00000800L
#define SDMA1_STATUS1_REG__CE_DRM_IDLE_MASK__CI__VI 0x00000080L
#define SDMA1_STATUS1_REG__CE_DST_IDLE_MASK__CI__VI 0x00000040L
#define SDMA1_STATUS1_REG__CE_INFO1_FULL_MASK__CI__VI 0x00004000L
#define SDMA1_STATUS1_REG__CE_INFO_FULL_MASK__CI__VI 0x00002000L
#define SDMA1_STATUS1_REG__CE_IN_IDLE_MASK__CI__VI 0x00000020L
#define SDMA1_STATUS1_REG__CE_OUT_IDLE_MASK__CI__VI 0x00000010L
#define SDMA1_STATUS1_REG__CE_RD_STALL_MASK__CI__VI 0x00020000L
#define SDMA1_STATUS1_REG__CE_RREQ_IDLE_MASK__CI__VI 0x00000008L
#define SDMA1_STATUS1_REG__CE_SPLIT_IDLE_MASK__CI__VI 0x00000004L
#define SDMA1_STATUS1_REG__CE_WREQ_IDLE_MASK__CI__VI 0x00000001L
#define SDMA1_STATUS1_REG__CE_WR_IDLE_MASK__CI__VI 0x00000002L
#define SDMA1_STATUS1_REG__CE_WR_STALL_MASK__CI__VI 0x00040000L
#define SDMA1_STATUS_REG__BLOCK_IDLE_MASK__CI__VI 0x00000100L
#define SDMA1_STATUS_REG__DRM_IDLE_MASK__CI__VI 0x00800000L
#define SDMA1_STATUS_REG__DRM_MASK_FULL_MASK__CI__VI 0x01000000L
#define SDMA1_STATUS_REG__EX_IDLE_MASK__CI__VI 0x00000400L
#define SDMA1_STATUS_REG__EX_IDLE_POLL_TIMER_EXPIRE_MASK__CI__VI 0x00000800L
#define SDMA1_STATUS_REG__IB_CMD_FULL_MASK__CI__VI 0x00000080L
#define SDMA1_STATUS_REG__IB_CMD_IDLE_MASK__CI__VI 0x00000040L
#define SDMA1_STATUS_REG__IB_MC_RREQ_IDLE_MASK__CI__VI 0x00040000L
#define SDMA1_STATUS_REG__IDLE_MASK__CI__VI 0x00000001L
#define SDMA1_STATUS_REG__INSIDE_IB_MASK__CI__VI 0x00000200L
#define SDMA1_STATUS_REG__INT_IDLE_MASK__CI__VI 0x40000000L
#define SDMA1_STATUS_REG__INT_REQ_STALL_MASK__CI__VI 0x80000000L
#define SDMA1_STATUS_REG__MC_RD_IDLE_MASK__CI__VI 0x00080000L
#define SDMA1_STATUS_REG__MC_RD_NO_POLL_IDLE_MASK__CI__VI 0x00400000L
#define SDMA1_STATUS_REG__MC_RD_RET_STALL_MASK__CI__VI 0x00200000L
#define SDMA1_STATUS_REG__MC_WR_AFIFO_FULL_MASK__CI 0x00004000L
#define SDMA1_STATUS_REG__MC_WR_DFIFO_FULL_MASK__CI 0x00008000L
#define SDMA1_STATUS_REG__MC_WR_IDLE_MASK__CI__VI 0x00002000L
#define SDMA1_STATUS_REG__PACKET_READY_MASK__CI__VI 0x00001000L
#define SDMA1_STATUS_REG__PREV_CMD_IDLE_MASK__CI__VI 0x02000000L
#define SDMA1_STATUS_REG__RB_CMD_FULL_MASK__CI__VI 0x00000020L
#define SDMA1_STATUS_REG__RB_CMD_IDLE_MASK__CI__VI 0x00000010L
#define SDMA1_STATUS_REG__RB_EMPTY_MASK__CI__VI 0x00000004L
#define SDMA1_STATUS_REG__RB_FULL_MASK__CI__VI 0x00000008L
#define SDMA1_STATUS_REG__RB_MC_RREQ_IDLE_MASK__CI__VI 0x00020000L
#define SDMA1_STATUS_REG__REG_IDLE_MASK__CI__VI 0x00000002L
#define SDMA1_STATUS_REG__SEM_IDLE_MASK__CI__VI 0x04000000L
#define SDMA1_STATUS_REG__SEM_REQ_STALL_MASK__CI__VI 0x08000000L
#define SDMA1_STATUS_REG__SEM_RESP_STATE_MASK__CI__VI 0x30000000L
#define SDMA1_TILING_CONFIG__PIPE_INTERLEAVE_SIZE_MASK__CI__VI 0x00000070L
#define SDMA1_UCODE_ADDR__VALUE_MASK__CI 0x000007ffL
#define SDMA1_UCODE_DATA__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA_CONFIG__SDMA_RDREQ_URG_MASK__CI 0x00000f00L
#define SDMA_CONFIG__SDMA_REQ_TRAN_MASK__CI 0x00010000L
#define SDMA_PGFSM_CONFIG__FSM_ADDR_MASK__CI__VI 0x000000ffL
#define SDMA_PGFSM_CONFIG__P1_SELECT_MASK__CI__VI 0x00000400L
#define SDMA_PGFSM_CONFIG__P2_SELECT_MASK__CI__VI 0x00000800L
#define SDMA_PGFSM_CONFIG__POWER_DOWN_MASK__CI__VI 0x00000100L
#define SDMA_PGFSM_CONFIG__POWER_UP_MASK__CI__VI 0x00000200L
#define SDMA_PGFSM_CONFIG__READ_MASK__CI__VI 0x00002000L
#define SDMA_PGFSM_CONFIG__REG_ADDR_MASK__CI__VI 0xf0000000L
#define SDMA_PGFSM_CONFIG__SRBM_OVERRIDE_MASK__CI__VI 0x08000000L
#define SDMA_PGFSM_CONFIG__WRITE_MASK__CI__VI 0x00001000L
#define SDMA_PGFSM_READ__VALUE_MASK__CI__VI 0x00ffffffL
#define SDMA_PGFSM_WRITE__VALUE_MASK__CI__VI 0xffffffffL
#define SDMA_POWER_GATING__AUTOMATIC_STATUS_ENABLE_MASK__CI__VI 0x00000002L
#define SDMA_POWER_GATING__PG_CNTL_ENABLE_MASK__CI__VI 0x00000001L
#define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK__CI__VI 0x00000030L
#define SDMA_POWER_GATING__PG_STATE_VALID_MASK__CI__VI 0x00000004L
#define SDMA_POWER_GATING__POWER_OFF_DELAY_MASK__CI__VI 0x000fff00L
#define SDMA_POWER_GATING__POWER_ON_DELAY_MASK__CI__VI 0xfff00000L
#define SDMA_POWER_GATING__SDMA0_ON_CONDITION_MASK__CI__VI 0x00000040L
#define SDMA_POWER_GATING__SDMA1_ON_CONDITION_MASK__CI__VI 0x00000080L
#define SDVO_CNTL__SDVO_REARRANGER_EN_MASK__SI 0x00000100L
#define SDVO_CNTL__SDVO_REPL_MODE_SELECT_MASK__SI 0x00000001L
#define SDVO_CNTL__SDVO_SYNC_PHASE_MASK__SI 0x00001000L
#define SEM_CHICKEN_BITS__ENTRY_PIPELINE_EN_MASK__CI__VI 0x00000002L
#define SEM_CHICKEN_BITS__VMID_PIPELINE_EN_MASK__CI__VI 0x00000001L
#define SEM_EDC_CONFIG__DIS_EDC_MASK__CI__VI 0x00000002L
#define SEM_EDC_CONFIG__WRITE_DIS_MASK__CI__VI 0x00000001L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT0_MASK 0x00000007L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT1_MASK 0x00000038L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT2_MASK 0x000001c0L
#define SEM_MAILBOX_CLIENTCONFIG__CP_CLIENT3_MASK 0x00000e00L
#define SEM_MAILBOX_CLIENTCONFIG__DRMDMA0_CLIENT0_MASK__SI 0x00007000L
#define SEM_MAILBOX_CLIENTCONFIG__DRMDMA0_CLIENT1_MASK__SI 0x00038000L
#define SEM_MAILBOX_CLIENTCONFIG__DRMDMA1_CLIENT0_MASK__SI 0x001c0000L
#define SEM_MAILBOX_CLIENTCONFIG__DRMDMA1_CLIENT1_MASK__SI 0x00e00000L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA1_CLIENT0_MASK__CI__VI 0x001c0000L
#define SEM_MAILBOX_CLIENTCONFIG__SDMA_CLIENT0_MASK__CI__VI 0x00007000L
#define SEM_MAILBOX_CLIENTCONFIG__UVD_CLIENT0_MASK__CI__VI 0x00038000L
#define SEM_MAILBOX_CLIENTCONFIG__VCE_CLIENT0_MASK__CI__VI 0x00e00000L
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_MASK 0x0000ff00L
#define SEM_MAILBOX_CONTROL__SIDEPORT_ENABLE_MASK 0x000000ffL
#define SEM_MAILBOX__HOSTPORT_MASK 0x0000ff00L
#define SEM_MAILBOX__SIDEPORT_MASK 0x000000ffL
#define SEM_MCIF_CONFIG__MC_RDREQ_CREDIT_MASK__CI__VI 0x00003f00L
#define SEM_MCIF_CONFIG__MC_REQ_SWAP_MASK 0x00000003L
#define SEM_MCIF_CONFIG__MC_WRREQ_CREDIT_MASK__CI__VI 0x000000fcL
#define SEM_STATUS__CHECK0_FIFO_FULL_MASK__CI__VI 0x00000020L
#define SEM_STATUS__CPG1_MAILBOX_PENDING_MASK__CI__VI 0x00001000L
#define SEM_STATUS__CPG2_MAILBOX_PENDING_MASK__CI__VI 0x00002000L
#define SEM_STATUS__MC_RDREQ_FIFO_FULL_MASK__CI__VI 0x00000004L
#define SEM_STATUS__MC_RDREQ_PENDING_MASK__CI__VI 0x00000040L
#define SEM_STATUS__MC_WRREQ_FIFO_FULL_MASK__CI__VI 0x00000008L
#define SEM_STATUS__MC_WRREQ_PENDING_MASK__CI__VI 0x00000080L
#define SEM_STATUS__SDMA0_MAILBOX_PENDING_MASK__CI__VI 0x00000100L
#define SEM_STATUS__SDMA1_MAILBOX_PENDING_MASK__CI__VI 0x00000200L
#define SEM_STATUS__SEM_IDLE_MASK__CI__VI 0x00000001L
#define SEM_STATUS__SEM_INTERNAL_IDLE_MASK__CI__VI 0x00000002L
#define SEM_STATUS__UVD_MAILBOX_PENDING_MASK__CI__VI 0x00000400L
#define SEM_STATUS__VCE_MAILBOX_PENDING_MASK__CI__VI 0x00000800L
#define SEM_STATUS__WRITE1_FIFO_FULL_MASK__CI__VI 0x00000010L
#define SEQ00__SEQ_RST0B_MASK__SI 0x00000001L
#define SEQ00__SEQ_RST1B_MASK__SI 0x00000002L
#define SEQ01__SEQ_DOT8_MASK__SI 0x00000001L
#define SEQ01__SEQ_MAXBW_MASK__SI 0x00000020L
#define SEQ01__SEQ_PCLKBY2_MASK__SI 0x00000008L
#define SEQ01__SEQ_SHIFT2_MASK__SI 0x00000004L
#define SEQ01__SEQ_SHIFT4_MASK__SI 0x00000010L
#define SEQ02__SEQ_MAP0_EN_MASK__SI 0x00000001L
#define SEQ02__SEQ_MAP1_EN_MASK__SI 0x00000002L
#define SEQ02__SEQ_MAP2_EN_MASK__SI 0x00000004L
#define SEQ02__SEQ_MAP3_EN_MASK__SI 0x00000008L
#define SEQ03__SEQ_FONT_A0_MASK__SI 0x00000020L
#define SEQ03__SEQ_FONT_A1_MASK__SI 0x00000004L
#define SEQ03__SEQ_FONT_A2_MASK__SI 0x00000008L
#define SEQ03__SEQ_FONT_B0_MASK__SI 0x00000010L
#define SEQ03__SEQ_FONT_B1_MASK__SI 0x00000001L
#define SEQ03__SEQ_FONT_B2_MASK__SI 0x00000002L
#define SEQ04__SEQ_256K_MASK__SI 0x00000002L
#define SEQ04__SEQ_CHAIN_MASK__SI 0x00000008L
#define SEQ04__SEQ_ODDEVEN_MASK__SI 0x00000004L
#define SEQ8_DATA__SEQ_DATA_MASK__SI 0x000000ffL
#define SEQ8_IDX__SEQ_IDX_MASK__SI 0x00000007L
#define SETUP_DEBUG_REG0__cl_dyn_sclk_vld_MASK 0x80000000L
#define SETUP_DEBUG_REG0__event_gated_MASK 0x10000000L
#define SETUP_DEBUG_REG0__event_id_gated_MASK 0x0fc00000L
#define SETUP_DEBUG_REG0__ge_stallb_MASK 0x00004000L
#define SETUP_DEBUG_REG0__geom_busy_MASK 0x00200000L
#define SETUP_DEBUG_REG0__geom_enable_MASK 0x00008000L
#define SETUP_DEBUG_REG0__pfifo_busy_MASK 0x00080000L
#define SETUP_DEBUG_REG0__pmode_prim_gated_MASK 0x20000000L
#define SETUP_DEBUG_REG0__pmode_state_MASK 0x00003f00L
#define SETUP_DEBUG_REG0__su_baryc_cntl_state_MASK 0x00000003L
#define SETUP_DEBUG_REG0__su_clip_baryc_free_MASK 0x00030000L
#define SETUP_DEBUG_REG0__su_clip_rtr_MASK 0x00040000L
#define SETUP_DEBUG_REG0__su_cntl_busy_MASK 0x00100000L
#define SETUP_DEBUG_REG0__su_cntl_state_MASK 0x0000003cL
#define SETUP_DEBUG_REG0__su_dyn_sclk_vld_MASK 0x40000000L
#define SETUP_DEBUG_REG1__x_sort0_gated_23_8_MASK 0xffff0000L
#define SETUP_DEBUG_REG1__y_sort0_gated_23_8_MASK 0x0000ffffL
#define SETUP_DEBUG_REG2__x_sort1_gated_23_8_MASK 0xffff0000L
#define SETUP_DEBUG_REG2__y_sort1_gated_23_8_MASK 0x0000ffffL
#define SETUP_DEBUG_REG3__x_sort2_gated_23_8_MASK 0xffff0000L
#define SETUP_DEBUG_REG3__y_sort2_gated_23_8_MASK 0x0000ffffL
#define SETUP_DEBUG_REG4__attr_indx_sort0_gated_MASK 0x00003fffL
#define SETUP_DEBUG_REG4__backfacing_gated_MASK 0x00008000L
#define SETUP_DEBUG_REG4__clipped_gated_MASK 0x00080000L
#define SETUP_DEBUG_REG4__dealloc_slot_gated_MASK 0x00700000L
#define SETUP_DEBUG_REG4__diamond_rule_gated_MASK 0x03000000L
#define SETUP_DEBUG_REG4__eop_gated_MASK 0x80000000L
#define SETUP_DEBUG_REG4__fpov_gated_MASK 0x60000000L
#define SETUP_DEBUG_REG4__null_prim_gated_MASK 0x00004000L
#define SETUP_DEBUG_REG4__st_indx_gated_MASK 0x00070000L
#define SETUP_DEBUG_REG4__type_gated_MASK 0x1c000000L
#define SETUP_DEBUG_REG4__xmajor_gated_MASK 0x00800000L
#define SETUP_DEBUG_REG5__attr_indx_sort1_gated_MASK 0x0fffc000L
#define SETUP_DEBUG_REG5__attr_indx_sort2_gated_MASK 0x00003fffL
#define SETUP_DEBUG_REG5__pa_reg_sclk_vld_MASK 0x80000000L
#define SETUP_DEBUG_REG5__provoking_vtx_gated_MASK 0x30000000L
#define SETUP_DEBUG_REG5__valid_prim_gated_MASK 0x40000000L
#define SH_HIDDEN_PRIVATE_BASE_VMID__ADDRESS_MASK__CI__VI 0xffffffffL
#define SH_MEM_APE1_BASE__BASE_MASK__CI__VI 0xffffffffL
#define SH_MEM_APE1_LIMIT__LIMIT_MASK__CI__VI 0xffffffffL
#define SH_MEM_BASES__PRIVATE_BASE_MASK__CI__VI 0x0000ffffL
#define SH_MEM_BASES__SHARED_BASE_MASK__CI__VI 0xffff0000L
#define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK__CI 0x0000000cL
#define SH_MEM_CONFIG__APE1_MTYPE_MASK__CI 0x00000380L
#define SH_MEM_CONFIG__DEFAULT_MTYPE_MASK__CI 0x00000070L
#define SH_MEM_CONFIG__PRIVATE_ATC_MASK__CI 0x00000002L
#define SH_MEM_CONFIG__PTR32_MASK__CI 0x00000001L
#define SH_STATIC_MEM_CONFIG__ELEMENT_SIZE_MASK__CI__VI 0x00000006L
#define SH_STATIC_MEM_CONFIG__INDEX_STRIDE_MASK__CI__VI 0x00000018L
#define SH_STATIC_MEM_CONFIG__PRIVATE_MTYPE_MASK__CI__VI 0x000000e0L
#define SH_STATIC_MEM_CONFIG__READ_ONLY_CNTL_MASK__CI__VI 0x0000ff00L
#define SH_STATIC_MEM_CONFIG__SWIZZLE_ENABLE_MASK__CI__VI 0x00000001L
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE0_MASK__SI 0x000000ffL
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE1_MASK__SI 0x0000ff00L
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE2_MASK__SI 0x00ff0000L
#define SLAVE_COMM_CMD_REG__SLAVE_COMM_CMD_REG_BYTE3_MASK__SI 0xff000000L
#define SLAVE_COMM_CNTL_REG__COMM_PORT_MSG_TO_HOST_IN_PROGRESS_MASK__SI 0x00000100L
#define SLAVE_COMM_CNTL_REG__SLAVE_COMM_INTERRUPT_MASK__SI 0x00000001L
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE0_MASK__SI 0x000000ffL
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE1_MASK__SI 0x0000ff00L
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE2_MASK__SI 0x00ff0000L
#define SLAVE_COMM_DATA_REG1__SLAVE_COMM_DATA_REG1_BYTE3_MASK__SI 0xff000000L
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE0_MASK__SI 0x000000ffL
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE1_MASK__SI 0x0000ff00L
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE2_MASK__SI 0x00ff0000L
#define SLAVE_COMM_DATA_REG2__SLAVE_COMM_DATA_REG2_BYTE3_MASK__SI 0xff000000L
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE0_MASK__SI 0x000000ffL
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE1_MASK__SI 0x0000ff00L
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE2_MASK__SI 0x00ff0000L
#define SLAVE_COMM_DATA_REG3__SLAVE_COMM_DATA_REG3_BYTE3_MASK__SI 0xff000000L
#define SLAVE_HANG_ERROR__AUDIO_HANG_ERROR_MASK 0x00000010L
#define SLAVE_HANG_ERROR__CEC_HANG_ERROR_MASK__CI__VI 0x00000020L
#define SLAVE_HANG_ERROR__CFG_HANG_ERROR_MASK__CI 0x00000040L
#define SLAVE_HANG_ERROR__DOORBELL_HANG_ERROR_MASK__CI__VI 0x00000100L
#define SLAVE_HANG_ERROR__GARLIC_HANG_ERROR_MASK__CI__VI 0x00000200L
#define SLAVE_HANG_ERROR__HDP_HANG_ERROR_MASK 0x00000002L
#define SLAVE_HANG_ERROR__ROM_HANG_ERROR_MASK 0x00000008L
#define SLAVE_HANG_ERROR__SRBM_HANG_ERROR_MASK 0x00000001L
#define SLAVE_HANG_ERROR__VGA_HANG_ERROR_MASK 0x00000004L
#define SLAVE_HANG_ERROR__XDMA_HANG_ERROR_MASK__CI__VI 0x00000080L
#define SLAVE_HANG_PROTECTION_CNTL__HANG_PROTECTION_EN_MASK__SI 0x00000001L
#define SLAVE_HANG_PROTECTION_CNTL__HANG_PROTECTION_TIMER_SEL_MASK 0x0000000eL
#define SLAVE_REQ_CREDIT_CNTL__BIF_AZ_REQ_CREDIT_MASK 0x00100000L
#define SLAVE_REQ_CREDIT_CNTL__BIF_HDP_REQ_CREDIT_MASK 0x00007c00L
#define SLAVE_REQ_CREDIT_CNTL__BIF_ROM_REQ_CREDIT_MASK 0x00008000L
#define SLAVE_REQ_CREDIT_CNTL__BIF_SRBM_REQ_CREDIT_MASK 0x0000001fL
#define SLAVE_REQ_CREDIT_CNTL__BIF_VGA_REQ_CREDIT_MASK 0x000001e0L
#define SLOW_AES0__RESERVED_MASK 0xffffffffL
#define SLOW_AES1__RESERVED_MASK 0xffffffffL
#define SLOW_AES2__RESERVED_MASK 0xffffffffL
#define SLOW_AES3__RESERVED_MASK 0xffffffffL
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_A_MASK__CI__VI 0x00000001L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_MODE_MASK__CI__VI 0x00000004L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SEL_MASK__CI__VI 0x00000002L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SLEWN_MASK__CI 0x00000200L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN0_MASK__CI__VI 0x00000020L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN1_MASK__CI__VI 0x00000040L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN2_MASK__CI__VI 0x00000080L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SN3_MASK__CI__VI 0x00000100L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SPARE_MASK__CI__VI 0x00000018L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_WAKE_MASK__CI__VI 0x00000400L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_A_MASK__CI__VI 0x00000001L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_CNTL_EN_MASK__CI__VI 0x00001000L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_MODE_MASK__CI__VI 0x00000004L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SCHMEN_MASK__CI__VI 0x00000800L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SEL_MASK__CI__VI 0x00000002L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SLEWN_MASK__CI 0x00000200L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN0_MASK__CI__VI 0x00000020L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN1_MASK__CI__VI 0x00000040L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN2_MASK__CI__VI 0x00000080L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SN3_MASK__CI__VI 0x00000100L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SPARE_MASK__CI__VI 0x00000018L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_WAKE_MASK__CI__VI 0x00000400L
#define SMBUS_SLV_CNTL__SMB_SLV_ADR_MASK__CI 0x000000feL
#define SMBUS_SLV_CNTL__SMB_SOFT_RESET_MASK__CI 0x00000001L
#define SMC_ACP_RESP__ACK_MASK__CI__VI 0x00000003L
#define SMC_ACP_RESP__SCRATCH_MASK__CI__VI 0x0000ff00L
#define SMC_DBG_CNTL__DBG_CODE_MASK__CI__VI 0x000000ffL
#define SMC_DBG_CNTL__SINGLE_STEP_MASK__CI__VI 0x00000100L
#define SMC_DEBUG_BUS__DEBUG_EN_MASK__SI 0x00000001L
#define SMC_DMA_CAPTURE_EN__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_0__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_CAPT_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_0__DMA_BUSY_MASK 0x00000001L
#define SMC_DMA_CORE_STATUS_0__RSVD_MASK 0xfffffffeL
#define SMC_DMA_CORE_STATUS_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_CORE_STATUS_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_0__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_CAPT_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_0__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_DEVQ_STATUS_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_0__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_CAPT_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_0__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_DMEM_STATUS_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_1__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_2__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_3__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_CAPT_7__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_0__START_ADDR_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_1__END_ADDR_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_2__WR_ADDR_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_3__RD_ADDR_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_4__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_5__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_6__RSVD_MASK 0xffffffffL
#define SMC_DMA_IMEMQ_STATUS_7__RSVD_MASK 0xffffffffL
#define SMC_DRAM_ACCESS_CNTL__allow_dram_access_MASK__CI__VI 0x00000001L
#define SMC_DRAM_CNTL_RDREQ_ADDR__addr_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDREQ_CNTL_0__addr_47_40_MASK__CI__VI 0xff000000L
#define SMC_DRAM_CNTL_RDREQ_CNTL_0__mask_MASK 0x00ff0000L
#define SMC_DRAM_CNTL_RDREQ_CNTL_0__reserved_MASK__SI 0xff000000L
#define SMC_DRAM_CNTL_RDREQ_CNTL_0__tag_MASK 0x0000ffffL
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__atc_MASK__CI__VI 0x00080000L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__cid_MASK 0x0000ff00L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__priv_MASK 0x00000020L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__reserved_MASK__CI__VI 0xfff00000L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__reserved_MASK__SI 0xfff80000L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__stall_MASK 0x00000010L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__swap_MASK 0x000000c0L
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__urg_MASK 0x0000000fL
#define SMC_DRAM_CNTL_RDREQ_CNTL_1__vmid_MASK 0x00070000L
#define SMC_DRAM_CNTL_RDRET_DATA_0_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_0_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_1_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_2_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_3_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_4_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_5_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_6_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_0__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_1__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_2__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_3__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_4__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_5__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_6__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_DATA_7_7__DATA_MASK 0xffffffffL
#define SMC_DRAM_CNTL_RDRET_NACK__nack_0_MASK 0x00000003L
#define SMC_DRAM_CNTL_RDRET_NACK__nack_1_MASK 0x0000000cL
#define SMC_DRAM_CNTL_RDRET_NACK__nack_2_MASK 0x00000030L
#define SMC_DRAM_CNTL_RDRET_NACK__nack_3_MASK 0x000000c0L
#define SMC_DRAM_CNTL_RDRET_NACK__nack_4_MASK 0x00000300L
#define SMC_DRAM_CNTL_RDRET_NACK__nack_5_MASK 0x00000c00L
#define SMC_DRAM_CNTL_RDRET_NACK__nack_6_MASK 0x00003000L
#define SMC_DRAM_CNTL_RDRET_NACK__nack_7_MASK 0x0000c000L
#define SMC_DRAM_CNTL_RDRET_NACK__reserved_MASK 0xffff0000L
#define SMC_DRAM_CNTL_RDRET_VALID__reserved_MASK 0xffffff00L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_0_MASK 0x00000001L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_1_MASK 0x00000002L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_2_MASK 0x00000004L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_3_MASK 0x00000008L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_4_MASK 0x00000010L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_5_MASK 0x00000020L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_6_MASK 0x00000040L
#define SMC_DRAM_CNTL_RDRET_VALID__vld_7_MASK 0x00000080L
#define SMC_DRAM_CNTL_WRREQ_CNTL__atc_MASK__CI__VI 0x20000000L
#define SMC_DRAM_CNTL_WRREQ_CNTL__cid_MASK 0x00ff0000L
#define SMC_DRAM_CNTL_WRREQ_CNTL__priv_MASK 0x00008000L
#define SMC_DRAM_CNTL_WRREQ_CNTL__stall_MASK 0x00004000L
#define SMC_DRAM_CNTL_WRREQ_CNTL__swap_MASK 0x03000000L
#define SMC_DRAM_CNTL_WRREQ_CNTL__tag_MASK 0x000003ffL
#define SMC_DRAM_CNTL_WRREQ_CNTL__urg_MASK 0x00003c00L
#define SMC_DRAM_CNTL_WRREQ_CNTL__vmid_MASK 0x1c000000L
#define SMC_DRAM_CNTL_WRREQ_DATA_0__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_1__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_2__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_3__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_4__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_5__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_6__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_DATA_7__data_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_HIGH_ADDR__addr_39_37_MASK 0x00000007L
#define SMC_DRAM_CNTL_WRREQ_HIGH_ADDR__addr_47_40_MASK__CI__VI 0x000007f8L
#define SMC_DRAM_CNTL_WRREQ_HIGH_ADDR__reserved_MASK__CI__VI 0xfffff800L
#define SMC_DRAM_CNTL_WRREQ_HIGH_ADDR__reserved_MASK__SI 0xfffffff8L
#define SMC_DRAM_CNTL_WRREQ_LOW_ADDR__addr_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_MASK__mask_MASK 0xffffffffL
#define SMC_DRAM_CNTL_WRREQ_STATUS__credit_counter_MASK 0x0000001fL
#define SMC_DRAM_CNTL_WRREQ_STATUS__fifo_not_empty_MASK 0x00000100L
#define SMC_DRAM_CNTL_WRREQ_STATUS__reserved0_MASK 0x000000e0L
#define SMC_DRAM_CNTL_WRREQ_STATUS__reserved1_MASK 0x0000fe00L
#define SMC_DRAM_CNTL_WRREQ_STATUS__reserved2_MASK 0xfff00000L
#define SMC_DRAM_CNTL_WRREQ_STATUS__tag_pointer_MASK 0x000f0000L
#define SMC_DRAM_CNTL_WRRET_STATUS_0__nack_MASK 0x00000006L
#define SMC_DRAM_CNTL_WRRET_STATUS_0__reserved_MASK 0x0000fff8L
#define SMC_DRAM_CNTL_WRRET_STATUS_0__tag_MASK 0x03ff0000L
#define SMC_DRAM_CNTL_WRRET_STATUS_0__valid_MASK 0x00000001L
#define SMC_DRAM_CNTL_WRRET_STATUS_1__nack_MASK__SI 0x00000006L
#define SMC_DRAM_CNTL_WRRET_STATUS_1__reserved_MASK__SI 0x0000fff8L
#define SMC_DRAM_CNTL_WRRET_STATUS_1__tag_MASK__SI 0x03ff0000L
#define SMC_DRAM_CNTL_WRRET_STATUS_1__valid_MASK__SI 0x00000001L
#define SMC_DRAM_CNTL_WRRET_STATUS_2__nack_MASK__SI 0x00000006L
#define SMC_DRAM_CNTL_WRRET_STATUS_2__reserved_MASK__SI 0x0000fff8L
#define SMC_DRAM_CNTL_WRRET_STATUS_2__tag_MASK__SI 0x03ff0000L
#define SMC_DRAM_CNTL_WRRET_STATUS_2__valid_MASK__SI 0x00000001L
#define SMC_DRAM_CNTL_WRRET_STATUS_3__nack_MASK__SI 0x00000006L
#define SMC_DRAM_CNTL_WRRET_STATUS_3__reserved_MASK__SI 0x0000fff8L
#define SMC_DRAM_CNTL_WRRET_STATUS_3__tag_MASK__SI 0x03ff0000L
#define SMC_DRAM_CNTL_WRRET_STATUS_3__valid_MASK__SI 0x00000001L
#define SMC_EVENT_CLEAR__AZALIA_MASK__SI 0x00000002L
#define SMC_EVENT_CLEAR__BIF_MASK__SI 0x00000004L
#define SMC_EVENT_CLEAR__DC_MASK__SI 0x00000008L
#define SMC_EVENT_CLEAR__DISPLAY_GAP_MASK__SI 0x00000001L
#define SMC_EVENT_CLEAR__MCB_MASK__SI 0x00000010L
#define SMC_EVENT_CLEAR__MCD0_MASK__SI 0x00000020L
#define SMC_EVENT_CLEAR__MCD1_MASK__SI 0x00000040L
#define SMC_EVENT_CLEAR__MCD2_MASK__SI 0x00000080L
#define SMC_EVENT_CLEAR__MCD3_MASK__SI 0x00000100L
#define SMC_EVENT_PENDING__AZALIA_MASK__SI 0x00000002L
#define SMC_EVENT_PENDING__BIF_MASK__SI 0x00000004L
#define SMC_EVENT_PENDING__DC_MASK__SI 0x00000008L
#define SMC_EVENT_PENDING__DISPLAY_GAP_MASK__SI 0x00000001L
#define SMC_EVENT_PENDING__MCB_MASK__SI 0x00000010L
#define SMC_EVENT_PENDING__MCD0_MASK__SI 0x00000020L
#define SMC_EVENT_PENDING__MCD1_MASK__SI 0x00000040L
#define SMC_EVENT_PENDING__MCD2_MASK__SI 0x00000080L
#define SMC_EVENT_PENDING__MCD3_MASK__SI 0x00000100L
#define SMC_EVENT_POLARITY__AZALIA_MASK__SI 0x00000002L
#define SMC_EVENT_POLARITY__BIF_MASK__SI 0x00000004L
#define SMC_EVENT_POLARITY__DC_MASK__SI 0x00000008L
#define SMC_EVENT_POLARITY__DISPLAY_GAP_MASK__SI 0x00000001L
#define SMC_EVENT_POLARITY__MCB_MASK__SI 0x00000010L
#define SMC_EVENT_POLARITY__MCD0_MASK__SI 0x00000020L
#define SMC_EVENT_POLARITY__MCD1_MASK__SI 0x00000040L
#define SMC_EVENT_POLARITY__MCD2_MASK__SI 0x00000080L
#define SMC_EVENT_POLARITY__MCD3_MASK__SI 0x00000100L
#define SMC_EVENT_SENSE__AZALIA_MASK__SI 0x00000002L
#define SMC_EVENT_SENSE__BIF_MASK__SI 0x00000004L
#define SMC_EVENT_SENSE__DC_MASK__SI 0x00000008L
#define SMC_EVENT_SENSE__DISPLAY_GAP_MASK__SI 0x00000001L
#define SMC_EVENT_SENSE__MCB_MASK__SI 0x00000010L
#define SMC_EVENT_SENSE__MCD0_MASK__SI 0x00000020L
#define SMC_EVENT_SENSE__MCD1_MASK__SI 0x00000040L
#define SMC_EVENT_SENSE__MCD2_MASK__SI 0x00000080L
#define SMC_EVENT_SENSE__MCD3_MASK__SI 0x00000100L
#define SMC_HOST_MSG__SMC_HOST_msg_MASK 0xffffffffL
#define SMC_HOST_RESP__SMC_HOST_resp_MASK 0xffffffffL
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_0_MASK 0x00000001L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1_MASK__CI__VI 0x00000002L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_1_MASK__SI 0x00000100L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2_MASK__CI__VI 0x00000004L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_2_MASK__SI 0x00010000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3_MASK__CI__VI 0x00000008L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_3_MASK__SI 0x01000000L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_4_MASK__CI__VI 0x00000010L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_5_MASK__CI__VI 0x00000020L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_6_MASK__CI__VI 0x00000040L
#define SMC_IND_ACCESS_CNTL__AUTO_INCREMENT_IND_7_MASK__CI__VI 0x00000080L
#define SMC_IND_DATA_0__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_1__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_2__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_3__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_4__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_5__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_6__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA_7__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMC_IND_DATA__SMC_IND_DATA_MASK 0xffffffffL
#define SMC_IND_INDEX_0__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_1__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_2__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_3__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_4__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_5__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_6__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX_7__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMC_IND_INDEX__SMC_IND_ADDR_MASK 0xffffffffL
#define SMC_INTR_CNTL_INTR_ID__INTR_ID_MASK 0x000000ffL
#define SMC_INTR_CNTL_INTR_ID__RESERVED_MASK 0xffffff00L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_0_MASK 0x00000001L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_10_MASK 0x00000400L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_11_MASK 0x00000800L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_12_MASK 0x00001000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_13_MASK 0x00002000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_14_MASK 0x00004000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_15_MASK 0x00008000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_16_MASK 0x00010000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_17_MASK 0x00020000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_18_MASK 0x00040000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_19_MASK 0x00080000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_1_MASK 0x00000002L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_20_MASK 0x00100000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_21_MASK 0x00200000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_22_MASK 0x00400000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_23_MASK 0x00800000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_24_MASK 0x01000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_25_MASK 0x02000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_26_MASK 0x04000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_27_MASK 0x08000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_28_MASK 0x10000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_29_MASK 0x20000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_2_MASK 0x00000004L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_30_MASK 0x40000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_31_MASK 0x80000000L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_3_MASK 0x00000008L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_4_MASK 0x00000010L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_5_MASK 0x00000020L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_6_MASK 0x00000040L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_7_MASK 0x00000080L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_8_MASK 0x00000100L
#define SMC_INTR_CNTL_LEVEL_0__INTR_TRIGGER_9_MASK 0x00000200L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_0_MASK 0x00000001L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_10_MASK 0x00000400L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_11_MASK 0x00000800L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_12_MASK 0x00001000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_13_MASK 0x00002000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_14_MASK 0x00004000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_15_MASK 0x00008000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_16_MASK 0x00010000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_17_MASK 0x00020000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_18_MASK 0x00040000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_19_MASK 0x00080000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_1_MASK 0x00000002L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_20_MASK 0x00100000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_21_MASK 0x00200000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_22_MASK 0x00400000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_23_MASK 0x00800000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_24_MASK 0x01000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_25_MASK 0x02000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_26_MASK 0x04000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_27_MASK 0x08000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_28_MASK 0x10000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_29_MASK 0x20000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_2_MASK 0x00000004L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_30_MASK 0x40000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_31_MASK 0x80000000L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_3_MASK 0x00000008L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_4_MASK 0x00000010L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_5_MASK 0x00000020L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_6_MASK 0x00000040L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_7_MASK 0x00000080L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_8_MASK 0x00000100L
#define SMC_INTR_CNTL_LEVEL_1__INTR_TRIGGER_9_MASK 0x00000200L
#define SMC_INTR_CNTL_LINE__INTR_LINE_MASK 0x00000001L
#define SMC_INTR_CNTL_LINE__RESERVED_MASK 0xfffffffeL
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_0_MASK 0x00000001L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_10_MASK 0x00000400L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_11_MASK 0x00000800L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_12_MASK 0x00001000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_13_MASK 0x00002000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_14_MASK 0x00004000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_15_MASK 0x00008000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_16_MASK 0x00010000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_17_MASK 0x00020000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_18_MASK 0x00040000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_19_MASK 0x00080000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_1_MASK 0x00000002L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_20_MASK 0x00100000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_21_MASK 0x00200000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_22_MASK 0x00400000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_23_MASK 0x00800000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_24_MASK 0x01000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_25_MASK 0x02000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_26_MASK 0x04000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_27_MASK 0x08000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_28_MASK 0x10000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_29_MASK 0x20000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_2_MASK 0x00000004L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_30_MASK 0x40000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_31_MASK 0x80000000L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_3_MASK 0x00000008L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_4_MASK 0x00000010L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_5_MASK 0x00000020L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_6_MASK 0x00000040L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_7_MASK 0x00000080L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_8_MASK 0x00000100L
#define SMC_INTR_CNTL_MASK_0__INTR_MASK_9_MASK 0x00000200L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_0_MASK 0x00000001L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_10_MASK 0x00000400L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_11_MASK 0x00000800L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_12_MASK 0x00001000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_13_MASK 0x00002000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_14_MASK 0x00004000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_15_MASK 0x00008000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_16_MASK 0x00010000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_17_MASK 0x00020000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_18_MASK 0x00040000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_19_MASK 0x00080000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_1_MASK 0x00000002L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_20_MASK 0x00100000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_21_MASK 0x00200000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_22_MASK 0x00400000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_23_MASK 0x00800000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_24_MASK 0x01000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_25_MASK 0x02000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_26_MASK 0x04000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_27_MASK 0x08000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_28_MASK 0x10000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_29_MASK 0x20000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_2_MASK 0x00000004L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_30_MASK 0x40000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_31_MASK 0x80000000L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_3_MASK 0x00000008L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_4_MASK 0x00000010L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_5_MASK 0x00000020L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_6_MASK 0x00000040L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_7_MASK 0x00000080L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_8_MASK 0x00000100L
#define SMC_INTR_CNTL_MASK_1__INTR_MASK_9_MASK 0x00000200L
#define SMC_INTR_CNTL_PRIORITY_0__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_0__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_0__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_0__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_10__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_10__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_10__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_10__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_11__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_11__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_11__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_11__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_12__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_12__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_12__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_12__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_13__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_13__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_13__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_13__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_14__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_14__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_14__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_14__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_15__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_15__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_15__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_15__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_1__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_1__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_1__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_1__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_2__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_2__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_2__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_2__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_3__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_3__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_3__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_3__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_4__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_4__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_4__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_4__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_5__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_5__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_5__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_5__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_6__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_6__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_6__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_6__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_7__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_7__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_7__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_7__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_8__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_8__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_8__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_8__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_PRIORITY_9__INTR_PRIORITY_0_MASK 0x000000ffL
#define SMC_INTR_CNTL_PRIORITY_9__INTR_PRIORITY_1_MASK 0x0000ff00L
#define SMC_INTR_CNTL_PRIORITY_9__INTR_PRIORITY_2_MASK 0x00ff0000L
#define SMC_INTR_CNTL_PRIORITY_9__INTR_PRIORITY_3_MASK 0xff000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_0_MASK 0x00000001L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_10_MASK 0x00000400L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_11_MASK 0x00000800L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_12_MASK 0x00001000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_13_MASK 0x00002000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_14_MASK 0x00004000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_15_MASK 0x00008000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_16_MASK 0x00010000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_17_MASK 0x00020000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_18_MASK 0x00040000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_19_MASK 0x00080000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_1_MASK 0x00000002L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_20_MASK 0x00100000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_21_MASK 0x00200000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_22_MASK 0x00400000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_23_MASK 0x00800000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_24_MASK 0x01000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_25_MASK 0x02000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_26_MASK 0x04000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_27_MASK 0x08000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_28_MASK 0x10000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_29_MASK 0x20000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_2_MASK 0x00000004L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_30_MASK 0x40000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_31_MASK 0x80000000L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_3_MASK 0x00000008L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_4_MASK 0x00000010L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_5_MASK 0x00000020L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_6_MASK 0x00000040L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_7_MASK 0x00000080L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_8_MASK 0x00000100L
#define SMC_INTR_CNTL_STATUS_0__INTR_FLAG_9_MASK 0x00000200L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_0_MASK 0x00000001L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_10_MASK 0x00000400L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_11_MASK 0x00000800L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_12_MASK 0x00001000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_13_MASK 0x00002000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_14_MASK 0x00004000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_15_MASK 0x00008000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_16_MASK 0x00010000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_17_MASK 0x00020000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_18_MASK 0x00040000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_19_MASK 0x00080000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_1_MASK 0x00000002L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_20_MASK 0x00100000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_21_MASK 0x00200000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_22_MASK 0x00400000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_23_MASK 0x00800000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_24_MASK 0x01000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_25_MASK 0x02000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_26_MASK 0x04000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_27_MASK 0x08000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_28_MASK 0x10000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_29_MASK 0x20000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_2_MASK 0x00000004L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_30_MASK 0x40000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_31_MASK 0x80000000L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_3_MASK 0x00000008L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_4_MASK 0x00000010L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_5_MASK 0x00000020L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_6_MASK 0x00000040L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_7_MASK 0x00000080L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_8_MASK 0x00000100L
#define SMC_INTR_CNTL_STATUS_1__INTR_FLAG_9_MASK 0x00000200L
#define SMC_INT_GPIO_CLEAR__INT_GPIO_CLEAR_MASK__SI 0xffffffffL
#define SMC_INT_GPIO_PENDING__INT_GPIO_PENDING_MASK__SI 0xffffffffL
#define SMC_INT_GPIO_POLARITY__INT_GPIO_POLARITY_MASK__SI 0xffffffffL
#define SMC_INT_GPIO_SENSE__INT_GPIO_SENSE_MASK__SI 0xffffffffL
#define SMC_INT_REQ__INT_REQ_MASK__SI 0x00000001L
#define SMC_INT_REQ__RESERVED_MASK__SI 0x0000fffeL
#define SMC_INT_REQ__SERV_INDEX_MASK__SI 0xffff0000L
#define SMC_INT_STATUS__INT_ACK_MASK__SI 0x00000001L
#define SMC_INT_STATUS__INT_DONE_MASK__SI 0x00000002L
#define SMC_LM32_ADDER0__operand_0_MASK 0xffffffffL
#define SMC_LM32_ADDER1__operand_1_MASK 0xffffffffL
#define SMC_LM32_ADDER2__result_MASK 0xffffffffL
#define SMC_LM32_ARITH_MISC__adder_carry_n_MASK 0x00000002L
#define SMC_LM32_ARITH_MISC__adder_op_MASK 0x00000001L
#define SMC_LM32_ARITH_MISC__adder_overflow_MASK 0x00000004L
#define SMC_LM32_ARITH_MISC__mc_arith_divide_MASK 0x00000008L
#define SMC_LM32_ARITH_MISC__mc_arith_divide_by_0_MASK 0x00000020L
#define SMC_LM32_ARITH_MISC__mc_arith_modulus_MASK 0x00000010L
#define SMC_LM32_BP0__BP_ADDR_MASK 0xfffffffcL
#define SMC_LM32_BP0__BP_EN_MASK 0x00000001L
#define SMC_LM32_BP1__BP_ADDR_MASK 0xfffffffcL
#define SMC_LM32_BP1__BP_EN_MASK 0x00000001L
#define SMC_LM32_BP2__BP_ADDR_MASK 0xfffffffcL
#define SMC_LM32_BP2__BP_EN_MASK 0x00000001L
#define SMC_LM32_BP3__BP_ADDR_MASK 0xfffffffcL
#define SMC_LM32_BP3__BP_EN_MASK 0x00000001L
#define SMC_LM32_DC__C0_MASK 0x0000000cL
#define SMC_LM32_DC__C1_MASK 0x00000030L
#define SMC_LM32_DC__C2_MASK 0x000000c0L
#define SMC_LM32_DC__C3_MASK 0x00000300L
#define SMC_LM32_DC__REMAP_EXCEPTIONS_MASK 0x00000002L
#define SMC_LM32_DC__SINGLE_STEP_MASK 0x00000001L
#define SMC_LM32_DEBA__DEBA_MASK 0xffffff00L
#define SMC_LM32_GPR_0__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_10__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_11__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_12__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_13__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_14__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_15__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_16__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_17__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_18__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_19__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_1__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_20__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_21__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_22__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_23__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_24__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_25__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_26__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_27__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_28__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_29__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_2__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_30__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_31__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_3__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_4__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_5__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_6__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_7__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_8__gpr_MASK 0xffffffffL
#define SMC_LM32_GPR_9__gpr_MASK 0xffffffffL
#define SMC_LM32_MC_ARITH__result_MASK 0xffffffffL
#define SMC_LM32_MULTIPLIER__result_MASK 0xffffffffL
#define SMC_LM32_MULT_MC0__operand_0_MASK 0xffffffffL
#define SMC_LM32_MULT_MC1__operand_1_MASK 0xffffffffL
#define SMC_LM32_WP0__WP_ADDR_MASK 0xffffffffL
#define SMC_LM32_WP1__WP_ADDR_MASK 0xffffffffL
#define SMC_LM32_WP2__WP_ADDR_MASK 0xffffffffL
#define SMC_LM32_WP3__WP_ADDR_MASK 0xffffffffL
#define SMC_MESSAGE_0__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_0__SMC_MSG_MASK__SI 0xffffffffL
#define SMC_MESSAGE_10__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_11__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_1__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_1__SMC_MSG_MASK__SI 0xffffffffL
#define SMC_MESSAGE_2__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_3__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_4__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_5__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_6__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_7__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_8__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MESSAGE_9__SMC_MSG_MASK__CI__VI 0x0000ffffL
#define SMC_MISC_HANDSHAKE__CGPG_DONE_MASK__CI__VI 0x00000001L
#define SMC_MSG_ARG_0__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_10__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_11__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_1__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_2__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_3__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_4__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_5__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_6__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_7__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_8__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MSG_ARG_9__SMC_MSG_ARG_MASK__CI__VI 0xffffffffL
#define SMC_MUTEX_0__MUTEX_0_MASK__CI__VI 0x000000ffL
#define SMC_MUTEX_1__MUTEX_MASK__CI__VI 0x000000ffL
#define SMC_MUTEX_2__MUTEX_MASK__CI__VI 0x000000ffL
#define SMC_MUTEX_3__MUTEX_MASK__CI__VI 0x000000ffL
#define SMC_PC_A__smc_pc_a_MASK__CI__VI 0xffffffffL
#define SMC_PC_C__smc_pc_c_MASK__CI__VI 0xffffffffL
#define SMC_PC_D__smc_pc_d_MASK__CI__VI 0xffffffffL
#define SMC_PC_F__smc_pc_f_MASK__CI__VI 0xffffffffL
#define SMC_PC_M__smc_pc_m_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_0_BR_INST__branch_instruction_0_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_0_BR_INST__branch_instruction_0_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_0_BR_TAR__branch_target_0_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_0_BR_TAR__branch_target_0_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_1_BR_INST__branch_instruction_1_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_1_BR_INST__branch_instruction_1_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_1_BR_TAR__branch_target_1_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_1_BR_TAR__branch_target_1_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_2_BR_INST__branch_instruction_2_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_2_BR_INST__branch_instruction_2_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_2_BR_TAR__branch_target_2_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_2_BR_TAR__branch_target_2_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_3_BR_INST__branch_instruction_3_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_3_BR_INST__branch_instruction_3_MASK__SI 0x3fffffffL
#define SMC_PC_TRACE_3_BR_TAR__branch_target_3_MASK__CI__VI 0xffffffffL
#define SMC_PC_TRACE_3_BR_TAR__branch_target_3_MASK__SI 0x3fffffffL
#define SMC_PC_W__smc_pc_w_MASK__CI__VI 0xffffffffL
#define SMC_PC_X__smc_pc_x_MASK__CI__VI 0xffffffffL
#define SMC_PC__smc_pc_MASK__SI 0x3fffffffL
#define SMC_RAMFLOP_0__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_10__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_11__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_12__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_13__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_14__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_15__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_16__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_17__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_18__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_19__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_1__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_20__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_21__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_22__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_23__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_24__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_25__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_26__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_27__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_28__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_29__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_2__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_30__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_31__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_3__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_4__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_5__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_6__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_7__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_8__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RAMFLOP_9__DATA_MASK__CI__VI 0xffffffffL
#define SMC_RESP_0__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_0__SMC_RESP_MASK__SI 0xffffffffL
#define SMC_RESP_10__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_11__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_1__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_1__SMC_RESP_MASK__SI 0xffffffffL
#define SMC_RESP_2__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_3__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_4__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_5__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_6__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_7__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_8__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_RESP_9__SMC_RESP_MASK__CI__VI 0x0000ffffL
#define SMC_SCRATCH0__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH10__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH11__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH12__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH1__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH2__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH3__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH4__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH5__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH6__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH7__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH8__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SCRATCH9__SCRATCH_VALUE_MASK 0xffffffffL
#define SMC_SP__SP_MASK__CI__VI 0xffffffffL
#define SMC_SRBM_CREDITS__CREDIT_NUM_MASK 0x0000001fL
#define SMC_SW_INT_CTXID__CTXID_MASK__CI__VI 0x0fffffffL
#define SMC_SW_INT__ID_MASK__CI__VI 0x000000ffL
#define SMC_SW_INT__VALID_MASK__CI__VI 0x00000100L
#define SMC_SYSCON_ACP_RESP__ACK_MASK__CI__VI 0x00000003L
#define SMC_SYSCON_ACP_RESP__SCRATCH_MASK__CI__VI 0x0000ff00L
#define SMC_SYSCON_DBG_CNTL__DBG_CODE_MASK__CI__VI 0x000000ffL
#define SMC_SYSCON_DBG_CNTL__SINGLE_STEP_MASK__CI__VI 0x00000100L
#define SMC_SYSCON_GPIO_IN_0__gpio_in_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_IN_1__gpio_in_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_IN_2__gpio_in_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_IN_3__gpio_in_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_OUT_0__gpio_out_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_OUT_1__gpio_out_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_OUT_2__gpio_out_MASK 0xffffffffL
#define SMC_SYSCON_GPIO_OUT_3__gpio_out_MASK 0xffffffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_0_1__host_ram_pwrdn_0_reg_MASK__SI 0x0000ffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_0_1__host_ram_pwrdn_1_reg_MASK__SI 0xffff0000L
#define SMC_SYSCON_HOST_RAM_PWRDN_0__host_ram_pwrdn_0_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_1__host_ram_pwrdn_1_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_2_3__host_ram_pwrdn_2_reg_MASK__SI 0x0000ffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_2_3__host_ram_pwrdn_3_reg_MASK__SI 0xffff0000L
#define SMC_SYSCON_HOST_RAM_PWRDN_2__host_ram_pwrdn_2_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_3__host_ram_pwrdn_3_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_4__host_ram_pwrdn_4_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_HOST_RAM_PWRDN_4__host_ram_pwrdn_4_reg_MASK__SI 0x0000ffffL
#define SMC_SYSCON_INTR_SERVICE_INDEX__drv_service_index_MASK__SI 0x0000ffffL
#define SMC_SYSCON_INTR_STATUS__drv_intr_req_ack_MASK__SI 0x00000001L
#define SMC_SYSCON_INTR_STATUS__drv_intr_req_done_MASK__SI 0x00000100L
#define SMC_SYSCON_LM32_CLOCK_CNTL_0__lm32_auto_cg_en_MASK 0x00000002L
#define SMC_SYSCON_LM32_CLOCK_CNTL_0__lm32_auto_cg_timeout_MASK 0x00ffff00L
#define SMC_SYSCON_LM32_CLOCK_CNTL_0__lm32_ck_disable_MASK 0x00000001L
#define SMC_SYSCON_LM32_CLOCK_CNTL_0__lm32_cken_MASK 0x01000000L
#define SMC_SYSCON_LM32_CLOCK_CNTL_1__lm32_auto_ck_disable_MASK 0x00000001L
#define SMC_SYSCON_LM32_CLOCK_CNTL_2__lm32_wake_on_irq_MASK 0xffffffffL
#define SMC_SYSCON_LM32_RESET_CNTL__ColdReset_MASK__SI 0x80000000L
#define SMC_SYSCON_LM32_RESET_CNTL__RegReset_MASK 0x40000000L
#define SMC_SYSCON_LM32_RESET_CNTL__lm32_rst_reg_MASK 0x00000001L
#define SMC_SYSCON_LM32_RESET_CNTL__srbm_soft_rst_override_MASK__CI__VI 0x00000002L
#define SMC_SYSCON_MISC_CNTL__pre_fetcher_en_MASK__CI__VI 0x00000001L
#define SMC_SYSCON_MSG_0__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_0__smc_msg_MASK__SI 0xffffffffL
#define SMC_SYSCON_MSG_10__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_11__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_1__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_1__smc_msg_MASK__SI 0xffffffffL
#define SMC_SYSCON_MSG_2__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_3__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_4__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_5__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_6__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_7__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_8__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_9__smc_msg_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_ARG_0__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_10__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_11__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_1__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_2__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_3__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_4__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_5__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_6__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_7__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_8__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_ARG_9__smc_msg_arg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_MSG_RESP_0__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_0__smc_resp_MASK__SI 0xffffffffL
#define SMC_SYSCON_MSG_RESP_10__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_11__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_1__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_1__smc_resp_MASK__SI 0xffffffffL
#define SMC_SYSCON_MSG_RESP_2__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_3__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_4__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_5__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_6__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_7__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_8__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSG_RESP_9__smc_resp_MASK__CI__VI 0x0000ffffL
#define SMC_SYSCON_MSTRCFG_0__mbus2_mstr_cg_override_MASK 0x40000000L
#define SMC_SYSCON_MSTRCFG_0__mbus2_mstr_disable_MASK 0x80000000L
#define SMC_SYSCON_MSTRCFG_0__mbus2_mstr_pri_MASK 0x00000007L
#define SMC_SYSCON_MSTRCFG_1__mbus2_mstr_cg_override_MASK 0x40000000L
#define SMC_SYSCON_MSTRCFG_1__mbus2_mstr_disable_MASK 0x80000000L
#define SMC_SYSCON_MSTRCFG_1__mbus2_mstr_pri_MASK 0x00000007L
#define SMC_SYSCON_MSTRCFG_2__mbus2_mstr_cg_override_MASK 0x40000000L
#define SMC_SYSCON_MSTRCFG_2__mbus2_mstr_disable_MASK 0x80000000L
#define SMC_SYSCON_MSTRCFG_2__mbus2_mstr_pri_MASK 0x00000007L
#define SMC_SYSCON_MSTRCFG_3__mbus2_mstr_cg_override_MASK 0x40000000L
#define SMC_SYSCON_MSTRCFG_3__mbus2_mstr_disable_MASK 0x80000000L
#define SMC_SYSCON_MSTRCFG_3__mbus2_mstr_pri_MASK 0x00000007L
#define SMC_SYSCON_MSTRCFG_4__mbus2_mstr_cg_override_MASK 0x40000000L
#define SMC_SYSCON_MSTRCFG_4__mbus2_mstr_disable_MASK 0x80000000L
#define SMC_SYSCON_MSTRCFG_4__mbus2_mstr_pri_MASK 0x00000007L
#define SMC_SYSCON_MSTRCFG_5__mbus2_mstr_cg_override_MASK__CI__VI 0x40000000L
#define SMC_SYSCON_MSTRCFG_5__mbus2_mstr_disable_MASK__CI__VI 0x80000000L
#define SMC_SYSCON_MSTRCFG_5__mbus2_mstr_pri_MASK__CI__VI 0x00000007L
#define SMC_SYSCON_MUTEX_0__MUTEX_0_MASK__CI__VI 0x000000ffL
#define SMC_SYSCON_MUTEX_1__MUTEX_1_MASK__CI__VI 0x000000ffL
#define SMC_SYSCON_MUTEX_2__MUTEX_2_MASK__CI__VI 0x000000ffL
#define SMC_SYSCON_MUTEX_3__MUTEX_3_MASK__CI__VI 0x000000ffL
#define SMC_SYSCON_RAM_CFG__MEB_timeout_MASK 0x0000ff00L
#define SMC_SYSCON_RAM_CFG__ram_arb_scheme_MASK 0x00000001L
#define SMC_SYSCON_RAM_CFG__ram_read_pipeline_MASK 0x00000002L
#define SMC_SYSCON_SLVCFG__mbus2_slv_cg_en_MASK 0x80000000L
#define SMC_SYSCON_SLVCFG__mbus2_slv_cg_timeout_MASK 0x000fffffL
#define SMC_SYSCON_SP__SP_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_UC_RAM_PWRDN_0_1__uc_ram_pwrdn_0_reg_MASK__SI 0x0000ffffL
#define SMC_SYSCON_UC_RAM_PWRDN_0_1__uc_ram_pwrdn_1_reg_MASK__SI 0xffff0000L
#define SMC_SYSCON_UC_RAM_PWRDN_0__uc_ram_pwrdn_0_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_UC_RAM_PWRDN_1__uc_ram_pwrdn_1_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_UC_RAM_PWRDN_2_3__uc_ram_pwrdn_2_reg_MASK__SI 0x0000ffffL
#define SMC_SYSCON_UC_RAM_PWRDN_2_3__uc_ram_pwrdn_3_reg_MASK__SI 0xffff0000L
#define SMC_SYSCON_UC_RAM_PWRDN_2__uc_ram_pwrdn_2_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_UC_RAM_PWRDN_3__uc_ram_pwrdn_3_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_UC_RAM_PWRDN_4__uc_ram_pwrdn_4_reg_MASK__CI__VI 0xffffffffL
#define SMC_SYSCON_UC_RAM_PWRDN_4__uc_ram_pwrdn_4_reg_MASK__SI 0x0000ffffL
#define SMC_TIMER_0_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_0_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_0_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_0_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_0_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_0_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_0_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_0_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_0_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_0_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_0_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_0_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_0_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_0_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_0_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_0_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_0_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_0_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_0_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_0_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_0_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_0_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_0_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_0_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_0_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_0_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_0_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_0_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_0_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_0_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_0_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_1_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_1_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_1_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_1_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_1_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_1_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_1_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_1_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_1_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_1_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_1_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_1_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_1_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_1_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_1_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_1_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_1_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_1_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_1_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_1_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_1_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_1_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_1_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_1_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_1_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_1_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_1_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_1_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_1_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_1_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_1_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_2_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_2_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_2_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_2_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_2_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_2_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_2_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_2_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_2_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_2_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_2_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_2_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_2_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_2_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_2_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_2_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_2_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_2_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_2_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_2_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_2_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_2_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_2_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_2_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_2_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_2_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_2_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_2_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_2_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_2_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_2_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_3_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_3_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_3_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_3_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_3_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_3_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_3_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_3_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_3_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_3_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_3_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_3_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_3_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_3_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_3_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_3_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_3_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_3_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_3_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_3_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_3_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_3_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_3_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_3_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_3_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_3_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_3_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_3_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_3_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_3_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_3_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_4_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_4_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_4_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_4_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_4_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_4_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_4_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_4_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_4_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_4_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_4_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_4_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_4_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_4_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_4_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_4_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_4_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_4_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_4_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_4_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_4_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_4_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_4_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_4_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_4_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_4_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_4_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_4_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_4_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_4_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_4_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_5_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_5_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_5_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_5_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_5_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_5_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_5_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_5_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_5_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_5_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_5_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_5_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_5_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_5_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_5_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_5_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_5_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_5_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_5_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_5_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_5_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_5_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_5_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_5_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_5_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_5_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_5_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_5_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_5_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_5_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_5_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_6_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_6_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_6_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_6_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_6_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_6_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_6_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_6_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_6_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_6_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_6_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_6_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_6_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_6_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_6_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_6_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_6_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_6_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_6_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_6_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_6_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_6_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_6_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_6_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_6_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_6_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_6_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_6_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_6_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_6_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_6_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_7_0_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_7_1_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_7_2_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_7_3_OCMP__DATA_MASK 0xffffffffL
#define SMC_TIMER_7_CMP_AUTOINC__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_7_CMP_AUTOINC__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_7_CMP_AUTOINC__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_7_CMP_AUTOINC__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_7_CMP_AUTOINC__RESERVED_MASK 0xfffffff0L
#define SMC_TIMER_7_CNT__VALUE_MASK 0xffffffffL
#define SMC_TIMER_7_CTRL_0__CLEAR_MASK__CI__VI 0x00010000L
#define SMC_TIMER_7_CTRL_0__CLEAR_MASK__SI 0x00000100L
#define SMC_TIMER_7_CTRL_0__DEC_MASK__CI__VI 0x00000100L
#define SMC_TIMER_7_CTRL_0__DEC_MASK__SI 0x00010000L
#define SMC_TIMER_7_CTRL_0__PULSE_COUNT_MODE_MASK__CI__VI 0x00000001L
#define SMC_TIMER_7_CTRL_0__PULSE_COUNT_MODE_MASK__SI 0x01000000L
#define SMC_TIMER_7_CTRL_0__START_MASK__CI__VI 0x01000000L
#define SMC_TIMER_7_CTRL_0__START_MASK__SI 0x00000001L
#define SMC_TIMER_7_CTRL_1__PWM_OUTPUT_EN_MASK__CI__VI 0x01000000L
#define SMC_TIMER_7_CTRL_1__PWM_OUTPUT_EN_MASK__SI 0x00000001L
#define SMC_TIMER_7_CTRL_1__RESERVED_MASK__CI__VI 0x000000ffL
#define SMC_TIMER_7_CTRL_1__RESERVED_MASK__SI 0xfffe0000L
#define SMC_TIMER_7_CTRL_1__TIMER_SATURATION_EN_MASK__CI__VI 0x00000100L
#define SMC_TIMER_7_CTRL_1__TIMER_SATURATION_EN_MASK__SI 0x00010000L
#define SMC_TIMER_7_CTRL_1__TIME_SLICE_MODE_EN_MASK__CI__VI 0x00010000L
#define SMC_TIMER_7_CTRL_1__TIME_SLICE_MODE_EN_MASK__SI 0x00000100L
#define SMC_TIMER_7_INTERRUPT__ENABLE_0_MASK 0x00000001L
#define SMC_TIMER_7_INTERRUPT__ENABLE_1_MASK 0x00000002L
#define SMC_TIMER_7_INTERRUPT__ENABLE_2_MASK 0x00000004L
#define SMC_TIMER_7_INTERRUPT__ENABLE_3_MASK 0x00000008L
#define SMC_TIMER_7_INTERRUPT__RESERVED_MASK 0xfffffff0L
#define SMC_UART_CFG__clk_div_MASK__SI__CI 0x0000ffffL
#define SMC_UART_CG_CNTL__rx_clk_en_override_MASK__CI 0x00000002L
#define SMC_UART_CG_CNTL__tx_clk_en_override_MASK__CI 0x00000001L
#define SMC_UART_RXQ_STATUS__rx_byte_MASK__SI__CI 0x000000ffL
#define SMC_UART_RXQ_STATUS__rx_frame_error_MASK__SI__CI 0x00000100L
#define SMC_UART_RXQ_STATUS__rxq_count_MASK__SI__CI 0x0000f000L
#define SMC_UART_RXQ_STATUS__rxq_empty_MASK__SI__CI 0x00000200L
#define SMC_UART_RXQ_STATUS__rxq_full_MASK__SI__CI 0x00000400L
#define SMC_UART_RXQ_STATUS__rxq_overflow_MASK__SI__CI 0x00000800L
#define SMC_UART_RX_CFG__internal_loopback_MASK__SI__CI 0x00000002L
#define SMC_UART_RX_CFG__rx_ena_MASK__SI__CI 0x00000001L
#define SMC_UART_TX_Q__tx_byte_MASK__SI__CI 0x000000ffL
#define SMC_UART_TX_STATUS__txq_count_MASK__SI__CI 0x000000ffL
#define SMIO_ENABLE__SMIO_ENABLE_MASK 0xffffffffL
#define SMU_AUTH_STATUS__SMU_AUTH_DONE_MASK__CI__VI 0x00000001L
#define SMU_AUTH_STATUS__SMU_AUTH_PASS_MASK__CI__VI 0x00000002L
#define SMU_BLOCKED_DATA__blocked_data_MASK__CI__VI 0xffffffffL
#define SMU_BRIDGE_MSTRCFG__mbus2_mstr_cg_override_MASK__CI__VI 0x40000000L
#define SMU_BRIDGE_MSTRCFG__mbus2_mstr_disable_MASK__CI__VI 0x80000000L
#define SMU_BRIDGE_MSTRCFG__mbus2_mstr_pri_MASK__CI__VI 0x00000001L
#define SMU_CABLESAFE__CABLESAFE_MASK__CI__VI 0x0000003fL
#define SMU_DFT_MISC__PCIE_DTM_XFER_PHY_MASK__CI__VI 0x00000002L
#define SMU_DFT_MISC__PCIE_DTM_XFER_WRP_MASK__CI__VI 0x00000001L
#define SMU_DMA_ACTIVE_SAMPLE__ENABLE_MASK__CI__VI 0x00000001L
#define SMU_DMA_ACTIVE_SAMPLE__PERIOD_MASK__CI__VI 0xffff0000L
#define SMU_DMA_ACTIVE_SAMPLE__TRAN_CNT_MASK__CI__VI 0x00000300L
#define SMU_EFUSE_0__EFUSE_DATA_MASK__CI__VI 0xffffffffL
#define SMU_FIRMWARE_AUTH__SMU_AUTH_IN_PROG_MASK__CI__VI 0x00000001L
#define SMU_FIRMWARE_AUTH__SMU_AUTH_counter_MASK__CI__VI 0x00000f00L
#define SMU_FIRMWARE_AUTH__SMU_KEY_RD_DONE_MASK__CI__VI 0x00000006L
#define SMU_FIRMWARE_AUTH__SMU_KEY_SEL_MASK__CI__VI 0x00020000L
#define SMU_FIRMWARE_AUTH__SMU_PROTECTED_MODE_MASK__CI__VI 0x00010000L
#define SMU_FIRMWARE_AUTH__SMU_SRAM_RD_BLOCK_EN_MASK__CI__VI 0x00000008L
#define SMU_FIRMWARE_AUTH__SMU_SRAM_WR_BLOCK_EN_MASK__CI__VI 0x00000010L
#define SMU_GPIOPAD_A__GPIO_A_MASK__CI__VI 0x7fffffffL
#define SMU_GPIOPAD_EN__GPIO_EN_MASK__CI__VI 0x7fffffffL
#define SMU_GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_CLR_MASK__CI__VI 0x00000020L
#define SMU_GPIOPAD_EXTERN_TRIG_CNTL__EXTERN_TRIG_SEL_MASK__CI__VI 0x0000001fL
#define SMU_GPIOPAD_INT_EN__GPIO_INT_EN_MASK__CI__VI 0x1fffffffL
#define SMU_GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK__CI__VI 0x80000000L
#define SMU_GPIOPAD_INT_POLARITY__GPIO_INT_POLARITY_MASK__CI__VI 0x1fffffffL
#define SMU_GPIOPAD_INT_POLARITY__SW_INITIATED_INT_POLARITY_MASK__CI__VI 0x80000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK__CI__VI 0x00000001L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK__CI__VI 0x00000400L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK__CI__VI 0x00000800L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK__CI__VI 0x00001000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK__CI__VI 0x00002000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK__CI__VI 0x00004000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK__CI__VI 0x00008000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK__CI__VI 0x00010000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK__CI__VI 0x00020000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK__CI__VI 0x00040000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK__CI__VI 0x00080000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK__CI__VI 0x00000002L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK__CI__VI 0x00100000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK__CI__VI 0x00200000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK__CI__VI 0x00400000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK__CI__VI 0x00800000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK__CI__VI 0x01000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK__CI__VI 0x02000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK__CI__VI 0x04000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK__CI__VI 0x08000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK__CI__VI 0x10000000L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK__CI__VI 0x00000004L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK__CI__VI 0x00000008L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK__CI__VI 0x00000010L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK__CI__VI 0x00000020L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK__CI__VI 0x00000040L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK__CI__VI 0x00000080L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK__CI__VI 0x00000100L
#define SMU_GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK__CI__VI 0x00000200L
#define SMU_GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK__CI__VI 0x80000000L
#define SMU_GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK__CI__VI 0x1fffffffL
#define SMU_GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK__CI__VI 0x80000000L
#define SMU_GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK__CI__VI 0x1fffffffL
#define SMU_GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK__CI__VI 0x80000000L
#define SMU_GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK__CI__VI 0x1fffffffL
#define SMU_GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK__CI__VI 0x80000000L
#define SMU_GPIOPAD_MASK__GPIO_MASK_MASK__CI__VI 0x7fffffffL
#define SMU_GPIOPAD_PD_EN__GPIO_PD_EN_MASK__CI__VI 0x7fffffffL
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_0_MASK__CI__VI 0x00000001L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_10_MASK__CI__VI 0x00000400L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_11_MASK__CI__VI 0x00000800L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_12_MASK__CI__VI 0x00001000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_13_MASK__CI__VI 0x00002000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_14_MASK__CI__VI 0x00004000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_15_MASK__CI__VI 0x00008000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_16_MASK__CI__VI 0x00010000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_17_MASK__CI__VI 0x00020000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_18_MASK__CI__VI 0x00040000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_19_MASK__CI__VI 0x00080000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_1_MASK__CI__VI 0x00000002L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_20_MASK__CI__VI 0x00100000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_21_MASK__CI__VI 0x00200000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_22_MASK__CI__VI 0x00400000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_23_MASK__CI__VI 0x00800000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_24_MASK__CI__VI 0x01000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_25_MASK__CI__VI 0x02000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_26_MASK__CI__VI 0x04000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_27_MASK__CI__VI 0x08000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_28_MASK__CI__VI 0x10000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_29_MASK__CI__VI 0x20000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_2_MASK__CI__VI 0x00000004L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_30_MASK__CI__VI 0x40000000L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_3_MASK__CI__VI 0x00000008L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_4_MASK__CI__VI 0x00000010L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_5_MASK__CI__VI 0x00000020L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_6_MASK__CI__VI 0x00000040L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_7_MASK__CI__VI 0x00000080L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_8_MASK__CI__VI 0x00000100L
#define SMU_GPIOPAD_PINSTRAPS__GPIO_PINSTRAP_9_MASK__CI__VI 0x00000200L
#define SMU_GPIOPAD_PU_EN__GPIO_PU_EN_MASK__CI__VI 0x7fffffffL
#define SMU_GPIOPAD_RCVR_SEL__GPIO_RCVR_SEL_MASK__CI__VI 0x7fffffffL
#define SMU_GPIOPAD_STRENGTH__GPIO_STRENGTH_SN_MASK__CI__VI 0x0000000fL
#define SMU_GPIOPAD_STRENGTH__GPIO_STRENGTH_SP_MASK__CI__VI 0x000000f0L
#define SMU_GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK__CI__VI 0x00000001L
#define SMU_GPIOPAD_Y__GPIO_Y_MASK__CI__VI 0x7fffffffL
#define SMU_IOC_CTRL__IOC_mst_busy_MASK__CI__VI 0x00000010L
#define SMU_IOC_CTRL__IOC_mst_debug_rst_MASK__CI__VI 0x00000040L
#define SMU_IOC_CTRL__IOC_mst_disabled_MASK__CI__VI 0x00000020L
#define SMU_IOC_CTRL__IOC_mst_force_active_MASK__CI__VI 0x00000004L
#define SMU_IOC_CTRL__IOC_mst_rdValid_MASK__CI__VI 0x00000008L
#define SMU_IOC_CTRL__IOC_mst_send_MASK__CI__VI 0x00000001L
#define SMU_IOC_CTRL__IOC_mst_stop_MASK__CI__VI 0x00000002L
#define SMU_IOC_CTRL__IOC_mst_stop_ack_MASK__CI__VI 0x00000080L
#define SMU_IOC_MSTRCFG__mbus2_mstr_cg_override_MASK__CI__VI 0x40000000L
#define SMU_IOC_MSTRCFG__mbus2_mstr_disable_MASK__CI__VI 0x80000000L
#define SMU_IOC_MSTRCFG__mbus2_mstr_pri_MASK__CI__VI 0x00000001L
#define SMU_IOC_PHASE1__BiuCqfC_AltReqAddrLo_MASK__CI__VI 0xfffffff8L
#define SMU_IOC_PHASE1__BiuCqfC_AltReqRdCmd_MASK__CI__VI 0x00000004L
#define SMU_IOC_PHASE1__BiuCqfC_AwqReqCommit_MASK__CI__VI 0x00000002L
#define SMU_IOC_PHASE2__BiuCqfC_AltReqAddrHi_MASK__CI__VI 0x000000ffL
#define SMU_IOC_PHASE2__BiuCqfC_AltReqMask_MASK__CI__VI 0x0000ff00L
#define SMU_IOC_PHASE3__BiuDbfC_C2aDataOut_MASK__CI__VI 0xffffffffL
#define SMU_IOC_RDDATA__IOC_mst_rdData_MASK__CI__VI 0xffffffffL
#define SMU_KEY_READ_STATUS__HDCP_KEY_RD_STATUS_MASK__CI__VI 0x00000003L
#define SMU_KEY_READ_STATUS__SAMU_KEY_RD_STATUS_MASK__CI__VI 0x00000300L
#define SMU_LCLK_CNTL__LCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define SMU_LCLK_STATUS__LCLK_STATUS_MASK__CI__VI 0x00000001L
#define SMU_MAIN_PLL_OP_FREQ__PLL_OP_FREQ_MASK__CI__VI 0xffffffffL
#define SMU_MISC_STATUS__SOC_DEBUG_ENABLE_MASK__CI__VI 0x00000002L
#define SMU_PM_MISC__AllCpusInCC6IntCtrl_MASK__CI__VI 0x00030000L
#define SMU_PM_MISC__MemPsIntCtrl_MASK__CI__VI 0x0000c000L
#define SMU_PM_MISC__PM_AllCpusInCC6_MASK__CI__VI 0x00000001L
#define SMU_PM_MISC__PM_CommitSelfRefr_MASK__CI__VI 0x000003fcL
#define SMU_PM_MISC__PM_HtcActive_MASK__CI__VI 0x00001000L
#define SMU_PM_MISC__PM_MemPs_MASK__CI__VI 0x00002000L
#define SMU_PM_MISC__PM_NbPs_MASK__CI__VI 0x00000002L
#define SMU_PM_MISC__PM_PreSelfRefresh_MASK__CI__VI 0x00000400L
#define SMU_PM_MISC__PM_ReqNbPstate_MASK__CI__VI 0x00000800L
#define SMU_PM_MISC__SPARE_MASK__CI__VI 0xfffc0000L
#define SMU_PM_SIGNALS_OVERRIDE__PM_AllCpusInCC6_ovrd_MASK__CI__VI 0x00000001L
#define SMU_PM_SIGNALS_OVERRIDE__RESERVED_MASK__CI__VI 0xfffffffeL
#define SMU_PSTATE_CONTROL__RESERVED_MASK__CI__VI 0xfffffff0L
#define SMU_PSTATE_CONTROL__Smu_Pstate_Limit_En_MASK__CI__VI 0x00000001L
#define SMU_PSTATE_CONTROL__Smu_Pstate_Limit_MASK__CI__VI 0x0000000eL
#define SMU_RST_CTRL__DIST_BIF_STRAP_ON_DRV_RST_MASK__CI__VI 0x40000000L
#define SMU_RST_CTRL__DIST_BIF_STRAP_ON_LINK_RST_MASK__CI__VI 0x80000000L
#define SMU_RST_CTRL__FusesValPwrOk_STATUS_MASK__CI__VI 0x00010000L
#define SMU_RST_CTRL__GCK_early_resetb_MASK__CI__VI 0x00000100L
#define SMU_RST_CTRL__IRESET_STATUS_MASK__CI__VI 0x00020000L
#define SMU_RST_CTRL__SMU_RESET_STATUS_MASK__CI__VI 0x00040000L
#define SMU_RST_CTRL__SMU_RST_SEL_MASK__CI__VI 0x00000001L
#define SMU_RST_OVERRIDE__FusesValPwrOk_OVERRIDE_MASK__CI__VI 0x0000000cL
#define SMU_RST_OVERRIDE__IRESET_OVERRIDE_MASK__CI__VI 0x00000030L
#define SMU_RST_OVERRIDE__SMU_RST_OVERRIDE_MASK__CI__VI 0x00000003L
#define SMU_SCLK_CNTL__SCLK_DIVIDER_MASK__CI__VI 0x0000007fL
#define SMU_SCLK_STATUS__SCLK_STATUS_MASK__CI__VI 0x00000001L
#define SMU_SCRATCH0__SCRATCH_VALUE_MASK__CI__VI 0xffffffffL
#define SMU_SCRATCH_A__SMU_SCRATCH_A_MASK__CI__VI 0xffffffffL
#define SMU_SCRATCH_B__SMU_SCRATCH_B_MASK__CI__VI 0xffffffffL
#define SMU_SCRATCH_C__SMU_SCRATCH_C_MASK__CI__VI 0xffffffffL
#define SMU_SECURE_KEY_0__SMU_SECURE_KEY_0_MASK__CI__VI 0xffffffffL
#define SMU_SECURE_KEY_1__SMU_SECURE_KEY_1_MASK__CI__VI 0xffffffffL
#define SMU_SECURE_KEY_2__SMU_SECURE_KEY_2_MASK__CI__VI 0xffffffffL
#define SMU_SECURE_KEY_3__SMU_SECURE_KEY_3_MASK__CI__VI 0xffffffffL
#define SMU_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SMU_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SMU_SRAM_BLOCK_READ_HIGH_ADDR__sram_high_read_addr_MASK__CI__VI 0xffffffffL
#define SMU_SRAM_BLOCK_READ_LOW_ADDR__sram_low_read_addr_MASK__CI__VI 0xffffffffL
#define SMU_SRAM_BLOCK_WRITE_HIGH_ADDR__sram_high_write_addr_MASK__CI__VI 0xffffffffL
#define SMU_SRAM_BLOCK_WRITE_LOW_ADDR__sram_low_write_addr_MASK__CI__VI 0xffffffffL
#define SNAPSHOT_V_COUNTER__SNAPSHOT_V_COUNTER_MASK__SI 0x00003fffL
#define SPI_ARB_CYCLES_0__TS0_DURATION_MASK 0x0000ffffL
#define SPI_ARB_CYCLES_0__TS1_DURATION_MASK 0xffff0000L
#define SPI_ARB_CYCLES_1__TS2_DURATION_MASK 0x0000ffffL
#define SPI_ARB_CYCLES_1__TS3_DURATION_MASK__CI__VI 0xffff0000L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS0_MASK__CI__VI 0x00000007L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS1_MASK__CI__VI 0x00000038L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS2_MASK__CI__VI 0x000001c0L
#define SPI_ARB_PRIORITY__PIPE_ORDER_TS3_MASK__CI__VI 0x00000e00L
#define SPI_ARB_PRIORITY__RING_ORDER_TS0_MASK__SI 0x00000007L
#define SPI_ARB_PRIORITY__RING_ORDER_TS1_MASK__SI 0x00000038L
#define SPI_ARB_PRIORITY__RING_ORDER_TS2_MASK__SI 0x000001c0L
#define SPI_ARB_PRIORITY__TS0_DUR_MULT_MASK__CI__VI 0x00003000L
#define SPI_ARB_PRIORITY__TS1_DUR_MULT_MASK__CI__VI 0x0000c000L
#define SPI_ARB_PRIORITY__TS2_DUR_MULT_MASK__CI__VI 0x00030000L
#define SPI_ARB_PRIORITY__TS3_DUR_MULT_MASK__CI__VI 0x000c0000L
#define SPI_BARYC_CNTL__FRONT_FACE_ALL_BITS_MASK 0x01000000L
#define SPI_BARYC_CNTL__LINEAR_CENTER_CNTL_MASK 0x00000100L
#define SPI_BARYC_CNTL__LINEAR_CENTROID_CNTL_MASK 0x00001000L
#define SPI_BARYC_CNTL__PERSP_CENTER_CNTL_MASK 0x00000001L
#define SPI_BARYC_CNTL__PERSP_CENTROID_CNTL_MASK 0x00000010L
#define SPI_BARYC_CNTL__POS_FLOAT_LOCATION_MASK 0x00030000L
#define SPI_BARYC_CNTL__POS_FLOAT_ULC_MASK 0x00100000L
#define SPI_CDBG_SYS_CS0__PIPE0_MASK__CI__VI 0x000000ffL
#define SPI_CDBG_SYS_CS0__PIPE1_MASK__CI__VI 0x0000ff00L
#define SPI_CDBG_SYS_CS0__PIPE2_MASK__CI__VI 0x00ff0000L
#define SPI_CDBG_SYS_CS0__PIPE3_MASK__CI__VI 0xff000000L
#define SPI_CDBG_SYS_CS1__PIPE0_MASK__CI__VI 0x000000ffL
#define SPI_CDBG_SYS_CS1__PIPE1_MASK__CI__VI 0x0000ff00L
#define SPI_CDBG_SYS_CS1__PIPE2_MASK__CI__VI 0x00ff0000L
#define SPI_CDBG_SYS_CS1__PIPE3_MASK__CI__VI 0xff000000L
#define SPI_CDBG_SYS_GFX__CS_EN_MASK__CI__VI 0x00000040L
#define SPI_CDBG_SYS_GFX__ES_EN_MASK__CI__VI 0x00000008L
#define SPI_CDBG_SYS_GFX__GS_EN_MASK__CI__VI 0x00000004L
#define SPI_CDBG_SYS_GFX__HS_EN_MASK__CI__VI 0x00000010L
#define SPI_CDBG_SYS_GFX__LS_EN_MASK__CI__VI 0x00000020L
#define SPI_CDBG_SYS_GFX__PS_EN_MASK__CI__VI 0x00000001L
#define SPI_CDBG_SYS_GFX__VS_EN_MASK__CI__VI 0x00000002L
#define SPI_CDBG_SYS_HP3D__ES_EN_MASK__CI__VI 0x00000008L
#define SPI_CDBG_SYS_HP3D__GS_EN_MASK__CI__VI 0x00000004L
#define SPI_CDBG_SYS_HP3D__HS_EN_MASK__CI__VI 0x00000010L
#define SPI_CDBG_SYS_HP3D__LS_EN_MASK__CI__VI 0x00000020L
#define SPI_CDBG_SYS_HP3D__PS_EN_MASK__CI__VI 0x00000001L
#define SPI_CDBG_SYS_HP3D__VS_EN_MASK__CI__VI 0x00000002L
#define SPI_COMPUTE_QUEUE_RESET__RESET_MASK__CI__VI 0x00000001L
#define SPI_CONFIG_CNTL_1__CRC_SIMD_ID_WADDR_DISABLE_MASK 0x00000100L
#define SPI_CONFIG_CNTL_1__INTERP_ONE_PRIM_PER_ROW_MASK 0x00000010L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_CNT_MASK__CI__VI 0x00003c00L
#define SPI_CONFIG_CNTL_1__LBPW_CU_CHK_MODE_MASK__CI__VI 0x00000200L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_ENABLE_MASK 0x00000040L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_SIZE_MASK 0xffff0000L
#define SPI_CONFIG_CNTL_1__PC_LIMIT_STRICT_MASK 0x00000080L
#define SPI_CONFIG_CNTL_1__VTX_DONE_DELAY_MASK 0x0000000fL
#define SPI_CONFIG_CNTL__ENABLE_SQG_BOP_EVENTS_MASK 0x02000000L
#define SPI_CONFIG_CNTL__ENABLE_SQG_TOP_EVENTS_MASK 0x01000000L
#define SPI_CONFIG_CNTL__EXP_PRIORITY_ORDER_MASK 0x00e00000L
#define SPI_CONFIG_CNTL__GPR_WRITE_PRIORITY_MASK 0x001fffffL
#define SPI_CONFIG_CNTL__RSRC_MGMT_RESET_MASK 0x04000000L
#define SPI_CONFIG_CNTL__TTRACE_STALL_ALL_MASK__CI__VI 0x08000000L
#define SPI_CSQ_WF_ACTIVE_COUNT_0__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_1__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_2__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_3__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_4__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_5__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_6__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_COUNT_7__COUNT_MASK__CI__VI 0x000007ffL
#define SPI_CSQ_WF_ACTIVE_STATUS__ACTIVE_MASK__CI__VI 0xffffffffL
#define SPI_DEBUG_BUSY__CS0_BUSY_MASK__CI__VI 0x00000100L
#define SPI_DEBUG_BUSY__CS0_BUSY_MASK__SI 0x00000080L
#define SPI_DEBUG_BUSY__CS1_BUSY_MASK__CI__VI 0x00000200L
#define SPI_DEBUG_BUSY__CS1_BUSY_MASK__SI 0x00000100L
#define SPI_DEBUG_BUSY__CS2_BUSY_MASK__CI__VI 0x00000400L
#define SPI_DEBUG_BUSY__CS2_BUSY_MASK__SI 0x00000200L
#define SPI_DEBUG_BUSY__CS3_BUSY_MASK__CI__VI 0x00000800L
#define SPI_DEBUG_BUSY__CS4_BUSY_MASK__CI__VI 0x00001000L
#define SPI_DEBUG_BUSY__CS5_BUSY_MASK__CI__VI 0x00002000L
#define SPI_DEBUG_BUSY__CS6_BUSY_MASK__CI__VI 0x00004000L
#define SPI_DEBUG_BUSY__CS7_BUSY_MASK__CI__VI 0x00008000L
#define SPI_DEBUG_BUSY__CSG_BUSY_MASK__CI__VI 0x00000080L
#define SPI_DEBUG_BUSY__ES_BUSY_MASK 0x00000004L
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK__CI__VI 0x00200000L
#define SPI_DEBUG_BUSY__EVENT_CLCTR_BUSY_MASK__SI 0x00008000L
#define SPI_DEBUG_BUSY__GRBM_BUSY_MASK__CI__VI 0x00400000L
#define SPI_DEBUG_BUSY__GRBM_BUSY_MASK__SI 0x00010000L
#define SPI_DEBUG_BUSY__GS_BUSY_MASK 0x00000008L
#define SPI_DEBUG_BUSY__HS_BUSY_MASK 0x00000002L
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK__CI__VI 0x00010000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL0_BUSY_MASK__SI 0x00000400L
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK__CI__VI 0x00020000L
#define SPI_DEBUG_BUSY__LDS_WR_CTL1_BUSY_MASK__SI 0x00000800L
#define SPI_DEBUG_BUSY__LS_BUSY_MASK 0x00000001L
#define SPI_DEBUG_BUSY__PC_DEALLOC_BUSY_MASK__CI__VI 0x00100000L
#define SPI_DEBUG_BUSY__PC_POSB_BUSY_MASK__SI 0x00004000L
#define SPI_DEBUG_BUSY__PS0_BUSY_MASK 0x00000020L
#define SPI_DEBUG_BUSY__PS1_BUSY_MASK 0x00000040L
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK__CI__VI 0x00040000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC0_BUSY_MASK__SI 0x00001000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK__CI__VI 0x00080000L
#define SPI_DEBUG_BUSY__RSRC_ALLOC1_BUSY_MASK__SI 0x00002000L
#define SPI_DEBUG_BUSY__SPIS_BUSY_MASK__CI__VI 0x00800000L
#define SPI_DEBUG_BUSY__SPIS_BUSY_MASK__SI 0x00020000L
#define SPI_DEBUG_BUSY__VS_BUSY_MASK 0x00000010L
#define SPI_DEBUG_CNTL__DEBUG_GRBM_OVERRIDE_MASK 0x00000001L
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL_MASK__CI__VI 0x000003f0L
#define SPI_DEBUG_CNTL__DEBUG_GROUP_SEL_MASK__SI 0x000003e0L
#define SPI_DEBUG_CNTL__DEBUG_PIPE_SEL_MASK__CI__VI 0x0e000000L
#define SPI_DEBUG_CNTL__DEBUG_REG_EN_MASK 0x80000000L
#define SPI_DEBUG_CNTL__DEBUG_SH_SEL_MASK 0x00010000L
#define SPI_DEBUG_CNTL__DEBUG_SIMD_SEL_MASK 0x0000fc00L
#define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL_MASK__CI__VI 0x0000000eL
#define SPI_DEBUG_CNTL__DEBUG_THREAD_TYPE_SEL_MASK__SI 0x0000001eL
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_0_MASK 0x00020000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_1_MASK 0x00040000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_2_MASK 0x00080000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_3_MASK 0x00100000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_4_MASK 0x00200000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_5_MASK 0x00400000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_6_MASK 0x00800000L
#define SPI_DEBUG_CNTL__SPI_ECO_SPARE_7_MASK 0x01000000L
#define SPI_DEBUG_READ__DATA_MASK 0x00ffffffL
#define SPI_DYN_GPR_LOCK_EN__ES_LOW_THRESHOLD_MASK__SI 0x00000f00L
#define SPI_DYN_GPR_LOCK_EN__GS_LOW_THRESHOLD_MASK__SI 0x000000f0L
#define SPI_DYN_GPR_LOCK_EN__HS_LOW_THRESHOLD_MASK__SI 0x0000f000L
#define SPI_DYN_GPR_LOCK_EN__LS_LOW_THRESHOLD_MASK__SI 0x000f0000L
#define SPI_DYN_GPR_LOCK_EN__VS_LOW_THRESHOLD_MASK__SI 0x0000000fL
#define SPI_GDBG_TBA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_GDBG_TBA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_GDBG_TMA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_GDBG_TMA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_GDBG_TRAP_CONFIG__ME_MATCH_MASK__CI__VI 0x00000080L
#define SPI_GDBG_TRAP_CONFIG__ME_SEL_MASK__CI__VI 0x00000003L
#define SPI_GDBG_TRAP_CONFIG__PIPE_MATCH_MASK__CI__VI 0x00000100L
#define SPI_GDBG_TRAP_CONFIG__PIPE_SEL_MASK__CI__VI 0x0000000cL
#define SPI_GDBG_TRAP_CONFIG__QUEUE_MATCH_MASK__CI__VI 0x00000200L
#define SPI_GDBG_TRAP_CONFIG__QUEUE_SEL_MASK__CI__VI 0x00000070L
#define SPI_GDBG_TRAP_CONFIG__TRAP_EN_MASK__CI__VI 0x00008000L
#define SPI_GDBG_TRAP_CONFIG__VMID_SEL_MASK__CI__VI 0xffff0000L
#define SPI_GDBG_TRAP_DATA0__DATA_MASK__CI__VI 0xffffffffL
#define SPI_GDBG_TRAP_DATA1__DATA_MASK__CI__VI 0xffffffffL
#define SPI_GDBG_TRAP_MASK__EXCP_EN_MASK__CI__VI 0x000001ffL
#define SPI_GDBG_TRAP_MASK__REPLACE_MASK__CI__VI 0x00000200L
#define SPI_GDBG_WAVE_CNTL__STALL_RA_MASK__CI__VI 0x00000001L
#define SPI_GDS_CREDITS__DS_CMD_CREDITS_MASK 0x0000ff00L
#define SPI_GDS_CREDITS__DS_DATA_CREDITS_MASK 0x000000ffL
#define SPI_GDS_CREDITS__UNUSED_MASK 0xffff0000L
#define SPI_INTERP_CONTROL_0__FLAT_SHADE_ENA_MASK 0x00000001L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_ENA_MASK 0x00000002L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_W_MASK 0x00003800L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_X_MASK 0x0000001cL
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Y_MASK 0x000000e0L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_OVRD_Z_MASK 0x00000700L
#define SPI_INTERP_CONTROL_0__PNT_SPRITE_TOP_1_MASK 0x00004000L
#define SPI_LB_CTR_CTRL__LOAD_MASK 0x00000001L
#define SPI_LB_CU_MASK__CU_MASK_MASK 0x0000ffffL
#define SPI_LB_DATA_REG__CNT_DATA_MASK 0xffffffffL
#define SPI_P0_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK__CI__VI 0x000003c0L
#define SPI_P0_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK__CI__VI 0x0000003fL
#define SPI_P0_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P0_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_P0_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P0_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_P1_TRAP_SCREEN_GPR_MIN__SGPR_MIN_MASK__CI__VI 0x000003c0L
#define SPI_P1_TRAP_SCREEN_GPR_MIN__VGPR_MIN_MASK__CI__VI 0x0000003fL
#define SPI_P1_TRAP_SCREEN_PSBA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P1_TRAP_SCREEN_PSBA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_P1_TRAP_SCREEN_PSMA_HI__MEM_BASE_MASK__CI__VI 0x000000ffL
#define SPI_P1_TRAP_SCREEN_PSMA_LO__MEM_BASE_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SPI_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define SPI_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SPI_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define SPI_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SPI_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER2_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define SPI_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SPI_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER3_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define SPI_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define SPI_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER4_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL
#define SPI_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define SPI_PERFCOUNTER5_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL
#define SPI_PERFCOUNTER_BINS__BIN0_MAX_MASK 0x000000f0L
#define SPI_PERFCOUNTER_BINS__BIN0_MIN_MASK 0x0000000fL
#define SPI_PERFCOUNTER_BINS__BIN1_MAX_MASK 0x0000f000L
#define SPI_PERFCOUNTER_BINS__BIN1_MIN_MASK 0x00000f00L
#define SPI_PERFCOUNTER_BINS__BIN2_MAX_MASK 0x00f00000L
#define SPI_PERFCOUNTER_BINS__BIN2_MIN_MASK 0x000f0000L
#define SPI_PERFCOUNTER_BINS__BIN3_MAX_MASK 0xf0000000L
#define SPI_PERFCOUNTER_BINS__BIN3_MIN_MASK 0x0f000000L
#define SPI_PG_ENABLE_STATIC_CU_MASK__CU_MASK_MASK 0x0000ffffL
#define SPI_PS_INPUT_ADDR__ANCILLARY_ENA_MASK 0x00002000L
#define SPI_PS_INPUT_ADDR__FRONT_FACE_ENA_MASK 0x00001000L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTER_ENA_MASK 0x00000020L
#define SPI_PS_INPUT_ADDR__LINEAR_CENTROID_ENA_MASK 0x00000040L
#define SPI_PS_INPUT_ADDR__LINEAR_SAMPLE_ENA_MASK 0x00000010L
#define SPI_PS_INPUT_ADDR__LINE_STIPPLE_TEX_ENA_MASK 0x00000080L
#define SPI_PS_INPUT_ADDR__PERSP_CENTER_ENA_MASK 0x00000002L
#define SPI_PS_INPUT_ADDR__PERSP_CENTROID_ENA_MASK 0x00000004L
#define SPI_PS_INPUT_ADDR__PERSP_PULL_MODEL_ENA_MASK 0x00000008L
#define SPI_PS_INPUT_ADDR__PERSP_SAMPLE_ENA_MASK 0x00000001L
#define SPI_PS_INPUT_ADDR__POS_FIXED_PT_ENA_MASK 0x00008000L
#define SPI_PS_INPUT_ADDR__POS_W_FLOAT_ENA_MASK 0x00000800L
#define SPI_PS_INPUT_ADDR__POS_X_FLOAT_ENA_MASK 0x00000100L
#define SPI_PS_INPUT_ADDR__POS_Y_FLOAT_ENA_MASK 0x00000200L
#define SPI_PS_INPUT_ADDR__POS_Z_FLOAT_ENA_MASK 0x00000400L
#define SPI_PS_INPUT_ADDR__SAMPLE_COVERAGE_ENA_MASK 0x00004000L
#define SPI_PS_INPUT_CNTL_0__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_0__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_0__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_0__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_10__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_10__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_10__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_10__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_11__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_11__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_11__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_11__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_12__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_12__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_12__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_12__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_13__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_13__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_13__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_14__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_14__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_14__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_14__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_15__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_15__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_15__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_15__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_16__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_16__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_16__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_16__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_17__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_17__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_17__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_17__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_18__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_18__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_18__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_18__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_19__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_19__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_19__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_19__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_1__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_1__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_1__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_1__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_20__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_20__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_20__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_21__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_21__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_21__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_22__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_22__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_22__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_23__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_23__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_23__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_24__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_24__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_24__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_25__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_25__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_25__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_26__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_26__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_26__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_27__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_27__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_27__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_28__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_28__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_28__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_29__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_29__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_29__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_2__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_2__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_2__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_2__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_30__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_30__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_30__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_31__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_31__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_31__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_3__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_3__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_3__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_3__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_4__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_4__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_4__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_4__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_5__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_5__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_5__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_5__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_6__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_6__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_6__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_6__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_7__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_7__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_7__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_7__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_8__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_8__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_8__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_8__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_CNTL_9__CYL_WRAP_MASK 0x0001e000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_MASK 0x00000300L
#define SPI_PS_INPUT_CNTL_9__DUP_MASK__CI__VI 0x00040000L
#define SPI_PS_INPUT_CNTL_9__FLAT_SHADE_MASK 0x00000400L
#define SPI_PS_INPUT_CNTL_9__OFFSET_MASK 0x0000003fL
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_MASK 0x00020000L
#define SPI_PS_INPUT_ENA__ANCILLARY_ENA_MASK 0x00002000L
#define SPI_PS_INPUT_ENA__FRONT_FACE_ENA_MASK 0x00001000L
#define SPI_PS_INPUT_ENA__LINEAR_CENTER_ENA_MASK 0x00000020L
#define SPI_PS_INPUT_ENA__LINEAR_CENTROID_ENA_MASK 0x00000040L
#define SPI_PS_INPUT_ENA__LINEAR_SAMPLE_ENA_MASK 0x00000010L
#define SPI_PS_INPUT_ENA__LINE_STIPPLE_TEX_ENA_MASK 0x00000080L
#define SPI_PS_INPUT_ENA__PERSP_CENTER_ENA_MASK 0x00000002L
#define SPI_PS_INPUT_ENA__PERSP_CENTROID_ENA_MASK 0x00000004L
#define SPI_PS_INPUT_ENA__PERSP_PULL_MODEL_ENA_MASK 0x00000008L
#define SPI_PS_INPUT_ENA__PERSP_SAMPLE_ENA_MASK 0x00000001L
#define SPI_PS_INPUT_ENA__POS_FIXED_PT_ENA_MASK 0x00008000L
#define SPI_PS_INPUT_ENA__POS_W_FLOAT_ENA_MASK 0x00000800L
#define SPI_PS_INPUT_ENA__POS_X_FLOAT_ENA_MASK 0x00000100L
#define SPI_PS_INPUT_ENA__POS_Y_FLOAT_ENA_MASK 0x00000200L
#define SPI_PS_INPUT_ENA__POS_Z_FLOAT_ENA_MASK 0x00000400L
#define SPI_PS_INPUT_ENA__SAMPLE_COVERAGE_ENA_MASK 0x00004000L
#define SPI_PS_IN_CONTROL__BC_OPTIMIZE_DISABLE_MASK 0x00004000L
#define SPI_PS_IN_CONTROL__FOG_ADDR_MASK__SI 0x00003f80L
#define SPI_PS_IN_CONTROL__NUM_INTERP_MASK 0x0000003fL
#define SPI_PS_IN_CONTROL__PARAM_GEN_MASK 0x00000040L
#define SPI_PS_IN_CONTROL__PASS_FOG_THROUGH_PS_MASK__SI 0x00008000L
#define SPI_PS_MAX_WAVE_ID__MAX_WAVE_ID_MASK 0x00000fffL
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_ALL_VMID_MASK__CI__VI 0x00000004L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_MASK__CI__VI 0x00000001L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PER_VMID_MASK__CI__VI 0x00000002L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_PRIORITY_MASK__CI__VI 0x00000010L
#define SPI_RESET_DEBUG__DISABLE_GFX_RESET_RESOURCE_MASK__CI__VI 0x00000008L
#define SPI_RESOURCE_RESERVE_CU_0__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_0__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_0__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_0__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_0__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_10__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_10__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_10__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_10__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_10__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_11__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_11__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_11__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_11__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_11__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_1__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_1__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_1__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_1__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_1__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_2__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_2__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_2__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_2__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_2__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_3__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_3__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_3__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_3__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_3__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_4__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_4__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_4__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_4__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_4__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_5__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_5__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_5__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_5__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_6__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_6__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_6__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_6__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_6__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_7__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_7__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_7__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_7__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_7__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_8__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_8__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_8__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_8__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_8__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_9__BARRIERS_MASK__CI__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_9__LDS_MASK__CI__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_9__SGPR_MASK__CI__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_9__VGPR_MASK__CI__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_9__WAVES_MASK__CI__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_0__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_0__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_0__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_0__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_0__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_1__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_1__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_1__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_1__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_1__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_2__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_2__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_2__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_2__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_2__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_3__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_3__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_3__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_3__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_3__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_4__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_4__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_4__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_4__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_4__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_5__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_5__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_5__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_5__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_5__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_6__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_6__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_6__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_6__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_6__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__EN_A_MASK__SI 0x00008000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__EN_B_MASK__SI 0x80000000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__LDS_A_MASK__SI 0x00001c00L
#define SPI_RESOURCE_RESERVE_CU_AB_7__LDS_B_MASK__SI 0x1c000000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__SGPR_A_MASK__SI 0x00000380L
#define SPI_RESOURCE_RESERVE_CU_AB_7__SGPR_B_MASK__SI 0x03800000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__TYPE_A_MASK__SI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_AB_7__TYPE_B_MASK__SI 0x000f0000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__VGPR_A_MASK__SI 0x00000070L
#define SPI_RESOURCE_RESERVE_CU_AB_7__VGPR_B_MASK__SI 0x00700000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__WAVES_A_MASK__SI 0x00006000L
#define SPI_RESOURCE_RESERVE_CU_AB_7__WAVES_B_MASK__SI 0x60000000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_0__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_0__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_10__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_10__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_10__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_11__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_11__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_11__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_1__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_1__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_1__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_2__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_2__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_2__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_3__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_3__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_3__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_4__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_4__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_4__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_5__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_5__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_6__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_6__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_6__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_7__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_7__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_7__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_8__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_8__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_8__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_9__EN_MASK__CI__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_9__QUEUE_MASK_MASK__CI__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__RESERVE_SPACE_ONLY_MASK__CI__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_9__TYPE_MASK_MASK__CI__VI 0x0000fffeL
#define SPI_SHADER_COL_FORMAT__COL0_EXPORT_FORMAT_MASK 0x0000000fL
#define SPI_SHADER_COL_FORMAT__COL1_EXPORT_FORMAT_MASK 0x000000f0L
#define SPI_SHADER_COL_FORMAT__COL2_EXPORT_FORMAT_MASK 0x00000f00L
#define SPI_SHADER_COL_FORMAT__COL3_EXPORT_FORMAT_MASK 0x0000f000L
#define SPI_SHADER_COL_FORMAT__COL4_EXPORT_FORMAT_MASK 0x000f0000L
#define SPI_SHADER_COL_FORMAT__COL5_EXPORT_FORMAT_MASK 0x00f00000L
#define SPI_SHADER_COL_FORMAT__COL6_EXPORT_FORMAT_MASK 0x0f000000L
#define SPI_SHADER_COL_FORMAT__COL7_EXPORT_FORMAT_MASK 0xf0000000L
#define SPI_SHADER_LATE_ALLOC_VS__LIMIT_MASK__CI__VI 0x0000003fL
#define SPI_SHADER_PGM_HI_ES__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_PGM_HI_GS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_PGM_HI_HS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_PGM_HI_LS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_PGM_HI_PS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_PGM_HI_VS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_PGM_LO_ES__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_PGM_LO_GS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_PGM_LO_HS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_PGM_LO_LS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_PGM_LO_PS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_PGM_LO_VS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_PGM_RSRC1_ES__CACHE_CTL_MASK__CI__VI 0x38000000L
#define SPI_SHADER_PGM_RSRC1_ES__CDBG_USER_MASK__CI__VI 0x40000000L
#define SPI_SHADER_PGM_RSRC1_ES__CU_GROUP_ENABLE_MASK 0x04000000L
#define SPI_SHADER_PGM_RSRC1_ES__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_ES__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_ES__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_ES__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_ES__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_ES__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_ES__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_ES__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_ES__VGPR_COMP_CNT_MASK 0x03000000L
#define SPI_SHADER_PGM_RSRC1_GS__CACHE_CTL_MASK__CI__VI 0x0e000000L
#define SPI_SHADER_PGM_RSRC1_GS__CDBG_USER_MASK__CI__VI 0x10000000L
#define SPI_SHADER_PGM_RSRC1_GS__CU_GROUP_ENABLE_MASK 0x01000000L
#define SPI_SHADER_PGM_RSRC1_GS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_GS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_GS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_GS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_GS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_GS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_GS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_GS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_HS__CACHE_CTL_MASK__CI__VI 0x07000000L
#define SPI_SHADER_PGM_RSRC1_HS__CDBG_USER_MASK__CI__VI 0x08000000L
#define SPI_SHADER_PGM_RSRC1_HS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_HS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_HS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_HS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_HS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_HS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_HS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_HS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_LS__CACHE_CTL_MASK__CI__VI 0x1c000000L
#define SPI_SHADER_PGM_RSRC1_LS__CDBG_USER_MASK__CI__VI 0x20000000L
#define SPI_SHADER_PGM_RSRC1_LS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_LS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_LS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_LS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_LS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_LS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_LS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_LS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_LS__VGPR_COMP_CNT_MASK 0x03000000L
#define SPI_SHADER_PGM_RSRC1_PS__CACHE_CTL_MASK__CI__VI 0x0e000000L
#define SPI_SHADER_PGM_RSRC1_PS__CDBG_USER_MASK__CI__VI 0x10000000L
#define SPI_SHADER_PGM_RSRC1_PS__CU_GROUP_DISABLE_MASK 0x01000000L
#define SPI_SHADER_PGM_RSRC1_PS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_PS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_PS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_PS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_PS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_PS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_PS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_PS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__CACHE_CTL_MASK__CI__VI 0x38000000L
#define SPI_SHADER_PGM_RSRC1_VS__CDBG_USER_MASK__CI__VI 0x40000000L
#define SPI_SHADER_PGM_RSRC1_VS__CU_GROUP_ENABLE_MASK 0x04000000L
#define SPI_SHADER_PGM_RSRC1_VS__DEBUG_MODE_MASK 0x00400000L
#define SPI_SHADER_PGM_RSRC1_VS__DX10_CLAMP_MASK 0x00200000L
#define SPI_SHADER_PGM_RSRC1_VS__FLOAT_MODE_MASK 0x000ff000L
#define SPI_SHADER_PGM_RSRC1_VS__IEEE_MODE_MASK 0x00800000L
#define SPI_SHADER_PGM_RSRC1_VS__PRIORITY_MASK 0x00000c00L
#define SPI_SHADER_PGM_RSRC1_VS__PRIV_MASK 0x00100000L
#define SPI_SHADER_PGM_RSRC1_VS__SGPRS_MASK 0x000003c0L
#define SPI_SHADER_PGM_RSRC1_VS__VGPRS_MASK 0x0000003fL
#define SPI_SHADER_PGM_RSRC1_VS__VGPR_COMP_CNT_MASK 0x03000000L
#define SPI_SHADER_PGM_RSRC2_ES_GS__EXCP_EN_MASK__CI__VI 0x0001ff00L
#define SPI_SHADER_PGM_RSRC2_ES_GS__LDS_SIZE_MASK__CI__VI 0x1ff00000L
#define SPI_SHADER_PGM_RSRC2_ES_GS__OC_LDS_EN_MASK__CI__VI 0x00000080L
#define SPI_SHADER_PGM_RSRC2_ES_GS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_ES_GS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_ES_GS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_ES_VS__EXCP_EN_MASK__CI__VI 0x0001ff00L
#define SPI_SHADER_PGM_RSRC2_ES_VS__LDS_SIZE_MASK__CI__VI 0x1ff00000L
#define SPI_SHADER_PGM_RSRC2_ES_VS__OC_LDS_EN_MASK__CI__VI 0x00000080L
#define SPI_SHADER_PGM_RSRC2_ES_VS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_ES_VS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_ES_VS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN_MASK__CI__VI 0x0001ff00L
#define SPI_SHADER_PGM_RSRC2_ES__EXCP_EN_MASK__SI 0x00007f00L
#define SPI_SHADER_PGM_RSRC2_ES__LDS_SIZE_MASK__CI__VI 0x1ff00000L
#define SPI_SHADER_PGM_RSRC2_ES__OC_LDS_EN_MASK 0x00000080L
#define SPI_SHADER_PGM_RSRC2_ES__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_ES__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_ES__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_GS__EXCP_EN_MASK__SI 0x00003f80L
#define SPI_SHADER_PGM_RSRC2_GS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_GS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_GS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK__CI__VI 0x0003fe00L
#define SPI_SHADER_PGM_RSRC2_HS__EXCP_EN_MASK__SI 0x0000fe00L
#define SPI_SHADER_PGM_RSRC2_HS__OC_LDS_EN_MASK 0x00000080L
#define SPI_SHADER_PGM_RSRC2_HS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_HS__TG_SIZE_EN_MASK 0x00000100L
#define SPI_SHADER_PGM_RSRC2_HS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_HS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS_ES__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS_ES__LDS_SIZE_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS_ES__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS_ES__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS_ES__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS_HS__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS_HS__LDS_SIZE_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS_HS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS_HS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS_HS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS_VS__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS_VS__LDS_SIZE_MASK__CI__VI 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS_VS__SCRATCH_EN_MASK__CI__VI 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS_VS__TRAP_PRESENT_MASK__CI__VI 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS_VS__USER_SGPR_MASK__CI__VI 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_LS__EXCP_EN_MASK__SI 0x007f0000L
#define SPI_SHADER_PGM_RSRC2_LS__LDS_SIZE_MASK 0x0000ff80L
#define SPI_SHADER_PGM_RSRC2_LS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_LS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_LS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK__CI__VI 0x01ff0000L
#define SPI_SHADER_PGM_RSRC2_PS__EXCP_EN_MASK__SI 0x007f0000L
#define SPI_SHADER_PGM_RSRC2_PS__EXTRA_LDS_SIZE_MASK 0x0000ff00L
#define SPI_SHADER_PGM_RSRC2_PS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_PS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_PS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC2_PS__WAVE_CNT_EN_MASK 0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK__CI__VI 0x003fe000L
#define SPI_SHADER_PGM_RSRC2_VS__EXCP_EN_MASK__SI 0x000fe000L
#define SPI_SHADER_PGM_RSRC2_VS__OC_LDS_EN_MASK 0x00000080L
#define SPI_SHADER_PGM_RSRC2_VS__SCRATCH_EN_MASK 0x00000001L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE0_EN_MASK 0x00000100L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE1_EN_MASK 0x00000200L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE2_EN_MASK 0x00000400L
#define SPI_SHADER_PGM_RSRC2_VS__SO_BASE3_EN_MASK 0x00000800L
#define SPI_SHADER_PGM_RSRC2_VS__SO_EN_MASK 0x00001000L
#define SPI_SHADER_PGM_RSRC2_VS__TRAP_PRESENT_MASK 0x00000040L
#define SPI_SHADER_PGM_RSRC2_VS__USER_SGPR_MASK 0x0000003eL
#define SPI_SHADER_PGM_RSRC3_ES__CU_EN_MASK__CI__VI 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_ES__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_ES__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_GS__CU_EN_MASK__CI__VI 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_GS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_GS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_HS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x000003c0L
#define SPI_SHADER_PGM_RSRC3_HS__WAVE_LIMIT_MASK__CI__VI 0x0000003fL
#define SPI_SHADER_PGM_RSRC3_LS__CU_EN_MASK__CI__VI 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_LS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_LS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_PS__CU_EN_MASK__CI__VI 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_PS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_PS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_PGM_RSRC3_VS__CU_EN_MASK__CI__VI 0x0000ffffL
#define SPI_SHADER_PGM_RSRC3_VS__LOCK_LOW_THRESHOLD_MASK__CI__VI 0x03c00000L
#define SPI_SHADER_PGM_RSRC3_VS__WAVE_LIMIT_MASK__CI__VI 0x003f0000L
#define SPI_SHADER_POS_FORMAT__POS0_EXPORT_FORMAT_MASK 0x0000000fL
#define SPI_SHADER_POS_FORMAT__POS1_EXPORT_FORMAT_MASK 0x000000f0L
#define SPI_SHADER_POS_FORMAT__POS2_EXPORT_FORMAT_MASK 0x00000f00L
#define SPI_SHADER_POS_FORMAT__POS3_EXPORT_FORMAT_MASK 0x0000f000L
#define SPI_SHADER_TBA_HI_ES__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TBA_HI_GS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TBA_HI_HS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TBA_HI_LS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TBA_HI_PS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TBA_HI_VS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TBA_LO_ES__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TBA_LO_GS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TBA_LO_HS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TBA_LO_LS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TBA_LO_PS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TBA_LO_VS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TMA_HI_ES__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TMA_HI_GS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TMA_HI_HS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TMA_HI_LS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TMA_HI_PS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TMA_HI_VS__MEM_BASE_MASK 0x000000ffL
#define SPI_SHADER_TMA_LO_ES__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TMA_LO_GS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TMA_LO_HS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TMA_LO_LS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TMA_LO_PS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_TMA_LO_VS__MEM_BASE_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_0__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_10__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_11__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_12__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_13__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_14__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_15__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_1__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_2__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_3__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_4__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_5__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_6__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_7__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_8__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_ES_9__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_0__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_10__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_11__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_12__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_13__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_14__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_15__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_1__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_2__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_3__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_4__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_5__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_6__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_7__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_8__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_GS_9__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_0__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_10__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_11__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_12__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_13__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_14__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_15__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_1__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_2__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_3__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_4__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_5__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_6__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_7__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_8__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_HS_9__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_0__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_10__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_11__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_12__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_13__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_14__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_15__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_1__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_2__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_3__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_4__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_5__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_6__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_7__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_8__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_LS_9__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_0__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_10__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_11__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_12__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_13__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_14__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_15__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_1__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_2__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_3__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_4__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_5__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_6__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_7__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_8__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_PS_9__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_0__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_10__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_11__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_12__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_13__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_14__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_15__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_1__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_2__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_3__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_4__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_5__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_6__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_7__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_8__DATA_MASK 0xffffffffL
#define SPI_SHADER_USER_DATA_VS_9__DATA_MASK 0xffffffffL
#define SPI_SHADER_Z_FORMAT__Z_EXPORT_FORMAT_MASK 0x0000000fL
#define SPI_SLAVE_DEBUG_BUSY__ES_VTX_BUSY_MASK 0x00000004L
#define SPI_SLAVE_DEBUG_BUSY__EVENT_CNTL_BUSY_MASK 0x00200000L
#define SPI_SLAVE_DEBUG_BUSY__GS_VTX_BUSY_MASK 0x00000008L
#define SPI_SLAVE_DEBUG_BUSY__HS_VTX_BUSY_MASK 0x00000002L
#define SPI_SLAVE_DEBUG_BUSY__LS_VTX_BUSY_MASK 0x00000001L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC00_BUSY_MASK 0x00000200L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC01_BUSY_MASK 0x00000400L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC02_BUSY_MASK 0x00000800L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC03_BUSY_MASK 0x00001000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC10_BUSY_MASK 0x00002000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC11_BUSY_MASK 0x00004000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC12_BUSY_MASK 0x00008000L
#define SPI_SLAVE_DEBUG_BUSY__SGPR_WC13_BUSY_MASK 0x00010000L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC00_BUSY_MASK 0x00000020L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC01_BUSY_MASK 0x00000040L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC10_BUSY_MASK 0x00000080L
#define SPI_SLAVE_DEBUG_BUSY__VGPR_WC11_BUSY_MASK 0x00000100L
#define SPI_SLAVE_DEBUG_BUSY__VS_VTX_BUSY_MASK 0x00000010L
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER0_BUSY_MASK 0x00020000L
#define SPI_SLAVE_DEBUG_BUSY__WAVEBUFFER1_BUSY_MASK 0x00040000L
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC0_BUSY_MASK 0x00080000L
#define SPI_SLAVE_DEBUG_BUSY__WAVE_WC1_BUSY_MASK 0x00100000L
#define SPI_STATIC_THREAD_MGMT_1__PS_CU_EN_MASK__SI 0x0000ffffL
#define SPI_STATIC_THREAD_MGMT_1__VS_CU_EN_MASK__SI 0xffff0000L
#define SPI_STATIC_THREAD_MGMT_2__ES_CU_EN_MASK__SI 0xffff0000L
#define SPI_STATIC_THREAD_MGMT_2__GS_CU_EN_MASK__SI 0x0000ffffL
#define SPI_STATIC_THREAD_MGMT_3__LSHS_CU_EN_MASK__SI 0x0000ffffL
#define SPI_SX_EXPORT_BUFFER_SIZES__COLOR_BUFFER_SIZE_MASK 0x0000ffffL
#define SPI_SX_EXPORT_BUFFER_SIZES__POSITION_BUFFER_SIZE_MASK 0xffff0000L
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__COLOR_SCOREBOARD_SIZE_MASK 0x0000ffffL
#define SPI_SX_SCOREBOARD_BUFFER_SIZES__POSITION_SCOREBOARD_SIZE_MASK 0xffff0000L
#define SPI_TMPRING_SIZE__WAVESIZE_MASK 0x01fff000L
#define SPI_TMPRING_SIZE__WAVES_MASK 0x00000fffL
#define SPI_VS_OUT_CONFIG__VS_EXPORTS_FOG_MASK__SI 0x00000080L
#define SPI_VS_OUT_CONFIG__VS_EXPORT_COUNT_MASK 0x0000003eL
#define SPI_VS_OUT_CONFIG__VS_HALF_PACK_MASK 0x00000040L
#define SPI_VS_OUT_CONFIG__VS_OUT_FOG_VEC_ADDR_MASK__SI 0x00001f00L
#define SPI_WAVE_MGMT_1__NUM_ES_WAVES_MASK__SI 0x00fc0000L
#define SPI_WAVE_MGMT_1__NUM_GS_WAVES_MASK__SI 0x0003f000L
#define SPI_WAVE_MGMT_1__NUM_HS_WAVES_MASK__SI 0x3f000000L
#define SPI_WAVE_MGMT_1__NUM_PS_WAVES_MASK__SI 0x0000003fL
#define SPI_WAVE_MGMT_1__NUM_VS_WAVES_MASK__SI 0x00000fc0L
#define SPI_WAVE_MGMT_2__NUM_LS_WAVES_MASK__SI 0x0000003fL
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK__CI 0x0000001fL
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK__CI 0x0000001fL
#define SPI_WF_LIFETIME_CNTL__EN_MASK__CI__VI 0x00000010L
#define SPI_WF_LIFETIME_CNTL__SAMPLE_PERIOD_MASK__CI__VI 0x0000000fL
#define SPI_WF_LIFETIME_DEBUG__OVERRIDE_EN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_DEBUG__START_VALUE_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_0__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_0__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_1__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_1__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_2__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_2__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_3__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_3__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_4__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_4__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_5__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_5__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_6__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_6__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_7__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_7__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_8__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_8__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_LIMIT_9__EN_WARN_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_LIMIT_9__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_0__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_0__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_10__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_10__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_11__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_11__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_12__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_12__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_13__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_13__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_14__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_14__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_15__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_15__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_16__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_16__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_17__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_17__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_18__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_18__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_19__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_19__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_1__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_1__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_20__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_20__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_2__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_2__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_3__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_3__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_4__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_4__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_5__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_5__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_6__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_6__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_7__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_7__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_8__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_8__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPI_WF_LIFETIME_STATUS_9__INT_SENT_MASK__CI__VI 0x80000000L
#define SPI_WF_LIFETIME_STATUS_9__MAX_CNT_MASK__CI__VI 0x7fffffffL
#define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT_MASK 0x000ff000L
#define SPLL_CNTL_MODE__SPLL_ENSAT_MASK 0x00000010L
#define SPLL_CNTL_MODE__SPLL_FASTEN_MASK 0x00000008L
#define SPLL_CNTL_MODE__SPLL_LEGACY_PDIV_MASK 0x00000002L
#define SPLL_CNTL_MODE__SPLL_REFCLK_SEL_MASK__SI 0x0c000000L
#define SPLL_CNTL_MODE__SPLL_RESET_EN_MASK 0x10000000L
#define SPLL_CNTL_MODE__SPLL_SW_DIR_CONTROL_MASK 0x00000001L
#define SPLL_CNTL_MODE__SPLL_TEST_CLK_EXT_DIV_MASK 0x00000c00L
#define SPLL_CNTL_MODE__SPLL_TEST_MASK 0x00000004L
#define SPLL_CNTL_MODE__SPLL_VCO_MODE_MASK 0x60000000L
#define SPLL_TIME__SPLL_LOCK_TIME_MASK 0x0000ffffL
#define SPLL_TIME__SPLL_RESET_TIME_MASK 0xffff0000L
#define SPMI_C6_STATE_0__SPMI_IF_C6_STATE_ENTERED_MASK__CI__VI 0x00000001L
#define SPMI_C6_STATE_0__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY_MASK__CI__VI 0x00000002L
#define SPMI_C6_STATE_0__SPMI_IF_COUNTER_ADDRESS_C6_MASK__CI 0x0001fffcL
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_MASK__CI 0x00000001L
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY_MASK__CI 0x00000002L
#define SPMI_C6_STATE_1__SPMI_IF_COUNTER_ADDRESS_C6_MASK__CI 0x0001fffcL
#define SPMI_CONFIG_0_0__SPMI_ENABLE_MASK__CI 0x00000001L
#define SPMI_CONFIG_0_0__SPMI_PATH_DISABLE_DELAY_CYCLES_MASK__CI 0x07c00000L
#define SPMI_CONFIG_0_0__SPMI_PATH_ENABLE_DELAY_CYCLES_MASK__CI 0x003e0000L
#define SPMI_CONFIG_0_0__SPMI_PATH_NUM_TIMING_FLOPS_MASK__CI 0x0000007cL
#define SPMI_CONFIG_0_0__SPMI_SIGNALING_DELAY_CYCLES_MASK__CI 0x00000f80L
#define SPMI_CONFIG_0_0__SPMI_SIGNALING_HOLD_CYCLES_MASK__CI 0x0001f000L
#define SPMI_CONFIG_0_1__SPMI_CHAIN_SIZE_MASK__CI 0x0000ffe0L
#define SPMI_CONFIG_0_1__SPMI_SIGNALING_RESET_HOLD_CYCLES_MASK__CI 0x0000001fL
#define SPMI_CONFIG_1_0__SPMI_ENABLE_MASK__CI 0x00000001L
#define SPMI_CONFIG_1_0__SPMI_PATH_DISABLE_DELAY_CYCLES_MASK__CI 0x07c00000L
#define SPMI_CONFIG_1_0__SPMI_PATH_ENABLE_DELAY_CYCLES_MASK__CI 0x003e0000L
#define SPMI_CONFIG_1_0__SPMI_PATH_NUM_TIMING_FLOPS_MASK__CI 0x0000007cL
#define SPMI_CONFIG_1_0__SPMI_SIGNALING_DELAY_CYCLES_MASK__CI 0x00000f80L
#define SPMI_CONFIG_1_0__SPMI_SIGNALING_HOLD_CYCLES_MASK__CI 0x0001f000L
#define SPMI_CONFIG_1_1__SPMI_CHAIN_SIZE_MASK__CI 0x0000ffe0L
#define SPMI_CONFIG_1_1__SPMI_SIGNALING_RESET_HOLD_CYCLES_MASK__CI 0x0000001fL
#define SPMI_FSM_BUSY_0__FSM_BUSY_MASK__CI__VI 0x00000001L
#define SPMI_FSM_BUSY_1__FSM_BUSY_MASK__CI 0x00000001L
#define SPMI_FSM_READ_TRIGGER_0__FSM_READ_TRIGGER_MASK__CI__VI 0x00000001L
#define SPMI_FSM_READ_TRIGGER_1__FSM_READ_TRIGGER_MASK__CI 0x00000001L
#define SPMI_FSM_RESET_TRIGGER_0__FSM_RESET_TRIGGER_MASK__CI__VI 0x00000001L
#define SPMI_FSM_RESET_TRIGGER_1__FSM_RESET_TRIGGER_MASK__CI 0x00000001L
#define SPMI_FSM_WRITE_TRIGGER_0__FSM_WRITE_TRIGGER_MASK__CI__VI 0x00000001L
#define SPMI_FSM_WRITE_TRIGGER_1__FSM_WRITE_TRIGGER_MASK__CI 0x00000001L
#define SPMI_IND_ADDR__SPMI_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SPMI_IND_DATA__SPMI_IND_DATA_MASK__CI__VI 0xffffffffL
#define SPMI_JTAG_OVER_0__SPMI_IF_JTAG_OVER_HAPPENED_MASK__CI__VI 0x00000001L
#define SPMI_JTAG_OVER_1__SPMI_IF_JTAG_OVER_HAPPENED_MASK__CI 0x00000001L
#define SPMI_PATH_0__PATH_ENABLE_ACK_MASK__CI__VI 0x00000002L
#define SPMI_PATH_0__PATH_ENABLE_REQ_MASK__CI__VI 0x00000001L
#define SPMI_PATH_0__PATH_ENABLE_REQ_auto_clear_MASK__CI__VI 0x00000010L
#define SPMI_PATH_1__PATH_ENABLE_ACK_MASK__CI 0x00000002L
#define SPMI_PATH_1__PATH_ENABLE_REQ_MASK__CI 0x00000001L
#define SPMI_PATH_1__PATH_ENABLE_REQ_auto_clear_MASK__CI 0x00000010L
#define SPMI_RESET__ASYNC_RESET_0_MASK__CI__VI 0x00000001L
#define SPMI_RESET__ASYNC_RESET_1_MASK__CI 0x00000002L
#define SPMI_RESET__SYNC_RESET_MASK__CI 0x00000004L
#define SPMI_SMC_IND_DATA__SMC_IND_DATA_MASK__CI__VI 0xffffffffL
#define SPMI_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI__VI 0xffffffffL
#define SPMI_SRAM_ADDRESS__SRAM_ADDRESS_MASK__CI__VI 0xffffffffL
#define SPMI_SRAM_DATA__SRAM_DATA_MASK__CI__VI 0xffffffffL
#define SPMI_TIMER__PERIOD_MASK__CI 0xffffffffL
#define SQC_CACHES__DATA_INVALIDATE_MASK__SI__CI 0x00000002L
#define SQC_CACHES__INST_INVALIDATE_MASK__SI__CI 0x00000001L
#define SQC_CACHES__INVALIDATE_VOLATILE_MASK__CI 0x00000004L
#define SQC_CONFIG__DATA_CACHE_SIZE_MASK 0x0000000cL
#define SQC_CONFIG__FORCE_ALWAYS_MISS_MASK 0x00000080L
#define SQC_CONFIG__FORCE_IN_ORDER_MASK 0x00000100L
#define SQC_CONFIG__HIT_FIFO_DEPTH_MASK 0x00000040L
#define SQC_CONFIG__IDENTITY_HASH_BANK_MASK 0x00000200L
#define SQC_CONFIG__IDENTITY_HASH_SET_MASK 0x00000400L
#define SQC_CONFIG__INST_CACHE_SIZE_MASK 0x00000003L
#define SQC_CONFIG__MISS_FIFO_DEPTH_MASK 0x00000030L
#define SQC_CONFIG__PER_VMID_INV_DISABLE_MASK__CI__VI 0x00000800L
#define SQC_POLICY__DATA_L1_POLICY_0_MASK__CI 0x00000001L
#define SQC_POLICY__DATA_L1_POLICY_1_MASK__CI 0x00000002L
#define SQC_POLICY__DATA_L1_POLICY_2_MASK__CI 0x00000004L
#define SQC_POLICY__DATA_L1_POLICY_3_MASK__CI 0x00000008L
#define SQC_POLICY__DATA_L1_POLICY_4_MASK__CI 0x00000010L
#define SQC_POLICY__DATA_L1_POLICY_5_MASK__CI 0x00000020L
#define SQC_POLICY__DATA_L1_POLICY_6_MASK__CI 0x00000040L
#define SQC_POLICY__DATA_L1_POLICY_7_MASK__CI 0x00000080L
#define SQC_POLICY__DATA_L2_POLICY_0_MASK__CI 0x00000300L
#define SQC_POLICY__DATA_L2_POLICY_1_MASK__CI 0x00000c00L
#define SQC_POLICY__DATA_L2_POLICY_2_MASK__CI 0x00003000L
#define SQC_POLICY__DATA_L2_POLICY_3_MASK__CI 0x0000c000L
#define SQC_POLICY__DATA_L2_POLICY_4_MASK__CI 0x00030000L
#define SQC_POLICY__DATA_L2_POLICY_5_MASK__CI 0x000c0000L
#define SQC_POLICY__DATA_L2_POLICY_6_MASK__CI 0x00300000L
#define SQC_POLICY__DATA_L2_POLICY_7_MASK__CI 0x00c00000L
#define SQC_POLICY__INST_L2_POLICY_MASK__CI 0x03000000L
#define SQC_SECDED_CNT__DATA_DED_MASK__SI__CI 0xff000000L
#define SQC_SECDED_CNT__DATA_SEC_MASK__SI__CI 0x00ff0000L
#define SQC_SECDED_CNT__INST_DED_MASK__SI__CI 0x0000ff00L
#define SQC_SECDED_CNT__INST_SEC_MASK__SI__CI 0x000000ffL
#define SQC_VOLATILE__DATA_L1_MASK__CI 0x0000000fL
#define SQC_VOLATILE__DATA_L2_MASK__CI 0x000000f0L
#define SQC_VOLATILE__INST_L2_MASK__CI 0x00000100L
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0x0000ffffL
#define SQ_ALU_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000L
#define SQ_BUF_RSRC_WORD0__BASE_ADDRESS_MASK 0xffffffffL
#define SQ_BUF_RSRC_WORD1__BASE_ADDRESS_HI_MASK 0x0000ffffL
#define SQ_BUF_RSRC_WORD1__CACHE_SWIZZLE_MASK 0x40000000L
#define SQ_BUF_RSRC_WORD1__STRIDE_MASK 0x3fff0000L
#define SQ_BUF_RSRC_WORD1__SWIZZLE_ENABLE_MASK 0x80000000L
#define SQ_BUF_RSRC_WORD2__NUM_RECORDS_MASK 0xffffffffL
#define SQ_BUF_RSRC_WORD3__ADD_TID_ENABLE_MASK 0x00800000L
#define SQ_BUF_RSRC_WORD3__ATC_MASK__CI__VI 0x01000000L
#define SQ_BUF_RSRC_WORD3__DATA_FORMAT_MASK 0x00078000L
#define SQ_BUF_RSRC_WORD3__DST_SEL_W_MASK 0x00000e00L
#define SQ_BUF_RSRC_WORD3__DST_SEL_X_MASK 0x00000007L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Y_MASK 0x00000038L
#define SQ_BUF_RSRC_WORD3__DST_SEL_Z_MASK 0x000001c0L
#define SQ_BUF_RSRC_WORD3__ELEMENT_SIZE_MASK 0x00180000L
#define SQ_BUF_RSRC_WORD3__HASH_ENABLE_MASK 0x02000000L
#define SQ_BUF_RSRC_WORD3__HEAP_MASK 0x04000000L
#define SQ_BUF_RSRC_WORD3__INDEX_STRIDE_MASK 0x00600000L
#define SQ_BUF_RSRC_WORD3__MTYPE_MASK__CI__VI 0x38000000L
#define SQ_BUF_RSRC_WORD3__NUM_FORMAT_MASK 0x00007000L
#define SQ_BUF_RSRC_WORD3__TYPE_MASK 0xc0000000L
#define SQ_CAC_MASK__GPR_MASK__SI 0x00000004L
#define SQ_CAC_MASK__VALU_MASK__SI 0x00000001L
#define SQ_CAC_MASK__VALU_MUL_MASK__SI 0x00000002L
#define SQ_CMD_TIMESTAMP__TIMESTAMP_MASK__CI__VI 0x000000ffL
#define SQ_CMD__CHECK_VMID_MASK__CI__VI 0x00000080L
#define SQ_CMD__CMD_MASK__CI__VI 0x00000007L
#define SQ_CMD__MODE_MASK__CI__VI 0x00000070L
#define SQ_CMD__QUEUE_ID_MASK__CI__VI 0x07000000L
#define SQ_CMD__SIMD_ID_MASK__CI__VI 0x00300000L
#define SQ_CMD__TRAP_ID_MASK__CI 0x00000700L
#define SQ_CMD__VM_ID_MASK__CI__VI 0xf0000000L
#define SQ_CMD__WAVE_ID_MASK__CI__VI 0x000f0000L
#define SQ_CONFIG__DEBUG_EN_MASK 0x00000100L
#define SQ_CONFIG__DISABLE_IB_DEP_CHECK_MASK__SI__CI 0x00000400L
#define SQ_CONFIG__DISABLE_SCA_BYPASS_MASK__SI__CI 0x00000200L
#define SQ_CONFIG__DUA_FLAT_LDS_PINGPONG_DISABLE_MASK__CI__VI 0x00008000L
#define SQ_CONFIG__DUA_FLAT_LOCK_ENABLE_MASK__CI__VI 0x00002000L
#define SQ_CONFIG__DUA_LDS_BYPASS_DISABLE_MASK__CI__VI 0x00004000L
#define SQ_CONFIG__EARLY_TA_DONE_DISABLE_MASK__CI__VI 0x00001000L
#define SQ_CONFIG__ENABLE_SOFT_CLAUSE_MASK__CI 0x00000800L
#define SQ_CONFIG__UNUSED_MASK 0x000000ffL
#define SQ_DEBUG_CTRL_LOCAL__UNUSED_MASK 0x000000ffL
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX0_MASK__CI__VI 0x000000ffL
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_GFX1_MASK__CI__VI 0x0000ff00L
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_HOST_MASK__CI__VI 0xff000000L
#define SQ_DEBUG_STS_GLOBAL2__FIFO_LEVEL_IMMED_MASK__CI__VI 0x00ff0000L
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_CMD_MASK__CI__VI 0x0000000fL
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK__CI 0x000000f0L
#define SQ_DEBUG_STS_GLOBAL__BUSY_MASK 0x00000001L
#define SQ_DEBUG_STS_GLOBAL__INTERRUPT_MSG_BUSY_MASK__CI__VI 0x00000002L
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH0_MASK 0x0000fff0L
#define SQ_DEBUG_STS_GLOBAL__WAVE_LEVEL_SH1_MASK 0x0fff0000L
#define SQ_DEBUG_STS_LOCAL__BUSY_MASK 0x00000001L
#define SQ_DEBUG_STS_LOCAL__WAVE_LEVEL_MASK 0x000003f0L
#define SQ_DED_CNT__LDS_DED_MASK__SI__CI 0x0000003fL
#define SQ_DED_CNT__SGPR_DED_MASK__SI__CI 0x00001f00L
#define SQ_DED_CNT__VGPR_DED_MASK__SI__CI 0x01ff0000L
#define SQ_DED_INFO__RING_ID_MASK__SI 0x0000e000L
#define SQ_DED_INFO__SIMD_ID_MASK__SI__CI 0x00000030L
#define SQ_DED_INFO__SOURCE_MASK__SI__CI 0x000001c0L
#define SQ_DED_INFO__VM_ID_MASK__SI__CI 0x00001e00L
#define SQ_DED_INFO__WAVE_ID_MASK__SI__CI 0x0000000fL
#define SQ_DS_0__ENCODING_MASK 0xfc000000L
#define SQ_DS_0__OFFSET0_MASK 0x000000ffL
#define SQ_DS_0__OFFSET1_MASK 0x0000ff00L
#define SQ_DS_1__ADDR_MASK 0x000000ffL
#define SQ_DS_1__DATA0_MASK 0x0000ff00L
#define SQ_DS_1__DATA1_MASK 0x00ff0000L
#define SQ_DS_1__VDST_MASK 0xff000000L
#define SQ_EXP_0__COMPR_MASK 0x00000400L
#define SQ_EXP_0__DONE_MASK 0x00000800L
#define SQ_EXP_0__ENCODING_MASK 0xfc000000L
#define SQ_EXP_0__EN_MASK 0x0000000fL
#define SQ_EXP_0__TGT_MASK 0x000003f0L
#define SQ_EXP_0__VM_MASK 0x00001000L
#define SQ_EXP_1__VSRC0_MASK 0x000000ffL
#define SQ_EXP_1__VSRC1_MASK 0x0000ff00L
#define SQ_EXP_1__VSRC2_MASK 0x00ff0000L
#define SQ_EXP_1__VSRC3_MASK 0xff000000L
#define SQ_FIFO_SIZES__EXPORT_BUF_SIZE_MASK 0x00030000L
#define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0x0000000fL
#define SQ_FIFO_SIZES__TTRACE_FIFO_SIZE_MASK 0x00000f00L
#define SQ_FIFO_SIZES__VMEM_DATA_FIFO_SIZE_MASK 0x000c0000L
#define SQ_FLAT_0__ENCODING_MASK__CI__VI 0xfc000000L
#define SQ_FLAT_0__GLC_MASK__CI__VI 0x00010000L
#define SQ_FLAT_0__OP_MASK__CI__VI 0x01fc0000L
#define SQ_FLAT_0__SLC_MASK__CI__VI 0x00020000L
#define SQ_FLAT_1__ADDR_MASK__CI__VI 0x000000ffL
#define SQ_FLAT_1__DATA_MASK__CI__VI 0x0000ff00L
#define SQ_FLAT_1__TFE_MASK__CI__VI 0x00800000L
#define SQ_FLAT_1__VDST_MASK__CI__VI 0xff000000L
#define SQ_FLAT_SCRATCH_WORD0__SIZE_MASK__CI__VI 0x0007ffffL
#define SQ_FLAT_SCRATCH_WORD1__OFFSET_MASK__CI__VI 0x00ffffffL
#define SQ_HV_VMID_CTRL__ALLOWED_VMID_MASK_MASK__CI__VI 0x000ffff0L
#define SQ_HV_VMID_CTRL__DEFAULT_VMID_MASK__CI__VI 0x0000000fL
#define SQ_IMG_RSRC_WORD0__BASE_ADDRESS_MASK 0xffffffffL
#define SQ_IMG_RSRC_WORD1__BASE_ADDRESS_HI_MASK 0x000000ffL
#define SQ_IMG_RSRC_WORD1__DATA_FORMAT_MASK 0x03f00000L
#define SQ_IMG_RSRC_WORD1__MIN_LOD_MASK 0x000fff00L
#define SQ_IMG_RSRC_WORD1__MTYPE_MASK__CI__VI 0xc0000000L
#define SQ_IMG_RSRC_WORD1__NUM_FORMAT_MASK 0x3c000000L
#define SQ_IMG_RSRC_WORD2__HEIGHT_MASK 0x0fffc000L
#define SQ_IMG_RSRC_WORD2__INTERLACED_MASK 0x80000000L
#define SQ_IMG_RSRC_WORD2__PERF_MOD_MASK 0x70000000L
#define SQ_IMG_RSRC_WORD2__WIDTH_MASK 0x00003fffL
#define SQ_IMG_RSRC_WORD3__ATC_MASK__CI__VI 0x08000000L
#define SQ_IMG_RSRC_WORD3__BASE_LEVEL_MASK 0x0000f000L
#define SQ_IMG_RSRC_WORD3__DST_SEL_W_MASK 0x00000e00L
#define SQ_IMG_RSRC_WORD3__DST_SEL_X_MASK 0x00000007L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Y_MASK 0x00000038L
#define SQ_IMG_RSRC_WORD3__DST_SEL_Z_MASK 0x000001c0L
#define SQ_IMG_RSRC_WORD3__LAST_LEVEL_MASK 0x000f0000L
#define SQ_IMG_RSRC_WORD3__MTYPE_MASK__CI__VI 0x04000000L
#define SQ_IMG_RSRC_WORD3__POW2_PAD_MASK 0x02000000L
#define SQ_IMG_RSRC_WORD3__TILING_INDEX_MASK 0x01f00000L
#define SQ_IMG_RSRC_WORD3__TYPE_MASK 0xf0000000L
#define SQ_IMG_RSRC_WORD4__DEPTH_MASK 0x00001fffL
#define SQ_IMG_RSRC_WORD4__PITCH_MASK 0x07ffe000L
#define SQ_IMG_RSRC_WORD5__BASE_ARRAY_MASK 0x00001fffL
#define SQ_IMG_RSRC_WORD5__LAST_ARRAY_MASK 0x03ffe000L
#define SQ_IMG_RSRC_WORD6__COUNTER_BANK_ID_MASK__CI__VI 0x000ff000L
#define SQ_IMG_RSRC_WORD6__LOD_HDW_CNT_EN_MASK__CI__VI 0x00100000L
#define SQ_IMG_RSRC_WORD6__MIN_LOD_WARN_MASK 0x00000fffL
#define SQ_IMG_RSRC_WORD6__UNUNSED_MASK__CI 0xffe00000L
#define SQ_IMG_RSRC_WORD7__UNUNSED_MASK__SI__CI 0xffffffffL
#define SQ_IMG_SAMP_WORD0__ANISO_BIAS_MASK 0x07e00000L
#define SQ_IMG_SAMP_WORD0__ANISO_THRESHOLD_MASK 0x00070000L
#define SQ_IMG_SAMP_WORD0__CLAMP_X_MASK 0x00000007L
#define SQ_IMG_SAMP_WORD0__CLAMP_Y_MASK 0x00000038L
#define SQ_IMG_SAMP_WORD0__CLAMP_Z_MASK 0x000001c0L
#define SQ_IMG_SAMP_WORD0__DEPTH_COMPARE_FUNC_MASK 0x00007000L
#define SQ_IMG_SAMP_WORD0__DISABLE_CUBE_WRAP_MASK 0x10000000L
#define SQ_IMG_SAMP_WORD0__FILTER_MODE_MASK 0x60000000L
#define SQ_IMG_SAMP_WORD0__FORCE_DEGAMMA_MASK 0x00100000L
#define SQ_IMG_SAMP_WORD0__FORCE_UNNORMALIZED_MASK 0x00008000L
#define SQ_IMG_SAMP_WORD0__MAX_ANISO_RATIO_MASK 0x00000e00L
#define SQ_IMG_SAMP_WORD0__MC_COORD_TRUNC_MASK 0x00080000L
#define SQ_IMG_SAMP_WORD0__TRUNC_COORD_MASK 0x08000000L
#define SQ_IMG_SAMP_WORD1__MAX_LOD_MASK 0x00fff000L
#define SQ_IMG_SAMP_WORD1__MIN_LOD_MASK 0x00000fffL
#define SQ_IMG_SAMP_WORD1__PERF_MIP_MASK 0x0f000000L
#define SQ_IMG_SAMP_WORD1__PERF_Z_MASK 0xf0000000L
#define SQ_IMG_SAMP_WORD2__DISABLE_LSB_CEIL_MASK 0x20000000L
#define SQ_IMG_SAMP_WORD2__FILTER_PREC_FIX_MASK 0x40000000L
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_MASK 0x00003fffL
#define SQ_IMG_SAMP_WORD2__LOD_BIAS_SEC_MASK 0x000fc000L
#define SQ_IMG_SAMP_WORD2__MIP_FILTER_MASK 0x0c000000L
#define SQ_IMG_SAMP_WORD2__MIP_POINT_PRECLAMP_MASK 0x10000000L
#define SQ_IMG_SAMP_WORD2__XY_MAG_FILTER_MASK 0x00300000L
#define SQ_IMG_SAMP_WORD2__XY_MIN_FILTER_MASK 0x00c00000L
#define SQ_IMG_SAMP_WORD2__Z_FILTER_MASK 0x03000000L
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_PTR_MASK 0x00000fffL
#define SQ_IMG_SAMP_WORD3__BORDER_COLOR_TYPE_MASK 0xc0000000L
#define SQ_IND_CMD__CMD_MASK__SI 0x00000007L
#define SQ_IND_CMD__MODE_MASK__SI 0x00000030L
#define SQ_IND_CMD__TRAP_ID_MASK__SI 0x00000700L
#define SQ_IND_CMD__VM_ID_MASK__SI 0xf0000000L
#define SQ_IND_DATA__DATA_MASK 0xffffffffL
#define SQ_IND_INDEX__AUTO_INCR_MASK__CI__VI 0x00001000L
#define SQ_IND_INDEX__FORCE_READ_MASK__CI__VI 0x00002000L
#define SQ_IND_INDEX__INDEX_MASK 0xffff0000L
#define SQ_IND_INDEX__READ_TIMEOUT_MASK 0x00004000L
#define SQ_IND_INDEX__SIMD_ID_MASK 0x00000030L
#define SQ_IND_INDEX__THREAD_ID_MASK 0x00000fc0L
#define SQ_IND_INDEX__UNINDEXED_MASK 0x00008000L
#define SQ_IND_INDEX__WAVE_ID_MASK 0x0000000fL
#define SQ_INST__ENCODING_MASK 0xffffffffL
#define SQ_INTERRUPT_AUTO_MASK__MASK_MASK__CI__VI 0x00ffffffL
#define SQ_INTERRUPT_MSG_CTRL__STALL_MASK__CI__VI 0x00000001L
#define SQ_INTERRUPT_WORD_AUTO__CMD_TIMESTAMP_MASK__CI__VI 0x00000010L
#define SQ_INTERRUPT_WORD_AUTO__ENCODING_MASK 0x0c000000L
#define SQ_INTERRUPT_WORD_AUTO__HOST_CMD_OVERFLOW_MASK__CI__VI 0x00000020L
#define SQ_INTERRUPT_WORD_AUTO__HOST_REG_OVERFLOW_MASK__CI__VI 0x00000040L
#define SQ_INTERRUPT_WORD_AUTO__IMMED_OVERFLOW_MASK__CI__VI 0x00000080L
#define SQ_INTERRUPT_WORD_AUTO__REG_TIMESTAMP_MASK__CI__VI 0x00000008L
#define SQ_INTERRUPT_WORD_AUTO__SE_ID_MASK__CI__VI 0x03000000L
#define SQ_INTERRUPT_WORD_AUTO__SE_ID_MASK__SI 0x02000000L
#define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_BUF_FULL_MASK__CI__VI 0x00000004L
#define SQ_INTERRUPT_WORD_AUTO__THREAD_TRACE_MASK 0x00000001L
#define SQ_INTERRUPT_WORD_AUTO__WLT_MASK__CI__VI 0x00000002L
#define SQ_INTERRUPT_WORD_CMN__ENCODING_MASK 0x0c000000L
#define SQ_INTERRUPT_WORD_CMN__SE_ID_MASK__CI__VI 0x03000000L
#define SQ_INTERRUPT_WORD_CMN__SE_ID_MASK__SI 0x02000000L
#define SQ_INTERRUPT_WORD_WAVE__CU_ID_MASK 0x00f00000L
#define SQ_INTERRUPT_WORD_WAVE__DATA_MASK 0x000000ffL
#define SQ_INTERRUPT_WORD_WAVE__ENCODING_MASK 0x0c000000L
#define SQ_INTERRUPT_WORD_WAVE__PRIV_MASK__CI__VI 0x00000200L
#define SQ_INTERRUPT_WORD_WAVE__SE_ID_MASK__CI__VI 0x03000000L
#define SQ_INTERRUPT_WORD_WAVE__SE_ID_MASK__SI 0x02000000L
#define SQ_INTERRUPT_WORD_WAVE__SH_ID_MASK__CI__VI 0x00000100L
#define SQ_INTERRUPT_WORD_WAVE__SH_ID_MASK__SI 0x01000000L
#define SQ_INTERRUPT_WORD_WAVE__SIMD_ID_MASK 0x000c0000L
#define SQ_INTERRUPT_WORD_WAVE__VM_ID_MASK 0x00003c00L
#define SQ_INTERRUPT_WORD_WAVE__WAVE_ID_MASK 0x0003c000L
#define SQ_LB_CTR_CTRL__CLEAR_MASK 0x00000004L
#define SQ_LB_CTR_CTRL__LOAD_MASK 0x00000002L
#define SQ_LB_CTR_CTRL__START_MASK 0x00000001L
#define SQ_LB_DATA_ALU_CYCLES__DATA_MASK 0xffffffffL
#define SQ_LB_DATA_ALU_STALLS__DATA_MASK 0xffffffffL
#define SQ_LB_DATA_TEX_CYCLES__DATA_MASK 0xffffffffL
#define SQ_LB_DATA_TEX_STALLS__DATA_MASK 0xffffffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH0_MASK__CI__VI 0x0000ffffL
#define SQ_LDS_CLK_CTRL__FORCE_CU_ON_SH1_MASK__CI__VI 0xffff0000L
#define SQ_MIMG_0__DA_MASK 0x00004000L
#define SQ_MIMG_0__DMASK_MASK 0x00000f00L
#define SQ_MIMG_0__ENCODING_MASK 0xfc000000L
#define SQ_MIMG_0__GLC_MASK 0x00002000L
#define SQ_MIMG_0__LWE_MASK 0x00020000L
#define SQ_MIMG_0__OP_MASK 0x01fc0000L
#define SQ_MIMG_0__R128_MASK 0x00008000L
#define SQ_MIMG_0__SLC_MASK 0x02000000L
#define SQ_MIMG_0__TFE_MASK 0x00010000L
#define SQ_MIMG_0__UNORM_MASK 0x00001000L
#define SQ_MIMG_1__SRSRC_MASK 0x001f0000L
#define SQ_MIMG_1__SSAMP_MASK 0x03e00000L
#define SQ_MIMG_1__VADDR_MASK 0x000000ffL
#define SQ_MIMG_1__VDATA_MASK 0x0000ff00L
#define SQ_MTBUF_0__ADDR64_MASK__SI__CI 0x00008000L
#define SQ_MTBUF_0__DFMT_MASK 0x00780000L
#define SQ_MTBUF_0__ENCODING_MASK 0xfc000000L
#define SQ_MTBUF_0__GLC_MASK 0x00004000L
#define SQ_MTBUF_0__IDXEN_MASK 0x00002000L
#define SQ_MTBUF_0__NFMT_MASK 0x03800000L
#define SQ_MTBUF_0__OFFEN_MASK 0x00001000L
#define SQ_MTBUF_0__OFFSET_MASK 0x00000fffL
#define SQ_MTBUF_1__SLC_MASK 0x00400000L
#define SQ_MTBUF_1__SOFFSET_MASK 0xff000000L
#define SQ_MTBUF_1__SRSRC_MASK 0x001f0000L
#define SQ_MTBUF_1__TFE_MASK 0x00800000L
#define SQ_MTBUF_1__VADDR_MASK 0x000000ffL
#define SQ_MTBUF_1__VDATA_MASK 0x0000ff00L
#define SQ_MUBUF_0__ADDR64_MASK__SI__CI 0x00008000L
#define SQ_MUBUF_0__ENCODING_MASK 0xfc000000L
#define SQ_MUBUF_0__GLC_MASK 0x00004000L
#define SQ_MUBUF_0__IDXEN_MASK 0x00002000L
#define SQ_MUBUF_0__LDS_MASK 0x00010000L
#define SQ_MUBUF_0__OFFEN_MASK 0x00001000L
#define SQ_MUBUF_0__OFFSET_MASK 0x00000fffL
#define SQ_MUBUF_0__OP_MASK 0x01fc0000L
#define SQ_MUBUF_1__SLC_MASK__SI__CI 0x00400000L
#define SQ_MUBUF_1__SOFFSET_MASK 0xff000000L
#define SQ_MUBUF_1__SRSRC_MASK 0x001f0000L
#define SQ_MUBUF_1__TFE_MASK 0x00800000L
#define SQ_MUBUF_1__VADDR_MASK 0x000000ffL
#define SQ_MUBUF_1__VDATA_MASK 0x0000ff00L
#define SQ_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER0_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER0_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER0_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER0_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER10_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER10_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER10_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER10_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER10_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER10_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER10_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER10_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER11_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER11_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER11_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER11_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER11_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER11_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER11_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER11_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER12_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER12_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER12_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER12_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER12_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER12_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER12_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER12_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER13_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER13_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER13_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER13_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER13_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER13_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER13_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER13_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER14_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER14_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER14_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER14_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER14_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER14_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER14_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER14_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER15_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER15_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER15_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER15_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER15_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER15_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER15_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER15_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER1_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER1_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER1_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER1_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER2_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER2_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER2_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER2_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER3_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER3_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER3_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER3_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER4_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER4_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER4_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER4_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER4_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER4_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER4_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER4_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER5_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER5_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER5_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER5_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER5_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER5_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER5_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER5_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER6_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER6_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER6_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER6_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER6_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER6_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER6_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER6_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER7_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER7_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER7_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER7_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER7_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER7_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER7_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER7_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER8_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER8_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER8_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER8_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER8_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER8_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER8_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER8_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER9_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SQ_PERFCOUNTER9_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SQ_PERFCOUNTER9_SELECT__PERF_MODE_MASK 0xf0000000L
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK__CI 0x000000ffL
#define SQ_PERFCOUNTER9_SELECT__PERF_SEL_MASK__SI__VI 0x000001ffL
#define SQ_PERFCOUNTER9_SELECT__SIMD_MASK_MASK 0x0f000000L
#define SQ_PERFCOUNTER9_SELECT__SPM_MODE_MASK__CI__VI 0x00f00000L
#define SQ_PERFCOUNTER9_SELECT__SQC_BANK_MASK_MASK__CI__VI 0x0000f000L
#define SQ_PERFCOUNTER9_SELECT__SQC_CLIENT_MASK_MASK__CI__VI 0x000f0000L
#define SQ_PERFCOUNTER_CTRL2__FORCE_EN_MASK__CI__VI 0x00000001L
#define SQ_PERFCOUNTER_CTRL__CNTR_RATE_MASK 0x00001f00L
#define SQ_PERFCOUNTER_CTRL__CS_EN_MASK 0x00000040L
#define SQ_PERFCOUNTER_CTRL__DISABLE_FLUSH_MASK 0x00002000L
#define SQ_PERFCOUNTER_CTRL__ES_EN_MASK 0x00000008L
#define SQ_PERFCOUNTER_CTRL__GS_EN_MASK 0x00000004L
#define SQ_PERFCOUNTER_CTRL__HS_EN_MASK 0x00000010L
#define SQ_PERFCOUNTER_CTRL__LS_EN_MASK 0x00000020L
#define SQ_PERFCOUNTER_CTRL__PS_EN_MASK 0x00000001L
#define SQ_PERFCOUNTER_CTRL__VS_EN_MASK 0x00000002L
#define SQ_PERFCOUNTER_MASK__SH0_MASK_MASK__CI__VI 0x0000ffffL
#define SQ_PERFCOUNTER_MASK__SH1_MASK_MASK__CI__VI 0xffff0000L
#define SQ_POWER_THROTTLE2__LONG_TERM_INTERVAL_RATIO_MASK 0x78000000L
#define SQ_POWER_THROTTLE2__MAX_POWER_DELTA_MASK 0x00003fffL
#define SQ_POWER_THROTTLE2__SHORT_TERM_INTERVAL_SIZE_MASK 0x03ff0000L
#define SQ_POWER_THROTTLE2__USE_REF_CLOCK_MASK 0x80000000L
#define SQ_POWER_THROTTLE__MAX_POWER_MASK 0x3fff0000L
#define SQ_POWER_THROTTLE__MIN_POWER_MASK 0x00003fffL
#define SQ_POWER_THROTTLE__PHASE_OFFSET_MASK 0xc0000000L
#define SQ_RANDOM_WAVE_PRI__RET_MASK 0x0000007fL
#define SQ_RANDOM_WAVE_PRI__RNG_MASK 0x001ffc00L
#define SQ_RANDOM_WAVE_PRI__RUI_MASK 0x00000380L
#define SQ_REG_CREDITS__CMD_CREDITS_MASK 0x00000f00L
#define SQ_REG_CREDITS__CMD_OVERFLOW_MASK__CI__VI 0x80000000L
#define SQ_REG_CREDITS__IMMED_OVERFLOW_MASK__CI__VI 0x40000000L
#define SQ_REG_CREDITS__REG_BUSY_MASK__CI__VI 0x10000000L
#define SQ_REG_CREDITS__SRBM_CREDITS_MASK 0x0000003fL
#define SQ_REG_CREDITS__SRBM_OVERFLOW_MASK__CI__VI 0x20000000L
#define SQ_REG_TIMESTAMP__TIMESTAMP_MASK__CI__VI 0x000000ffL
#define SQ_SEC_CNT__LDS_SEC_MASK__SI__CI 0x0000003fL
#define SQ_SEC_CNT__SGPR_SEC_MASK__SI__CI 0x00001f00L
#define SQ_SEC_CNT__VGPR_SEC_MASK__SI__CI 0x01ff0000L
#define SQ_SMRD__ENCODING_MASK__SI__CI 0xf8000000L
#define SQ_SMRD__IMM_MASK__SI__CI 0x00000100L
#define SQ_SMRD__OFFSET_MASK__SI__CI 0x000000ffL
#define SQ_SMRD__OP_MASK__SI__CI 0x07c00000L
#define SQ_SMRD__SBASE_MASK__SI__CI 0x00007e00L
#define SQ_SMRD__SDST_MASK__SI__CI 0x003f8000L
#define SQ_SOP1__ENCODING_MASK 0xff800000L
#define SQ_SOP1__OP_MASK 0x0000ff00L
#define SQ_SOP1__SDST_MASK 0x007f0000L
#define SQ_SOP1__SSRC0_MASK 0x000000ffL
#define SQ_SOP2__ENCODING_MASK 0xc0000000L
#define SQ_SOP2__OP_MASK 0x3f800000L
#define SQ_SOP2__SDST_MASK 0x007f0000L
#define SQ_SOP2__SSRC0_MASK 0x000000ffL
#define SQ_SOP2__SSRC1_MASK 0x0000ff00L
#define SQ_SOPC__ENCODING_MASK 0xff800000L
#define SQ_SOPC__OP_MASK 0x007f0000L
#define SQ_SOPC__SSRC0_MASK 0x000000ffL
#define SQ_SOPC__SSRC1_MASK 0x0000ff00L
#define SQ_SOPK__ENCODING_MASK 0xf0000000L
#define SQ_SOPK__OP_MASK 0x0f800000L
#define SQ_SOPK__SDST_MASK 0x007f0000L
#define SQ_SOPK__SIMM16_MASK 0x0000ffffL
#define SQ_SOPP__ENCODING_MASK 0xff800000L
#define SQ_SOPP__OP_MASK 0x007f0000L
#define SQ_SOPP__SIMM16_MASK 0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH0_MASK 0x0000ffffL
#define SQ_TEX_CLK_CTRL__FORCE_CU_ON_SH1_MASK 0xffff0000L
#define SQ_THREAD_TRACE_BASE2__ADDR_HI_MASK__CI__VI 0x0000000fL
#define SQ_THREAD_TRACE_BASE2__ATC_MASK__CI 0x00000010L
#define SQ_THREAD_TRACE_BASE__ADDR_MASK 0xffffffffL
#define SQ_THREAD_TRACE_CNTR__CNTR_MASK 0xffffffffL
#define SQ_THREAD_TRACE_CTRL__RESET_BUFFER_MASK 0x80000000L
#define SQ_THREAD_TRACE_HIWATER__HIWATER_MASK 0x00000007L
#define SQ_THREAD_TRACE_MASK__CU_SEL_MASK 0x0000001fL
#define SQ_THREAD_TRACE_MASK__RANDOM_SEED_MASK__SI__CI 0xffff0000L
#define SQ_THREAD_TRACE_MASK__REG_STALL_EN_MASK__CI__VI 0x00000080L
#define SQ_THREAD_TRACE_MASK__SH_SEL_MASK 0x00000020L
#define SQ_THREAD_TRACE_MASK__SIMD_EN_MASK 0x00000f00L
#define SQ_THREAD_TRACE_MASK__SPI_STALL_EN_MASK__CI__VI 0x00004000L
#define SQ_THREAD_TRACE_MASK__SQ_STALL_EN_MASK__CI__VI 0x00008000L
#define SQ_THREAD_TRACE_MASK__VM_ID_MASK_MASK 0x00003000L
#define SQ_THREAD_TRACE_MODE__AUTOFLUSH_EN_MASK 0x02000000L
#define SQ_THREAD_TRACE_MODE__CAPTURE_MODE_MASK 0x01800000L
#define SQ_THREAD_TRACE_MODE__INTERRUPT_EN_MASK 0x40000000L
#define SQ_THREAD_TRACE_MODE__ISSUE_MASK_MASK 0x18000000L
#define SQ_THREAD_TRACE_MODE__MASK_CS_MASK 0x001c0000L
#define SQ_THREAD_TRACE_MODE__MASK_ES_MASK 0x00000e00L
#define SQ_THREAD_TRACE_MODE__MASK_GS_MASK 0x000001c0L
#define SQ_THREAD_TRACE_MODE__MASK_HS_MASK 0x00007000L
#define SQ_THREAD_TRACE_MODE__MASK_LS_MASK 0x00038000L
#define SQ_THREAD_TRACE_MODE__MASK_PS_MASK 0x00000007L
#define SQ_THREAD_TRACE_MODE__MASK_VS_MASK 0x00000038L
#define SQ_THREAD_TRACE_MODE__MODE_MASK 0x00600000L
#define SQ_THREAD_TRACE_MODE__PRIV_MASK 0x04000000L
#define SQ_THREAD_TRACE_MODE__TEST_MODE_MASK 0x20000000L
#define SQ_THREAD_TRACE_MODE__WRAP_MASK 0x80000000L
#define SQ_THREAD_TRACE_PERF_MASK__SH0_MASK_MASK 0x0000ffffL
#define SQ_THREAD_TRACE_PERF_MASK__SH1_MASK_MASK 0xffff0000L
#define SQ_THREAD_TRACE_SIZE__SIZE_MASK 0x003fffffL
#define SQ_THREAD_TRACE_STATUS__BUSY_MASK 0x40000000L
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK__CI__VI 0x03ff0000L
#define SQ_THREAD_TRACE_STATUS__FINISH_DONE_MASK__SI 0x00070000L
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK__CI__VI 0x000003ffL
#define SQ_THREAD_TRACE_STATUS__FINISH_PENDING_MASK__SI 0x00000007L
#define SQ_THREAD_TRACE_STATUS__FULL_MASK 0x80000000L
#define SQ_THREAD_TRACE_STATUS__NEW_BUF_MASK 0x20000000L
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK__CI 0x0000ffffL
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_DROP_ON_STALL_MASK__CI__VI 0x01000000L
#define SQ_THREAD_TRACE_TOKEN_MASK__REG_MASK_MASK 0x00ff0000L
#define SQ_THREAD_TRACE_TOKEN_MASK__TOKEN_MASK_MASK 0x0000ffffL
#define SQ_THREAD_TRACE_USERDATA_0__DATA_MASK 0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_1__DATA_MASK 0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_2__DATA_MASK 0xffffffffL
#define SQ_THREAD_TRACE_USERDATA_3__DATA_MASK 0xffffffffL
#define SQ_THREAD_TRACE_WORD_CMN__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_CMN__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_EVENT__EVENT_TYPE_MASK 0x0000fc00L
#define SQ_THREAD_TRACE_WORD_EVENT__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_EVENT__STAGE_MASK 0x000001c0L
#define SQ_THREAD_TRACE_WORD_EVENT__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_EVENT__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__PC_LO_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__SIMD_ID_MASK 0x00000600L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2__WAVE_ID_MASK 0x000001e0L
#define SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2__PC_HI_MASK 0x00ffffffL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__DATA_LO_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__SIMD_ID_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2__DATA_HI_MASK 0x0000ffffL
#define SQ_THREAD_TRACE_WORD_INST__SIMD_ID_MASK 0x00000600L
#define SQ_THREAD_TRACE_WORD_INST__SIZE_MASK__SI__CI 0x00000800L
#define SQ_THREAD_TRACE_WORD_INST__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_INST__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_INST__WAVE_ID_MASK 0x000001e0L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST0_MASK 0x00000300L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST1_MASK 0x00000c00L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST2_MASK 0x00003000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST3_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST4_MASK 0x00030000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST5_MASK 0x000c0000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST6_MASK 0x00300000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST7_MASK 0x00c00000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST8_MASK 0x03000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__INST9_MASK 0x0c000000L
#define SQ_THREAD_TRACE_WORD_ISSUE__SIMD_ID_MASK 0x00000060L
#define SQ_THREAD_TRACE_WORD_ISSUE__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_ISSUE__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK__CI__VI 0x0000e000L
#define SQ_THREAD_TRACE_WORD_MISC__MISC_TOKEN_TYPE_MASK__SI 0x000000c0L
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK__CI__VI 0x00001000L
#define SQ_THREAD_TRACE_WORD_MISC__SH_ID_MASK__SI 0x00000020L
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK__CI__VI 0x00000ff0L
#define SQ_THREAD_TRACE_WORD_MISC__TIME_DELTA_MASK__SI 0x00000010L
#define SQ_THREAD_TRACE_WORD_MISC__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR0_MASK 0x01fff000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR1_LO_MASK 0xfe000000L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CNTR_BANK_MASK 0x00000c00L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_PERF_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR1_HI_MASK 0x0000003fL
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR2_MASK 0x0007ffc0L
#define SQ_THREAD_TRACE_WORD_PERF_2_OF_2__CNTR3_MASK 0xfff80000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__DISPATCHER_MASK__SI 0x000003e0L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__ME_ID_MASK__CI__VI 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__PIPE_ID_MASK__CI__VI 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_ADDR_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_DROPPED_PREV_MASK__CI__VI 0x00000200L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_OP_MASK 0x00008000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_PRIV_MASK 0x00004000L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__REG_TYPE_MASK 0x00001c00L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_2_OF_2__DATA_MASK 0xffffffffL
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__DATA_LO_MASK__CI__VI 0xffff0000L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__ME_ID_MASK__CI__VI 0x00000180L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__PIPE_ID_MASK__CI__VI 0x00000060L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__REG_ADDR_MASK__CI__VI 0x0000fe00L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TIME_DELTA_MASK__CI__VI 0x00000010L
#define SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__TOKEN_TYPE_MASK__CI__VI 0x0000000fL
#define SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__DATA_HI_MASK__CI__VI 0x0000ffffL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TIME_LO_MASK 0xffff0000L
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2__TIME_HI_MASK 0xffffffffL
#define SQ_THREAD_TRACE_WORD_TIME__PACKET_LOST_MASK__SI 0x00008000L
#define SQ_THREAD_TRACE_WORD_TIME__TIME_DELTA_MASK__SI 0x00003ff0L
#define SQ_THREAD_TRACE_WORD_TIME__TIME_RESET_MASK__SI 0x00004000L
#define SQ_THREAD_TRACE_WORD_TIME__TOKEN_TYPE_MASK__SI 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE_START__COUNT_MASK 0x1fc00000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE_START__DISPATCHER_MASK 0x001f0000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE_START__SIMD_ID_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TG_ID_MASK 0xe0000000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE_START__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE_START__VS_NO_ALLOC_OR_GROUPED_MASK 0x00200000L
#define SQ_THREAD_TRACE_WORD_WAVE_START__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WORD_WAVE__CU_ID_MASK 0x000003c0L
#define SQ_THREAD_TRACE_WORD_WAVE__SH_ID_MASK 0x00000020L
#define SQ_THREAD_TRACE_WORD_WAVE__SIMD_ID_MASK 0x0000c000L
#define SQ_THREAD_TRACE_WORD_WAVE__TIME_DELTA_MASK 0x00000010L
#define SQ_THREAD_TRACE_WORD_WAVE__TOKEN_TYPE_MASK 0x0000000fL
#define SQ_THREAD_TRACE_WORD_WAVE__WAVE_ID_MASK 0x00003c00L
#define SQ_THREAD_TRACE_WPTR__READ_OFFSET_MASK 0xc0000000L
#define SQ_THREAD_TRACE_WPTR__WPTR_MASK 0x3fffffffL
#define SQ_TIME_HI__TIME_MASK 0xffffffffL
#define SQ_TIME_LO__TIME_MASK 0xffffffffL
#define SQ_VINTRP__ATTRCHAN_MASK 0x00000300L
#define SQ_VINTRP__ATTR_MASK 0x0000fc00L
#define SQ_VINTRP__ENCODING_MASK 0xfc000000L
#define SQ_VINTRP__OP_MASK 0x00030000L
#define SQ_VINTRP__VDST_MASK 0x03fc0000L
#define SQ_VINTRP__VSRC_MASK 0x000000ffL
#define SQ_VOP1__ENCODING_MASK 0xfe000000L
#define SQ_VOP1__OP_MASK 0x0001fe00L
#define SQ_VOP1__SRC0_MASK 0x000001ffL
#define SQ_VOP1__VDST_MASK 0x01fe0000L
#define SQ_VOP2__ENCODING_MASK 0x80000000L
#define SQ_VOP2__OP_MASK 0x7e000000L
#define SQ_VOP2__SRC0_MASK 0x000001ffL
#define SQ_VOP2__VDST_MASK 0x01fe0000L
#define SQ_VOP2__VSRC1_MASK 0x0001fe00L
#define SQ_VOP3_0_SDST_ENC__ENCODING_MASK 0xfc000000L
#define SQ_VOP3_0_SDST_ENC__SDST_MASK 0x00007f00L
#define SQ_VOP3_0_SDST_ENC__VDST_MASK 0x000000ffL
#define SQ_VOP3_0__ABS_MASK 0x00000700L
#define SQ_VOP3_0__ENCODING_MASK 0xfc000000L
#define SQ_VOP3_0__VDST_MASK 0x000000ffL
#define SQ_VOP3_1__NEG_MASK 0xe0000000L
#define SQ_VOP3_1__OMOD_MASK 0x18000000L
#define SQ_VOP3_1__SRC0_MASK 0x000001ffL
#define SQ_VOP3_1__SRC1_MASK 0x0003fe00L
#define SQ_VOP3_1__SRC2_MASK 0x07fc0000L
#define SQ_VOPC__ENCODING_MASK 0xfe000000L
#define SQ_VOPC__OP_MASK 0x01fe0000L
#define SQ_VOPC__SRC0_MASK 0x000001ffL
#define SQ_VOPC__VSRC1_MASK 0x0001fe00L
#define SQ_WAVE_EXEC_HI__EXEC_HI_MASK 0xffffffffL
#define SQ_WAVE_EXEC_LO__EXEC_LO_MASK 0xffffffffL
#define SQ_WAVE_GPR_ALLOC__SGPR_BASE_MASK 0x003f0000L
#define SQ_WAVE_GPR_ALLOC__SGPR_SIZE_MASK 0x0f000000L
#define SQ_WAVE_GPR_ALLOC__VGPR_BASE_MASK 0x0000003fL
#define SQ_WAVE_GPR_ALLOC__VGPR_SIZE_MASK 0x00003f00L
#define SQ_WAVE_HW_ID__CU_ID_MASK 0x00000f00L
#define SQ_WAVE_HW_ID__ME_ID_MASK__CI__VI 0xc0000000L
#define SQ_WAVE_HW_ID__PIPE_ID_MASK__CI__VI 0x000000c0L
#define SQ_WAVE_HW_ID__QUEUE_ID_MASK__CI__VI 0x07000000L
#define SQ_WAVE_HW_ID__RING_ID_MASK__SI 0x07000000L
#define SQ_WAVE_HW_ID__SE_ID_MASK__CI__VI 0x00006000L
#define SQ_WAVE_HW_ID__SE_ID_MASK__SI 0x00002000L
#define SQ_WAVE_HW_ID__SH_ID_MASK 0x00001000L
#define SQ_WAVE_HW_ID__SIMD_ID_MASK 0x00000030L
#define SQ_WAVE_HW_ID__STATE_ID_MASK 0x38000000L
#define SQ_WAVE_HW_ID__TG_ID_MASK 0x000f0000L
#define SQ_WAVE_HW_ID__VM_ID_MASK 0x00f00000L
#define SQ_WAVE_HW_ID__WAVE_ID_MASK 0x0000000fL
#define SQ_WAVE_IB_DBG0__IBUF_RPTR_MASK 0x00000300L
#define SQ_WAVE_IB_DBG0__IBUF_ST_MASK 0x00000007L
#define SQ_WAVE_IB_DBG0__IBUF_WPTR_MASK 0x00000c00L
#define SQ_WAVE_IB_DBG0__KILL_MASK__CI 0x08000000L
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK__CI 0x10000000L
#define SQ_WAVE_IB_DBG0__NEED_NEXT_DW_MASK 0x00000010L
#define SQ_WAVE_IB_DBG0__NO_PREFETCH_CNT_MASK 0x000000e0L
#define SQ_WAVE_IB_DBG0__PC_INVALID_MASK 0x00000008L
#define SQ_WAVE_IB_STS__EXP_CNT_MASK 0x00000070L
#define SQ_WAVE_IB_STS__LGKM_CNT_MASK__CI__VI 0x00000f00L
#define SQ_WAVE_IB_STS__LGKM_CNT_MASK__SI 0x00001f00L
#define SQ_WAVE_IB_STS__VALU_CNT_MASK__CI__VI 0x00007000L
#define SQ_WAVE_IB_STS__VALU_CNT_MASK__SI 0x0000e000L
#define SQ_WAVE_IB_STS__VM_CNT_MASK 0x0000000fL
#define SQ_WAVE_INST_DW0__INST_DW0_MASK 0xffffffffL
#define SQ_WAVE_INST_DW1__INST_DW1_MASK 0xffffffffL
#define SQ_WAVE_LDS_ALLOC__LDS_BASE_MASK 0x000000ffL
#define SQ_WAVE_LDS_ALLOC__LDS_SIZE_MASK 0x001ff000L
#define SQ_WAVE_M0__M0_MASK 0xffffffffL
#define SQ_WAVE_MODE__CSP_MASK 0xe0000000L
#define SQ_WAVE_MODE__DEBUG_EN_MASK 0x00000800L
#define SQ_WAVE_MODE__DX10_CLAMP_MASK 0x00000100L
#define SQ_WAVE_MODE__EXCP_EN_MASK__CI__VI 0x001ff000L
#define SQ_WAVE_MODE__EXCP_EN_MASK__SI 0x0007f000L
#define SQ_WAVE_MODE__FP_DENORM_MASK 0x000000f0L
#define SQ_WAVE_MODE__FP_ROUND_MASK 0x0000000fL
#define SQ_WAVE_MODE__IEEE_MASK 0x00000200L
#define SQ_WAVE_MODE__LOD_CLAMPED_MASK 0x00000400L
#define SQ_WAVE_MODE__VSKIP_MASK 0x10000000L
#define SQ_WAVE_PC_LO__PC_LO_MASK 0xffffffffL
#define SQ_WAVE_STATUS__COND_DBG_SYS_MASK__CI__VI 0x00200000L
#define SQ_WAVE_STATUS__COND_DBG_USER_MASK__CI__VI 0x00100000L
#define SQ_WAVE_STATUS__DATA_ATC_MASK__CI 0x00400000L
#define SQ_WAVE_STATUS__DISPATCH_CACHE_CTRL_MASK__CI 0x07000000L
#define SQ_WAVE_STATUS__ECC_ERR_MASK 0x00020000L
#define SQ_WAVE_STATUS__EXECZ_MASK 0x00000200L
#define SQ_WAVE_STATUS__EXPORT_RDY_MASK 0x00000100L
#define SQ_WAVE_STATUS__HALT_MASK 0x00002000L
#define SQ_WAVE_STATUS__INST_ATC_MASK__CI__VI 0x00800000L
#define SQ_WAVE_STATUS__IN_BARRIER_MASK 0x00001000L
#define SQ_WAVE_STATUS__IN_TG_MASK 0x00000800L
#define SQ_WAVE_STATUS__MUST_EXPORT_MASK__CI__VI 0x08000000L
#define SQ_WAVE_STATUS__PERF_EN_MASK 0x00080000L
#define SQ_WAVE_STATUS__PRIV_MASK 0x00000020L
#define SQ_WAVE_STATUS__SCC_MASK 0x00000001L
#define SQ_WAVE_STATUS__SKIP_EXPORT_MASK 0x00040000L
#define SQ_WAVE_STATUS__SPI_PRIO_MASK 0x00000006L
#define SQ_WAVE_STATUS__TRAP_EN_MASK 0x00000040L
#define SQ_WAVE_STATUS__TRAP_MASK 0x00004000L
#define SQ_WAVE_STATUS__TTRACE_CU_EN_MASK 0x00008000L
#define SQ_WAVE_STATUS__TTRACE_EN_MASK 0x00000080L
#define SQ_WAVE_STATUS__VALID_MASK 0x00010000L
#define SQ_WAVE_STATUS__VCCZ_MASK 0x00000400L
#define SQ_WAVE_STATUS__WAVE_PRIO_MASK__SI__CI 0x00000018L
#define SQ_WAVE_TBA_HI__ADDR_HI_MASK 0x000000ffL
#define SQ_WAVE_TBA_LO__ADDR_LO_MASK 0xffffffffL
#define SQ_WAVE_TMA_HI__ADDR_HI_MASK 0x000000ffL
#define SQ_WAVE_TMA_LO__ADDR_LO_MASK 0xffffffffL
#define SQ_WAVE_TRAPSTS__DP_RATE_MASK 0xe0000000L
#define SQ_WAVE_TRAPSTS__EXCP_CYCLE_MASK 0x003f0000L
#define SQ_WAVE_TRAPSTS__EXCP_MASK__CI__VI 0x000001ffL
#define SQ_WAVE_TRAPSTS__EXCP_MASK__SI 0x0000007fL
#define SQ_WAVE_TTMP0__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP10__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP11__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP1__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP2__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP3__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP4__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP5__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP6__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP7__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP8__DATA_MASK 0xffffffffL
#define SQ_WAVE_TTMP9__DATA_MASK 0xffffffffL
#define SRBM_CAM_DATA__CAM_ADDR_MASK 0x0000ffffL
#define SRBM_CAM_DATA__CAM_REMAPADDR_MASK 0xffff0000L
#define SRBM_CHIP_REVISION__CHIP_REVISION_MASK 0x000000ffL
#define SRBM_CNTL__COMBINE_SYSTEM_MC_MASK__CI__VI 0x00020000L
#define SRBM_CNTL__PWR_REQUEST_HALT_MASK 0x00010000L
#define SRBM_CNTL__READ_TIMEOUT_MASK__SI__CI 0x000003ffL
#define SRBM_DEBUG_CNTL__SRBM_DEBUG_INDEX_MASK 0x0000003fL
#define SRBM_DEBUG_DATA__DATA_MASK 0xffffffffL
#define SRBM_DEBUG_SNAPSHOT__ACP_RDY_MASK__CI__VI 0x00000010L
#define SRBM_DEBUG_SNAPSHOT__BIF_RDY_MASK 0x00000080L
#define SRBM_DEBUG_SNAPSHOT__DC_RDY_MASK 0x00000040L
#define SRBM_DEBUG_SNAPSHOT__GRBM_RDY_MASK 0x00000020L
#define SRBM_DEBUG_SNAPSHOT__MCB_RDY_MASK 0x00000001L
#define SRBM_DEBUG_SNAPSHOT__MCC0_RDY_MASK 0x10000000L
#define SRBM_DEBUG_SNAPSHOT__MCC1_RDY_MASK 0x08000000L
#define SRBM_DEBUG_SNAPSHOT__MCC2_RDY_MASK 0x04000000L
#define SRBM_DEBUG_SNAPSHOT__MCC3_RDY_MASK 0x02000000L
#define SRBM_DEBUG_SNAPSHOT__MCC4_RDY_MASK 0x01000000L
#define SRBM_DEBUG_SNAPSHOT__MCC5_RDY_MASK 0x00800000L
#define SRBM_DEBUG_SNAPSHOT__MCC6_RDY_MASK 0x00400000L
#define SRBM_DEBUG_SNAPSHOT__MCC7_RDY_MASK 0x00200000L
#define SRBM_DEBUG_SNAPSHOT__MCD0_RDY_MASK 0x00100000L
#define SRBM_DEBUG_SNAPSHOT__MCD1_RDY_MASK 0x00080000L
#define SRBM_DEBUG_SNAPSHOT__MCD2_RDY_MASK 0x00040000L
#define SRBM_DEBUG_SNAPSHOT__MCD3_RDY_MASK 0x00020000L
#define SRBM_DEBUG_SNAPSHOT__MCD4_RDY_MASK 0x00010000L
#define SRBM_DEBUG_SNAPSHOT__MCD5_RDY_MASK 0x00008000L
#define SRBM_DEBUG_SNAPSHOT__MCD6_RDY_MASK 0x00004000L
#define SRBM_DEBUG_SNAPSHOT__MCD7_RDY_MASK 0x00002000L
#define SRBM_DEBUG_SNAPSHOT__ORB_RDY_MASK__SI__CI 0x00001000L
#define SRBM_DEBUG_SNAPSHOT__REGBB_RDY_MASK 0x00000800L
#define SRBM_DEBUG_SNAPSHOT__ROPLL_RDY_MASK__CI 0x00000002L
#define SRBM_DEBUG_SNAPSHOT__SAM_RDY_MASK__CI 0x00000008L
#define SRBM_DEBUG_SNAPSHOT__SMU_RDY_MASK__CI__VI 0x00000004L
#define SRBM_DEBUG_SNAPSHOT__UVD_RDY_MASK 0x00000200L
#define SRBM_DEBUG_SNAPSHOT__VCE_RDY_MASK__SI__CI 0x20000000L
#define SRBM_DEBUG_SNAPSHOT__XDMA_RDY_MASK 0x00000100L
#define SRBM_DEBUG_SNAPSHOT__XSP_RDY_MASK__SI__CI 0x00000400L
#define SRBM_DEBUG__DISABLE_READ_TIMEOUT_MASK 0x00000002L
#define SRBM_DEBUG__DRMDMA_CLOCK_DOMAIN_OVERRIDE_MASK__SI 0x00000080L
#define SRBM_DEBUG__IGNORE_RDY_MASK 0x00000001L
#define SRBM_DEBUG__MC_CLOCK_DOMAIN_OVERRIDE_MASK__CI__VI 0x00000100L
#define SRBM_DEBUG__SAM_CLOCK_DOMAIN_OVERRIDE_MASK__CI__VI 0x00000200L
#define SRBM_DEBUG__SDMA_CLOCK_DOMAIN_OVERRIDE_MASK__CI__VI 0x00000080L
#define SRBM_DEBUG__SNAPSHOT_FREE_CNTRS_MASK 0x00000004L
#define SRBM_DEBUG__SYS_CLOCK_DOMAIN_OVERRIDE_MASK 0x00000010L
#define SRBM_DEBUG__UVD_CLOCK_DOMAIN_OVERRIDE_MASK 0x00000040L
#define SRBM_DEBUG__VCE_CLOCK_DOMAIN_OVERRIDE_MASK 0x00000020L
#define SRBM_DRMDMA_CLKEN_CNTL__POST_DELAY_CNT_MASK__SI 0x00001f00L
#define SRBM_DRMDMA_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__SI 0x0000000fL
#define SRBM_GFX_CNTL__MEID_MASK__CI__VI 0x0000000cL
#define SRBM_GFX_CNTL__PIPEID_MASK__CI__VI 0x00000003L
#define SRBM_GFX_CNTL__QUEUEID_MASK__CI__VI 0x00000700L
#define SRBM_GFX_CNTL__RINGID_MASK__SI 0x00000003L
#define SRBM_GFX_CNTL__VMID_MASK 0x000000f0L
#define SRBM_INT_ACK__RDERR_INT_ACK_MASK 0x00000001L
#define SRBM_INT_CNTL__RDERR_INT_MASK_MASK 0x00000001L
#define SRBM_INT_STATUS__RDERR_INT_STAT_MASK 0x00000001L
#define SRBM_MC_CLKEN_CNTL__POST_DELAY_CNT_MASK__CI__VI 0x00001f00L
#define SRBM_MC_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__CI__VI 0x0000000fL
#define SRBM_PERFCOUNTER0_HI__PERF_COUNT0_HI_MASK 0xffffffffL
#define SRBM_PERFCOUNTER0_LO__PERF_COUNT0_LO_MASK 0xffffffffL
#define SRBM_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x0000003fL
#define SRBM_PERFCOUNTER1_HI__PERF_COUNT1_HI_MASK 0xffffffffL
#define SRBM_PERFCOUNTER1_LO__PERF_COUNT1_LO_MASK 0xffffffffL
#define SRBM_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x0000003fL
#define SRBM_PERFMON_CNTL__PERFMON_ENABLE_MODE_MASK 0x00000300L
#define SRBM_PERFMON_CNTL__PERFMON_SAMPLE_ENABLE_MASK 0x00000400L
#define SRBM_PERFMON_CNTL__PERFMON_STATE_MASK 0x0000000fL
#define SRBM_READ_ERROR__READ_ADDRESS_MASK 0x0003fffcL
#define SRBM_READ_ERROR__READ_ERROR_MASK 0x80000000L
#define SRBM_READ_ERROR__READ_REQUESTER_ACP_MASK__CI 0x08000000L
#define SRBM_READ_ERROR__READ_REQUESTER_DRMDMA1_MASK__SI 0x00200000L
#define SRBM_READ_ERROR__READ_REQUESTER_DRMDMA_MASK__SI 0x10000000L
#define SRBM_READ_ERROR__READ_REQUESTER_DRM_MASK 0x40000000L
#define SRBM_READ_ERROR__READ_REQUESTER_GRBM_MASK 0x02000000L
#define SRBM_READ_ERROR__READ_REQUESTER_HI_MASK 0x01000000L
#define SRBM_READ_ERROR__READ_REQUESTER_SAM_MASK__CI 0x00800000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA1_MASK__CI__VI 0x00200000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA_MASK__CI__VI 0x10000000L
#define SRBM_READ_ERROR__READ_REQUESTER_SMU_MASK 0x04000000L
#define SRBM_READ_ERROR__READ_REQUESTER_TST_MASK 0x00400000L
#define SRBM_READ_ERROR__READ_REQUESTER_UVD_MASK 0x20000000L
#define SRBM_READ_ERROR__READ_REQUESTER_VCE_MASK__SI__CI 0x00100000L
#define SRBM_SAM_CLKEN_CNTL__POST_DELAY_CNT_MASK__CI__VI 0x00001f00L
#define SRBM_SAM_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__CI__VI 0x0000000fL
#define SRBM_SDMA_CLKEN_CNTL__POST_DELAY_CNT_MASK__CI__VI 0x00001f00L
#define SRBM_SDMA_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__CI__VI 0x0000000fL
#define SRBM_SOFT_RESET__SOFT_RESET_ACP_MASK__CI__VI 0x04000000L
#define SRBM_SOFT_RESET__SOFT_RESET_BIF_MASK 0x00000002L
#define SRBM_SOFT_RESET__SOFT_RESET_CHUB_MASK__CI__VI 0x00001000L
#define SRBM_SOFT_RESET__SOFT_RESET_DC_MASK 0x00000020L
#define SRBM_SOFT_RESET__SOFT_RESET_DRMDMA1_MASK__SI 0x00000040L
#define SRBM_SOFT_RESET__SOFT_RESET_DRMDMA_MASK__SI 0x00100000L
#define SRBM_SOFT_RESET__SOFT_RESET_DRM_MASK 0x00000080L
#define SRBM_SOFT_RESET__SOFT_RESET_GRBM_MASK 0x00000100L
#define SRBM_SOFT_RESET__SOFT_RESET_HDP_MASK 0x00000200L
#define SRBM_SOFT_RESET__SOFT_RESET_IH_MASK 0x00000400L
#define SRBM_SOFT_RESET__SOFT_RESET_MC_MASK 0x00000800L
#define SRBM_SOFT_RESET__SOFT_RESET_ORB_MASK__SI__CI 0x00800000L
#define SRBM_SOFT_RESET__SOFT_RESET_REGBB_MASK 0x00400000L
#define SRBM_SOFT_RESET__SOFT_RESET_ROM_MASK 0x00004000L
#define SRBM_SOFT_RESET__SOFT_RESET_ROPLL_MASK__CI 0x00000010L
#define SRBM_SOFT_RESET__SOFT_RESET_SAM_MASK__CI 0x08000000L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA1_MASK__CI__VI 0x00000040L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA_MASK__CI__VI 0x00100000L
#define SRBM_SOFT_RESET__SOFT_RESET_SEM_MASK 0x00008000L
#define SRBM_SOFT_RESET__SOFT_RESET_SMU_MASK__CI__VI 0x00010000L
#define SRBM_SOFT_RESET__SOFT_RESET_TST_MASK 0x00200000L
#define SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK 0x00040000L
#define SRBM_SOFT_RESET__SOFT_RESET_VCE_MASK__SI__CI 0x01000000L
#define SRBM_SOFT_RESET__SOFT_RESET_VMC_MASK 0x00020000L
#define SRBM_SOFT_RESET__SOFT_RESET_XDMA_MASK 0x02000000L
#define SRBM_SOFT_RESET__SOFT_RESET_XSP_MASK__SI__CI 0x00080000L
#define SRBM_STATUS2__CHUB_BUSY_MASK__CI__VI 0x00000200L
#define SRBM_STATUS2__DRMDMA1_BUSY_MASK__SI 0x00000040L
#define SRBM_STATUS2__DRMDMA1_RQ_PENDING_MASK__SI 0x00000004L
#define SRBM_STATUS2__DRMDMA_BUSY_MASK__SI 0x00000020L
#define SRBM_STATUS2__DRMDMA_RQ_PENDING_MASK__SI 0x00000001L
#define SRBM_STATUS2__SDMA1_BUSY_MASK__CI__VI 0x00000040L
#define SRBM_STATUS2__SDMA1_RQ_PENDING_MASK__CI__VI 0x00000004L
#define SRBM_STATUS2__SDMA_BUSY_MASK__CI__VI 0x00000020L
#define SRBM_STATUS2__SDMA_RQ_PENDING_MASK__CI__VI 0x00000001L
#define SRBM_STATUS2__TST_RQ_PENDING_MASK 0x00000002L
#define SRBM_STATUS2__VCE_BUSY_MASK__SI__CI 0x00000080L
#define SRBM_STATUS2__VCE_RQ_PENDING_MASK__SI__CI 0x00000008L
#define SRBM_STATUS2__XDMA_BUSY_MASK 0x00000100L
#define SRBM_STATUS2__XSP_BUSY_MASK__SI__CI 0x00000010L
#define SRBM_STATUS__ACP_BUSY_MASK__CI__VI 0x00010000L
#define SRBM_STATUS__ACP_RQ_PENDING_MASK__CI__VI 0x00000008L
#define SRBM_STATUS__BIF_BUSY_MASK 0x20000000L
#define SRBM_STATUS__DRM_BUSY_MASK 0x00040000L
#define SRBM_STATUS__DRM_RQ_PENDING_MASK 0x00000001L
#define SRBM_STATUS__GRBM_RQ_PENDING_MASK 0x00000020L
#define SRBM_STATUS__HI_RQ_PENDING_MASK 0x00000040L
#define SRBM_STATUS__IH_BUSY_MASK 0x00020000L
#define SRBM_STATUS__IO_EXTERN_SIGNAL_MASK__SI__CI 0x00000080L
#define SRBM_STATUS__MCB_BUSY_MASK 0x00000200L
#define SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK 0x00000400L
#define SRBM_STATUS__MCC_BUSY_MASK 0x00000800L
#define SRBM_STATUS__MCD_BUSY_MASK 0x00001000L
#define SRBM_STATUS__SAM_BUSY_MASK__CI 0x00100000L
#define SRBM_STATUS__SAM_RQ_PENDING_MASK__CI 0x00000004L
#define SRBM_STATUS__SEM_BUSY_MASK 0x00004000L
#define SRBM_STATUS__SMU_RQ_PENDING_MASK 0x00000010L
#define SRBM_STATUS__UVD_BUSY_MASK 0x00080000L
#define SRBM_STATUS__UVD_RQ_PENDING_MASK 0x00000002L
#define SRBM_STATUS__VMC_BUSY_MASK 0x00000100L
#define SRBM_SYS_CLKEN_CNTL__POST_DELAY_CNT_MASK 0x00001f00L
#define SRBM_SYS_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK 0x0000000fL
#define SRBM_UVD_CLKEN_CNTL__POST_DELAY_CNT_MASK 0x00001f00L
#define SRBM_UVD_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK 0x0000000fL
#define SRBM_VCE_CLKEN_CNTL__POST_DELAY_CNT_MASK 0x00001f00L
#define SRBM_VCE_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK 0x0000000fL
#define STATE_CHANGE_STATUS__STATE_CHANGE_STATUS_MASK__SI 0x00000001L
#define STATUS__CAP_LIST_MASK 0x00000010L
#define STATUS__DEVSEL_TIMING_MASK 0x00000600L
#define STATUS__FAST_BACK_CAPABLE_MASK 0x00000080L
#define STATUS__INT_STATUS_MASK 0x00000008L
#define STATUS__MASTER_DATA_PARITY_ERROR_MASK 0x00000100L
#define STATUS__PARITY_ERROR_DETECTED_MASK 0x00008000L
#define STATUS__PCI_66_EN_MASK 0x00000020L
#define STATUS__RECEIVED_MASTER_ABORT_MASK 0x00002000L
#define STATUS__RECEIVED_TARGET_ABORT_MASK 0x00001000L
#define STATUS__SIGNALED_SYSTEM_ERROR_MASK 0x00004000L
#define STATUS__SIGNAL_TARGET_ABORT_MASK 0x00000800L
#define STATUS__UDF_EN_MASK__SI__CI 0x00000040L
#define STREAM_SYNCHRONIZATION__STREAM_SYNCHRONIZATION_MASK__SI 0x00000001L
#define STUTTER_A_CNT__STUTTER_OFF_MARK_A_MASK__SI 0x7fff0000L
#define STUTTER_A_CNT__STUTTER_ON_MARK_A_MASK__SI 0x00007fffL
#define STUTTER_B_CNT__STUTTER_OFF_MARK_B_MASK__SI 0x7fff0000L
#define STUTTER_B_CNT__STUTTER_ON_MARK_B_MASK__SI 0x00007fffL
#define SUB_CLASS__SUB_CLASS_MASK 0x000000ffL
#define SVI2_NB_STATUS__Nb_Curr_Tel_MASK__CI__VI 0x000000ffL
#define SVI2_NB_STATUS__Nb_Volt_Tel_MASK__CI__VI 0x01ff0000L
#define SVI2_NB_STATUS__RESERVED_1_MASK__CI__VI 0x0000ff00L
#define SVI2_NB_STATUS__RESERVED_MASK__CI__VI 0xfe000000L
#define SXIFCCG_DEBUG_REG0__point_address_MASK 0x000001c0L
#define SXIFCCG_DEBUG_REG0__position_address_MASK 0x0000003fL
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_advance_MASK 0x80000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_inc_MASK 0x40000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_aux_sel_MASK 0x0c000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_pci_MASK 0x03ff0000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_req_mask_MASK 0x0000f000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_sp_id_MASK 0x30000000L
#define SXIFCCG_DEBUG_REG0__sx_pending_rd_state_var_indx_MASK 0x00000e00L
#define SXIFCCG_DEBUG_REG1__aux_sel_MASK 0x00300000L
#define SXIFCCG_DEBUG_REG1__available_positions_MASK 0x0000007fL
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_0_MASK 0xf0000000L
#define SXIFCCG_DEBUG_REG1__pasx_req_cnt_1_MASK 0x0f000000L
#define SXIFCCG_DEBUG_REG1__statevar_bits_disable_sp_MASK 0x000f0000L
#define SXIFCCG_DEBUG_REG1__statevar_bits_vs_out_misc_vec_ena_MASK 0x00008000L
#define SXIFCCG_DEBUG_REG1__sx_pending_fifo_contents_MASK 0x00007c00L
#define SXIFCCG_DEBUG_REG1__sx_receive_indx_MASK 0x00000380L
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_0_MASK 0x00800000L
#define SXIFCCG_DEBUG_REG1__sx_to_pa_empty_1_MASK 0x00400000L
#define SXIFCCG_DEBUG_REG2__param_cache_base_MASK 0x0000007fL
#define SXIFCCG_DEBUG_REG2__req_active_verts_MASK 0x007f0000L
#define SXIFCCG_DEBUG_REG2__req_active_verts_loaded_MASK 0x00008000L
#define SXIFCCG_DEBUG_REG2__sx_aux_MASK 0x00000180L
#define SXIFCCG_DEBUG_REG2__sx_request_indx_MASK 0x00007e00L
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_active_verts_MASK 0xfc000000L
#define SXIFCCG_DEBUG_REG2__vgt_to_ccgen_state_var_indx_MASK 0x03800000L
#define SXIFCCG_DEBUG_REG3__ALWAYS_ZERO_MASK 0x000000ffL
#define SXIFCCG_DEBUG_REG3__available_positions_MASK 0x001fc000L
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_fifo_full_MASK 0x20000000L
#define SXIFCCG_DEBUG_REG3__ccgen_to_clipcc_write_MASK 0x80000000L
#define SXIFCCG_DEBUG_REG3__current_state_MASK 0x00600000L
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist0_vec_ena_MASK 0x00002000L
#define SXIFCCG_DEBUG_REG3__statevar_bits_vs_out_ccdist1_vec_ena_MASK 0x00001000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_empty_MASK 0x02000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_full_MASK 0x04000000L
#define SXIFCCG_DEBUG_REG3__sx0_receive_fifo_write_MASK 0x40000000L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_empty_MASK 0x00800000L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_entriesavailable_MASK 0x00000f00L
#define SXIFCCG_DEBUG_REG3__vertex_fifo_full_MASK 0x01000000L
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_empty_MASK 0x08000000L
#define SXIFCCG_DEBUG_REG3__vgt_to_ccgen_fifo_full_MASK 0x10000000L
#define SX_DEBUG_1__SX_DB_QUAD_CREDIT_MASK 0x0000007fL
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL1_BUSY_MASK 0x80000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL2_BUSY_MASK 0x40000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK2_VAL3_BUSY_MASK 0x20000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL0_BUSY_MASK 0x10000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL1_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL2_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_2__COL_BUFF3_BANK3_VAL3_BUSY_MASK 0x02000000L
#define SX_DEBUG_BUSY_2__COL_DBIF0_FIFO_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_2__COL_DBIF0_READ_VALID_MASK 0x01000000L
#define SX_DEBUG_BUSY_2__COL_DBIF0_SENDFREE_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_2__COL_DBIF1_FIFO_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_2__COL_DBIF1_READ_VALID_MASK 0x00200000L
#define SX_DEBUG_BUSY_2__COL_DBIF1_SENDFREE_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_2__COL_DBIF2_FIFO_BUSY_MASK__CI__VI 0x00020000L
#define SX_DEBUG_BUSY_2__COL_DBIF2_READ_VALID_MASK__CI__VI 0x00040000L
#define SX_DEBUG_BUSY_2__COL_DBIF2_SENDFREE_BUSY_MASK__CI__VI 0x00010000L
#define SX_DEBUG_BUSY_2__COL_DBIF3_FIFO_BUSY_MASK__CI__VI 0x00004000L
#define SX_DEBUG_BUSY_2__COL_DBIF3_READ_VALID_MASK__CI__VI 0x00008000L
#define SX_DEBUG_BUSY_2__COL_DBIF3_SENDFREE_BUSY_MASK__CI__VI 0x00002000L
#define SX_DEBUG_BUSY_2__COL_REQ0_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_2__COL_REQ0_FREECNT_NE0_MASK 0x00000400L
#define SX_DEBUG_BUSY_2__COL_REQ0_IDLE_MASK 0x00000800L
#define SX_DEBUG_BUSY_2__COL_REQ1_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_2__COL_REQ1_FREECNT_NE0_MASK 0x00000080L
#define SX_DEBUG_BUSY_2__COL_REQ1_IDLE_MASK 0x00000100L
#define SX_DEBUG_BUSY_2__COL_REQ2_BUSY_MASK__CI__VI 0x00000040L
#define SX_DEBUG_BUSY_2__COL_REQ2_FREECNT_NE0_MASK__CI__VI 0x00000010L
#define SX_DEBUG_BUSY_2__COL_REQ2_IDLE_MASK__CI__VI 0x00000020L
#define SX_DEBUG_BUSY_2__COL_REQ3_BUSY_MASK__CI__VI 0x00000008L
#define SX_DEBUG_BUSY_2__COL_REQ3_FREECNT_NE0_MASK__CI__VI 0x00000002L
#define SX_DEBUG_BUSY_2__COL_REQ3_IDLE_MASK__CI__VI 0x00000004L
#define SX_DEBUG_BUSY_2__COL_SCBD_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_2__RESERVED1_MASK__SI 0x0000007eL
#define SX_DEBUG_BUSY_2__RESERVED2_MASK__SI 0x0007e000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL1_BUSY_MASK 0x80000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL2_BUSY_MASK 0x40000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK2_VAL3_BUSY_MASK 0x20000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL0_BUSY_MASK 0x10000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL1_BUSY_MASK 0x08000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL2_BUSY_MASK 0x04000000L
#define SX_DEBUG_BUSY_3__COL_BUFF1_BANK3_VAL3_BUSY_MASK 0x02000000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL0_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL1_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL2_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK0_VAL3_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL0_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL1_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL2_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK1_VAL3_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL0_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL1_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL2_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK2_VAL3_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL0_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL1_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL2_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY_3__COL_BUFF2_BANK3_VAL3_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL0_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL1_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL2_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK0_VAL3_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL0_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL1_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL2_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK1_VAL3_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY_3__COL_BUFF3_BANK2_VAL0_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL0_BUSY_MASK 0x01000000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL1_BUSY_MASK 0x00800000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL2_BUSY_MASK 0x00400000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK0_VAL3_BUSY_MASK 0x00200000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL0_BUSY_MASK 0x00100000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL1_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL2_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK1_VAL3_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL0_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL1_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL2_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK2_VAL3_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL0_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL1_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL2_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY_4__COL_BUFF0_BANK3_VAL3_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL0_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL1_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL2_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK0_VAL3_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL0_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL1_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL2_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK1_VAL3_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY_4__COL_BUFF1_BANK2_VAL0_BUSY_MASK 0x00000001L
#define SX_DEBUG_BUSY_4__RESERVED_MASK 0xfe000000L
#define SX_DEBUG_BUSY__ADDR_BUSYORVAL_MASK 0x80000000L
#define SX_DEBUG_BUSY__CMD_BUSYORVAL_MASK 0x40000000L
#define SX_DEBUG_BUSY__PA_SX_BUSY_MASK 0x00000004L
#define SX_DEBUG_BUSY__PCCMD_VALID_MASK 0x08000000L
#define SX_DEBUG_BUSY__POS_BANK0VAL0_BUSY_MASK 0x00080000L
#define SX_DEBUG_BUSY__POS_BANK0VAL1_BUSY_MASK 0x00040000L
#define SX_DEBUG_BUSY__POS_BANK0VAL2_BUSY_MASK 0x00020000L
#define SX_DEBUG_BUSY__POS_BANK0VAL3_BUSY_MASK 0x00010000L
#define SX_DEBUG_BUSY__POS_BANK1VAL0_BUSY_MASK 0x00008000L
#define SX_DEBUG_BUSY__POS_BANK1VAL1_BUSY_MASK 0x00004000L
#define SX_DEBUG_BUSY__POS_BANK1VAL2_BUSY_MASK 0x00002000L
#define SX_DEBUG_BUSY__POS_BANK1VAL3_BUSY_MASK 0x00001000L
#define SX_DEBUG_BUSY__POS_BANK2VAL0_BUSY_MASK 0x00000800L
#define SX_DEBUG_BUSY__POS_BANK2VAL1_BUSY_MASK 0x00000400L
#define SX_DEBUG_BUSY__POS_BANK2VAL2_BUSY_MASK 0x00000200L
#define SX_DEBUG_BUSY__POS_BANK2VAL3_BUSY_MASK 0x00000100L
#define SX_DEBUG_BUSY__POS_BANK3VAL0_BUSY_MASK 0x00000080L
#define SX_DEBUG_BUSY__POS_BANK3VAL1_BUSY_MASK 0x00000040L
#define SX_DEBUG_BUSY__POS_BANK3VAL2_BUSY_MASK 0x00000020L
#define SX_DEBUG_BUSY__POS_BANK3VAL3_BUSY_MASK 0x00000010L
#define SX_DEBUG_BUSY__POS_FREE_OR_VALIDS_MASK 0x00000001L
#define SX_DEBUG_BUSY__POS_INMUX_VALID_MASK 0x00100000L
#define SX_DEBUG_BUSY__POS_REQUESTER_BUSY_MASK 0x00000002L
#define SX_DEBUG_BUSY__POS_SCBD_BUSY_MASK 0x00000008L
#define SX_DEBUG_BUSY__VDATA0_VALID_MASK 0x20000000L
#define SX_DEBUG_BUSY__VDATA1_VALID_MASK 0x10000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ1_MASK 0x04000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ2_MASK 0x02000000L
#define SX_DEBUG_BUSY__WRCTRL0_VALIDQ3_MASK 0x01000000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ1_MASK 0x00800000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ2_MASK 0x00400000L
#define SX_DEBUG_BUSY__WRCTRL1_VALIDQ3_MASK 0x00200000L
#define SX_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SX_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT2_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER0_SELECT1__PERFCOUNTER_SELECT3_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER0_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define SX_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SX_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT2_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER1_SELECT1__PERFCOUNTER_SELECT3_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER1_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define SX_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SX_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SX_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER2_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define SX_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define SX_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define SX_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT1_MASK__CI__VI 0x000ffc00L
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__CI__VI 0x000003ffL
#define SX_PERFCOUNTER3_SELECT__PERFCOUNTER_SELECT_MASK__SI 0x000000ffL
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_MVDD_INDEX_MASK 0x00000f00L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX_MASK 0x0f000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_VDDCI_INDEX_MASK 0x0000000fL
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_VDDC_INDEX_MASK 0x000f0000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_MVDD_INDEX_MASK 0x0000f000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_PCIE_INDEX_MASK 0xf0000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_VDDCI_INDEX_MASK 0x000000f0L
#define TARGET_AND_CURRENT_PROFILE_INDEX_1__TARG_VDDC_INDEX_MASK 0x00f00000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURRENT_STATE_MASK 0x000000f0L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_LCLK_INDEX_MASK__CI__VI 0x1c000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX_MASK 0x00000f00L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX_MASK 0x001f0000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__CURR_VID_INDEX_MASK__SI 0x30000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__SPARE_MASK__SI 0x0c000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARGET_STATE_MASK 0x0000000fL
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_LCLK_INDEX_MASK__CI__VI 0xe0000000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_MCLK_INDEX_MASK 0x0000f000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_SCLK_INDEX_MASK 0x03e00000L
#define TARGET_AND_CURRENT_PROFILE_INDEX__TARG_VID_INDEX_MASK__SI 0xc0000000L
#define TA_BC_BASE_ADDR_HI__ADDRESS_MASK__CI__VI 0x000000ffL
#define TA_BC_BASE_ADDR__ADDRESS_MASK 0xffffffffL
#define TA_CGTT_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TA_CGTT_CTRL__ON_DELAY_MASK 0x0000000fL
#define TA_CGTT_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TA_CGTT_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TA_CNTL_AUX__ANISO_WEIGHT_MODE_MASK 0x00010000L
#define TA_CNTL__ALIGNER_CREDIT_MASK 0x001f0000L
#define TA_CNTL__TC_DATA_CREDIT_MASK 0x0000e000L
#define TA_CNTL__TD_FIFO_CREDIT_MASK 0xffc00000L
#define TA_CS_BC_BASE_ADDR_HI__ADDRESS_MASK__CI__VI 0x000000ffL
#define TA_CS_BC_BASE_ADDR__ADDRESS_MASK 0xffffffffL
#define TA_DEBUG_DATA__DATA_MASK 0xffffffffL
#define TA_DEBUG_INDEX__INDEX_MASK 0x0000001fL
#define TA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000000ffL
#define TA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define TA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0003fc00L
#define TA_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000000ffL
#define TA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define TA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x0003fc00L
#define TA_PERFCOUNTER1_SELECT__PERF_SEL_MASK 0x000000ffL
#define TA_RESERVED_010C__Unused_MASK__CI__VI 0xffffffffL
#define TA_SCRATCH__SCRATCH_MASK 0xffffffffL
#define TA_STATUS__AL_BUSY_MASK 0x40000000L
#define TA_STATUS__BUSY_MASK 0x80000000L
#define TA_STATUS__FA_BUSY_MASK 0x20000000L
#define TA_STATUS__FA_LFIFO_EMPTYB_MASK 0x00200000L
#define TA_STATUS__FA_PFIFO_EMPTYB_MASK 0x00100000L
#define TA_STATUS__FA_SFIFO_EMPTYB_MASK 0x00400000L
#define TA_STATUS__FG_BUSY_MASK 0x02000000L
#define TA_STATUS__FG_LFIFO_EMPTYB_MASK 0x00002000L
#define TA_STATUS__FG_PFIFO_EMPTYB_MASK 0x00001000L
#define TA_STATUS__FG_SFIFO_EMPTYB_MASK 0x00004000L
#define TA_STATUS__FL_BUSY_MASK 0x08000000L
#define TA_STATUS__FL_LFIFO_EMPTYB_MASK 0x00020000L
#define TA_STATUS__FL_PFIFO_EMPTYB_MASK 0x00010000L
#define TA_STATUS__FL_SFIFO_EMPTYB_MASK 0x00040000L
#define TA_STATUS__IN_BUSY_MASK 0x01000000L
#define TA_STATUS__LA_BUSY_MASK 0x04000000L
#define TA_STATUS__TA_BUSY_MASK 0x10000000L
#define TCA_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TCA_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TCA_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TCA_CTRL__HOLE_TIMEOUT_MASK 0x0000000fL
#define TCA_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCA_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCA_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCA_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCA_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCA_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCA_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCA_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCA_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCA_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCA_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCA_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCC_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TCC_CGTT_SCLK_CTRL__ON_DELAY_MASK 0x0000000fL
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TCC_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TCC_CTRL__CACHE_SIZE_MASK 0x00000003L
#define TCC_CTRL__LATENCY_FIFO_SIZE_MASK 0x000f0000L
#define TCC_CTRL__RATE_MASK 0x0000000cL
#define TCC_CTRL__SRC_FIFO_SIZE_MASK 0x0000f000L
#define TCC_CTRL__WB_OR_INV_ALL_VMIDS_MASK__CI__VI 0x00100000L
#define TCC_CTRL__WRITEBACK_MARGIN_MASK 0x000000f0L
#define TCC_EDC_COUNTER__DED_COUNT_MASK__SI__CI 0x000f0000L
#define TCC_EDC_COUNTER__SEC_COUNT_MASK__SI__CI 0x0000000fL
#define TCC_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCC_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCC_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCC_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0xf0000000L
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCC_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCC_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCC_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCC_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCC_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCC_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCC_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCC_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCC_REDUNDANCY__MC_SEL0_MASK__CI__VI 0x00000001L
#define TCC_REDUNDANCY__MC_SEL1_MASK__CI__VI 0x00000002L
#define TCI_CNTL_1__REQ_FIFO_DEPTH_MASK 0x00ff0000L
#define TCI_CNTL_1__WBINVL1_NUM_CYCLES_MASK 0x0000ffffL
#define TCI_CNTL_1__WDATA_RAM_DEPTH_MASK 0xff000000L
#define TCI_CNTL_2__L1_INVAL_ON_WBINVL2_MASK 0x00000001L
#define TCI_CNTL_2__TCA_MAX_CREDIT_MASK 0x000001feL
#define TCI_STATUS__TCI_BUSY_MASK 0x00000001L
#define TCP_ADDR_CONFIG__COLHI_WIDTH_MASK 0x000001c0L
#define TCP_ADDR_CONFIG__NUM_BANKS_MASK 0x00000030L
#define TCP_ADDR_CONFIG__NUM_TCC_BANKS_MASK 0x0000000fL
#define TCP_ADDR_CONFIG__RB_SPLIT_COLHI_MASK 0x00000200L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_BITS_MASK 0x00000700L
#define TCP_BUFFER_ADDR_HASH_CNTL__BANK_XOR_COUNT_MASK 0x07000000L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_BITS_MASK 0x00000007L
#define TCP_BUFFER_ADDR_HASH_CNTL__CHANNEL_XOR_COUNT_MASK 0x00070000L
#define TCP_CHAN_STEER_HI__CHAN8_MASK 0x0000000fL
#define TCP_CHAN_STEER_HI__CHAN9_MASK 0x000000f0L
#define TCP_CHAN_STEER_HI__CHANA_MASK 0x00000f00L
#define TCP_CHAN_STEER_HI__CHANB_MASK 0x0000f000L
#define TCP_CHAN_STEER_HI__CHANC_MASK 0x000f0000L
#define TCP_CHAN_STEER_HI__CHAND_MASK 0x00f00000L
#define TCP_CHAN_STEER_HI__CHANE_MASK 0x0f000000L
#define TCP_CHAN_STEER_HI__CHANF_MASK 0xf0000000L
#define TCP_CHAN_STEER_LO__CHAN0_MASK 0x0000000fL
#define TCP_CHAN_STEER_LO__CHAN1_MASK 0x000000f0L
#define TCP_CHAN_STEER_LO__CHAN2_MASK 0x00000f00L
#define TCP_CHAN_STEER_LO__CHAN3_MASK 0x0000f000L
#define TCP_CHAN_STEER_LO__CHAN4_MASK 0x000f0000L
#define TCP_CHAN_STEER_LO__CHAN5_MASK 0x00f00000L
#define TCP_CHAN_STEER_LO__CHAN6_MASK 0x0f000000L
#define TCP_CHAN_STEER_LO__CHAN7_MASK 0xf0000000L
#define TCP_CNTL__DISABLE_Z_MAP_MASK 0x10000000L
#define TCP_CNTL__FLAT_BUF_CACHE_SWIZZLE_MASK__CI__VI 0x00000020L
#define TCP_CNTL__FLAT_BUF_HASH_ENABLE_MASK__CI__VI 0x00000010L
#define TCP_CNTL__FORCE_EOW_TAGRAM_CNT_MASK 0x0fc00000L
#define TCP_CNTL__FORCE_EOW_TOTAL_CNT_MASK 0x001f8000L
#define TCP_CNTL__FORCE_HIT_MASK 0x00000001L
#define TCP_CNTL__FORCE_MISS_MASK 0x00000002L
#define TCP_CNTL__INV_ALL_VMIDS_MASK__CI__VI 0x20000000L
#define TCP_CNTL__L1_SIZE_MASK 0x0000000cL
#define TCP_CREDIT__LFIFO_CREDIT_MASK 0x000003ffL
#define TCP_CREDIT__REQ_FIFO_CREDIT_MASK 0x007f0000L
#define TCP_CREDIT__TD_CREDIT_MASK 0xe0000000L
#define TCP_DEBUG_DATA__DATA_MASK 0x00ffffffL
#define TCP_DEBUG_INDEX__INDEX_MASK 0x0000001fL
#define TCP_EDC_COUNTER__DED_COUNT_MASK__SI__CI 0x000f0000L
#define TCP_EDC_COUNTER__SEC_COUNT_MASK__SI__CI 0x0000000fL
#define TCP_INVALIDATE__START_MASK 0x00000001L
#define TCP_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCP_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCP_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCP_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCP_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCP_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCP_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER2_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCP_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TCP_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TCP_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TCP_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define TCP_PERFCOUNTER3_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define TCP_STATUS__TCP_BUSY_MASK 0x00000001L
#define TCP_WATCH0_ADDR_H__ADDR_MASK__CI__VI 0x0000ffffL
#define TCP_WATCH0_ADDR_L__ADDR_MASK__CI__VI 0xffffffc0L
#define TCP_WATCH0_CNTL__MASK_MASK__CI__VI 0x00ffffffL
#define TCP_WATCH0_CNTL__MODE_MASK__CI__VI 0x60000000L
#define TCP_WATCH0_CNTL__VALID_MASK__CI__VI 0x80000000L
#define TCP_WATCH0_CNTL__VMID_MASK__CI__VI 0x0f000000L
#define TCP_WATCH1_ADDR_H__ADDR_MASK__CI__VI 0x0000ffffL
#define TCP_WATCH1_ADDR_L__ADDR_MASK__CI__VI 0xffffffc0L
#define TCP_WATCH1_CNTL__MASK_MASK__CI__VI 0x00ffffffL
#define TCP_WATCH1_CNTL__MODE_MASK__CI__VI 0x60000000L
#define TCP_WATCH1_CNTL__VALID_MASK__CI__VI 0x80000000L
#define TCP_WATCH1_CNTL__VMID_MASK__CI__VI 0x0f000000L
#define TCP_WATCH2_ADDR_H__ADDR_MASK__CI__VI 0x0000ffffL
#define TCP_WATCH2_ADDR_L__ADDR_MASK__CI__VI 0xffffffc0L
#define TCP_WATCH2_CNTL__MASK_MASK__CI__VI 0x00ffffffL
#define TCP_WATCH2_CNTL__MODE_MASK__CI__VI 0x60000000L
#define TCP_WATCH2_CNTL__VALID_MASK__CI__VI 0x80000000L
#define TCP_WATCH2_CNTL__VMID_MASK__CI__VI 0x0f000000L
#define TCP_WATCH3_ADDR_H__ADDR_MASK__CI__VI 0x0000ffffL
#define TCP_WATCH3_ADDR_L__ADDR_MASK__CI__VI 0xffffffc0L
#define TCP_WATCH3_CNTL__MASK_MASK__CI__VI 0x00ffffffL
#define TCP_WATCH3_CNTL__MODE_MASK__CI__VI 0x60000000L
#define TCP_WATCH3_CNTL__VALID_MASK__CI__VI 0x80000000L
#define TCP_WATCH3_CNTL__VMID_MASK__CI__VI 0x0f000000L
#define TCS_CGTT_SCLK_CTRL__OFF_HYSTERESIS_MASK__CI 0x00000ff0L
#define TCS_CGTT_SCLK_CTRL__ON_DELAY_MASK__CI 0x0000000fL
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE0_MASK__CI 0x80000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE1_MASK__CI 0x40000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE2_MASK__CI 0x20000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE3_MASK__CI 0x10000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE4_MASK__CI 0x08000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE5_MASK__CI 0x04000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE6_MASK__CI 0x02000000L
#define TCS_CGTT_SCLK_CTRL__SOFT_OVERRIDE7_MASK__CI 0x01000000L
#define TCS_CTRL__RATE_MASK__CI 0x00000003L
#define TCS_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI 0x0f000000L
#define TCS_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI 0xf0000000L
#define TCS_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI 0x000003ffL
#define TCS_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI 0x000ffc00L
#define TCS_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI 0x00f00000L
#define TCS_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI 0x0f000000L
#define TCS_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI 0xf0000000L
#define TCS_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI 0x000ffc00L
#define TCS_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI 0x000003ffL
#define TCS_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI 0x00f00000L
#define TCS_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI 0xf0000000L
#define TCS_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI 0x000003ffL
#define TCS_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER2_SELECT__CNTR_MODE_MASK__CI 0x00f00000L
#define TCS_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI 0xf0000000L
#define TCS_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI 0x000003ffL
#define TCS_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__CI 0xffffffffL
#define TCS_PERFCOUNTER3_SELECT__CNTR_MODE_MASK__CI 0x00f00000L
#define TCS_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI 0xf0000000L
#define TCS_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI 0x000003ffL
#define TC_CFG_L1_LOAD_POLICY0__POLICY_0_MASK__CI__VI 0x00000003L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_10_MASK__CI__VI 0x00300000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_11_MASK__CI__VI 0x00c00000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_12_MASK__CI__VI 0x03000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_13_MASK__CI__VI 0x0c000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_14_MASK__CI__VI 0x30000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_15_MASK__CI__VI 0xc0000000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_1_MASK__CI__VI 0x0000000cL
#define TC_CFG_L1_LOAD_POLICY0__POLICY_2_MASK__CI__VI 0x00000030L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_3_MASK__CI__VI 0x000000c0L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_4_MASK__CI__VI 0x00000300L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_5_MASK__CI__VI 0x00000c00L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_6_MASK__CI__VI 0x00003000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_7_MASK__CI__VI 0x0000c000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_8_MASK__CI__VI 0x00030000L
#define TC_CFG_L1_LOAD_POLICY0__POLICY_9_MASK__CI__VI 0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_16_MASK__CI__VI 0x00000003L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_17_MASK__CI__VI 0x0000000cL
#define TC_CFG_L1_LOAD_POLICY1__POLICY_18_MASK__CI__VI 0x00000030L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_19_MASK__CI__VI 0x000000c0L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_20_MASK__CI__VI 0x00000300L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_21_MASK__CI__VI 0x00000c00L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_22_MASK__CI__VI 0x00003000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_23_MASK__CI__VI 0x0000c000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_24_MASK__CI__VI 0x00030000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_25_MASK__CI__VI 0x000c0000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_26_MASK__CI__VI 0x00300000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_27_MASK__CI__VI 0x00c00000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_28_MASK__CI__VI 0x03000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_29_MASK__CI__VI 0x0c000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_30_MASK__CI__VI 0x30000000L
#define TC_CFG_L1_LOAD_POLICY1__POLICY_31_MASK__CI__VI 0xc0000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_0_MASK__CI__VI 0x00000001L
#define TC_CFG_L1_STORE_POLICY__POLICY_10_MASK__CI__VI 0x00000400L
#define TC_CFG_L1_STORE_POLICY__POLICY_11_MASK__CI__VI 0x00000800L
#define TC_CFG_L1_STORE_POLICY__POLICY_12_MASK__CI__VI 0x00001000L
#define TC_CFG_L1_STORE_POLICY__POLICY_13_MASK__CI__VI 0x00002000L
#define TC_CFG_L1_STORE_POLICY__POLICY_14_MASK__CI__VI 0x00004000L
#define TC_CFG_L1_STORE_POLICY__POLICY_15_MASK__CI__VI 0x00008000L
#define TC_CFG_L1_STORE_POLICY__POLICY_16_MASK__CI__VI 0x00010000L
#define TC_CFG_L1_STORE_POLICY__POLICY_17_MASK__CI__VI 0x00020000L
#define TC_CFG_L1_STORE_POLICY__POLICY_18_MASK__CI__VI 0x00040000L
#define TC_CFG_L1_STORE_POLICY__POLICY_19_MASK__CI__VI 0x00080000L
#define TC_CFG_L1_STORE_POLICY__POLICY_1_MASK__CI__VI 0x00000002L
#define TC_CFG_L1_STORE_POLICY__POLICY_20_MASK__CI__VI 0x00100000L
#define TC_CFG_L1_STORE_POLICY__POLICY_21_MASK__CI__VI 0x00200000L
#define TC_CFG_L1_STORE_POLICY__POLICY_22_MASK__CI__VI 0x00400000L
#define TC_CFG_L1_STORE_POLICY__POLICY_23_MASK__CI__VI 0x00800000L
#define TC_CFG_L1_STORE_POLICY__POLICY_24_MASK__CI__VI 0x01000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_25_MASK__CI__VI 0x02000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_26_MASK__CI__VI 0x04000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_27_MASK__CI__VI 0x08000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_28_MASK__CI__VI 0x10000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_29_MASK__CI__VI 0x20000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_2_MASK__CI__VI 0x00000004L
#define TC_CFG_L1_STORE_POLICY__POLICY_30_MASK__CI__VI 0x40000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_31_MASK__CI__VI 0x80000000L
#define TC_CFG_L1_STORE_POLICY__POLICY_3_MASK__CI__VI 0x00000008L
#define TC_CFG_L1_STORE_POLICY__POLICY_4_MASK__CI__VI 0x00000010L
#define TC_CFG_L1_STORE_POLICY__POLICY_5_MASK__CI__VI 0x00000020L
#define TC_CFG_L1_STORE_POLICY__POLICY_6_MASK__CI__VI 0x00000040L
#define TC_CFG_L1_STORE_POLICY__POLICY_7_MASK__CI__VI 0x00000080L
#define TC_CFG_L1_STORE_POLICY__POLICY_8_MASK__CI__VI 0x00000100L
#define TC_CFG_L1_STORE_POLICY__POLICY_9_MASK__CI__VI 0x00000200L
#define TC_CFG_L1_VOLATILE__VOL_MASK__CI__VI 0x0000000fL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_0_MASK__CI__VI 0x00000003L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_10_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_11_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_12_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_13_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_14_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_15_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_1_MASK__CI__VI 0x0000000cL
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_2_MASK__CI__VI 0x00000030L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_3_MASK__CI__VI 0x000000c0L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_4_MASK__CI__VI 0x00000300L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_5_MASK__CI__VI 0x00000c00L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_6_MASK__CI__VI 0x00003000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_7_MASK__CI__VI 0x0000c000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_8_MASK__CI__VI 0x00030000L
#define TC_CFG_L2_ATOMIC_POLICY__POLICY_9_MASK__CI__VI 0x000c0000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_0_MASK__CI__VI 0x00000003L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_10_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_11_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_12_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_13_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_14_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_15_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_1_MASK__CI__VI 0x0000000cL
#define TC_CFG_L2_LOAD_POLICY0__POLICY_2_MASK__CI__VI 0x00000030L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_3_MASK__CI__VI 0x000000c0L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_4_MASK__CI__VI 0x00000300L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_5_MASK__CI__VI 0x00000c00L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_6_MASK__CI__VI 0x00003000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_7_MASK__CI__VI 0x0000c000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_8_MASK__CI__VI 0x00030000L
#define TC_CFG_L2_LOAD_POLICY0__POLICY_9_MASK__CI__VI 0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_16_MASK__CI__VI 0x00000003L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_17_MASK__CI__VI 0x0000000cL
#define TC_CFG_L2_LOAD_POLICY1__POLICY_18_MASK__CI__VI 0x00000030L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_19_MASK__CI__VI 0x000000c0L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_20_MASK__CI__VI 0x00000300L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_21_MASK__CI__VI 0x00000c00L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_22_MASK__CI__VI 0x00003000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_23_MASK__CI__VI 0x0000c000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_24_MASK__CI__VI 0x00030000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_25_MASK__CI__VI 0x000c0000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_26_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_27_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_28_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_29_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_30_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_LOAD_POLICY1__POLICY_31_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_0_MASK__CI__VI 0x00000003L
#define TC_CFG_L2_STORE_POLICY0__POLICY_10_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_11_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_12_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_13_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_14_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_15_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_1_MASK__CI__VI 0x0000000cL
#define TC_CFG_L2_STORE_POLICY0__POLICY_2_MASK__CI__VI 0x00000030L
#define TC_CFG_L2_STORE_POLICY0__POLICY_3_MASK__CI__VI 0x000000c0L
#define TC_CFG_L2_STORE_POLICY0__POLICY_4_MASK__CI__VI 0x00000300L
#define TC_CFG_L2_STORE_POLICY0__POLICY_5_MASK__CI__VI 0x00000c00L
#define TC_CFG_L2_STORE_POLICY0__POLICY_6_MASK__CI__VI 0x00003000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_7_MASK__CI__VI 0x0000c000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_8_MASK__CI__VI 0x00030000L
#define TC_CFG_L2_STORE_POLICY0__POLICY_9_MASK__CI__VI 0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_16_MASK__CI__VI 0x00000003L
#define TC_CFG_L2_STORE_POLICY1__POLICY_17_MASK__CI__VI 0x0000000cL
#define TC_CFG_L2_STORE_POLICY1__POLICY_18_MASK__CI__VI 0x00000030L
#define TC_CFG_L2_STORE_POLICY1__POLICY_19_MASK__CI__VI 0x000000c0L
#define TC_CFG_L2_STORE_POLICY1__POLICY_20_MASK__CI__VI 0x00000300L
#define TC_CFG_L2_STORE_POLICY1__POLICY_21_MASK__CI__VI 0x00000c00L
#define TC_CFG_L2_STORE_POLICY1__POLICY_22_MASK__CI__VI 0x00003000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_23_MASK__CI__VI 0x0000c000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_24_MASK__CI__VI 0x00030000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_25_MASK__CI__VI 0x000c0000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_26_MASK__CI__VI 0x00300000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_27_MASK__CI__VI 0x00c00000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_28_MASK__CI__VI 0x03000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_29_MASK__CI__VI 0x0c000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_30_MASK__CI__VI 0x30000000L
#define TC_CFG_L2_STORE_POLICY1__POLICY_31_MASK__CI__VI 0xc0000000L
#define TC_CFG_L2_VOLATILE__VOL_MASK__CI__VI 0x0000000fL
#define TDP_ACC_CORE_0__Cmp_Unit_Tdp_Margin_Acc_MASK__CI__VI 0x001fffffL
#define TDP_ACC_CORE_0__Cmp_Unit_Tdp_Sample_Cnt_MASK__CI__VI 0xff000000L
#define TDP_ACC_CORE_0__RESERVED_MASK__CI__VI 0x00e00000L
#define TDP_ACC_CORE_1__Cmp_Unit_Tdp_Margin_Acc_MASK__CI__VI 0x001fffffL
#define TDP_ACC_CORE_1__Cmp_Unit_Tdp_Sample_Cnt_MASK__CI__VI 0xff000000L
#define TDP_ACC_CORE_1__RESERVED_MASK__CI__VI 0x00e00000L
#define TD_CGTT_CTRL__OFF_HYSTERESIS_MASK 0x00000ff0L
#define TD_CGTT_CTRL__ON_DELAY_MASK 0x0000000fL
#define TD_CGTT_CTRL__SOFT_OVERRIDE0_MASK 0x80000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE1_MASK 0x40000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE2_MASK 0x20000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE3_MASK 0x10000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE4_MASK 0x08000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE5_MASK 0x04000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE6_MASK 0x02000000L
#define TD_CGTT_CTRL__SOFT_OVERRIDE7_MASK 0x01000000L
#define TD_CNTL__DISABLE_POWER_THROTTLE_MASK__CI__VI 0x00100000L
#define TD_CNTL__EXTEND_LDS_STALL_MASK 0x00000600L
#define TD_CNTL__GATHER4_DX9_MODE_MASK 0x00080000L
#define TD_CNTL__GATHER4_FLOAT_MODE_MASK 0x00010000L
#define TD_CNTL__LDS_STALL_PHASE_ADJUST_MASK 0x00001800L
#define TD_CNTL__LD_FLOAT_MODE_MASK 0x00040000L
#define TD_CNTL__PAD_STALL_EN_MASK 0x00000100L
#define TD_CNTL__PRECISION_COMPATIBILITY_MASK__CI__VI 0x00008000L
#define TD_CNTL__SYNC_PHASE_SH_MASK 0x00000003L
#define TD_CNTL__SYNC_PHASE_VC_SMX_MASK 0x00000030L
#define TD_DEBUG_DATA__DATA_MASK__CI__VI 0xffffffffL
#define TD_DEBUG_DATA__DATA_MASK__SI 0x00ffffffL
#define TD_DEBUG_INDEX__INDEX_MASK 0x0000001fL
#define TD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define TD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000000ffL
#define TD_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TD_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define TD_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x0003fc00L
#define TD_PERFCOUNTER0_SELECT__PERF_SEL_MASK 0x000000ffL
#define TD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define TD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define TD_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define TD_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define TD_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x0003fc00L
#define TD_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL
#define TD_SCRATCH__SCRATCH_MASK 0xffffffffL
#define TD_STATUS__BUSY_MASK 0x80000000L
#define THERMAL_PROTECT_COUNTER__THERMAL_PROTECT_COUNTER_MASK__SI 0xffffffffL
#define THM_CLK_CNTL__CMON_CLK_SEL_MASK 0x000000ffL
#define THM_CLK_CNTL__TMON_CLK_SEL_MASK 0x0000ff00L
#define THM_CMON_CTRL2__ADC_RANGE_RST_MASK__SI 0x00000001L
#define THM_CMON_CTRL__ADC_CFG_MASK__SI 0x00001800L
#define THM_CMON_CTRL__ADC_GAIN_ADJ_MASK__SI 0x00000780L
#define THM_CMON_CTRL__ADC_GAIN_ADJ_MODE_MASK__SI 0x40000000L
#define THM_CMON_CTRL__BGADJ_MASK__SI 0x0000007eL
#define THM_CMON_CTRL__BGADJ_MODE_MASK__SI 0x20000000L
#define THM_CMON_CTRL__CMON_RESET_MASK__SI 0x80000000L
#define THM_CMON_CTRL__DAC_BYPASS_MASK__SI 0x07fe0000L
#define THM_CMON_CTRL__OFFSET_CAN_EN_MASK__SI 0x08000000L
#define THM_CMON_CTRL__PDB_MASK__SI 0x00000001L
#define THM_CMON_CTRL__SELF_CAL_EN_MASK__SI 0x10000000L
#define THM_CMON_CTRL__TESTCNTL_MASK__SI 0x0001e000L
#define THM_CTF_DELAY__CTF_DELAY_CNT_MASK__CI 0x000fffffL
#define THM_CTF_STATUS__CTF_THRESHOLD_EXCEEDED_MASK__CI 0x00000001L
#define THM_CTF_STATUS__CTF_TRIGGERED_MASK__CI 0x00000002L
#define THM_SMC_IND_DATA__SMC_IND_DATA_MASK__CI 0xffffffffL
#define THM_SMC_IND_INDEX__SMC_IND_ADDR_MASK__CI 0xffffffffL
#define THM_SW_TEMP__SW_TEMP_MASK__CI 0x000001ffL
#define THM_TMON0_CSR_RD__READ_DATA_MASK__SI__CI 0x00000fffL
#define THM_TMON0_CSR_WR__CSR_ADDR_MASK__SI__CI 0x00000ffcL
#define THM_TMON0_CSR_WR__CSR_READ_MASK__SI__CI 0x00000002L
#define THM_TMON0_CSR_WR__CSR_WRITE_MASK__SI__CI 0x00000001L
#define THM_TMON0_CSR_WR__SPARE_MASK__SI__CI 0x01000000L
#define THM_TMON0_CSR_WR__WRITE_DATA_MASK__SI__CI 0x00fff000L
#define THM_TMON0_CTRL2__RDIL_PRESENT_MASK__SI__CI 0x0000ffffL
#define THM_TMON0_CTRL2__RDIR_PRESENT_MASK__SI__CI 0xffff0000L
#define THM_TMON0_CTRL__BGADJ_MASK__SI__CI 0x000001feL
#define THM_TMON0_CTRL__BGADJ_MODE_MASK__SI__CI 0x00000200L
#define THM_TMON0_CTRL__DEBUG_MODE_MASK__SI__CI 0x00001000L
#define THM_TMON0_CTRL__INT_MEAS_EN_MASK__SI__CI 0x00000800L
#define THM_TMON0_CTRL__POWER_DOWN_MASK__SI__CI 0x00000001L
#define THM_TMON0_CTRL__TMON_PAUSE_MASK__SI__CI 0x00000400L
#define THM_TMON0_DEBUG__DEBUG_RDI_MASK__SI__CI 0x0000001fL
#define THM_TMON0_DEBUG__DEBUG_Z_MASK__SI__CI 0x0000ffe0L
#define THM_TMON0_INT_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_INT_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_INT_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL0_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL0_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL0_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL10_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL10_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL10_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL11_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL11_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL11_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL12_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL12_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL12_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL13_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL13_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL13_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL14_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL14_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL14_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL15_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL15_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL15_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL1_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL1_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL1_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL2_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL2_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL2_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL3_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL3_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL3_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL4_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL4_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL4_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL5_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL5_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL5_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL6_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL6_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL6_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL7_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL7_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL7_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL8_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL8_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL8_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIL9_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIL9_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIL9_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR0_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR0_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR0_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR10_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR10_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR10_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR11_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR11_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR11_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR12_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR12_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR12_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR13_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR13_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR13_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR14_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR14_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR14_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR15_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR15_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR15_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR1_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR1_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR1_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR2_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR2_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR2_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR3_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR3_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR3_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR4_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR4_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR4_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR5_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR5_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR5_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR6_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR6_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR6_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR7_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR7_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR7_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR8_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR8_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR8_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON0_RDIR9_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON0_RDIR9_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON0_RDIR9_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_CSR_RD__READ_DATA_MASK__SI__CI 0x00000fffL
#define THM_TMON1_CSR_WR__CSR_ADDR_MASK__SI__CI 0x00000ffcL
#define THM_TMON1_CSR_WR__CSR_READ_MASK__SI__CI 0x00000002L
#define THM_TMON1_CSR_WR__CSR_WRITE_MASK__SI__CI 0x00000001L
#define THM_TMON1_CSR_WR__SPARE_MASK__SI__CI 0x01000000L
#define THM_TMON1_CSR_WR__WRITE_DATA_MASK__SI__CI 0x00fff000L
#define THM_TMON1_CTRL2__RDIL_PRESENT_MASK__SI__CI 0x0000ffffL
#define THM_TMON1_CTRL2__RDIR_PRESENT_MASK__SI__CI 0xffff0000L
#define THM_TMON1_CTRL__BGADJ_MASK__SI__CI 0x000001feL
#define THM_TMON1_CTRL__BGADJ_MODE_MASK__SI__CI 0x00000200L
#define THM_TMON1_CTRL__DEBUG_MODE_MASK__SI__CI 0x00001000L
#define THM_TMON1_CTRL__INT_MEAS_EN_MASK__SI__CI 0x00000800L
#define THM_TMON1_CTRL__POWER_DOWN_MASK__SI__CI 0x00000001L
#define THM_TMON1_CTRL__TMON_PAUSE_MASK__SI__CI 0x00000400L
#define THM_TMON1_DEBUG__DEBUG_RDI_MASK__SI__CI 0x0000001fL
#define THM_TMON1_DEBUG__DEBUG_Z_MASK__SI__CI 0x0000ffe0L
#define THM_TMON1_INT_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_INT_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_INT_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL0_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL0_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL0_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL10_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL10_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL10_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL11_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL11_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL11_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL12_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL12_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL12_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL13_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL13_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL13_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL14_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL14_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL14_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL15_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL15_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL15_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL1_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL1_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL1_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL2_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL2_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL2_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL3_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL3_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL3_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL4_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL4_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL4_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL5_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL5_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL5_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL6_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL6_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL6_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL7_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL7_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL7_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL8_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL8_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL8_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIL9_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIL9_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIL9_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR0_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR0_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR0_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR10_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR10_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR10_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR11_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR11_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR11_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR12_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR12_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR12_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR13_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR13_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR13_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR14_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR14_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR14_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR15_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR15_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR15_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR1_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR1_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR1_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR2_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR2_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR2_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR3_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR3_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR3_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR4_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR4_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR4_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR5_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR5_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR5_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR6_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR6_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR6_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR7_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR7_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR7_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR8_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR8_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR8_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON1_RDIR9_DATA__TEMP_MASK__SI__CI 0x00fff000L
#define THM_TMON1_RDIR9_DATA__VALID_MASK__SI__CI 0x00000800L
#define THM_TMON1_RDIR9_DATA__Z_MASK__SI__CI 0x000007ffL
#define THM_TMON_CONFIG2__A_MASK__SI__CI 0x00000fffL
#define THM_TMON_CONFIG2__B_MASK__SI__CI 0x0003f000L
#define THM_TMON_CONFIG2__C_MASK__SI__CI 0x1ffc0000L
#define THM_TMON_CONFIG2__K_MASK__SI__CI 0x20000000L
#define THM_TMON_CONFIG__CONFIG_SOURCE_MASK__CI 0x00000020L
#define THM_TMON_CONFIG__DEBUG_BUS_EN_MASK__SI 0x00000020L
#define THM_TMON_CONFIG__FORCE_MAX_ACQ_MASK__SI__CI 0x00000008L
#define THM_TMON_CONFIG__NUM_ACQ_MASK__SI__CI 0x00000007L
#define THM_TMON_CONFIG__RDI_INTERLEAVE_MASK__SI__CI 0x00000010L
#define THM_TMON_CONFIG__Z_MASK__SI__CI 0xffe00000L
#define TMDS_CNTL__TMDS_COLOR_FORMAT_MASK__SI 0x00000300L
#define TMDS_CNTL__TMDS_PIXEL_ENCODING_MASK__SI 0x00000010L
#define TMDS_CNTL__TMDS_SYNC_PHASE_MASK__SI 0x00000001L
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_DELAY_MASK__SI 0x00000300L
#define TMDS_CONTROL0_FEEDBACK__TMDS_CONTROL0_FEEDBACK_SELECT_MASK__SI 0x00000003L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR0_OUT_EN_MASK__SI 0x00000001L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR1_OUT_EN_MASK__SI 0x00000002L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR2_OUT_EN_MASK__SI 0x00000004L
#define TMDS_CONTROL_CHAR__TMDS_CONTROL_CHAR3_OUT_EN_MASK__SI 0x00000008L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_2BIT_COUNTER_EN_MASK__SI 0x80000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_DELAY_MASK__SI 0x00000070L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_INVERT_MASK__SI 0x00000080L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_MODULATION_MASK__SI 0x00000300L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_DATA_SEL_MASK__SI 0x0000000fL
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_FB_SYNC_CONT_MASK__SI 0x00000800L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_PATTERN_OUT_EN_MASK__SI 0x00001000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL0_USE_FEEDBACK_PATH_MASK__SI 0x00000400L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_DELAY_MASK__SI 0x00700000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_INVERT_MASK__SI 0x00800000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_MODULATION_MASK__SI 0x03000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_DATA_SEL_MASK__SI 0x000f0000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_FB_SYNC_CONT_MASK__SI 0x08000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_PATTERN_OUT_EN_MASK__SI 0x10000000L
#define TMDS_CTL0_1_GEN_CNTL__TMDS_CTL1_USE_FEEDBACK_PATH_MASK__SI 0x04000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_DELAY_MASK__SI 0x00000070L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_INVERT_MASK__SI 0x00000080L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_MODULATION_MASK__SI 0x00000300L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_DATA_SEL_MASK__SI 0x0000000fL
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_FB_SYNC_CONT_MASK__SI 0x00000800L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_PATTERN_OUT_EN_MASK__SI 0x00001000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL2_USE_FEEDBACK_PATH_MASK__SI 0x00000400L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_DELAY_MASK__SI 0x00700000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_INVERT_MASK__SI 0x00800000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_MODULATION_MASK__SI 0x03000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_DATA_SEL_MASK__SI 0x000f0000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_FB_SYNC_CONT_MASK__SI 0x08000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_PATTERN_OUT_EN_MASK__SI 0x10000000L
#define TMDS_CTL2_3_GEN_CNTL__TMDS_CTL3_USE_FEEDBACK_PATH_MASK__SI 0x04000000L
#define TMDS_CTL_BITS__TMDS_CTL0_MASK__SI 0x00000001L
#define TMDS_CTL_BITS__TMDS_CTL1_MASK__SI 0x00000100L
#define TMDS_CTL_BITS__TMDS_CTL2_MASK__SI 0x00010000L
#define TMDS_CTL_BITS__TMDS_CTL3_MASK__SI 0x01000000L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_EN_MASK__SI 0x00000001L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_FORCE_MASK__SI 0x01000000L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_EN_MASK__SI 0x00000100L
#define TMDS_DCBALANCER_CONTROL__TMDS_DCBALANCER_TEST_IN_MASK__SI 0x000f0000L
#define TMDS_DCBALANCER_CONTROL__TMDS_SYNC_DCBAL_EN_MASK__SI 0x00000070L
#define TMDS_DEBUG__TMDS_DEBUG_DE_EN_MASK__SI 0x02000000L
#define TMDS_DEBUG__TMDS_DEBUG_DE_MASK__SI 0x01000000L
#define TMDS_DEBUG__TMDS_DEBUG_EN_MASK__SI 0x00000001L
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_EN_MASK__SI 0x00000200L
#define TMDS_DEBUG__TMDS_DEBUG_HSYNC_MASK__SI 0x00000100L
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_EN_MASK__SI 0x00020000L
#define TMDS_DEBUG__TMDS_DEBUG_VSYNC_MASK__SI 0x00010000L
#define TMDS_STEREOSYNC_CTL_SEL__TMDS_STEREOSYNC_CTL_SEL_MASK__SI 0x00000003L
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN0_MASK__SI 0x000003ffL
#define TMDS_SYNC_CHAR_PATTERN_0_1__TMDS_SYNC_CHAR_PATTERN1_MASK__SI 0x03ff0000L
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN2_MASK__SI 0x000003ffL
#define TMDS_SYNC_CHAR_PATTERN_2_3__TMDS_SYNC_CHAR_PATTERN3_MASK__SI 0x03ff0000L
#define TMDS_SYNC_DCBALANCE_CHAR__TMDS_SYNC_DCBAL_CHAR01_MASK__SI 0x000003ffL
#define TMDS_SYNC_DCBALANCE_CHAR__TMDS_SYNC_DCBAL_CHAR11_MASK__SI 0x03ff0000L
#define TST_MISC_CTRL__BITS31_4_MASK 0xfffffff0L
#define TST_MISC_CTRL__JTAG_SRBM_DIS_MASK 0x00000002L
#define TST_MISC_CTRL__TST_CNB_DONE_MASK 0x00000008L
#define TST_MISC_CTRL__TST_SMSCLK_DIS_MASK 0x00000004L
#define TST_MISC_CTRL__TST_TCLK_SLOW_EN_MASK 0x00000001L
#define TST_TC_JTAG_0__TST_TC_MODE_MASK 0x00010000L
#define TST_TC_JTAG_0__TST_TC_TDI_MASK 0x0000ff00L
#define TST_TC_JTAG_0__TST_TC_TDO_MASK_MASK 0xff000000L
#define TST_TC_JTAG_0__TST_TC_TMS_MASK 0x000000ffL
#define TST_TC_JTAG_1__TC_TST_DONE_MASK 0x80000000L
#define TST_TC_JTAG_1__TC_TST_TDO_MASK 0x000000ffL
#define UART_CLK_GPIO_SEL__CLK_OBSERVE_GPIO_MASK 0x00007c00L
#define UART_CLK_GPIO_SEL__UART_RX_GPIO_MASK 0x000003e0L
#define UART_CLK_GPIO_SEL__UART_TX_GPIO_MASK 0x0000001fL
#define UNDERFLOW_STATUS__DATA_UNDERFLOW_ACK_MASK__SI 0x00000100L
#define UNDERFLOW_STATUS__DATA_UNDERFLOW_FLAG_MASK__SI 0x00000001L
#define UNDERFLOW_STATUS__DATA_UNDERFLOW_INT_STATUS_MASK__SI 0x01000000L
#define UNDERFLOW_STATUS__DATA_UNDERFLOW_MASK_MASK__SI 0x00010000L
#define UNDERFLOW_STATUS__REQUEST_UNDERFLOW_ACK_MASK__SI 0x00000200L
#define UNDERFLOW_STATUS__REQUEST_UNDERFLOW_FLAG_MASK__SI 0x00000002L
#define UNDERFLOW_STATUS__REQUEST_UNDERFLOW_INT_STATUS_MASK__SI 0x02000000L
#define UNDERFLOW_STATUS__REQUEST_UNDERFLOW_MASK_MASK__SI 0x00020000L
#define UNDERFLOW_STATUS__UNDERFLOW_MASK_NO_RTS_ACTIVE_MASK__SI 0x00040000L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYNSEL_MASK__SI 0x00000001L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_ERROR_MASK__SI 0x00000040L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DSYN_LEVEL_MASK__SI 0x00000030L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_DUAL_LINK_PHASE_MASK__SI 0x00010000L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_LINK_ENABLE_MASK__SI 0x00001000L
#define UNIPHY_DATA_SYNCHRONIZATION__UNIPHY_SOURCE_SELECT_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_AK_MASK__SI 0x00000400L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_CALOUT_ERROR_LINKA_MASK__SI 0x00000200L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_CALOUT_LINKA_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_CALOUT_POLARITY_LINKA_MASK__SI 0x00001000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_ENABLE_LINKA_MASK__SI 0x00000001L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKA_MASK__SI 0x10000000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_OVERRIDE_LINKA_MASK__SI 0x0f000000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_STEP_DELAY_LINKA_MASK__SI 0x00f00000L
#define UNIPHY_IMPCAL_LINKA__UNIPHY_IMPCAL_VALUE_LINKA_MASK__SI 0x000f0000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_AK_MASK__SI 0x00000400L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_CALOUT_ERROR_LINKB_MASK__SI 0x00000200L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_CALOUT_LINKB_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_CALOUT_POLARITY_LINKB_MASK__SI 0x00001000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_ENABLE_LINKB_MASK__SI 0x00000001L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKB_MASK__SI 0x10000000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_OVERRIDE_LINKB_MASK__SI 0x0f000000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_STEP_DELAY_LINKB_MASK__SI 0x00f00000L
#define UNIPHY_IMPCAL_LINKB__UNIPHY_IMPCAL_VALUE_LINKB_MASK__SI 0x000f0000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_AK_MASK__SI 0x00000400L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_CALOUT_ERROR_LINKC_MASK__SI 0x00000200L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_CALOUT_LINKC_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_CALOUT_POLARITY_LINKC_MASK__SI 0x00001000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_ENABLE_LINKC_MASK__SI 0x00000001L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKC_MASK__SI 0x10000000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_OVERRIDE_LINKC_MASK__SI 0x0f000000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_STEP_DELAY_LINKC_MASK__SI 0x00f00000L
#define UNIPHY_IMPCAL_LINKC__UNIPHY_IMPCAL_VALUE_LINKC_MASK__SI 0x000f0000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_AK_MASK__SI 0x00000400L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_CALOUT_ERROR_LINKD_MASK__SI 0x00000200L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_CALOUT_LINKD_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_CALOUT_POLARITY_LINKD_MASK__SI 0x00001000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_ENABLE_LINKD_MASK__SI 0x00000001L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKD_MASK__SI 0x10000000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_OVERRIDE_LINKD_MASK__SI 0x0f000000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_STEP_DELAY_LINKD_MASK__SI 0x00f00000L
#define UNIPHY_IMPCAL_LINKD__UNIPHY_IMPCAL_VALUE_LINKD_MASK__SI 0x000f0000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_AK_MASK__SI 0x00000400L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_CALOUT_ERROR_LINKE_MASK__SI 0x00000200L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_CALOUT_LINKE_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_CALOUT_POLARITY_LINKE_MASK__SI 0x00001000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_ENABLE_LINKE_MASK__SI 0x00000001L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKE_MASK__SI 0x10000000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_OVERRIDE_LINKE_MASK__SI 0x0f000000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_STEP_DELAY_LINKE_MASK__SI 0x00f00000L
#define UNIPHY_IMPCAL_LINKE__UNIPHY_IMPCAL_VALUE_LINKE_MASK__SI 0x000f0000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_AK_MASK__SI 0x00000400L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_CALOUT_ERROR_LINKF_MASK__SI 0x00000200L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_CALOUT_LINKF_MASK__SI 0x00000100L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_CALOUT_POLARITY_LINKF_MASK__SI 0x00001000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_ENABLE_LINKF_MASK__SI 0x00000001L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_ENABLE_LINKF_MASK__SI 0x10000000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_OVERRIDE_LINKF_MASK__SI 0x0f000000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_STEP_DELAY_LINKF_MASK__SI 0x00f00000L
#define UNIPHY_IMPCAL_LINKF__UNIPHY_IMPCAL_VALUE_LINKF_MASK__SI 0x000f0000L
#define UNIPHY_IMPCAL_PERIOD__UNIPHY_IMPCAL_PERIOD_MASK__SI 0xffffffffL
#define UNIPHY_MACRO_CONTROL1__UNIPHY_PREMPH_STR0_MASK__SI 0x0000000cL
#define UNIPHY_MACRO_CONTROL1__UNIPHY_PREMPH_STR1_MASK__SI 0x000000c0L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_PREMPH_STR2_MASK__SI 0x00000c00L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_PREMPH_STR3_MASK__SI 0x0000c000L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_PREMPH_STR4_MASK__SI 0x000c0000L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS0_MASK__SI 0x00000003L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS1_MASK__SI 0x00000030L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS2_MASK__SI 0x00000300L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS3_MASK__SI 0x00003000L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS4_MASK__SI 0x00030000L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS_STR_EN_MASK__SI 0x00100000L
#define UNIPHY_MACRO_CONTROL1__UNIPHY_TX_VS_STR_MASK__SI 0x0f000000L
#define UNIPHY_MACRO_CONTROL2__UNIPHY_BGADJ_MASK__SI 0x0003f000L
#define UNIPHY_MACRO_CONTROL2__UNIPHY_BGPDN_MASK__SI 0x10000000L
#define UNIPHY_MACRO_CONTROL2__UNIPHY_RESERVED_MASK__SI 0x0000003fL
#define UNIPHY_MACRO_CONTROL2__UNIPHY_TX_VS_ADJ_MASK__SI 0x01f00000L
#define UNIPHY_MACRO_CONTROL3__UNIPHY_P90PLL_BUF_PDNB_MASK__SI 0x00000001L
#define UNIPHY_MACRO_CONTROL3__UNIPHY_P90PLL_CLKF_MASK__SI 0x00007f00L
#define UNIPHY_MACRO_CONTROL3__UNIPHY_P90PLL_CLKR_MASK__SI 0x00030000L
#define UNIPHY_MACRO_CONTROL3__UNIPHY_P90PLL_INT_CP_CNTL_MASK__SI 0x0f000000L
#define UNIPHY_MACRO_CONTROL3__UNIPHY_P90PLL_PROP_CP_CNTL_MASK__SI 0xf0000000L
#define UNIPHY_MACRO_CONTROL3__UNIPHY_PHYPLL_PDIV_SEL_MASK__SI 0x00700000L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_CHANNEL0_XBAR_SOURCE_MASK__SI 0x00000003L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_CHANNEL1_XBAR_SOURCE_MASK__SI 0x0000000cL
#define UNIPHY_MACRO_CONTROL4__UNIPHY_CHANNEL2_XBAR_SOURCE_MASK__SI 0x00000030L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_CHANNEL3_XBAR_SOURCE_MASK__SI 0x000000c0L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_P90PLL_RESET_EN_MASK__SI 0x00001000L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_P90PLL_TCLK_10X_SRC_MASK__SI 0x00002000L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_PBYPASS_MASK__SI 0x00008000L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_PG2PLL_VCTRLADC_EN_MASK__SI 0x00100000L
#define UNIPHY_MACRO_CONTROL4__UNIPHY_PTCLK_10X_EN_MASK__SI 0x00020000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_BG2PLL_VCTRLADC_MASK__SI 0x0f000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_EN_MASK__SI 0x00001000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR_4_MASK__SI 0x20000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_ERROR_MASK__SI 0x000f0000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_DIG_BIST_RESET_MASK__SI 0x00002000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_GEN_STATUS_4_MASK__SI 0x40000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_GEN_STATUS_MASK__SI 0x00f00000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_P90_BPLL_INTRESET_MASK__SI 0x10000000L
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TEST_CNTL_MASK__SI 0x0000000fL
#define UNIPHY_REG_TEST_OUTPUT__UNIPHY_TX_MASK__SI 0x000003f0L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_CLKINV_MASK__SI 0x00001000L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_IDCLK_SEL_MASK__SI 0x00000100L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_IDSCKSEL_MASK__SI 0x00000030L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_INCOHERENT_BY2_MASK__SI 0x00010000L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_ITCLKSEL_MASK__SI 0x40000000L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_ITMDS_INCO_EN_MASK__SI 0x10000000L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_PLL_ENABLE_MASK__SI 0x00000001L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_PLL_PWRUP_SEQ_EN_MASK__SI 0x00000040L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_PLL_RESET_MASK__SI 0x00000002L
#define UNIPHY_TRANSMITTER_CONTROL__UNIPHY_VCO_MODE_MASK__SI 0x00100000L
#define URGENCY_STAT__MEMORY_LEVEL_MASK__SI 0x000fff00L
#define URGENCY_STAT__URGENCY_STAT_MASK__SI 0x00000001L
#define USER_SQC_BANK_DISABLE__SQC0_BANK_DISABLE_MASK 0x000f0000L
#define USER_SQC_BANK_DISABLE__SQC1_BANK_DISABLE_MASK 0x00f00000L
#define USER_SQC_BANK_DISABLE__SQC2_BANK_DISABLE_MASK__CI__VI 0x0f000000L
#define USER_SQC_BANK_DISABLE__SQC3_BANK_DISABLE_MASK__CI__VI 0xf0000000L
#define UVD_ADDR_MODE__ADDR_MODE_DBW_EN_MASK__SI 0x00000010L
#define UVD_ADDR_MODE__ADDR_MODE_DBW_MASK__SI 0x0000000cL
#define UVD_ADDR_MODE__ADDR_MODE_DB_MASK__SI 0x00000060L
#define UVD_ADDR_MODE__ADDR_MODE_MASK__SI 0x00000003L
#define UVD_ADDR_MODE__ARRAY_MODE_MASK__SI 0x00001e00L
#define UVD_ADDR_MODE__DBW_ARRAY_MODE_MASK__SI 0x0001e000L
#define UVD_ADDR_MODE__DBW_FIELD_FORMAT_MASK__SI 0x00000100L
#define UVD_ADDR_MODE__DB_ARRAY_MODE_MASK__SI 0x001e0000L
#define UVD_ADDR_MODE__DB_MP_ADDR_MODE_DECOUPLE_MASK__SI 0x00000080L
#define UVD_ADDR_MODE__USE_ADDR_MACRO_MASK__SI 0x00200000L
#define UVD_AVP_COOKIE_ID__ID_MASK__SI 0x0fffffffL
#define UVD_AVP_CSA_ADDR__ADDR_MASK__SI 0x0fffffffL
#define UVD_AVP_CSA_SIZE__SIZE_MASK__SI 0xffffffffL
#define UVD_AVP_EXT_INT_CTX_ID__CTX_ID_MASK__SI 0x0fffffffL
#define UVD_AVP_EXT_INT_ID__ID_MASK__SI 0x000000ffL
#define UVD_AVP_FCS_STATUS__STATUS_MASK__SI 0xffffffffL
#define UVD_AVP_IDLE_COOKIE_ID__ID_MASK__SI 0x0fffffffL
#define UVD_AVP_RLC_HB_BASE__HB_BASE_MASK__SI 0xffffffffL
#define UVD_AVP_RLC_HB_CNTL__HB_BUFSZ_MASK__SI 0xffffffffL
#define UVD_AVP_RLC_HB_RPTR__HB_RPTR_MASK__SI 0xffffffffL
#define UVD_AVP_RLC_HB_WPTR_LSB_ADDR__HB_WPTR_LSB_ADDR_MASK__SI 0xfffffffcL
#define UVD_AVP_RLC_HB_WPTR_MSB_ADDR__HB_WPTR_MSB_ADDR_MASK__SI 0x000000ffL
#define UVD_AVP_RLC_HB_WPTR__HB_WPTR_MASK__SI 0xffffffffL
#define UVD_AVP_RLC_RL_BASE__RL_BASE_MASK__SI 0xffffffffL
#define UVD_AVP_RLC_RL_SIZE__RL_SIZE_MASK__SI 0x0000000fL
#define UVD_AVP_RLC_SCRATCH__SCRATCH_MASK__SI 0xffffffffL
#define UVD_CBUF_ID__CBUF_ID_MASK__SI 0xffffffffL
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK__SI 0x0000f000L
#define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK__SI 0x00000f00L
#define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK__SI 0x00000001L
#define UVD_CGC_CTRL__IDCT_MODE_MASK__SI 0x00800000L
#define UVD_CGC_CTRL__LBSI_MODE_MASK__SI 0x04000000L
#define UVD_CGC_CTRL__LMI_MC_MODE_MASK__SI 0x00200000L
#define UVD_CGC_CTRL__LMI_UMC_MODE_MASK__SI 0x00400000L
#define UVD_CGC_CTRL__MPC_MODE_MASK__SI 0x02000000L
#define UVD_CGC_CTRL__MPEG2_MODE_MASK__SI 0x00040000L
#define UVD_CGC_CTRL__MPRD_MODE_MASK__SI 0x01000000L
#define UVD_CGC_CTRL__RBC_MODE_MASK__SI 0x00100000L
#define UVD_CGC_CTRL__REGS_MODE_MASK__SI 0x00080000L
#define UVD_CGC_CTRL__SYS_MODE_MASK__SI 0x00010000L
#define UVD_CGC_CTRL__UDEC_MODE_MASK__SI 0x00020000L
#define UVD_CGC_GATE__IDCT_MASK__SI 0x00000080L
#define UVD_CGC_GATE__LBSI_MASK__SI 0x00000400L
#define UVD_CGC_GATE__LMI_MC_MASK__SI 0x00000020L
#define UVD_CGC_GATE__LMI_UMC_MASK__SI 0x00000040L
#define UVD_CGC_GATE__MPC_MASK__SI 0x00000200L
#define UVD_CGC_GATE__MPEG2_MASK__SI 0x00000004L
#define UVD_CGC_GATE__MPRD_MASK__SI 0x00000100L
#define UVD_CGC_GATE__RBC_MASK__SI 0x00000010L
#define UVD_CGC_GATE__REGS_MASK__SI 0x00000008L
#define UVD_CGC_GATE__SYS_MASK__SI 0x00000001L
#define UVD_CGC_GATE__UDEC_MASK__SI 0x00000002L
#define UVD_CGC_STATUS__IDCT_SCLK_MASK__SI 0x00004000L
#define UVD_CGC_STATUS__IDCT_VCLK_MASK__SI 0x00008000L
#define UVD_CGC_STATUS__LBSI_SCLK_MASK__SI 0x00200000L
#define UVD_CGC_STATUS__LBSI_VCLK_MASK__SI 0x00400000L
#define UVD_CGC_STATUS__LMI_MC_SCLK_MASK__SI 0x00001000L
#define UVD_CGC_STATUS__LMI_UMC_SCLK_MASK__SI 0x00002000L
#define UVD_CGC_STATUS__MPC_DCLK_MASK__SI 0x00100000L
#define UVD_CGC_STATUS__MPC_SCLK_MASK__SI 0x00080000L
#define UVD_CGC_STATUS__MPEG2_DCLK_MASK__SI 0x00000080L
#define UVD_CGC_STATUS__MPEG2_SCLK_MASK__SI 0x00000040L
#define UVD_CGC_STATUS__MPEG2_VCLK_MASK__SI 0x00000100L
#define UVD_CGC_STATUS__MPRD_DCLK_MASK__SI 0x00020000L
#define UVD_CGC_STATUS__MPRD_SCLK_MASK__SI 0x00010000L
#define UVD_CGC_STATUS__MPRD_VCLK_MASK__SI 0x00040000L
#define UVD_CGC_STATUS__RBC_SCLK_MASK__SI 0x00000800L
#define UVD_CGC_STATUS__REGS_SCLK_MASK__SI 0x00000200L
#define UVD_CGC_STATUS__REGS_VCLK_MASK__SI 0x00000400L
#define UVD_CGC_STATUS__SYS_DCLK_MASK__SI 0x00000002L
#define UVD_CGC_STATUS__SYS_SCLK_MASK__SI 0x00000001L
#define UVD_CGC_STATUS__SYS_VCLK_MASK__SI 0x00000004L
#define UVD_CGC_STATUS__UDEC_DCLK_MASK__SI 0x00000010L
#define UVD_CGC_STATUS__UDEC_SCLK_MASK__SI 0x00000008L
#define UVD_CGC_STATUS__UDEC_VCLK_MASK__SI 0x00000020L
#define UVD_CONFIG__UVD_RDREQ_URG_MASK__SI__CI 0x00000f00L
#define UVD_CONFIG__UVD_REQ_TRAN_MASK__SI__CI 0x00010000L
#define UVD_CONTEXT_ID__CONTEXT_ID_MASK__SI 0xffffffffL
#define UVD_COOKIE_ID__ID_MASK__SI 0x0fffffffL
#define UVD_CSA_ADDR__ADDR_MASK__SI 0x0fffffffL
#define UVD_CSA_SIZE__SIZE_MASK__SI 0xffffffffL
#define UVD_CTX_DATA__DATA_MASK__SI 0xffffffffL
#define UVD_CTX_INDEX__INDEX_MASK__SI 0x000000ffL
#define UVD_CXW_BLOCK_STATUS__LBSI_IDLE_MASK__SI 0x00000002L
#define UVD_CXW_BLOCK_STATUS__LMI_IDLE_MASK__SI 0x00000004L
#define UVD_CXW_BLOCK_STATUS__VCPU_IDLE_MASK__SI 0x00000001L
#define UVD_CXW_CNTL__EXTERNAL_CXW_EN_MASK__SI 0x00000002L
#define UVD_CXW_CNTL__EXTERNAL_CXW_INT_EN_MASK__SI 0x00000020L
#define UVD_CXW_CNTL__HOST_CXW_EN_MASK__SI 0x00000001L
#define UVD_CXW_CNTL__HOST_CXW_INT_EN_MASK__SI 0x00000010L
#define UVD_CXW_CNTL__REG_PRIVILEGE_FAULT_CXW_EN_MASK__SI 0x00000004L
#define UVD_CXW_CNTL__REG_PRIVILEGE_FAULT_CXW_IDCT_EN_MASK__SI 0x00000100L
#define UVD_CXW_CNTL__REG_PRIVILEGE_FAULT_CXW_IDCT_INT_EN_MASK__SI 0x00000400L
#define UVD_CXW_CNTL__REG_PRIVILEGE_FAULT_CXW_INT_EN_MASK__SI 0x00000040L
#define UVD_CXW_CNTL__SEMAPHORE_TIMEOUT_CXW_EN_MASK__SI 0x00000008L
#define UVD_CXW_CNTL__SEMAPHORE_TIMEOUT_CXW_INT_EN_MASK__SI 0x00000080L
#define UVD_CXW_EN__CXW_ENABLE_MASK__SI 0x00000001L
#define UVD_CXW_EVENT__EXTERNAL_CXW_EVENT_OCCURRED_MASK__SI 0x00000002L
#define UVD_CXW_EVENT__HOST_CXW_EVENT_OCCURRED_MASK__SI 0x00000001L
#define UVD_CXW_EVENT__REG_PRIVILEGE_FAULT_EVENT_IDCT_OCCURRED_MASK__SI 0x00000040L
#define UVD_CXW_EVENT__REG_PRIVILEGE_FAULT_EVENT_OCCURRED_MASK__SI 0x00000004L
#define UVD_CXW_EVENT__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_EVENT_OCCURRED_MASK__SI 0x00000020L
#define UVD_CXW_EVENT__SEMAPHORE_WAIT_FAULT_TIMEOUT_EVENT_OCCURRED_MASK__SI 0x00000010L
#define UVD_CXW_EVENT__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_EVENT_OCCURRED_MASK__SI 0x00000008L
#define UVD_CXW_FINISHED__CXW_FINISHED_MASK__SI 0x00000001L
#define UVD_CXW_INT_ID__ID_MASK__SI 0x000000ffL
#define UVD_CXW_SAVE_AREA_ADDR__CXW_SAVE_AREA_ADDR_MASK__SI 0xffffffc0L
#define UVD_CXW_SAVE_AREA_SIZE__CXW_SAVE_AREA_SIZE_MASK__SI 0xffffffffL
#define UVD_CXW_SCAN_AREA_OFFSET__CXW_CONTEXT_RESTORE_MASK__SI 0x04000000L
#define UVD_CXW_SCAN_AREA_OFFSET__CXW_CONTEXT_SAVE_MASK__SI 0x08000000L
#define UVD_CXW_SCAN_AREA_OFFSET__CXW_SCAN_AREA_OFFSET_MASK__SI 0x03ffffffL
#define UVD_CXW_SE__CXW_SCAN_ENABLE_MASK__SI 0x00000001L
#define UVD_CXW_SHIFT_CNTL__SHIFT_CNTL_MASK__SI 0x00000001L
#define UVD_CXW_SHIFT_CNTL__SHIFT_COUNT_MASK__SI 0x00000ffeL
#define UVD_CXW_SHIFT_FINISHED__SHIFT_FINISHED_MASK__SI 0x00000001L
#define UVD_CXW_START__START_CXW_MASK__SI 0x00000001L
#define UVD_CXW_WR_INT_CTX_ID__ID_MASK__SI 0x0fffffffL
#define UVD_CXW_WR_INT_ID__ID_MASK__SI 0x000000ffL
#define UVD_CXW_WR__DAT_MASK__SI 0x0fffffffL
#define UVD_CXW_WR__STAT_MASK__SI 0x80000000L
#define UVD_DBW_BUF_SIZE__PITCH_MASK__SI 0x00000ff0L
#define UVD_DBW_CHROMA_ADR__CHROMA_ADR_MASK__SI 0xffffffc0L
#define UVD_DBW_CHROMA_BOT_ADR__CHROMA_BOT_ADR_MASK__SI 0xffffffc0L
#define UVD_DBW_LUMA_ADR__LUMA_ADR_MASK__SI 0xffffffc0L
#define UVD_DBW_LUMA_BOT_ADR__LUMA_BOT_ADR_MASK__SI 0xffffffc0L
#define UVD_DBW_MACRO_TILE_CONFIG__CHROMA_INVERT_BANK_MASK__SI 0x00000030L
#define UVD_DBW_MACRO_TILE_CONFIG__CHROMA_INVERT_CHAN_MASK__SI 0x00000040L
#define UVD_DBW_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_6_MASK__SI 0x00000001L
#define UVD_DBW_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_7_MASK__SI 0x00000002L
#define UVD_DBW_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_8_MASK__SI 0x00000004L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_10_SEL_MASK__SI 0x000f0000L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_11_SEL_MASK__SI 0x00f00000L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_12_SEL_MASK__SI 0x0f000000L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_13_SEL_MASK__SI 0xf0000000L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_6_SEL_MASK__SI 0x0000000fL
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_7_SEL_MASK__SI 0x000000f0L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_8_SEL_MASK__SI 0x00000f00L
#define UVD_DBW_MEM_ADDR_SEL_0__MEM_ADDR_9_SEL_MASK__SI 0x0000f000L
#define UVD_DBW_MEM_ADDR_SEL_1__MEM_ADDR_14_SEL_MASK__SI 0x0000000fL
#define UVD_DBW_MEM_ADDR_SEL_1__MEM_ADDR_15_SEL_MASK__SI 0x000000f0L
#define UVD_DBW_MEM_ADDR_SEL_1__MEM_ADDR_16_SEL_MASK__SI 0x00000f00L
#define UVD_DBW_MEM_ADDR_SEL_1__MEM_ADDR_17_SEL_MASK__SI 0x0000f000L
#define UVD_DBW_MEM_ADDR_SEL_1__MEM_ADDR_18_SEL_MASK__SI 0x000f0000L
#define UVD_DB_MACRO_TILE_CONFIG__CHROMA_INVERT_BANK_MASK__SI 0x00000030L
#define UVD_DB_MACRO_TILE_CONFIG__CHROMA_INVERT_CHAN_MASK__SI 0x00000040L
#define UVD_DB_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_6_MASK__SI 0x00000001L
#define UVD_DB_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_7_MASK__SI 0x00000002L
#define UVD_DB_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_8_MASK__SI 0x00000004L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_10_SEL_MASK__SI 0x000f0000L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_11_SEL_MASK__SI 0x00f00000L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_12_SEL_MASK__SI 0x0f000000L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_13_SEL_MASK__SI 0xf0000000L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_6_SEL_MASK__SI 0x0000000fL
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_7_SEL_MASK__SI 0x000000f0L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_8_SEL_MASK__SI 0x00000f00L
#define UVD_DB_MEM_ADDR_SEL_0__MEM_ADDR_9_SEL_MASK__SI 0x0000f000L
#define UVD_DB_MEM_ADDR_SEL_1__MEM_ADDR_14_SEL_MASK__SI 0x0000000fL
#define UVD_DB_MEM_ADDR_SEL_1__MEM_ADDR_15_SEL_MASK__SI 0x000000f0L
#define UVD_DB_MEM_ADDR_SEL_1__MEM_ADDR_16_SEL_MASK__SI 0x00000f00L
#define UVD_DB_MEM_ADDR_SEL_1__MEM_ADDR_17_SEL_MASK__SI 0x0000f000L
#define UVD_DB_MEM_ADDR_SEL_1__MEM_ADDR_18_SEL_MASK__SI 0x000f0000L
#define UVD_DEBUG_CTRL__SEL0_MASK__SI 0x0000000fL
#define UVD_DEBUG_CTRL__SEL1_MASK__SI 0x00000f00L
#define UVD_DEBUG_CTRL__SWAP_MODE_MASK__SI 0xc0000000L
#define UVD_DEBUG_SCRATCH__DATA_00_MASK__SI 0x00000001L
#define UVD_DEBUG_SCRATCH__DATA_01_MASK__SI 0x00000002L
#define UVD_DEBUG_SCRATCH__DATA_02_MASK__SI 0x00000004L
#define UVD_DEBUG_SCRATCH__DATA_03_MASK__SI 0x00000008L
#define UVD_DEBUG_SCRATCH__DATA_04_MASK__SI 0x00000010L
#define UVD_DEBUG_SCRATCH__DATA_05_MASK__SI 0x00000020L
#define UVD_DEBUG_SCRATCH__DATA_06_MASK__SI 0x00000040L
#define UVD_DEBUG_SCRATCH__DATA_07_MASK__SI 0x00000080L
#define UVD_DEBUG_SCRATCH__DATA_08_MASK__SI 0x00000100L
#define UVD_DEBUG_SCRATCH__DATA_09_MASK__SI 0x00000200L
#define UVD_DEBUG_SCRATCH__DATA_10_MASK__SI 0x00000400L
#define UVD_DEBUG_SCRATCH__DATA_11_MASK__SI 0x00000800L
#define UVD_DEBUG_SCRATCH__DATA_12_MASK__SI 0x00001000L
#define UVD_DEBUG_SCRATCH__DATA_13_MASK__SI 0x00002000L
#define UVD_DEBUG_SCRATCH__DATA_14_MASK__SI 0x00004000L
#define UVD_DEBUG_SCRATCH__DATA_15_MASK__SI 0x00008000L
#define UVD_DEBUG_SCRATCH__DATA_16_MASK__SI 0x00010000L
#define UVD_DEBUG_SCRATCH__DATA_17_MASK__SI 0x00020000L
#define UVD_DEBUG_SCRATCH__DATA_18_MASK__SI 0x00040000L
#define UVD_DEBUG_SCRATCH__DATA_19_MASK__SI 0x00080000L
#define UVD_DEBUG_SCRATCH__DATA_20_MASK__SI 0x00100000L
#define UVD_DEBUG_SCRATCH__DATA_21_MASK__SI 0x00200000L
#define UVD_DEBUG_SCRATCH__DATA_22_MASK__SI 0x00400000L
#define UVD_DEBUG_SCRATCH__DATA_23_MASK__SI 0x00800000L
#define UVD_DEBUG_SCRATCH__DATA_24_MASK__SI 0x01000000L
#define UVD_DEBUG_SCRATCH__DATA_25_MASK__SI 0x02000000L
#define UVD_DEBUG_SCRATCH__DATA_26_MASK__SI 0x04000000L
#define UVD_DEBUG_SCRATCH__DATA_27_MASK__SI 0x08000000L
#define UVD_DEBUG_SCRATCH__DATA_28_MASK__SI 0x10000000L
#define UVD_DEBUG_SCRATCH__DATA_29_MASK__SI 0x20000000L
#define UVD_DEBUG_SCRATCH__DATA_30_MASK__SI 0x40000000L
#define UVD_DEBUG_SCRATCH__DATA_31_MASK__SI 0x80000000L
#define UVD_DRM_CMD__CMD_MASK__SI 0xffffffffL
#define UVD_DRM_CNTDAT0__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTDAT1__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTDAT2__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTDAT3__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTKEY0__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTKEY1__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTKEY2__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_CNTKEY3__CNT_MASK__SI 0xffffffffL
#define UVD_DRM_KEY0__KEY_MASK__SI 0xffffffffL
#define UVD_DRM_KEY1__KEY_MASK__SI 0xffffffffL
#define UVD_DRM_KEY2__KEY_MASK__SI 0xffffffffL
#define UVD_DRM_KEY3__KEY_MASK__SI 0xffffffffL
#define UVD_DRM_OFFSET__OFFSET_MASK__SI 0xffffffffL
#define UVD_DRV_FW_MSG__MSG_MASK__SI 0xffffffffL
#define UVD_DXVA_BUF_SIZE__MB_SIZE_MASK__SI 0xffff0000L
#define UVD_DXVA_BUF_SIZE__PIC_SIZE_MASK__SI 0x0000ffffL
#define UVD_ENGINE_CNTL__ENGINE_START_MASK__SI 0x00000001L
#define UVD_ENGINE_CNTL__ENGINE_START_MODE_MASK__SI 0x00000002L
#define UVD_FCS_AVP_SYS_INT_ACK__BLOCK_ACK_MASK__SI 0x00000002L
#define UVD_FCS_AVP_SYS_INT_ACK__CONTEXT_IDLE_MASK__SI 0x00000004L
#define UVD_FCS_AVP_SYS_INT_ACK__CTL_ACK_MASK__SI 0x00000001L
#define UVD_FCS_AVP_SYS_INT_ACK__EXT_INT_MASK__SI 0x00000008L
#define UVD_FCS_AVP_SYS_INT_ACK__NEW_RL_MASK__SI 0x00000010L
#define UVD_FCS_AVP_SYS_INT_EN__BLOCK_ACK_MASK__SI 0x00000002L
#define UVD_FCS_AVP_SYS_INT_EN__CONTEXT_IDLE_MASK__SI 0x00000004L
#define UVD_FCS_AVP_SYS_INT_EN__CTL_ACK_MASK__SI 0x00000001L
#define UVD_FCS_AVP_SYS_INT_EN__EXT_INT_MASK__SI 0x00000008L
#define UVD_FCS_AVP_SYS_INT_EN__NEW_RL_MASK__SI 0x00000010L
#define UVD_FCS_AVP_SYS_INT_STAT__BLOCK_ACK_MASK__SI 0x00000002L
#define UVD_FCS_AVP_SYS_INT_STAT__CONTEXT_IDLE_MASK__SI 0x00000004L
#define UVD_FCS_AVP_SYS_INT_STAT__CTL_ACK_MASK__SI 0x00000001L
#define UVD_FCS_AVP_SYS_INT_STAT__EXT_INT_MASK__SI 0x00000008L
#define UVD_FCS_AVP_SYS_INT_STAT__NEW_RL_MASK__SI 0x00000010L
#define UVD_FCS_AVP_VCPU_INT_ACK__BLOCK_ACK_MASK__SI 0x00000002L
#define UVD_FCS_AVP_VCPU_INT_ACK__CONTEXT_IDLE_MASK__SI 0x00000004L
#define UVD_FCS_AVP_VCPU_INT_ACK__CTL_ACK_MASK__SI 0x00000001L
#define UVD_FCS_AVP_VCPU_INT_ACK__EXT_INT_MASK__SI 0x00000008L
#define UVD_FCS_AVP_VCPU_INT_ACK__NEW_RL_MASK__SI 0x00000010L
#define UVD_FCS_AVP_VCPU_INT_EN__BLOCK_ACK_MASK__SI 0x00000002L
#define UVD_FCS_AVP_VCPU_INT_EN__CONTEXT_IDLE_MASK__SI 0x00000004L
#define UVD_FCS_AVP_VCPU_INT_EN__CTL_ACK_MASK__SI 0x00000001L
#define UVD_FCS_AVP_VCPU_INT_EN__EXT_INT_MASK__SI 0x00000008L
#define UVD_FCS_AVP_VCPU_INT_EN__NEW_RL_MASK__SI 0x00000010L
#define UVD_FCS_AVP_VCPU_INT_STAT__BLOCK_ACK_MASK__SI 0x00000002L
#define UVD_FCS_AVP_VCPU_INT_STAT__CONTEXT_IDLE_MASK__SI 0x00000004L
#define UVD_FCS_AVP_VCPU_INT_STAT__CTL_ACK_MASK__SI 0x00000001L
#define UVD_FCS_AVP_VCPU_INT_STAT__EXT_INT_MASK__SI 0x00000008L
#define UVD_FCS_AVP_VCPU_INT_STAT__NEW_RL_MASK__SI 0x00000010L
#define UVD_FCS_CTRL__ADM_MODE_MASK__SI 0x00000001L
#define UVD_FCS_STATUS__STATUS_MASK__SI 0xffffffffL
#define UVD_FCS_SYS_INT_ACK__GPF_MASK__SI 0x00000080L
#define UVD_FCS_SYS_INT_ACK__HOST_CXW_MASK__SI 0x00000020L
#define UVD_FCS_SYS_INT_ACK__IDLE_CXW_MASK__SI 0x00000040L
#define UVD_FCS_SYS_INT_ACK__NEW_RL_MASK__SI 0x00000100L
#define UVD_FCS_SYS_INT_ACK__RBC_PRIV_FAULT_IDCT_MASK__SI 0x00000010L
#define UVD_FCS_SYS_INT_ACK__RBC_PRIV_FAULT_MASK__SI 0x00000008L
#define UVD_FCS_SYS_INT_ACK__SEMA_SIG_INC_TIMEOUT_MASK__SI 0x00000004L
#define UVD_FCS_SYS_INT_ACK__SEMA_WAIT_FAULT_TIMEOUT_MASK__SI 0x00000002L
#define UVD_FCS_SYS_INT_ACK__SEMA_WAIT_INC_TIMEOUT_MASK__SI 0x00000001L
#define UVD_FCS_SYS_INT_EN__GPF_MASK__SI 0x00000080L
#define UVD_FCS_SYS_INT_EN__HOST_CXW_MASK__SI 0x00000020L
#define UVD_FCS_SYS_INT_EN__IDLE_CXW_MASK__SI 0x00000040L
#define UVD_FCS_SYS_INT_EN__NEW_RL_MASK__SI 0x00000100L
#define UVD_FCS_SYS_INT_EN__RBC_PRIV_FAULT_IDCT_MASK__SI 0x00000010L
#define UVD_FCS_SYS_INT_EN__RBC_PRIV_FAULT_MASK__SI 0x00000008L
#define UVD_FCS_SYS_INT_EN__SEMA_SIG_INC_TIMEOUT_MASK__SI 0x00000004L
#define UVD_FCS_SYS_INT_EN__SEMA_WAIT_FAULT_TIMEOUT_MASK__SI 0x00000002L
#define UVD_FCS_SYS_INT_EN__SEMA_WAIT_INC_TIMEOUT_MASK__SI 0x00000001L
#define UVD_FCS_SYS_INT_STAT__GPF_MASK__SI 0x00000080L
#define UVD_FCS_SYS_INT_STAT__HOST_CXW_MASK__SI 0x00000020L
#define UVD_FCS_SYS_INT_STAT__IDLE_CXW_MASK__SI 0x00000040L
#define UVD_FCS_SYS_INT_STAT__NEW_RL_MASK__SI 0x00000100L
#define UVD_FCS_SYS_INT_STAT__RBC_PRIV_FAULT_IDCT_MASK__SI 0x00000010L
#define UVD_FCS_SYS_INT_STAT__RBC_PRIV_FAULT_MASK__SI 0x00000008L
#define UVD_FCS_SYS_INT_STAT__SEMA_SIG_INC_TIMEOUT_MASK__SI 0x00000004L
#define UVD_FCS_SYS_INT_STAT__SEMA_WAIT_FAULT_TIMEOUT_MASK__SI 0x00000002L
#define UVD_FCS_SYS_INT_STAT__SEMA_WAIT_INC_TIMEOUT_MASK__SI 0x00000001L
#define UVD_FCS_VCPU_INT_ACK__GPF_MASK__SI 0x00000080L
#define UVD_FCS_VCPU_INT_ACK__HOST_CXW_MASK__SI 0x00000020L
#define UVD_FCS_VCPU_INT_ACK__IDLE_CXW_MASK__SI 0x00000040L
#define UVD_FCS_VCPU_INT_ACK__NEW_RL_MASK__SI 0x00000100L
#define UVD_FCS_VCPU_INT_ACK__RBC_PRIV_FAULT_IDCT_MASK__SI 0x00000010L
#define UVD_FCS_VCPU_INT_ACK__RBC_PRIV_FAULT_MASK__SI 0x00000008L
#define UVD_FCS_VCPU_INT_ACK__SEMA_SIG_INC_TIMEOUT_MASK__SI 0x00000004L
#define UVD_FCS_VCPU_INT_ACK__SEMA_WAIT_FAULT_TIMEOUT_MASK__SI 0x00000002L
#define UVD_FCS_VCPU_INT_ACK__SEMA_WAIT_INC_TIMEOUT_MASK__SI 0x00000001L
#define UVD_FCS_VCPU_INT_EN__GPF_MASK__SI 0x00000080L
#define UVD_FCS_VCPU_INT_EN__HOST_CXW_MASK__SI 0x00000020L
#define UVD_FCS_VCPU_INT_EN__IDLE_CXW_MASK__SI 0x00000040L
#define UVD_FCS_VCPU_INT_EN__NEW_RL_MASK__SI 0x00000100L
#define UVD_FCS_VCPU_INT_EN__RBC_PRIV_FAULT_IDCT_MASK__SI 0x00000010L
#define UVD_FCS_VCPU_INT_EN__RBC_PRIV_FAULT_MASK__SI 0x00000008L
#define UVD_FCS_VCPU_INT_EN__SEMA_SIG_INC_TIMEOUT_MASK__SI 0x00000004L
#define UVD_FCS_VCPU_INT_EN__SEMA_WAIT_FAULT_TIMEOUT_MASK__SI 0x00000002L
#define UVD_FCS_VCPU_INT_EN__SEMA_WAIT_INC_TIMEOUT_MASK__SI 0x00000001L
#define UVD_FCS_VCPU_INT_STAT__GPF_MASK__SI 0x00000080L
#define UVD_FCS_VCPU_INT_STAT__HOST_CXW_MASK__SI 0x00000020L
#define UVD_FCS_VCPU_INT_STAT__IDLE_CXW_MASK__SI 0x00000040L
#define UVD_FCS_VCPU_INT_STAT__NEW_RL_MASK__SI 0x00000100L
#define UVD_FCS_VCPU_INT_STAT__RBC_PRIV_FAULT_IDCT_MASK__SI 0x00000010L
#define UVD_FCS_VCPU_INT_STAT__RBC_PRIV_FAULT_MASK__SI 0x00000008L
#define UVD_FCS_VCPU_INT_STAT__SEMA_SIG_INC_TIMEOUT_MASK__SI 0x00000004L
#define UVD_FCS_VCPU_INT_STAT__SEMA_WAIT_FAULT_TIMEOUT_MASK__SI 0x00000002L
#define UVD_FCS_VCPU_INT_STAT__SEMA_WAIT_INC_TIMEOUT_MASK__SI 0x00000001L
#define UVD_FW_BYTECNT__BYTECNT_MASK__SI 0xffffffffL
#define UVD_FW_DEBUG_ADDR__DEBUG_ADDR_MASK__SI 0x0000001fL
#define UVD_FW_DEBUG_DATA__DEBUG_DATA_MASK__SI 0xffffffffL
#define UVD_FW_DRV_MSG_ACK__ACK_MASK__SI 0x00000001L
#define UVD_FW_EXP_RESULT0__RESULT0_MASK__SI 0xffffffffL
#define UVD_FW_EXP_RESULT1__RESULT1_MASK__SI 0xffffffffL
#define UVD_FW_EXP_RESULT2__RESULT2_MASK__SI 0xffffffffL
#define UVD_FW_EXP_RESULT3__RESULT3_MASK__SI 0xffffffffL
#define UVD_FW_LENGTH__LENGTH_MASK__SI 0xffffffffL
#define UVD_FW_NONCE0__NONCE0_MASK__SI 0xffffffffL
#define UVD_FW_NONCE1__NONCE1_MASK__SI 0xffffffffL
#define UVD_FW_NONCE2__NONCE2_MASK__SI 0xffffffffL
#define UVD_FW_NONCE3__NONCE3_MASK__SI 0xffffffffL
#define UVD_FW_PERIODIC_CNTL__BUSY_EN_MASK__SI 0x00000004L
#define UVD_FW_PERIODIC_CNTL__RATE_MASK__SI 0x00000700L
#define UVD_FW_PERIODIC_CNTL__TIMER_DEC_PERIOD_MASK__SI 0x00000018L
#define UVD_FW_PERIODIC_CNTL__TIMER_DEFAULT_MASK__SI 0xffff8000L
#define UVD_FW_PERIODIC_CNTL__TIMER_EN_MASK__SI 0x00000002L
#define UVD_FW_SELF_RECOVERY_CNTL__FW_SLF_RCV_RETRY_MASK__SI 0x00000e00L
#define UVD_FW_SELF_RECOVERY_CNTL__FW_WATCHDOG_TIMER_MASK__SI 0x0000001fL
#define UVD_FW_START__KEYSEL_MASK__SI 0xffffffffL
#define UVD_FW_STATS__NUM_RUNS_MASK__SI 0xffffffffL
#define UVD_FW_STATUS__ACTIVE_MASK__SI 0x00000002L
#define UVD_FW_STATUS__BUSY_MASK__SI 0x00000001L
#define UVD_FW_STATUS__DONE_MASK__SI 0x00000100L
#define UVD_FW_STATUS__EFUSE_CFG_MASK__SI 0xff000000L
#define UVD_FW_STATUS__EFUSE_DROP_MASK__SI 0x00800000L
#define UVD_FW_STATUS__EFUSE_ERR_MASK__SI 0x00400000L
#define UVD_FW_STATUS__EFUSE_RDY_MASK__SI 0x00200000L
#define UVD_FW_STATUS__FAIL_MASK__SI 0x00020000L
#define UVD_FW_STATUS__INVALID_0_PADDING_MASK__SI 0x00080000L
#define UVD_FW_STATUS__INVALID_LEN_MASK__SI 0x00040000L
#define UVD_FW_STATUS__INVALID_NONCE_MASK__SI 0x00100000L
#define UVD_FW_STATUS__PASS_MASK__SI 0x00010000L
#define UVD_FW_STATUS__SEND_EFUSE_REQ_MASK__SI 0x00000004L
#define UVD_GPCOM_SYS_CMD__CMD_MASK__SI 0x7ffffffeL
#define UVD_GPCOM_SYS_CMD__CMD_SEND_MASK__SI 0x00000001L
#define UVD_GPCOM_SYS_CMD__CMD_SOURCE_MASK__SI 0x80000000L
#define UVD_GPCOM_SYS_DATA0__DATA0_MASK__SI 0xffffffffL
#define UVD_GPCOM_SYS_DATA1__DATA1_MASK__SI 0xffffffffL
#define UVD_GPCOM_VCPU_CMD__CMD_MASK__SI 0x7ffffffeL
#define UVD_GPCOM_VCPU_CMD__CMD_SEND_MASK__SI 0x00000001L
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE_MASK__SI 0x80000000L
#define UVD_GPCOM_VCPU_DATA0__DATA0_MASK__SI 0xffffffffL
#define UVD_GPCOM_VCPU_DATA1__DATA1_MASK__SI 0xffffffffL
#define UVD_GPF_STATUS__UMC_RD_MASK__SI 0x000000c0L
#define UVD_GPF_STATUS__UMC_WR_MASK__SI 0x00000030L
#define UVD_GPF_STATUS__UVD_RD_MASK__SI 0x0000000cL
#define UVD_GPF_STATUS__UVD_WR_MASK__SI 0x00000003L
#define UVD_GP_SCRATCH0__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH1__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH2__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH3__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH4__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH5__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH6__DATA_MASK__SI 0xffffffffL
#define UVD_GP_SCRATCH7__DATA_MASK__SI 0xffffffffL
#define UVD_HEIGHT__DUM_MASK__SI 0xffffffffL
#define UVD_IDLE_COOKIE_ID__ID_MASK__SI 0x0fffffffL
#define UVD_JOB_DONE__JOB_DONE_MASK__SI 0x00000003L
#define UVD_JOB_START__JOB_START_MASK__SI 0x00000001L
#define UVD_LBSI_ADDR_0__ADDR_MASK__SI 0xffffffc0L
#define UVD_LBSI_ADDR_0__BYTE_SWAP_MASK__SI 0x00000003L
#define UVD_LBSI_ADDR_0__FILL_MASK__SI 0x00000038L
#define UVD_LBSI_ADDR_0__VADDR_MASK__SI 0x00000004L
#define UVD_LBSI_ADDR_1__ADDR_MASK__SI 0xffffffc0L
#define UVD_LBSI_ADDR_1__BYTE_SWAP_MASK__SI 0x00000003L
#define UVD_LBSI_ADDR_1__FILL_MASK__SI 0x00000038L
#define UVD_LBSI_ADDR_1__VADDR_MASK__SI 0x00000004L
#define UVD_LBSI_BURST_LEN__BURST_LEN_MASK__SI 0xfff00000L
#define UVD_LBSI_CONFIG__CONFIG_MASK__SI 0xffffffffL
#define UVD_LBSI_CURR_ADDR__CURR_ADDR_MASK__SI 0xffffffc0L
#define UVD_LBSI_DRM_FLUSH_CTL_STATUS__LBSI_DRM_VCPU_RDY_TO_RST_MASK__SI 0x00000001L
#define UVD_LBSI_DRM_FLUSH_CTL_STATUS__LBSI_DRM_VCPU_STOP_REQ_MASK__SI 0x00000002L
#define UVD_LBSI_LEN_0__LEN_MASK__SI 0x00ffffffL
#define UVD_LBSI_LEN_0__STAT_0_MASK__SI 0x0f000000L
#define UVD_LBSI_LEN_0__STAT_1_MASK__SI 0xf0000000L
#define UVD_LBSI_LEN_1__LEN_MASK__SI 0x00ffffffL
#define UVD_LBSI_LEN_1__STAT_0_MASK__SI 0x0f000000L
#define UVD_LBSI_LEN_1__STAT_1_MASK__SI 0xf0000000L
#define UVD_LBSI_PF_BUFF_COUNT__ACTIVE_STREAM_MASK__SI 0x04000000L
#define UVD_LBSI_PF_BUFF_COUNT__NUM_BUFFERS_MASK__SI 0x08000000L
#define UVD_LBSI_PF_BUFF_COUNT__PEND_COUNT_MASK__SI 0xf0000000L
#define UVD_LBSI_PF_BUFF_COUNT__PF_BYTE_COUNT_MASK__SI 0x01ffffffL
#define UVD_LBSI_RE_WAIT_COUNT__COUNT_MASK__SI 0xffffffffL
#define UVD_LMI_ADDR_EXT__CM_ADDR_EXT_MASK__SI 0x000000f0L
#define UVD_LMI_ADDR_EXT__IT_ADDR_EXT_MASK__SI 0x00000f00L
#define UVD_LMI_ADDR_EXT__VCPU_ADDR_EXT_MASK__SI 0x0000000fL
#define UVD_LMI_ADDR_EXT__VCPU_VM_ADDR_EXT_MASK__SI 0x0000f000L
#define UVD_LMI_ARB_CTRL__CM_RD_WAIT_EN_MASK__SI 0x00000200L
#define UVD_LMI_ARB_CTRL__CM_WR_WAIT_EN_MASK__SI 0x02000000L
#define UVD_LMI_ARB_CTRL__DBW_WR_WAIT_EN_MASK__SI 0x08000000L
#define UVD_LMI_ARB_CTRL__DB_RD_WAIT_EN_MASK__SI 0x00000400L
#define UVD_LMI_ARB_CTRL__DB_WR_WAIT_EN_MASK__SI 0x04000000L
#define UVD_LMI_ARB_CTRL__IDCT_RD_WAIT_EN_MASK__SI 0x00000800L
#define UVD_LMI_ARB_CTRL__IT_RD_WAIT_EN_MASK__SI 0x00000100L
#define UVD_LMI_ARB_CTRL__IT_WR_WAIT_EN_MASK__SI 0x01000000L
#define UVD_LMI_ARB_CTRL__LBSI_RD_WAIT_EN_MASK__SI 0x00002000L
#define UVD_LMI_ARB_CTRL__MPC_RD_WAIT_EN_MASK__SI 0x00001000L
#define UVD_LMI_ARB_CTRL__RBC_RD_WAIT_EN_MASK__SI 0x00004000L
#define UVD_LMI_ARB_CTRL__RD_WAIT_TIMER_MASK__SI 0x000000ffL
#define UVD_LMI_ARB_CTRL__WR_WAIT_TIMER_MASK__SI 0x00ff0000L
#define UVD_LMI_AVG_LAT_CNTR__ENV_HIGH_MASK__SI 0x0000ff00L
#define UVD_LMI_AVG_LAT_CNTR__ENV_HIT_MASK__SI 0xffff0000L
#define UVD_LMI_AVG_LAT_CNTR__ENV_LOW_MASK__SI 0x000000ffL
#define UVD_LMI_AXI_ERR_STATUS__AXI_ERR_ADDR_LSBS_MASK__SI 0x00000070L
#define UVD_LMI_AXI_ERR_STATUS__AXI_ERR_AWRITE_MASK__SI 0x00000080L
#define UVD_LMI_AXI_ERR_STATUS__AXI_ERR_LEN_MASK__SI 0x0000000fL
#define UVD_LMI_CACHE_CTRL__CM_EN_MASK__SI 0x00000004L
#define UVD_LMI_CACHE_CTRL__CM_FLUSH_MASK__SI 0x00000008L
#define UVD_LMI_CACHE_CTRL__IT_EN_MASK__SI 0x00000001L
#define UVD_LMI_CACHE_CTRL__IT_FLUSH_MASK__SI 0x00000002L
#define UVD_LMI_CACHE_CTRL__VCPU_EN_MASK__SI 0x00000010L
#define UVD_LMI_CACHE_CTRL__VCPU_FLUSH_MASK__SI 0x00000020L
#define UVD_LMI_CLEAN_STATUS__CM_RD_MASK__SI 0x00000002L
#define UVD_LMI_CLEAN_STATUS__CM_WR_MASK__SI 0x00020000L
#define UVD_LMI_CLEAN_STATUS__DBW_WR_MASK__SI 0x00080000L
#define UVD_LMI_CLEAN_STATUS__DB_RD_MASK__SI 0x00000004L
#define UVD_LMI_CLEAN_STATUS__DB_WR_MASK__SI 0x00040000L
#define UVD_LMI_CLEAN_STATUS__FWV_RD_MASK__SI 0x00000100L
#define UVD_LMI_CLEAN_STATUS__IDCT_RD_MASK__SI 0x00000008L
#define UVD_LMI_CLEAN_STATUS__IT_RD_MASK__SI 0x00000001L
#define UVD_LMI_CLEAN_STATUS__IT_WR_MASK__SI 0x00010000L
#define UVD_LMI_CLEAN_STATUS__LBSI_RD_MASK__SI 0x00000020L
#define UVD_LMI_CLEAN_STATUS__MPC_RD_MASK__SI 0x00000010L
#define UVD_LMI_CLEAN_STATUS__RBC_RD_MASK__SI 0x00000040L
#define UVD_LMI_CLEAN_STATUS__SPH_WR_MASK__SI 0x00200000L
#define UVD_LMI_CLEAN_STATUS__VCPU_RD_MASK__SI 0x00000080L
#define UVD_LMI_CLEAN_STATUS__VCPU_WR_MASK__SI 0x00100000L
#define UVD_LMI_CRC0__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC1__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC2__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC3__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC4__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC5__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC6__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CRC7__CRC32_MASK__SI 0xffffffffL
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT_MASK__SI 0x00000004L
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS_MASK__SI 0x00000080L
#define UVD_LMI_CTRL2__MASK_UMC_URGENT_MASK__SI 0x00000008L
#define UVD_LMI_CTRL2__MCIF_WR_WATERMARK_MASK__SI 0x00000070L
#define UVD_LMI_CTRL2__SPH_DIS_MASK__SI 0x00000001L
#define UVD_LMI_CTRL2__STALL_ARB_MASK__SI 0x00000002L
#define UVD_LMI_CTRL2__STALL_ARB_UMC_MASK__SI 0x00000100L
#define UVD_LMI_CTRL__ASSERT_MC_URGENT_MASK__SI 0x00000800L
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN_MASK__SI 0x00400000L
#define UVD_LMI_CTRL__CRC_RESET_MASK__SI 0x00004000L
#define UVD_LMI_CTRL__CRC_SEL_MASK__SI 0x000f8000L
#define UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK__SI 0x00002000L
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN_MASK__SI 0x00800000L
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN_MASK__SI 0x01000000L
#define UVD_LMI_CTRL__DISABLE_ON_FWV_FAIL_MASK__SI 0x00100000L
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN_MASK__SI 0x02000000L
#define UVD_LMI_CTRL__MASK_MC_URGENT_MASK__SI 0x00001000L
#define UVD_LMI_CTRL__REQ_MODE_MASK__SI 0x00000200L
#define UVD_LMI_CTRL__RFU_MASK__SI 0xfc000000L
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK__SI 0x00200000L
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK__SI 0x00000100L
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_MASK__SI 0x000000ffL
#define UVD_LMI_EXT40_ADDR__ADDR_MASK__SI 0x000000ffL
#define UVD_LMI_EXT40_ADDR__INDEX_MASK__SI 0x000f0000L
#define UVD_LMI_EXT40_ADDR__WRITE_ADDR_MASK__SI 0x80000000L
#define UVD_LMI_ISOC_CTRL__CM_EN_MASK__SI 0x00000020L
#define UVD_LMI_ISOC_CTRL__DB_EN_MASK__SI 0x00000040L
#define UVD_LMI_ISOC_CTRL__FWV_EN_MASK__SI 0x00001000L
#define UVD_LMI_ISOC_CTRL__IDCT_EN_MASK__SI 0x00000080L
#define UVD_LMI_ISOC_CTRL__IT_EN_MASK__SI 0x00000010L
#define UVD_LMI_ISOC_CTRL__LBSI_EN_MASK__SI 0x00000200L
#define UVD_LMI_ISOC_CTRL__MPC_EN_MASK__SI 0x00000100L
#define UVD_LMI_ISOC_CTRL__RANGE1_EN_MASK__SI 0x00000001L
#define UVD_LMI_ISOC_CTRL__RANGE2_EN_MASK__SI 0x00000002L
#define UVD_LMI_ISOC_CTRL__RBC_EN_MASK__SI 0x00000400L
#define UVD_LMI_ISOC_CTRL__VCPU_EN_MASK__SI 0x00000800L
#define UVD_LMI_ISOC_PREF_BASE1__ADDR_MASK__SI 0xffffffffL
#define UVD_LMI_ISOC_PREF_BASE2__ADDR_MASK__SI 0xffffffffL
#define UVD_LMI_ISOC_PREF_LIMIT1__ADDR_MASK__SI 0xffffffffL
#define UVD_LMI_ISOC_PREF_LIMIT2__ADDR_MASK__SI 0xffffffffL
#define UVD_LMI_LAT_CNTR__MAX_LAT_MASK__SI 0x000000ffL
#define UVD_LMI_LAT_CNTR__MIN_LAT_MASK__SI 0x0000ff00L
#define UVD_LMI_LAT_CTRL__AVG_START_MASK__SI 0x00000400L
#define UVD_LMI_LAT_CTRL__MAX_START_MASK__SI 0x00000100L
#define UVD_LMI_LAT_CTRL__MIN_START_MASK__SI 0x00000200L
#define UVD_LMI_LAT_CTRL__PERFMON_SYNC_MASK__SI 0x00000800L
#define UVD_LMI_LAT_CTRL__SCALE_MASK__SI 0x000000ffL
#define UVD_LMI_LAT_CTRL__SKIP_MASK__SI 0x000f0000L
#define UVD_LMI_MC_CREDITS__UMC_RD_CREDITS_MASK__SI 0x003f0000L
#define UVD_LMI_MC_CREDITS__UMC_WR_CREDITS_MASK__SI 0x3f000000L
#define UVD_LMI_MC_CREDITS__UVD_RD_CREDITS_MASK__SI 0x0000003fL
#define UVD_LMI_MC_CREDITS__UVD_WR_CREDITS_MASK__SI 0x00003f00L
#define UVD_LMI_PERFMON_COUNT_HI__PERFMON_COUNT_MASK__SI 0x0000ffffL
#define UVD_LMI_PERFMON_COUNT_LO__PERFMON_COUNT_MASK__SI 0xffffffffL
#define UVD_LMI_PERFMON_CTRL__PERFMON_SEL_MASK__SI 0x00001f00L
#define UVD_LMI_PERFMON_CTRL__PERFMON_STATE_MASK__SI 0x00000003L
#define UVD_LMI_RD_BURST_CTRL__CM_MASK__SI 0x000000f0L
#define UVD_LMI_RD_BURST_CTRL__DB_MASK__SI 0x00000f00L
#define UVD_LMI_RD_BURST_CTRL__IDCT_MASK__SI 0x0000f000L
#define UVD_LMI_RD_BURST_CTRL__IT_MASK__SI 0x0000000fL
#define UVD_LMI_RD_BURST_CTRL__LBSI_MASK__SI 0x00f00000L
#define UVD_LMI_RD_BURST_CTRL__MPC_MASK__SI 0x000f0000L
#define UVD_LMI_RD_BURST_CTRL__RBC_MASK__SI 0x0f000000L
#define UVD_LMI_SPH__ADDR_MASK__SI 0x0fffffffL
#define UVD_LMI_SPH__STS_MASK__SI 0x30000000L
#define UVD_LMI_SPH__STS_OVERFLOW_MASK__SI 0x80000000L
#define UVD_LMI_SPH__STS_VALID_MASK__SI 0x40000000L
#define UVD_LMI_STATUS__ADP_MC_READ_CLEAN_MASK__SI 0x00001000L
#define UVD_LMI_STATUS__ADP_UMC_READ_CLEAN_MASK__SI 0x00002000L
#define UVD_LMI_STATUS__PENDING_UVD_MC_WRITE_MASK__SI 0x00000080L
#define UVD_LMI_STATUS__READ_CLEAN_MASK__SI 0x00000001L
#define UVD_LMI_STATUS__READ_CLEAN_RAW_MASK__SI 0x00000100L
#define UVD_LMI_STATUS__UMC_AVP_IDLE_MASK__SI 0x00000800L
#define UVD_LMI_STATUS__UMC_READ_CLEAN_MASK__SI 0x00000010L
#define UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK__SI 0x00000200L
#define UVD_LMI_STATUS__UMC_UVD_IDLE_MASK__SI 0x00000400L
#define UVD_LMI_STATUS__UMC_WRITE_CLEAN_MASK__SI 0x00000020L
#define UVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK__SI 0x00000040L
#define UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK__SI 0x00000008L
#define UVD_LMI_STATUS__WRITE_CLEAN_MASK__SI 0x00000002L
#define UVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK__SI 0x00000004L
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP_MASK__SI 0x00000c00L
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP_MASK__SI 0x000c0000L
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP_MASK__SI 0x03000000L
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP_MASK__SI 0x0000c000L
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP_MASK__SI 0x00030000L
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP_MASK__SI 0x0000000cL
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP_MASK__SI 0x00003000L
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP_MASK__SI 0x00c00000L
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP_MASK__SI 0x00000003L
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP_MASK__SI 0x00000030L
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP_MASK__SI 0x0c000000L
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP_MASK__SI 0x000000c0L
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK__SI 0x00000300L
#define UVD_LMI_URGENT_CTRL__ASSERT_MC_RD_STALL_MASK__SI 0x00000002L
#define UVD_LMI_URGENT_CTRL__ASSERT_MC_RD_URGENT_MASK__SI 0x0000003cL
#define UVD_LMI_URGENT_CTRL__ASSERT_MC_WR_STALL_MASK__SI 0x00000200L
#define UVD_LMI_URGENT_CTRL__ASSERT_MC_WR_URGENT_MASK__SI 0x00003c00L
#define UVD_LMI_URGENT_CTRL__ASSERT_UMC_RD_STALL_MASK__SI 0x00020000L
#define UVD_LMI_URGENT_CTRL__ASSERT_UMC_RD_URGENT_MASK__SI 0x003c0000L
#define UVD_LMI_URGENT_CTRL__ASSERT_UMC_WR_STALL_MASK__SI 0x02000000L
#define UVD_LMI_URGENT_CTRL__ASSERT_UMC_WR_URGENT_MASK__SI 0x3c000000L
#define UVD_LMI_URGENT_CTRL__ENABLE_MC_RD_URGENT_STALL_MASK__SI 0x00000001L
#define UVD_LMI_URGENT_CTRL__ENABLE_MC_WR_URGENT_STALL_MASK__SI 0x00000100L
#define UVD_LMI_URGENT_CTRL__ENABLE_UMC_RD_URGENT_STALL_MASK__SI 0x00010000L
#define UVD_LMI_URGENT_CTRL__ENABLE_UMC_WR_URGENT_STALL_MASK__SI 0x01000000L
#define UVD_LMI_UVD_SWAP__CM_RD_MASK__SI 0x0000000cL
#define UVD_LMI_UVD_SWAP__CM_WR_MASK__SI 0x00300000L
#define UVD_LMI_UVD_SWAP__DBW_WR_MASK__SI 0x03000000L
#define UVD_LMI_UVD_SWAP__DB_RD_MASK__SI 0x00000030L
#define UVD_LMI_UVD_SWAP__DB_WR_MASK__SI 0x00c00000L
#define UVD_LMI_UVD_SWAP__FWV_RD_MASK__SI 0x00030000L
#define UVD_LMI_UVD_SWAP__IDCT_RD_MASK__SI 0x000000c0L
#define UVD_LMI_UVD_SWAP__IT_RD_MASK__SI 0x00000003L
#define UVD_LMI_UVD_SWAP__IT_WR_MASK__SI 0x000c0000L
#define UVD_LMI_UVD_SWAP__LBSI_RD_MASK__SI 0x00000c00L
#define UVD_LMI_UVD_SWAP__MPC_RD_MASK__SI 0x00000300L
#define UVD_LMI_UVD_SWAP__RBC_RD_MASK__SI 0x00003000L
#define UVD_LMI_UVD_SWAP__VCPU_RD_MASK__SI 0x0000c000L
#define UVD_LMI_UVD_SWAP__VCPU_WR_MASK__SI 0x0c000000L
#define UVD_LMI_VCPU_VM1__ENABLE_MASK__SI 0x80000000L
#define UVD_LMI_VCPU_VM1__LOWER_RANGE_MASK__SI 0x00000fffL
#define UVD_LMI_VCPU_VM1__UPPER_RANGE_MASK__SI 0x00fff000L
#define UVD_LMI_VCPU_VM__ENABLE_MASK__SI 0x80000000L
#define UVD_LMI_VCPU_VM__LOWER_RANGE_MASK__SI 0x00000fffL
#define UVD_LMI_VCPU_VM__UPPER_RANGE_MASK__SI 0x00fff000L
#define UVD_LMI_VM_CTRL__CM_VM_MASK__SI 0x00000002L
#define UVD_LMI_VM_CTRL__CSM_VM_MASK__SI 0x00000080L
#define UVD_LMI_VM_CTRL__DBW_VM_MASK__SI 0x00000400L
#define UVD_LMI_VM_CTRL__DB_VM_MASK__SI 0x00000010L
#define UVD_LMI_VM_CTRL__IB_VM_MASK__SI 0x00000040L
#define UVD_LMI_VM_CTRL__IT_VM_MASK__SI 0x00000004L
#define UVD_LMI_VM_CTRL__MP_VM_MASK__SI 0x00000008L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_CSM_MASK__SI 0x00020000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_DBW_MASK__SI 0x00080000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_IB_MASK__SI 0x02000000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_LBSI_MASK__SI 0x00100000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_RB_MASK__SI 0x00400000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_RB_RPTR_MASK__SI 0x01000000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_RB_WR_MASK__SI 0x00800000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_UDEC_MASK__SI 0x00040000L
#define UVD_LMI_VM_CTRL__PRIV_CLIENT_VCPU_MASK__SI 0x00010000L
#define UVD_LMI_VM_CTRL__RB_RPTR_VM_MASK__SI 0x00000800L
#define UVD_LMI_VM_CTRL__RB_VM_MASK__SI 0x00000020L
#define UVD_LMI_VM_CTRL__RB_WR_VM_MASK__SI 0x00000100L
#define UVD_LMI_VM_CTRL__VCPU_VM_MASK__SI 0x00000001L
#define UVD_LMI_WR_BURST_CTRL__CM_MASK__SI 0x000000f0L
#define UVD_LMI_WR_BURST_CTRL__DBW_MASK__SI 0x0000f000L
#define UVD_LMI_WR_BURST_CTRL__DB_MASK__SI 0x00000f00L
#define UVD_LMI_WR_BURST_CTRL__IT_MASK__SI 0x0000000fL
#define UVD_LMI_WR_COMB_CTRL__CM_MAX_MASK__SI 0x00007000L
#define UVD_LMI_WR_COMB_CTRL__CM_TIMER_MASK__SI 0x00000f00L
#define UVD_LMI_WR_COMB_CTRL__DBW_MAX_MASK__SI 0x70000000L
#define UVD_LMI_WR_COMB_CTRL__DBW_TIMER_MASK__SI 0x0f000000L
#define UVD_LMI_WR_COMB_CTRL__DB_MAX_MASK__SI 0x00700000L
#define UVD_LMI_WR_COMB_CTRL__DB_TIMER_MASK__SI 0x000f0000L
#define UVD_LMI_WR_COMB_CTRL__IT_MAX_MASK__SI 0x00000070L
#define UVD_LMI_WR_COMB_CTRL__IT_TIMER_MASK__SI 0x0000000fL
#define UVD_MACRO_TILE_CONFIG__CHROMA_INVERT_BANK_MASK__SI 0x00000030L
#define UVD_MACRO_TILE_CONFIG__CHROMA_INVERT_CHAN_MASK__SI 0x00000040L
#define UVD_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_6_MASK__SI 0x00000001L
#define UVD_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_7_MASK__SI 0x00000002L
#define UVD_MACRO_TILE_CONFIG__SEL_UVD_MEM_ADDR_8_MASK__SI 0x00000004L
#define UVD_MASTINT_EN__INT_OVERRUN_MASK__SI 0x007ffff0L
#define UVD_MASTINT_EN__OVERRUN_RST_MASK__SI 0x00000001L
#define UVD_MASTINT_EN__SYS_EN_MASK__SI 0x00000004L
#define UVD_MASTINT_EN__VCPU_EN_MASK__SI 0x00000002L
#define UVD_MB_CTL_BUF_BASE__BASE_MASK__SI 0xffffffffL
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_10_SEL_MASK__SI 0x000f0000L
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_11_SEL_MASK__SI 0x00f00000L
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_12_SEL_MASK__SI 0x0f000000L
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_13_SEL_MASK__SI 0xf0000000L
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_6_SEL_MASK__SI 0x0000000fL
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_7_SEL_MASK__SI 0x000000f0L
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_8_SEL_MASK__SI 0x00000f00L
#define UVD_MEM_ADDR_SEL_0__MEM_ADDR_9_SEL_MASK__SI 0x0000f000L
#define UVD_MEM_ADDR_SEL_1__MEM_ADDR_14_SEL_MASK__SI 0x0000000fL
#define UVD_MEM_ADDR_SEL_1__MEM_ADDR_15_SEL_MASK__SI 0x000000f0L
#define UVD_MEM_ADDR_SEL_1__MEM_ADDR_16_SEL_MASK__SI 0x00000f00L
#define UVD_MEM_ADDR_SEL_1__MEM_ADDR_17_SEL_MASK__SI 0x0000f000L
#define UVD_MEM_ADDR_SEL_1__MEM_ADDR_18_SEL_MASK__SI 0x000f0000L
#define UVD_MPC_CHROMA_HITPEND__CNTR_MASK__SI 0xffffffffL
#define UVD_MPC_CHROMA_HIT__CNTR_MASK__SI 0xffffffffL
#define UVD_MPC_CHROMA_SRCH__CNTR_MASK__SI 0xffffffffL
#define UVD_MPC_CNTL__AVE_WEIGHT_MASK__SI 0x00030000L
#define UVD_MPC_CNTL__DBG_MUX_MASK__SI 0x00000700L
#define UVD_MPC_CNTL__PERF_RST_MASK__SI 0x00000040L
#define UVD_MPC_CNTL__REPLACEMENT_MODE_MASK__SI 0x00000038L
#define UVD_MPC_CNTL__URGENT_EN_MASK__SI 0x00040000L
#define UVD_MPC_LUMA_HITPEND__CNTR_MASK__SI 0xffffffffL
#define UVD_MPC_LUMA_HIT__CNTR_MASK__SI 0xffffffffL
#define UVD_MPC_LUMA_SRCH__CNTR_MASK__SI 0xffffffffL
#define UVD_MPC_PERF0__MAX_LAT_MASK__SI 0x000003ffL
#define UVD_MPC_PERF1__AVE_LAT_MASK__SI 0x000003ffL
#define UVD_MPC_PITCH__LUMA_PITCH_MASK__SI 0x000007ffL
#define UVD_MPC_REF_BAR0__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR10__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR11__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR12__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR13__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR14__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR15__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR16__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR1__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR2__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR3__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR4__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR5__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR6__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR7__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR8__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_BAR9__ADDR_MASK__SI 0xffffffffL
#define UVD_MPC_REF_PIC_ADDR_CONF__ADDR_40BIT_TRANSLATE_EN_MASK__SI 0x80000000L
#define UVD_MPC_REF_PIC_ADDR_CONF__INDEX_BITS_MASK__SI 0x00000007L
#define UVD_MPC_REF_PIC_ADDR_CONF__OFFSET_BITS_MASK__SI 0x000000f0L
#define UVD_MPC_SET_ALU__FUNCT_MASK__SI 0x00000007L
#define UVD_MPC_SET_ALU__OPERAND_MASK__SI 0x00000ff0L
#define UVD_MPC_SET_MUXA0__VARA_0_MASK__SI 0x0000003fL
#define UVD_MPC_SET_MUXA0__VARA_1_MASK__SI 0x00000fc0L
#define UVD_MPC_SET_MUXA0__VARA_2_MASK__SI 0x0003f000L
#define UVD_MPC_SET_MUXA0__VARA_3_MASK__SI 0x00fc0000L
#define UVD_MPC_SET_MUXA0__VARA_4_MASK__SI 0x3f000000L
#define UVD_MPC_SET_MUXA1__VARA_5_MASK__SI 0x0000003fL
#define UVD_MPC_SET_MUXA1__VARA_6_MASK__SI 0x00000fc0L
#define UVD_MPC_SET_MUXA1__VARA_7_MASK__SI 0x0003f000L
#define UVD_MPC_SET_MUXB0__VARB_0_MASK__SI 0x0000003fL
#define UVD_MPC_SET_MUXB0__VARB_1_MASK__SI 0x00000fc0L
#define UVD_MPC_SET_MUXB0__VARB_2_MASK__SI 0x0003f000L
#define UVD_MPC_SET_MUXB0__VARB_3_MASK__SI 0x00fc0000L
#define UVD_MPC_SET_MUXB0__VARB_4_MASK__SI 0x3f000000L
#define UVD_MPC_SET_MUXB1__VARB_5_MASK__SI 0x0000003fL
#define UVD_MPC_SET_MUXB1__VARB_6_MASK__SI 0x00000fc0L
#define UVD_MPC_SET_MUXB1__VARB_7_MASK__SI 0x0003f000L
#define UVD_MPC_SET_MUX__SET_0_MASK__SI 0x00000007L
#define UVD_MPC_SET_MUX__SET_1_MASK__SI 0x00000038L
#define UVD_MPC_SET_MUX__SET_2_MASK__SI 0x000001c0L
#define UVD_MPEG2_CTRL__EN_MASK__SI 0x00000001L
#define UVD_MPEG2_CTRL__NUM_MB_PER_JOB_MASK__SI 0xffff0000L
#define UVD_MPEG2_CTRL__TRICK_MODE_MASK__SI 0x00000002L
#define UVD_MPEG2_ERROR__STATUS_MASK__SI 0xffffffffL
#define UVD_MPRD_INITIAL_XY__MPRD_SCREEN_X_MASK__SI 0x00000fffL
#define UVD_MPRD_INITIAL_XY__MPRD_SCREEN_Y_MASK__SI 0x0fff0000L
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP_MASK__SI 0x00000003L
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP_MASK__SI 0x00300000L
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP_MASK__SI 0x00c00000L
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP_MASK__SI 0x03000000L
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP_MASK__SI 0x0c000000L
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK__SI 0x30000000L
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP_MASK__SI 0xc0000000L
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP_MASK__SI 0x0000000cL
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP_MASK__SI 0x00000030L
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP_MASK__SI 0x000000c0L
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK__SI 0x00000300L
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP_MASK__SI 0x00000c00L
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP_MASK__SI 0x00003000L
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP_MASK__SI 0x0000c000L
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP_MASK__SI 0x00030000L
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP_MASK__SI 0x000c0000L
#define UVD_NO_OP__NO_OP_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_CONF__CONCATENATE_MASK__SI 0x000f0000L
#define UVD_PERF_BANK_CONF__PEEK_MASK__SI 0x0000ff00L
#define UVD_PERF_BANK_CONF__RESET_MASK__SI 0x000000ffL
#define UVD_PERF_BANK_COUNT0__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT1__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT2__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT3__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT4__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT5__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT6__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_COUNT7__COUNT_MASK__SI 0xffffffffL
#define UVD_PERF_BANK_EVENT_SEL0__SEL0_MASK__SI 0x000000ffL
#define UVD_PERF_BANK_EVENT_SEL0__SEL1_MASK__SI 0x0000ff00L
#define UVD_PERF_BANK_EVENT_SEL0__SEL2_MASK__SI 0x00ff0000L
#define UVD_PERF_BANK_EVENT_SEL0__SEL3_MASK__SI 0xff000000L
#define UVD_PERF_BANK_EVENT_SEL1__SEL4_MASK__SI 0x000000ffL
#define UVD_PERF_BANK_EVENT_SEL1__SEL5_MASK__SI 0x0000ff00L
#define UVD_PERF_BANK_EVENT_SEL1__SEL6_MASK__SI 0x00ff0000L
#define UVD_PERF_BANK_EVENT_SEL1__SEL7_MASK__SI 0xff000000L
#define UVD_PICCOUNT__DUM_MASK__SI 0xffffffffL
#define UVD_PIC_CTL_BUF_BASE__BASE_MASK__SI 0xffffffffL
#define UVD_PITCH__DUM_MASK__SI 0xffffffffL
#define UVD_PRIVILEGE_REG_MASK_1__RBC_PRIVILEGE_REG_MASK_MASK__SI 0xffffffffL
#define UVD_PRIVILEGE_REG_MASK_IDCT__MASK_MASK__SI 0x000000ffL
#define UVD_PWR_STATUS__STATUS_MASK__SI 0xffffffffL
#define UVD_RBC_BDM_PRE__BDM_ENABLE_MASK__SI 0x00000001L
#define UVD_RBC_BUF_STATUS__IB_BUF_RD_ADDR_MASK__SI 0x00380000L
#define UVD_RBC_BUF_STATUS__IB_BUF_VALID_MASK__SI 0x0000ff00L
#define UVD_RBC_BUF_STATUS__IB_BUF_WR_ADDR_MASK__SI 0x0e000000L
#define UVD_RBC_BUF_STATUS__RB_BUF_RD_ADDR_MASK__SI 0x00070000L
#define UVD_RBC_BUF_STATUS__RB_BUF_VALID_MASK__SI 0x000000ffL
#define UVD_RBC_BUF_STATUS__RB_BUF_WR_ADDR_MASK__SI 0x01c00000L
#define UVD_RBC_CAM_DATA__RBC_CAM_DATA_MAP_MASK__SI 0xffff0000L
#define UVD_RBC_CAM_DATA__RBC_CAM_DATA_ORG_MASK__SI 0x0000ffffL
#define UVD_RBC_CAM_EN__RBC_CAM_EN_MASK__SI 0x00000001L
#define UVD_RBC_CAM_INDEX__RBC_CAM_INDEX_MASK__SI 0xffffffffL
#define UVD_RBC_CXW_RELEASE__SOFT_RELEASE_RBC_MASK__SI 0x00000001L
#define UVD_RBC_IB_BASE__IB_BASE_MASK__SI 0xffffffc0L
#define UVD_RBC_IB_PRIVILEGE_REG_CHECK__IB_PRIVILEGE_REG_CHECK_EN_MASK__SI 0x00000001L
#define UVD_RBC_IB_PRIVILEGE_REG_CHECK__IB_PRIVILEGE_REG_CHECK_IDCT_EN_MASK__SI 0x00000002L
#define UVD_RBC_IB_SIZE_UPDATE__REMAIN_IB_SIZE_MASK__SI 0x007ffff0L
#define UVD_RBC_IB_SIZE__IB_SIZE_MASK__SI 0x007ffff0L
#define UVD_RBC_PRIV_FAULT_REG__IDCTPDEC_REG_MASK__SI 0x01fc0000L
#define UVD_RBC_PRIV_FAULT_REG__UVDDEC_REG_MASK__SI 0x00000ffcL
#define UVD_RBC_RB_BASE__RB_BASE_MASK__SI 0xffffffc0L
#define UVD_RBC_RB_CNTL__RB_BLKSZ_MASK__SI 0x00001f00L
#define UVD_RBC_RB_CNTL__RB_BUFSZ_MASK__SI 0x0000001fL
#define UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK__SI 0x00010000L
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE_MASK__SI 0x01000000L
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN_MASK__SI 0x10000000L
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN_MASK__SI 0x00100000L
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK__SI 0xffffffffL
#define UVD_RBC_RB_RPTR__RB_RPTR_MASK__SI 0x007ffff0L
#define UVD_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER_MASK__SI 0x00007fffL
#define UVD_RBC_RB_WPTR__RB_WPTR_MASK__SI 0x007ffff0L
#define UVD_RBC_READ_REQ_URGENT_CNTL__CMD_READ_REQ_PRIORITY_MARK_MASK__SI 0x00000003L
#define UVD_RBC_VCPU_ACCESS__ENABLE_RBC_MASK__SI 0x00000001L
#define UVD_RBC_WPTR_POLL_ADDR__POLL_ADDR_MASK__SI 0xfffffffcL
#define UVD_RBC_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK__SI 0xffff0000L
#define UVD_RBC_WPTR_POLL_CNTL__POLL_FREQ_MASK__SI 0x0000ffffL
#define UVD_RBC_WPTR_STATUS__RB_WPTR_IN_USE_MASK__SI 0x007ffff0L
#define UVD_RB_ARB_CTRL__RBC_DIS_MASK__SI 0x00000020L
#define UVD_RB_ARB_CTRL__RBC_DROP_MASK__SI 0x00000010L
#define UVD_RB_ARB_CTRL__SRBM_DIS_MASK__SI 0x00000002L
#define UVD_RB_ARB_CTRL__SRBM_DROP_MASK__SI 0x00000001L
#define UVD_RB_ARB_CTRL__VCPU_DIS_MASK__SI 0x00000008L
#define UVD_RB_ARB_CTRL__VCPU_DROP_MASK__SI 0x00000004L
#define UVD_REPLAY_OFFSET__REPLAY_OFFSET_MASK__SI 0xffffffffL
#define UVD_RESERVED_0__RESERVED_MASK__SI 0xffffffffL
#define UVD_RESERVED_1__RESERVED_MASK__SI 0xffffffffL
#define UVD_RESERVED_2__RESERVED_MASK__SI 0xffffffffL
#define UVD_RLC_CONTROL__RLC_REQ_ACK_MASK__SI 0x000000f0L
#define UVD_RLC_CONTROL__RLC_REQ_TYPE_MASK__SI 0x0000000fL
#define UVD_RLC_HB_BASE__HB_BASE_MASK__SI 0xffffffffL
#define UVD_RLC_HB_CNTL__HB_BUFSZ_MASK__SI 0xffffffffL
#define UVD_RLC_HB_RPTR__HB_RPTR_MASK__SI 0xffffffffL
#define UVD_RLC_HB_WPTR_LSB_ADDR__HB_WPTR_LSB_ADDR_MASK__SI 0xfffffffcL
#define UVD_RLC_HB_WPTR_MSB_ADDR__HB_WPTR_MSB_ADDR_MASK__SI 0x000000ffL
#define UVD_RLC_HB_WPTR__HB_WPTR_MASK__SI 0xffffffffL
#define UVD_RLC_RL_BASE__RL_BASE_MASK__SI 0xffffffffL
#define UVD_RLC_RL_SIZE__RL_SIZE_MASK__SI 0x0000000fL
#define UVD_RLC_SCRATCH__SCRATCH_MASK__SI 0xffffffffL
#define UVD_RMAP_CONF__CLOSED_ENTRY_MASK__SI 0x00000001L
#define UVD_RMAP_CONF__MAPUV_FLAG_MASK__SI 0x00000100L
#define UVD_RMAP_CONF__MAPUV_MASK__SI 0x00000e00L
#define UVD_RMAP_CONF__MAPY_FLAG_MASK__SI 0x00000010L
#define UVD_RMAP_CONF__MAPY_MASK__SI 0x000000e0L
#define UVD_SCRATCH_NP__DATA_MASK__SI 0xffffffffL
#define UVD_SEMA_ADDR_HIGH__ADDR_42_23_MASK__SI 0x000fffffL
#define UVD_SEMA_ADDR_LOW__ADDR_22_3_MASK__SI 0x000fffffL
#define UVD_SEMA_CMD__MODE_MASK__SI 0x00000040L
#define UVD_SEMA_CMD__REQ_CMD_MASK__SI 0x0000000fL
#define UVD_SEMA_CMD__WR_PHASE_MASK__SI 0x00000030L
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK__SI 0x00000002L
#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK__SI 0x00000001L
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK__SI 0x07000000L
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT_MASK__SI 0x001ffffeL
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN_MASK__SI 0x00000001L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK__SI 0x00000004L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK__SI 0x00000008L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK__SI 0x00000002L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK__SI 0x00000001L
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER_MASK__SI 0x07000000L
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT_MASK__SI 0x001ffffeL
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN_MASK__SI 0x00000001L
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK__SI 0x07000000L
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT_MASK__SI 0x001ffffeL
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN_MASK__SI 0x00000001L
#define UVD_SOFT_RESET__CSM_SOFT_RESET_MASK__SI 0x00000020L
#define UVD_SOFT_RESET__CXW_SOFT_RESET_MASK__SI 0x00000040L
#define UVD_SOFT_RESET__FWV_SOFT_RESET_MASK__SI 0x00000200L
#define UVD_SOFT_RESET__IDCT_SOFT_RESET_MASK__SI 0x00001000L
#define UVD_SOFT_RESET__IH_SOFT_RESET_MASK__SI 0x00000400L
#define UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK__SI 0x00000002L
#define UVD_SOFT_RESET__LMI_SOFT_RESET_MASK__SI 0x00000004L
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK__SI 0x00002000L
#define UVD_SOFT_RESET__MPC_SOFT_RESET_MASK__SI 0x00000100L
#define UVD_SOFT_RESET__MPRD_SOFT_RESET_MASK__SI 0x00000800L
#define UVD_SOFT_RESET__RBC_SOFT_RESET_MASK__SI 0x00000001L
#define UVD_SOFT_RESET__SPH_SOFT_RESET_MASK__SI 0x00004000L
#define UVD_SOFT_RESET__TAP_SOFT_RESET_MASK__SI 0x00000080L
#define UVD_SOFT_RESET__UDEC_SOFT_RESET_MASK__SI 0x00000010L
#define UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK__SI 0x00000008L
#define UVD_STATUS__AVP_BLOCK_ACK_MASK__SI 0x00002000L
#define UVD_STATUS__AVP_BUSY_MASK__SI 0x00000100L
#define UVD_STATUS__AVP_CTL_ACK_MASK__SI 0x00000400L
#define UVD_STATUS__DRM_BUSY_MASK__SI 0x00020000L
#define UVD_STATUS__IDCT_BLOCK_ACK_MASK__SI 0x00004000L
#define UVD_STATUS__IDCT_BUSY_MASK__SI 0x00000200L
#define UVD_STATUS__IDCT_CTL_ACK_MASK__SI 0x00000800L
#define UVD_STATUS__RBC_ACCESS_GPCOM_MASK__SI 0x00010000L
#define UVD_STATUS__RBC_BUSY_MASK__SI 0x00000001L
#define UVD_STATUS__SYS_GPCOM_REQ_MASK__SI 0x80000000L
#define UVD_STATUS__UVD_BLOCK_ACK_MASK__SI 0x00008000L
#define UVD_STATUS__UVD_CTL_ACK_MASK__SI 0x00001000L
#define UVD_STATUS__VCPU_REPORT_MASK__SI 0x000000feL
#define UVD_STOP_CONTEXT__CONTEXT_MODE_MASK__SI 0x00000002L
#define UVD_STOP_CONTEXT__STOP_CONTEXT_MASK__SI 0x00000001L
#define UVD_SW_SCRATCH_00__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_01__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_02__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_03__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_04__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_05__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_06__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_07__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_08__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_09__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_10__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_11__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_12__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_13__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_14__DATA_MASK__SI 0xffffffffL
#define UVD_SW_SCRATCH_15__DATA_MASK__SI 0xffffffffL
#define UVD_SYS_INT_ACK__CXW_FINISHED_ACK_MASK__SI 0x00020000L
#define UVD_SYS_INT_ACK__CXW_WR_ACK_MASK__SI 0x00000008L
#define UVD_SYS_INT_ACK__FCS_ACK_MASK__SI 0x04000000L
#define UVD_SYS_INT_ACK__FWV_STATUS_ACK_MASK__SI 0x00008000L
#define UVD_SYS_INT_ACK__IDCT_ACK_MASK__SI 0x01000000L
#define UVD_SYS_INT_ACK__JOB_DONE_ACK_MASK__SI 0x00010000L
#define UVD_SYS_INT_ACK__LBSI_ACK_MASK__SI 0x00000800L
#define UVD_SYS_INT_ACK__LMI_AXI_UNSUPPORTED_ADR_ALIGN_ACK_MASK__SI 0x00004000L
#define UVD_SYS_INT_ACK__LMI_AXI_UNSUPPORTED_LEN_ACK_MASK__SI 0x00002000L
#define UVD_SYS_INT_ACK__MPRD_ACK_MASK__SI 0x02000000L
#define UVD_SYS_INT_ACK__MPRD_ERR_ACK_MASK__SI 0x20000000L
#define UVD_SYS_INT_ACK__RBC_REG_PRIV_FAULT_ACK_MASK__SI 0x00000040L
#define UVD_SYS_INT_ACK__RBC_REG_PRIV_FAULT_IDCT_ACK_MASK__SI 0x00400000L
#define UVD_SYS_INT_ACK__SEMA_SIGNAL_INCOMPLETE_TIMEOUT_ACK_MASK__SI 0x00000004L
#define UVD_SYS_INT_ACK__SEMA_WAIT_FAIL_SIG_ACK_MASK__SI 0x00800000L
#define UVD_SYS_INT_ACK__SEMA_WAIT_FAULT_TIMEOUT_ACK_MASK__SI 0x00000002L
#define UVD_SYS_INT_ACK__SEMA_WAIT_INCOMPLETE_TIMEOUT_ACK_MASK__SI 0x00000001L
#define UVD_SYS_INT_ACK__UDEC_ACK_MASK__SI 0x00001000L
#define UVD_SYS_INT_ACK__UVD_HOST_CXW_ACK_MASK__SI 0x00000100L
#define UVD_SYS_INT_ACK__WPTR_IDLE_ACK_MASK__SI 0x00200000L
#define UVD_SYS_INT_EN__CXW_FINISHED_EN_MASK__SI 0x00020000L
#define UVD_SYS_INT_EN__CXW_WR_EN_MASK__SI 0x00000008L
#define UVD_SYS_INT_EN__FCS_EN_MASK__SI 0x04000000L
#define UVD_SYS_INT_EN__FWV_STATUS_EN_MASK__SI 0x00008000L
#define UVD_SYS_INT_EN__IDCT_EN_MASK__SI 0x01000000L
#define UVD_SYS_INT_EN__JOB_DONE_EN_MASK__SI 0x00010000L
#define UVD_SYS_INT_EN__LBSI_EN_MASK__SI 0x00000800L
#define UVD_SYS_INT_EN__LMI_AXI_UNSUPPORTED_ADR_ALIGN_EN_MASK__SI 0x00004000L
#define UVD_SYS_INT_EN__LMI_AXI_UNSUPPORTED_LEN_EN_MASK__SI 0x00002000L
#define UVD_SYS_INT_EN__MPRD_EN_MASK__SI 0x02000000L
#define UVD_SYS_INT_EN__MPRD_ERR_EN_MASK__SI 0x20000000L
#define UVD_SYS_INT_EN__RBC_REG_PRIV_FAULT_EN_MASK__SI 0x00000040L
#define UVD_SYS_INT_EN__RBC_REG_PRIV_FAULT_IDCT_EN_MASK__SI 0x00400000L
#define UVD_SYS_INT_EN__SEMA_SIGNAL_INCOMPLETE_TIMEOUT_EN_MASK__SI 0x00000004L
#define UVD_SYS_INT_EN__SEMA_WAIT_FAIL_SIG_EN_MASK__SI 0x00800000L
#define UVD_SYS_INT_EN__SEMA_WAIT_FAULT_TIMEOUT_EN_MASK__SI 0x00000002L
#define UVD_SYS_INT_EN__SEMA_WAIT_INCOMPLETE_TIMEOUT_EN_MASK__SI 0x00000001L
#define UVD_SYS_INT_EN__UDEC_EN_MASK__SI 0x00001000L
#define UVD_SYS_INT_EN__UVD_HOST_CXW_EN_MASK__SI 0x00000100L
#define UVD_SYS_INT_EN__WPTR_IDLE_EN_MASK__SI 0x00200000L
#define UVD_SYS_INT_STATUS__CXW_FINISHED_INT_MASK__SI 0x00020000L
#define UVD_SYS_INT_STATUS__CXW_WR_INT_MASK__SI 0x00000008L
#define UVD_SYS_INT_STATUS__FCS_INT_MASK__SI 0x04000000L
#define UVD_SYS_INT_STATUS__FWV_STATUS_INT_MASK__SI 0x00008000L
#define UVD_SYS_INT_STATUS__GPCOM_INT_MASK__SI 0x00040000L
#define UVD_SYS_INT_STATUS__IDCT_INT_MASK__SI 0x01000000L
#define UVD_SYS_INT_STATUS__JOB_DONE_INT_MASK__SI 0x00010000L
#define UVD_SYS_INT_STATUS__LBSI_INT_MASK__SI 0x00000800L
#define UVD_SYS_INT_STATUS__LMI_AXI_UNSUPPORTED_ADR_ALIGN_INT_MASK__SI 0x00004000L
#define UVD_SYS_INT_STATUS__LMI_AXI_UNSUPPORTED_LEN_INT_MASK__SI 0x00002000L
#define UVD_SYS_INT_STATUS__MPRD_ERR_INT_MASK__SI 0x20000000L
#define UVD_SYS_INT_STATUS__MPRD_INT_MASK__SI 0x02000000L
#define UVD_SYS_INT_STATUS__RBC_REG_PRIV_FAULT_IDCT_INT_MASK__SI 0x00400000L
#define UVD_SYS_INT_STATUS__RBC_REG_PRIV_FAULT_INT_MASK__SI 0x00000040L
#define UVD_SYS_INT_STATUS__SEMA_SIGNAL_INCOMPLETE_TIMEOUT_INT_MASK__SI 0x00000004L
#define UVD_SYS_INT_STATUS__SEMA_WAIT_FAIL_SIG_INT_MASK__SI 0x00800000L
#define UVD_SYS_INT_STATUS__SEMA_WAIT_FAULT_TIMEOUT_INT_MASK__SI 0x00000002L
#define UVD_SYS_INT_STATUS__SEMA_WAIT_INCOMPLETE_TIMEOUT_INT_MASK__SI 0x00000001L
#define UVD_SYS_INT_STATUS__UDEC_INT_MASK__SI 0x00001000L
#define UVD_SYS_INT_STATUS__UVD_HOST_CXW_INT_MASK__SI 0x00000100L
#define UVD_SYS_INT_STATUS__WPTR_IDLE_INT_MASK__SI 0x00200000L
#define UVD_UDEC_ADR__SYNC_RE_MASK__SI 0x00000080L
#define UVD_UDEC_DBW_TILING_CONFIG__BANK_SWAPS_MASK__SI 0x00003800L
#define UVD_UDEC_DBW_TILING_CONFIG__BANK_TILING_MASK__SI 0x00000030L
#define UVD_UDEC_DBW_TILING_CONFIG__GROUP_SIZE_MASK__SI 0x000000c0L
#define UVD_UDEC_DBW_TILING_CONFIG__PIPE_TILING_MASK__SI 0x0000000eL
#define UVD_UDEC_DBW_TILING_CONFIG__ROW_TILING_MASK__SI 0x00000700L
#define UVD_UDEC_DBW_TILING_CONFIG__SAMPLE_SPLIT_MASK__SI 0x0000c000L
#define UVD_UDEC_DB_TILING_CONFIG__BANK_SWAPS_MASK__SI 0x00003800L
#define UVD_UDEC_DB_TILING_CONFIG__BANK_TILING_MASK__SI 0x00000030L
#define UVD_UDEC_DB_TILING_CONFIG__GROUP_SIZE_MASK__SI 0x000000c0L
#define UVD_UDEC_DB_TILING_CONFIG__PIPE_TILING_MASK__SI 0x0000000eL
#define UVD_UDEC_DB_TILING_CONFIG__ROW_TILING_MASK__SI 0x00000700L
#define UVD_UDEC_DB_TILING_CONFIG__SAMPLE_SPLIT_MASK__SI 0x0000c000L
#define UVD_UDEC_DEBUG_MUX__MUX_MASK__SI 0x0000003fL
#define UVD_UDEC_TILING_CONFIG__BANK_SWAPS_MASK__SI 0x00003800L
#define UVD_UDEC_TILING_CONFIG__BANK_TILING_MASK__SI 0x00000030L
#define UVD_UDEC_TILING_CONFIG__GROUP_SIZE_MASK__SI 0x000000c0L
#define UVD_UDEC_TILING_CONFIG__PIPE_TILING_MASK__SI 0x0000000eL
#define UVD_UDEC_TILING_CONFIG__ROW_TILING_MASK__SI 0x00000700L
#define UVD_UDEC_TILING_CONFIG__SAMPLE_SPLIT_MASK__SI 0x0000c000L
#define UVD_UMC_AVP_BLOCK_REQ__CMC_BLOCK_REQ_MASK__SI 0x00000001L
#define UVD_UMC_AVP_CTL_CMD__CMC_REQ_MASK__SI 0x00000001L
#define UVD_UMC_IDCT_BLOCK_REQ__CMC_BLOCK_REQ_MASK__SI 0x00000001L
#define UVD_UMC_IDCT_CTL_CMD__CMC_REQ_MASK__SI 0x00000001L
#define UVD_UMC_UVD_BLOCK_REQ__CMC_BLOCK_REQ_MASK__SI 0x00000001L
#define UVD_UMC_UVD_CTL_CMD__CMC_REQ_MASK__SI 0x00000001L
#define UVD_UVBASE__DUM_MASK__SI 0xffffffffL
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET3__CACHE_OFFSET3_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET4__CACHE_OFFSET4_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET5__CACHE_OFFSET5_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET6__CACHE_OFFSET6_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET7__CACHE_OFFSET7_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_OFFSET8__CACHE_OFFSET8_MASK__SI 0x01ffffffL
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE3__CACHE_SIZE3_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE4__CACHE_SIZE4_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE5__CACHE_SIZE5_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE6__CACHE_SIZE6_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE7__CACHE_SIZE7_MASK__SI 0x001fffffL
#define UVD_VCPU_CACHE_SIZE8__CACHE_SIZE8_MASK__SI 0x001fffffL
#define UVD_VCPU_CNTL__ABORT_REQ_MASK__SI 0x00000100L
#define UVD_VCPU_CNTL__AXI_MAX_BRST_SIZE_IS_4_MASK__SI 0x00000010L
#define UVD_VCPU_CNTL__CLK_ACTIVE_MASK__SI 0x00020000L
#define UVD_VCPU_CNTL__CLK_EN_MASK__SI 0x00000200L
#define UVD_VCPU_CNTL__DBG_MUX_MASK__SI 0x0000e000L
#define UVD_VCPU_CNTL__IRQ_ERR_MASK__SI 0x0000000fL
#define UVD_VCPU_CNTL__JTAG_EN_MASK__SI 0x00010000L
#define UVD_VCPU_CNTL__PMB_ED_ENABLE_MASK__SI 0x00000020L
#define UVD_VCPU_CNTL__PMB_SOFT_RESET_MASK__SI 0x00000040L
#define UVD_VCPU_CNTL__RBBM_SOFT_RESET_MASK__SI 0x00000080L
#define UVD_VCPU_CNTL__TIE_Q_NO_FLOP_MASK__SI 0x00080000L
#define UVD_VCPU_CNTL__TIMEOUT_DIS_MASK__SI 0x00040000L
#define UVD_VCPU_CNTL__TRCE_EN_MASK__SI 0x00000400L
#define UVD_VCPU_CNTL__TRCE_MUX_MASK__SI 0x00001800L
#define UVD_VCPU_DBG__DBG_RD_MASK__SI 0xffffffffL
#define UVD_VCPU_INT_ACK__AVP_BLOCK_ACK_ACK_MASK__SI 0x00000080L
#define UVD_VCPU_INT_ACK__AVP_CTL_ACK_ACK_MASK__SI 0x00000008L
#define UVD_VCPU_INT_ACK__CXW_FINISHED_ACK_MASK__SI 0x00080000L
#define UVD_VCPU_INT_ACK__CXW_START_ACK_MASK__SI 0x00040000L
#define UVD_VCPU_INT_ACK__DRV_FW_ACK_ACK_MASK__SI 0x80000000L
#define UVD_VCPU_INT_ACK__DRV_FW_REQ_ACK_MASK__SI 0x40000000L
#define UVD_VCPU_INT_ACK__FWV_STATUS_ACK_MASK__SI 0x00008000L
#define UVD_VCPU_INT_ACK__IDCT_ACK_MASK__SI 0x01000000L
#define UVD_VCPU_INT_ACK__IDCT_BLOCK_ACK_ACK_MASK__SI 0x00000200L
#define UVD_VCPU_INT_ACK__IDCT_CTL_ACK_ACK_MASK__SI 0x00000010L
#define UVD_VCPU_INT_ACK__JOB_START_ACK_MASK__SI 0x00020000L
#define UVD_VCPU_INT_ACK__LBSI_ACK_MASK__SI 0x00000800L
#define UVD_VCPU_INT_ACK__LMI_AXI_UNSUPPORTED_ADR_ALIGN_ACK_MASK__SI 0x00004000L
#define UVD_VCPU_INT_ACK__LMI_AXI_UNSUPPORTED_LEN_ACK_MASK__SI 0x00002000L
#define UVD_VCPU_INT_ACK__MPRD_ACK_MASK__SI 0x02000000L
#define UVD_VCPU_INT_ACK__MPRD_ERR_ACK_MASK__SI 0x20000000L
#define UVD_VCPU_INT_ACK__RBC_REG_PRIV_FAULT_ACK_MASK__SI 0x00000040L
#define UVD_VCPU_INT_ACK__RBC_REG_PRIV_FAULT_IDCT_ACK_MASK__SI 0x00400000L
#define UVD_VCPU_INT_ACK__RPTR_WR_ACK_MASK__SI 0x00010000L
#define UVD_VCPU_INT_ACK__SEMA_SIGNAL_INCOMPLETE_TIMEOUT_ACK_MASK__SI 0x00000004L
#define UVD_VCPU_INT_ACK__SEMA_WAIT_FAIL_SIG_ACK_MASK__SI 0x00800000L
#define UVD_VCPU_INT_ACK__SEMA_WAIT_FAULT_TIMEOUT_ACK_MASK__SI 0x00000002L
#define UVD_VCPU_INT_ACK__SEMA_WAIT_INCOMPLETE_TIMEOUT_ACK_MASK__SI 0x00000001L
#define UVD_VCPU_INT_ACK__UDEC_ACK_MASK__SI 0x00001000L
#define UVD_VCPU_INT_ACK__UVD_BLOCK_ACK_ACK_MASK__SI 0x00000400L
#define UVD_VCPU_INT_ACK__UVD_CTL_ACK_ACK_MASK__SI 0x00000020L
#define UVD_VCPU_INT_ACK__UVD_HOST_CXW_ACK_MASK__SI 0x00000100L
#define UVD_VCPU_INT_ACK__WPTR_IDLE_ACK_MASK__SI 0x00200000L
#define UVD_VCPU_INT_EN__AVP_BLOCK_ACK_EN_MASK__SI 0x00000080L
#define UVD_VCPU_INT_EN__AVP_CTL_ACK_EN_MASK__SI 0x00000008L
#define UVD_VCPU_INT_EN__CXW_FINISHED_EN_MASK__SI 0x00080000L
#define UVD_VCPU_INT_EN__CXW_START_EN_MASK__SI 0x00040000L
#define UVD_VCPU_INT_EN__DRV_FW_ACK_EN_MASK__SI 0x80000000L
#define UVD_VCPU_INT_EN__DRV_FW_REQ_EN_MASK__SI 0x40000000L
#define UVD_VCPU_INT_EN__FWV_STATUS_EN_MASK__SI 0x00008000L
#define UVD_VCPU_INT_EN__IDCT_BLOCK_ACK_EN_MASK__SI 0x00000200L
#define UVD_VCPU_INT_EN__IDCT_CTL_ACK_EN_MASK__SI 0x00000010L
#define UVD_VCPU_INT_EN__IDCT_EN_MASK__SI 0x01000000L
#define UVD_VCPU_INT_EN__JOB_START_EN_MASK__SI 0x00020000L
#define UVD_VCPU_INT_EN__LBSI_EN_MASK__SI 0x00000800L
#define UVD_VCPU_INT_EN__LMI_AXI_UNSUPPORTED_ADR_ALIGN_EN_MASK__SI 0x00004000L
#define UVD_VCPU_INT_EN__LMI_AXI_UNSUPPORTED_LEN_EN_MASK__SI 0x00002000L
#define UVD_VCPU_INT_EN__MPRD_EN_MASK__SI 0x02000000L
#define UVD_VCPU_INT_EN__MPRD_ERR_EN_MASK__SI 0x20000000L
#define UVD_VCPU_INT_EN__RBC_REG_PRIV_FAULT_EN_MASK__SI 0x00000040L
#define UVD_VCPU_INT_EN__RBC_REG_PRIV_FAULT_IDCT_EN_MASK__SI 0x00400000L
#define UVD_VCPU_INT_EN__RPTR_WR_EN_MASK__SI 0x00010000L
#define UVD_VCPU_INT_EN__SEMA_SIGNAL_INCOMPLETE_TIMEOUT_EN_MASK__SI 0x00000004L
#define UVD_VCPU_INT_EN__SEMA_WAIT_FAIL_SIG_EN_MASK__SI 0x00800000L
#define UVD_VCPU_INT_EN__SEMA_WAIT_FAULT_TIMEOUT_EN_MASK__SI 0x00000002L
#define UVD_VCPU_INT_EN__SEMA_WAIT_INCOMPLETE_TIMEOUT_EN_MASK__SI 0x00000001L
#define UVD_VCPU_INT_EN__UDEC_EN_MASK__SI 0x00001000L
#define UVD_VCPU_INT_EN__UVD_BLOCK_ACK_EN_MASK__SI 0x00000400L
#define UVD_VCPU_INT_EN__UVD_CTL_ACK_EN_MASK__SI 0x00000020L
#define UVD_VCPU_INT_EN__UVD_HOST_CXW_EN_MASK__SI 0x00000100L
#define UVD_VCPU_INT_EN__WPTR_IDLE_EN_MASK__SI 0x00200000L
#define UVD_VCPU_INT_ROUTE__DRV_FW_MSG_MASK__SI 0x00000001L
#define UVD_VCPU_INT_ROUTE__FW_DRV_MSG_ACK_MASK__SI 0x00000002L
#define UVD_VCPU_INT_ROUTE__VCPU_GPCOM_MASK__SI 0x00000004L
#define UVD_VCPU_INT_STATUS__AVP_BLOCK_ACK_INT_MASK__SI 0x00000080L
#define UVD_VCPU_INT_STATUS__AVP_CTL_ACK_INT_MASK__SI 0x00000008L
#define UVD_VCPU_INT_STATUS__CXW_FINISHED_INT_MASK__SI 0x00080000L
#define UVD_VCPU_INT_STATUS__CXW_START_INT_MASK__SI 0x00040000L
#define UVD_VCPU_INT_STATUS__DRV_FW_ACK_INT_MASK__SI 0x80000000L
#define UVD_VCPU_INT_STATUS__DRV_FW_REQ_INT_MASK__SI 0x40000000L
#define UVD_VCPU_INT_STATUS__FWV_STATUS_INT_MASK__SI 0x00008000L
#define UVD_VCPU_INT_STATUS__GPCOM_INT_MASK__SI 0x00100000L
#define UVD_VCPU_INT_STATUS__IDCT_BLOCK_ACK_INT_MASK__SI 0x00000200L
#define UVD_VCPU_INT_STATUS__IDCT_CTL_ACK_INT_MASK__SI 0x00000010L
#define UVD_VCPU_INT_STATUS__IDCT_INT_MASK__SI 0x01000000L
#define UVD_VCPU_INT_STATUS__JOB_START_INT_MASK__SI 0x00020000L
#define UVD_VCPU_INT_STATUS__LBSI_INT_MASK__SI 0x00000800L
#define UVD_VCPU_INT_STATUS__LMI_AXI_UNSUPPORTED_ADR_ALIGN_INT_MASK__SI 0x00004000L
#define UVD_VCPU_INT_STATUS__LMI_AXI_UNSUPPORTED_LEN_INT_MASK__SI 0x00002000L
#define UVD_VCPU_INT_STATUS__MPRD_ERR_INT_MASK__SI 0x20000000L
#define UVD_VCPU_INT_STATUS__MPRD_INT_MASK__SI 0x02000000L
#define UVD_VCPU_INT_STATUS__RBC_REG_PRIV_FAULT_IDCT_INT_MASK__SI 0x00400000L
#define UVD_VCPU_INT_STATUS__RBC_REG_PRIV_FAULT_INT_MASK__SI 0x00000040L
#define UVD_VCPU_INT_STATUS__RPTR_WR_INT_MASK__SI 0x00010000L
#define UVD_VCPU_INT_STATUS__SEMA_SIGNAL_INCOMPLETE_TIMEOUT_INT_MASK__SI 0x00000004L
#define UVD_VCPU_INT_STATUS__SEMA_WAIT_FAIL_SIG_INT_MASK__SI 0x00800000L
#define UVD_VCPU_INT_STATUS__SEMA_WAIT_FAULT_TIMEOUT_INT_MASK__SI 0x00000002L
#define UVD_VCPU_INT_STATUS__SEMA_WAIT_INCOMPLETE_TIMEOUT_INT_MASK__SI 0x00000001L
#define UVD_VCPU_INT_STATUS__UDEC_INT_MASK__SI 0x00001000L
#define UVD_VCPU_INT_STATUS__UVD_BLOCK_ACK_INT_MASK__SI 0x00000400L
#define UVD_VCPU_INT_STATUS__UVD_CTL_ACK_INT_MASK__SI 0x00000020L
#define UVD_VCPU_INT_STATUS__UVD_HOST_CXW_INT_MASK__SI 0x00000100L
#define UVD_VCPU_INT_STATUS__WPTR_IDLE_INT_MASK__SI 0x00200000L
#define UVD_VCPU_NONCACHE_OFFSET0__NONCACHE_OFFSET0_MASK__SI 0x01ffffffL
#define UVD_VCPU_NONCACHE_OFFSET1__NONCACHE_OFFSET1_MASK__SI 0x01ffffffL
#define UVD_VCPU_NONCACHE_SIZE0__NONCACHE_SIZE0_MASK__SI 0x001fffffL
#define UVD_VCPU_NONCACHE_SIZE1__NONCACHE_SIZE1_MASK__SI 0x001fffffL
#define UVD_VCPU_PDEBUG_CCOUNT__CCOUNT_MASK__SI 0xffffffffL
#define UVD_VCPU_PDEBUG_DATA_H__DATA_H_MASK__SI 0xffffffffL
#define UVD_VCPU_PDEBUG_DATA_L__DATA_L_MASK__SI 0xffffffffL
#define UVD_VCPU_PDEBUG_EPC__EPC_MASK__SI 0xffffffffL
#define UVD_VCPU_PDEBUG_EXCCAUSE__EXCCAUSE_MASK__SI 0xffffffffL
#define UVD_VCPU_PDEBUG_ICOUNT__ICOUNT_MASK__SI 0xffffffffL
#define UVD_VCPU_PDEBUG_PSTATUS__PSTATUS_MASK__SI 0x0000ffffL
#define UVD_VCPU_PDEBUG_PS__PS_MASK__SI 0xffffffffL
#define UVD_VCPU_PRID__PRID_MASK__SI 0x0000ffffL
#define UVD_VCPU_TRCE_RD__DATA_MASK__SI 0xffffffffL
#define UVD_VCPU_TRCE__PC_MASK__SI 0x0fffffffL
#define UVD_WIDTH__DUM_MASK__SI 0xffffffffL
#define UVD_YBASE__DUM_MASK__SI 0xffffffffL
#define VBLANK_STATUS__VBLANK_ACK_MASK__SI 0x00000010L
#define VBLANK_STATUS__VBLANK_INTERRUPT_MASK__SI 0x00010000L
#define VBLANK_STATUS__VBLANK_INTERRUPT_TYPE_MASK__SI 0x00020000L
#define VBLANK_STATUS__VBLANK_OCCURRED_MASK__SI 0x00000001L
#define VBLANK_STATUS__VBLANK_STAT_MASK__SI 0x00001000L
#define VCE_CONFIG__VCE_RDREQ_URG_MASK__CI 0x00000f00L
#define VCE_CONFIG__VCE_REQ_TRAN_MASK__CI 0x00010000L
#define VENDOR_CAP_LIST__CAP_ID_MASK__CI__VI 0x000000ffL
#define VENDOR_CAP_LIST__LENGTH_MASK__CI__VI 0x00ff0000L
#define VENDOR_CAP_LIST__NEXT_PTR_MASK__CI__VI 0x0000ff00L
#define VENDOR_ID__VENDOR_ID_MASK 0x0000ffffL
#define VGA25_PPLL_CNTL__VGA25_PPLL_CP_MASK__SI 0x00000f00L
#define VGA25_PPLL_CNTL__VGA25_PPLL_CTL_MASK__SI 0x0000001fL
#define VGA25_PPLL_CNTL__VGA25_PPLL_IBIAS_MASK__SI 0xff000000L
#define VGA25_PPLL_CNTL__VGA25_PPLL_LF_MODE_MASK__SI 0x001ff000L
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI 0x00000030L
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_FRACTION_MASK__SI 0x0000000fL
#define VGA25_PPLL_FB_DIV__VGA25_PPLL_FB_DIV_MASK__SI 0x07ff0000L
#define VGA25_PPLL_POST_DIV_SRC__VGA25_PPLL_POST_DIV_SRC_MASK__SI 0x00000001L
#define VGA25_PPLL_POST_DIV__VGA25_PPLL_POST_DIV_MASK__SI 0x0000007fL
#define VGA25_PPLL_REF_DIV_SRC__VGA25_PPLL_REF_DIV_SRC_MASK__SI 0x00000007L
#define VGA25_PPLL_REF_DIV__VGA25_PPLL_REF_DIV_MASK__SI 0x000003ffL
#define VGA28_PPLL_CNTL__VGA28_PPLL_CP_MASK__SI 0x00000f00L
#define VGA28_PPLL_CNTL__VGA28_PPLL_CTL_MASK__SI 0x0000001fL
#define VGA28_PPLL_CNTL__VGA28_PPLL_IBIAS_MASK__SI 0xff000000L
#define VGA28_PPLL_CNTL__VGA28_PPLL_LF_MODE_MASK__SI 0x001ff000L
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI 0x00000030L
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_FRACTION_MASK__SI 0x0000000fL
#define VGA28_PPLL_FB_DIV__VGA28_PPLL_FB_DIV_MASK__SI 0x07ff0000L
#define VGA28_PPLL_POST_DIV_SRC__VGA28_PPLL_POST_DIV_SRC_MASK__SI 0x00000001L
#define VGA28_PPLL_POST_DIV__VGA28_PPLL_POST_DIV_MASK__SI 0x0000007fL
#define VGA28_PPLL_REF_DIV_SRC__VGA28_PPLL_REF_DIV_SRC_MASK__SI 0x00000007L
#define VGA28_PPLL_REF_DIV__VGA28_PPLL_REF_DIV_MASK__SI 0x000003ffL
#define VGA41_PPLL_CNTL__VGA41_PPLL_CP_MASK__SI 0x00000f00L
#define VGA41_PPLL_CNTL__VGA41_PPLL_CTL_MASK__SI 0x0000001fL
#define VGA41_PPLL_CNTL__VGA41_PPLL_IBIAS_MASK__SI 0xff000000L
#define VGA41_PPLL_CNTL__VGA41_PPLL_LF_MODE_MASK__SI 0x001ff000L
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_CNTL_MASK__SI 0x00000030L
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_FRACTION_MASK__SI 0x0000000fL
#define VGA41_PPLL_FB_DIV__VGA41_PPLL_FB_DIV_MASK__SI 0x07ff0000L
#define VGA41_PPLL_POST_DIV_SRC__VGA41_PPLL_POST_DIV_SRC_MASK__SI 0x00000001L
#define VGA41_PPLL_POST_DIV__VGA41_PPLL_POST_DIV_MASK__SI 0x0000007fL
#define VGA41_PPLL_REF_DIV_SRC__VGA41_PPLL_REF_DIV_SRC_MASK__SI 0x00000007L
#define VGA41_PPLL_REF_DIV__VGA41_PPLL_REF_DIV_MASK__SI 0x000003ffL
#define VGADCCIF_HOSTIF_R_ADDR__VGADCCIF_HOSTIF_R_ADDR_MASK__SI 0xffffffffL
#define VGADCCIF_HOSTIF_W_ADDR__VGADCCIF_HOSTIF_W_ADDR_MASK__SI 0xffffffffL
#define VGADCCIF_RENDERIF_R_ADDR__VGADCCIF_RENDERIF_R_ADDR_MASK__SI 0xffffffffL
#define VGADCCIF_RENDERIF_W_ADDR__VGADCCIF_RENDERIF_W_ADDR_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_A__DBG_DCCIF_A_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_B__DBG_DCCIF_B_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_C__DBG_DCCIF_C_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_D__DBG_DCCIF_D_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_E__DBG_DCCIF_E_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_F__DBG_DCCIF_F_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_G__DBG_DCCIF_G_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_H__DBG_DCCIF_H_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_I__DBG_DCCIF_I_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_J__DBG_DCCIF_J_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_K__DBG_DCCIF_K_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_L__DBG_DCCIF_L_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_M__DBG_DCCIF_M_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_N__DBG_DCCIF_N_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_O__DBG_DCCIF_O_MASK__SI 0xffffffffL
#define VGADCC_DBG_DCCIF_P__DBG_DCCIF_P_MASK__SI 0xffffffffL
#define VGA_ADDR__ADDRESGEN_STATE_MASK__SI 0x0000001fL
#define VGA_ADDR__ADDRESSGEN_A_MASK__SI 0xfffffc00L
#define VGA_ADDR__VGARENDER_ADDRSOPSTART_MASK__SI 0x00000020L
#define VGA_ADDR__VGARENDER_ADDRSOP_MASK__SI 0x000003c0L
#define VGA_CACHE_CONTROL__VGA_DCCIF_W256ONLY_MASK__SI 0x00100000L
#define VGA_CACHE_CONTROL__VGA_DCCIF_WC_TIMEOUT_MASK__SI 0x3f000000L
#define VGA_CACHE_CONTROL__VGA_READ_BUFFER_INVALIDATE_MASK__SI 0x00010000L
#define VGA_CACHE_CONTROL__VGA_READ_CACHE_DISABLE_MASK__SI 0x00000100L
#define VGA_CACHE_CONTROL__VGA_WRITE_THROUGH_CACHE_DIS_MASK__SI 0x00000001L
#define VGA_COHERENCY_TIMER_CNTL__VGA_COHE_SPEC_TIMER_SEL_MASK__SI 0x00000003L
#define VGA_CRTC__VGA_CRTC_CUR_STATE_MASK__SI 0x0000007cL
#define VGA_CRTC__VGA_REG_CUROP_MASK__SI 0x3fc00000L
#define VGA_CRTC__VGA_REG_GEN_STATE_MASK__SI 0x00000780L
#define VGA_CRTC__VGA_REG_RDY_MASK__SI 0x00000002L
#define VGA_CRTC__VGA_REG_SUM_MASK__SI 0x003ff800L
#define VGA_CRTC__VGA_START_REG_TRAN_MASK__SI 0x00000001L
#define VGA_DEBUG_ID__VGA_DEBUG_ID_MASK__SI 0xffffffffL
#define VGA_DEBUG_READBACK_DATA__VGA_DEBUG_READBACK_DATA_MASK__SI 0xffffffffL
#define VGA_DEBUG_READBACK_INDEX__VGA_DEBUG_READBACK_INDEX_MASK__SI 0x000000ffL
#define VGA_DISPBUF1_SURFACE_ADDR__VGA_DISPBUF1_SURFACE_ADDR_MASK__SI 0x01ffffffL
#define VGA_DISPBUF2_SURFACE_ADDR__VGA_DISPBUF2_SURFACE_ADDR_MASK__SI 0x01ffffffL
#define VGA_GRAPH__ADDRESSGEN_ADDRSOPDONE_MASK__SI 0x00400000L
#define VGA_GRAPH__DCCIF_VGA_WACK_MASK__SI 0x00200000L
#define VGA_GRAPH__GFXPIXGEN_ENDOFCHAR_MASK__SI 0x00080000L
#define VGA_GRAPH__GFXPIXGEN_PIXGENDONE_MASK__SI 0x00100000L
#define VGA_GRAPH__GFXRENDERSUP_ADDPITCH_MASK__SI 0x01000000L
#define VGA_GRAPH__GFXRENDERSUP_ADDRSEL_MASK__SI 0x00060000L
#define VGA_GRAPH__GFXRENDERSUP_BUFOFFSET_MASK__SI 0x0001c000L
#define VGA_GRAPH__GFXRENDERSUP_DWB_RST_WR_A_MASK__SI 0x20000000L
#define VGA_GRAPH__GFXRENDERSUP_DWORD_BUFFER_RDY_MASK__SI 0x10000000L
#define VGA_GRAPH__GFXRENDERSUP_DWORD_BUFFER_WEN_MASK__SI 0x80000000L
#define VGA_GRAPH__GFXRENDERSUP_FIRSTANDLASTPIX_MASK__SI 0x00003800L
#define VGA_GRAPH__GFXRENDERSUP_FIRSTCHARINLINE_MASK__SI 0x00000200L
#define VGA_GRAPH__GFXRENDERSUP_LASTCHARINLINE_MASK__SI 0x00000400L
#define VGA_GRAPH__GFXRENDERSUP_LAST_LINE_RENDERED_MASK__SI 0x08000000L
#define VGA_GRAPH__GFXRENDERSUP_LC_MASK__SI 0x00800000L
#define VGA_GRAPH__GFXRENDERSUP_PIXELWRITER_NXTWRADDRS_MASK__SI 0x40000000L
#define VGA_GRAPH__GFXRENDERSUP_RENDER_END_MASK__SI 0x04000000L
#define VGA_GRAPH__GFXRENDERSUP_STARTGFXPIXGEN_MASK__SI 0x00000100L
#define VGA_GRAPH__GFX_GEN_STATE_MASK__SI 0x0000000fL
#define VGA_GRAPH__GFX_LINE_GEN_STATE_MASK__SI 0x000000f0L
#define VGA_GRAPH__VGADCC_RD_RTR_MASK__SI 0x02000000L
#define VGA_HDP_CONTROL__VGA_MEMORY_DISABLE_MASK__SI 0x00000010L
#define VGA_HDP_CONTROL__VGA_MEM_PAGE_SELECT_EN_MASK__SI 0x00000001L
#define VGA_HDP_CONTROL__VGA_RBBM_LOCK_DISABLE_MASK__SI 0x00000100L
#define VGA_HDP_CONTROL__VGA_SOFT_RESET_MASK__SI 0x00010000L
#define VGA_HDP_CONTROL__VGA_TEST_RESET_CONTROL_MASK__SI 0x01000000L
#define VGA_HDP__BIF_VGA_A_MASK__SI 0x1fffc000L
#define VGA_HDP__BIF_VGA_BE_MASK__SI 0x0000003eL
#define VGA_HDP__BIF_VGA_OP_MASK__SI 0x40000000L
#define VGA_HDP__BIF_VGA_SEND_MASK__SI 0x00000001L
#define VGA_HDP__BIF_VGA_WD_MASK__SI 0x00001f80L
#define VGA_HDP__VGA_BIF_CLEAN_MASK__SI 0x00002000L
#define VGA_HDP__VGA_BIF_RD_VALID_MASK__SI 0x80000000L
#define VGA_HDP__VGA_BIF_RTR_MASK__SI 0x20000000L
#define VGA_HW_DEBUG__VGA_HW_DEBUG_MASK__SI 0xffffffffL
#define VGA_INTERRUPT_CONTROL__VGA_DISPLAY_SWITCH_INT_MASK_MASK__SI 0x00010000L
#define VGA_INTERRUPT_CONTROL__VGA_MEM_ACCESS_INT_MASK_MASK__SI 0x00000001L
#define VGA_INTERRUPT_CONTROL__VGA_MODE_AUTO_TRIGGER_INT_MASK_MASK__SI 0x01000000L
#define VGA_INTERRUPT_CONTROL__VGA_REG_ACCESS_INT_MASK_MASK__SI 0x00000100L
#define VGA_INTERRUPT_STATUS__VGA_DISPLAY_SWITCH_INT_STATUS_MASK__SI 0x00000004L
#define VGA_INTERRUPT_STATUS__VGA_MEM_ACCESS_INT_STATUS_MASK__SI 0x00000001L
#define VGA_INTERRUPT_STATUS__VGA_MODE_AUTO_TRIGGER_INT_STATUS_MASK__SI 0x00000008L
#define VGA_INTERRUPT_STATUS__VGA_REG_ACCESS_INT_STATUS_MASK__SI 0x00000002L
#define VGA_MAIN_CONTROL__VGA_CRTC_TIMEOUT_MASK__SI 0x00000003L
#define VGA_MAIN_CONTROL__VGA_EXTERNAL_DAC_SENSE_MASK__SI 0x20000000L
#define VGA_MAIN_CONTROL__VGA_MAIN_TEST_VSTATUS_NO_DISPLAY_CRTC_TIMEOUT_MASK__SI 0x80000000L
#define VGA_MAIN_CONTROL__VGA_READBACK_CRT_INTR_SOURCE_SELECT_MASK__SI 0x03000000L
#define VGA_MAIN_CONTROL__VGA_READBACK_NO_DISPLAY_SOURCE_SELECT_MASK__SI 0x00030000L
#define VGA_MAIN_CONTROL__VGA_READBACK_SENSE_SWITCH_SELECT_MASK__SI 0x04000000L
#define VGA_MAIN_CONTROL__VGA_READBACK_VGA_VSTATUS_SOURCE_SELECT_MASK__SI 0x00000300L
#define VGA_MAIN_CONTROL__VGA_READ_URGENT_ENABLE_MASK__SI 0x08000000L
#define VGA_MAIN_CONTROL__VGA_RENDER_TIMEOUT_COUNT_MASK__SI 0x00000018L
#define VGA_MAIN_CONTROL__VGA_VIRTUAL_VERTICAL_RETRACE_DURATION_MASK__SI 0x000000e0L
#define VGA_MAIN_CONTROL__VGA_WRITES_URGENT_ENABLE_MASK__SI 0x10000000L
#define VGA_MAIN__DISP_CUR_BUFF_FOLLOWS_VGA_MASK__SI 0x00008000L
#define VGA_MAIN__VGA_BLINK_PHASE_MASK__SI 0x00180000L
#define VGA_MAIN__VGA_BUF_CNTL_MASK__SI 0x08000000L
#define VGA_MAIN__VGA_CG_BUSY_MASK__SI 0x00000200L
#define VGA_MAIN__VGA_CUR_BUF1_MASK__SI 0x00000400L
#define VGA_MAIN__VGA_CUR_BUF2_MASK__SI 0x00000800L
#define VGA_MAIN__VGA_DATA_CHANGED_MASK__SI 0x00000010L
#define VGA_MAIN__VGA_DISP_BUF_CNTL_MASK__SI 0x00004000L
#define VGA_MAIN__VGA_ENER_END_OR_TIMEOUT_MASK__SI 0x00800000L
#define VGA_MAIN__VGA_FORCE_BLANK_MASK__SI 0x00000040L
#define VGA_MAIN__VGA_MAIN_CUR_STATE_MASK__SI 0x0000000fL
#define VGA_MAIN__VGA_ONLY_UPDATE_REG_MASK__SI 0x00000020L
#define VGA_MAIN__VGA_OVERSCAN_UPDATE_MASK__SI 0x02000000L
#define VGA_MAIN__VGA_RENDERATTR_BUSY_MASK__SI 0x00040000L
#define VGA_MAIN__VGA_RENDER_BUFF_SEL_MASK__SI 0x80000000L
#define VGA_MAIN__VGA_RENDER_SYNC1_MASK__SI 0x10000000L
#define VGA_MAIN__VGA_RENDER_SYNC2_MASK__SI 0x20000000L
#define VGA_MAIN__VGA_RENDER_SYNC_MASK__SI 0x00000100L
#define VGA_MAIN__VGA_STARTCLK_MASK__SI 0x00010000L
#define VGA_MAIN__VGA_START_REG_TRAN_MASK__SI 0x00000080L
#define VGA_MAIN__VGA_START_RENDER_MASK__SI 0x40000000L
#define VGA_MAIN__VGA_UDPATE_REG_MASK__SI 0x00020000L
#define VGA_MAIN__VGA_VSYNC_TIMEOUT_MASK__SI 0x01000000L
#define VGA_MAIN__VGA_XTAL_REF_CLK_MASK__SI 0x00200000L
#define VGA_MAIN__VSYNC_BOTH_GEN_STATE_MASK__SI 0x00003000L
#define VGA_MEMORY_BASE_ADDRESS_HIGH__VGA_MEMORY_BASE_ADDRESS_HIGH_MASK__SI 0x000000ffL
#define VGA_MEMORY_BASE_ADDRESS__VGA_MEMORY_BASE_ADDRESS_MASK__SI 0xffffffffL
#define VGA_MEM_READ_PAGE_ADDR__VGA_MEM_READ_PAGE0_ADDR_MASK__SI 0x000003ffL
#define VGA_MEM_READ_PAGE_ADDR__VGA_MEM_READ_PAGE1_ADDR_MASK__SI 0x03ff0000L
#define VGA_MEM_WRITE_PAGE_ADDR__VGA_MEM_WRITE_PAGE0_ADDR_MASK__SI 0x000003ffL
#define VGA_MEM_WRITE_PAGE_ADDR__VGA_MEM_WRITE_PAGE1_ADDR_MASK__SI 0x03ff0000L
#define VGA_MODE_CONTROL__VGA_128K_APERTURE_PAGING_MASK__SI 0x00000100L
#define VGA_MODE_CONTROL__VGA_ATI_LINEAR_MASK__SI 0x00000001L
#define VGA_MODE_CONTROL__VGA_LUT_PALETTE_UPDATE_MODE_MASK__SI 0x00000030L
#define VGA_MODE_CONTROL__VGA_TEXT_132_COLUMNS_EN_MASK__SI 0x00010000L
#define VGA_REG__VGA_GATED_CLOCK_RUNNING_MASK__SI 0x08000000L
#define VGA_REG__VGA_I_RBBM_WD_MASK__SI 0xf0000000L
#define VGA_REG__VGA_RBBMIF_ADDR_MASK__SI 0x003fc000L
#define VGA_REG__VGA_RBBMIF_BE_MASK__SI 0x03c00000L
#define VGA_REG__VGA_RBBMIF_RDY0_MASK__SI 0x04000000L
#define VGA_REG__VGA_RBBMIF_RSTR_MASK__SI 0x00002000L
#define VGA_REG__VGA_RBBMIF_WSTR_MASK__SI 0x00001000L
#define VGA_REG__VGA_REG_RDY_I_MASK__SI 0x000000f0L
#define VGA_REG__VGA_REG_REQ_O_MASK__SI 0x00000f00L
#define VGA_REG__VGA_REG_WAIT_STATE_MASK__SI 0x0000000fL
#define VGA_RENDER_CONTROL__VGAREG_LINECMP_COMPATIBILITY_SEL_MASK__SI 0x02000000L
#define VGA_RENDER_CONTROL__VGA_BLINK_MODE_MASK__SI 0x00000060L
#define VGA_RENDER_CONTROL__VGA_BLINK_RATE_MASK__SI 0x0000001fL
#define VGA_RENDER_CONTROL__VGA_CURSOR_BLINK_INVERT_MASK__SI 0x00000080L
#define VGA_RENDER_CONTROL__VGA_EXTD_ADDR_COUNT_ENABLE_MASK__SI 0x00000100L
#define VGA_RENDER_CONTROL__VGA_LOCK_8DOT_MASK__SI 0x01000000L
#define VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK__SI 0x00030000L
#define VGA_SEQUENCER_RESET_CONTROL__D1_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI 0x00000001L
#define VGA_SEQUENCER_RESET_CONTROL__D1_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI         \
  0x00000100L
#define VGA_SEQUENCER_RESET_CONTROL__D2_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI 0x00000002L
#define VGA_SEQUENCER_RESET_CONTROL__D2_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI         \
  0x00000200L
#define VGA_SEQUENCER_RESET_CONTROL__D3_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI 0x00000004L
#define VGA_SEQUENCER_RESET_CONTROL__D3_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI         \
  0x00000400L
#define VGA_SEQUENCER_RESET_CONTROL__D4_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI 0x00000008L
#define VGA_SEQUENCER_RESET_CONTROL__D4_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI         \
  0x00000800L
#define VGA_SEQUENCER_RESET_CONTROL__D5_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI 0x00000010L
#define VGA_SEQUENCER_RESET_CONTROL__D5_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI         \
  0x00001000L
#define VGA_SEQUENCER_RESET_CONTROL__D6_BLANK_DISPLAY_WHEN_SEQUENCER_RESET_MASK__SI 0x00000020L
#define VGA_SEQUENCER_RESET_CONTROL__D6_DISABLE_SYNCS_AND_DE_WHEN_SEQUENCER_RESET_MASK__SI         \
  0x00002000L
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_ENABLE_MASK__SI 0x00010000L
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_INDEX_SELECT_MASK__SI 0x00fc0000L
#define VGA_SEQUENCER_RESET_CONTROL__VGA_MODE_AUTO_TRIGGER_REGISTER_SELECT_MASK__SI 0x00020000L
#define VGA_SOURCE_SELECT__VGA_SOURCE_SEL_A_MASK__SI 0x00000007L
#define VGA_SOURCE_SELECT__VGA_SOURCE_SEL_B_MASK__SI 0x00000700L
#define VGA_STATUS_CLEAR__VGA_DISPLAY_SWITCH_INT_CLEAR_MASK__SI 0x00010000L
#define VGA_STATUS_CLEAR__VGA_MEM_ACCESS_INT_CLEAR_MASK__SI 0x00000001L
#define VGA_STATUS_CLEAR__VGA_MODE_AUTO_TRIGGER_INT_CLEAR_MASK__SI 0x01000000L
#define VGA_STATUS_CLEAR__VGA_REG_ACCESS_INT_CLEAR_MASK__SI 0x00000100L
#define VGA_STATUS__VGA_DISPLAY_SWITCH_STATUS_MASK__SI 0x00000004L
#define VGA_STATUS__VGA_MEM_ACCESS_STATUS_MASK__SI 0x00000001L
#define VGA_STATUS__VGA_MODE_AUTO_TRIGGER_STATUS_MASK__SI 0x00000008L
#define VGA_STATUS__VGA_REG_ACCESS_STATUS_MASK__SI 0x00000002L
#define VGA_SURFACE_PITCH_SELECT__VGA_SURFACE_HEIGHT_SELECT_MASK__SI 0x00000300L
#define VGA_SURFACE_PITCH_SELECT__VGA_SURFACE_PITCH_SELECT_MASK__SI 0x00000003L
#define VGA_TEST_CONTROL__VGA_TEST_ENABLE_MASK__SI 0x00000001L
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_DISPBUF_SELECT_MASK__SI 0x01000000L
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_DONE_MASK__SI 0x00010000L
#define VGA_TEST_CONTROL__VGA_TEST_RENDER_START_MASK__SI 0x00000100L
#define VGA_TEST_DEBUG_DATA__VGA_TEST_DEBUG_DATA_MASK__SI 0xffffffffL
#define VGA_TEST_DEBUG_INDEX__VGA_TEST_DEBUG_INDEX_MASK__SI 0x000000ffL
#define VGA_TEST_DEBUG_INDEX__VGA_TEST_DEBUG_WRITE_EN_MASK__SI 0x00000100L
#define VGA_TEXT__TXTBLKGEN_FIRSTCHARINBUF_MASK__SI 0x00038000L
#define VGA_TEXT__TXTBLKGEN_FONTRDINDEX_MASK__SI 0x00006000L
#define VGA_TEXT__TXTBLKGEN_FONTREQUEST_MASK__SI 0x00001000L
#define VGA_TEXT__TXTBLKGEN_GENDONE_MASK__SI 0x00000800L
#define VGA_TEXT__TXTBLKGEN_LASTCHARDONE_MASK__SI 0x00400000L
#define VGA_TEXT__TXTBLKGEN_LASTCHARINBUF_MASK__SI 0x001c0000L
#define VGA_TEXT__TXTBLKGEN_NXTCHARINROWREQ_MASK__SI 0x00200000L
#define VGA_TEXT__TXTRENDERSUP_DWB_RST_WR_A_MASK__SI 0x20000000L
#define VGA_TEXT__TXTRENDERSUP_DWORD_BUFFER_RDY_MASK__SI 0x10000000L
#define VGA_TEXT__TXTRENDERSUP_DWORD_BUFFER_WEN_MASK__SI 0x80000000L
#define VGA_TEXT__TXTRENDERSUP_FIRSTCHARINROW_MASK__SI 0x00000100L
#define VGA_TEXT__TXTRENDERSUP_LASTCHARINROW_MASK__SI 0x00000200L
#define VGA_TEXT__TXTRENDERSUP_LASTLINERENDERED_MASK__SI 0x01000000L
#define VGA_TEXT__TXTRENDERSUP_LASTLINE_MASK__SI 0x04000000L
#define VGA_TEXT__TXTRENDERSUP_PIXELWRITER_NXTWRADDRS_MASK__SI 0x40000000L
#define VGA_TEXT__TXTRENDERSUP_RDSEND_MASK__SI 0x00800000L
#define VGA_TEXT__TXTRENDERSUP_STARTGEN_MASK__SI 0x00000400L
#define VGA_TEXT__TXTRENDERSUP_TOPTXTLINE_MASK__SI 0x02000000L
#define VGA_TEXT__TXT_GEN_STATE_MASK__SI 0x0000000fL
#define VGA_TEXT__TXT_LINE_GEN_STATE_MASK__SI 0x000000f0L
#define VGA_VGADCCIF__VGADCCIF_VGAHDP_D_RDY_MASK__SI 0x00000100L
#define VGA_VGADCCIF__VGADCCIF_VGAHDP_R_RTR_MASK__SI 0x00000080L
#define VGA_VGADCCIF__VGADCCIF_VGAHDP_W_RTR_MASK__SI 0x00000020L
#define VGA_VGADCCIF__VGADCCIF_VGARENDER_VALID_MASK__SI 0x00040000L
#define VGA_VGADCCIF__VGADCC_VGA_R_RTR_MASK__SI 0x40000000L
#define VGA_VGADCCIF__VGADCC_VGA_TAG_MASK__SI 0x00200000L
#define VGA_VGADCCIF__VGADCC_VGA_VALID_MASK__SI 0x00400000L
#define VGA_VGADCCIF__VGADCC_VGA_WACK_MASK__SI 0x00080000L
#define VGA_VGADCCIF__VGADCC_VGA_W_RTR_MASK__SI 0x01000000L
#define VGA_VGADCCIF__VGAHDP_MULTIPLEX_READBUFFER_RD_SEND_MASK__SI 0x00001000L
#define VGA_VGADCCIF__VGAHDP_NULL_BYTE_ENABLE_READ_MASK__SI 0x00000200L
#define VGA_VGADCCIF__VGAHDP_READ_OUTSTANDING_MASK__SI 0x00000800L
#define VGA_VGADCCIF__VGAHDP_VGADCCIF_R_SEND_MASK__SI 0x00000040L
#define VGA_VGADCCIF__VGAHDP_VGADCCIF_WM_MASK__SI 0x0000000fL
#define VGA_VGADCCIF__VGAHDP_VGADCCIF_W_SEND_MASK__SI 0x00000010L
#define VGA_VGADCCIF__VGARENDER_VGADCCIF_R_RTR_MASK__SI 0x00020000L
#define VGA_VGADCCIF__VGARENDER_VGADCCIF_R_SEND_MASK__SI 0x00010000L
#define VGA_VGADCCIF__VGARENDER_VGADCCIF_WACK_REQ_MASK__SI 0x00008000L
#define VGA_VGADCCIF__VGARENDER_VGADCCIF_W_RTR_MASK__SI 0x00004000L
#define VGA_VGADCCIF__VGARENDER_VGADCCIF_W_SEND_MASK__SI 0x00002000L
#define VGA_VGADCCIF__VGA_BIF_RD_VALID_MASK__SI 0x80000000L
#define VGA_VGADCCIF__VGA_DCCIF_WPHASE1_CLEAN_MASK__SI 0x00000400L
#define VGA_VGADCCIF__VGA_VGADCC_R_REQ_MASK__SI 0x20000000L
#define VGA_VGADCCIF__VGA_VGADCC_TAG_MASK__SI 0x00100000L
#define VGA_VGADCCIF__VGA_VGADCC_W_BE_MASK__SI 0x1e000000L
#define VGA_VGADCCIF__VGA_VGADCC_W_REQ_MASK__SI 0x00800000L
#define VGT_CACHE_INVALIDATION__AUTO_INVLD_EN_MASK 0x000000c0L
#define VGT_CACHE_INVALIDATION__CACHE_INVALIDATION_MASK 0x00000003L
#define VGT_CACHE_INVALIDATION__DIS_RANGE_FULL_INVLD_MASK 0x00000800L
#define VGT_CACHE_INVALIDATION__ES_LIMIT_MASK 0x001f0000L
#define VGT_CACHE_INVALIDATION__GS_LATE_ALLOC_EN_MASK 0x00001000L
#define VGT_CACHE_INVALIDATION__STREAMOUT_FULL_FLUSH_MASK 0x00002000L
#define VGT_CACHE_INVALIDATION__USE_GS_DONE_MASK 0x00000200L
#define VGT_CACHE_INVALIDATION__VS_NO_EXTRA_BUFFER_MASK 0x00000020L
#define VGT_CNTL_STATUS__VGT_BUSY_MASK 0x00000001L
#define VGT_CNTL_STATUS__VGT_GS_BUSY_MASK 0x00000080L
#define VGT_CNTL_STATUS__VGT_HS_BUSY_MASK 0x00000100L
#define VGT_CNTL_STATUS__VGT_OUT_BUSY_MASK 0x00000004L
#define VGT_CNTL_STATUS__VGT_OUT_INDX_BUSY_MASK 0x00000002L
#define VGT_CNTL_STATUS__VGT_PI_BUSY_MASK 0x00000040L
#define VGT_CNTL_STATUS__VGT_PT_BUSY_MASK 0x00000008L
#define VGT_CNTL_STATUS__VGT_TE11_BUSY_MASK 0x00000200L
#define VGT_CNTL_STATUS__VGT_TE_BUSY_MASK 0x00000010L
#define VGT_CNTL_STATUS__VGT_VR_BUSY_MASK 0x00000020L
#define VGT_DEBUG_CNTL__VGT_DEBUG_INDX_MASK 0x0000003fL
#define VGT_DEBUG_CNTL__VGT_DEBUG_SEL_BUS_B_MASK 0x00000040L
#define VGT_DEBUG_DATA__DATA_MASK 0xffffffffL
#define VGT_DEBUG_REG0__SPARE0_MASK 0x80000000L
#define VGT_DEBUG_REG0__SPARE10_MASK 0x00040000L
#define VGT_DEBUG_REG0__SPARE1_MASK 0x10000000L
#define VGT_DEBUG_REG0__SPARE2_MASK 0x02000000L
#define VGT_DEBUG_REG0__SPARE3_MASK 0x00100000L
#define VGT_DEBUG_REG0__SPARE4_MASK 0x00000080L
#define VGT_DEBUG_REG0__SPARE5_MASK 0x00000040L
#define VGT_DEBUG_REG0__SPARE6_MASK 0x00000020L
#define VGT_DEBUG_REG0__SPARE7_MASK 0x00000010L
#define VGT_DEBUG_REG0__SPARE8_MASK 0x00000008L
#define VGT_DEBUG_REG0__SPARE9_MASK 0x00000002L
#define VGT_DEBUG_REG0__cm_busy_MASK 0x00008000L
#define VGT_DEBUG_REG0__combined_out_busy_MASK 0x00200000L
#define VGT_DEBUG_REG0__core_clk_busy_MASK 0x04000000L
#define VGT_DEBUG_REG0__frmt_busy_MASK 0x00020000L
#define VGT_DEBUG_REG0__gog_busy_MASK 0x00010000L
#define VGT_DEBUG_REG0__gs_busy_MASK 0x00001000L
#define VGT_DEBUG_REG0__gs_clk_busy_MASK 0x08000000L
#define VGT_DEBUG_REG0__pa_interfaces_busy_MASK 0x00800000L
#define VGT_DEBUG_REG0__pi_busy_MASK 0x00000100L
#define VGT_DEBUG_REG0__pt_pi_busy_MASK 0x00000400L
#define VGT_DEBUG_REG0__rcm_busy_MASK 0x00002000L
#define VGT_DEBUG_REG0__reg_clk_busy_MASK 0x01000000L
#define VGT_DEBUG_REG0__sclk_core_vld_MASK 0x20000000L
#define VGT_DEBUG_REG0__sclk_gs_vld_MASK 0x40000000L
#define VGT_DEBUG_REG0__spi_vs_interfaces_busy_MASK 0x00400000L
#define VGT_DEBUG_REG0__te11_pi_busy_MASK 0x00080000L
#define VGT_DEBUG_REG0__te_pi_busy_MASK 0x00000800L
#define VGT_DEBUG_REG0__tm_busy_MASK 0x00004000L
#define VGT_DEBUG_REG0__vgt_busy_MASK 0x00000004L
#define VGT_DEBUG_REG0__vgt_busy_extended_MASK 0x00000001L
#define VGT_DEBUG_REG0__vr_pi_busy_MASK 0x00000200L
#define VGT_DEBUG_REG10__SPARE2_MASK__CI__VI 0x00000600L
#define VGT_DEBUG_REG10__SPARE4_MASK__SI 0x00000780L
#define VGT_DEBUG_REG10__eopg_r2_q_MASK 0x00000020L
#define VGT_DEBUG_REG10__eotg_r2_q_MASK 0x00000040L
#define VGT_DEBUG_REG10__es_rb_space_avail_r2_q_8_0_MASK 0xff800000L
#define VGT_DEBUG_REG10__gs_rb_space_avail_r3_q_9_0_MASK 0x007fe000L
#define VGT_DEBUG_REG10__index_buffer_depth_r1_q_MASK 0x0000001fL
#define VGT_DEBUG_REG10__onchip_gs_en_r0_q_MASK__CI__VI 0x00000180L
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_q_MASK 0x00001000L
#define VGT_DEBUG_REG10__rcm_mem_gsprim_re_qq_MASK 0x00000800L
#define VGT_DEBUG_REG11__SPARE0_MASK 0x00040000L
#define VGT_DEBUG_REG11__SPARE1_MASK 0x00000020L
#define VGT_DEBUG_REG11__VGT_SPI_esthread_rtr_q_MASK 0x00008000L
#define VGT_DEBUG_REG11__VGT_SPI_gsthread_rtr_q_MASK 0x00004000L
#define VGT_DEBUG_REG11__counters_avail_r0_MASK 0x00000800L
#define VGT_DEBUG_REG11__counters_available_r0_MASK 0x00001000L
#define VGT_DEBUG_REG11__counters_busy_r0_MASK 0x00000400L
#define VGT_DEBUG_REG11__es_r0_rtr_MASK 0x00100000L
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_busy_MASK 0x00000008L
#define VGT_DEBUG_REG11__es_rb_dealloc_fifo_full_MASK 0x08000000L
#define VGT_DEBUG_REG11__es_rb_roll_over_r3_MASK 0x00000200L
#define VGT_DEBUG_REG11__es_tbl_empty_MASK 0x40000000L
#define VGT_DEBUG_REG11__gog_tm_vs_event_rtr_MASK 0x00200000L
#define VGT_DEBUG_REG11__gs_issue_rtr_MASK 0x00010000L
#define VGT_DEBUG_REG11__gs_r0_rtr_MASK 0x00080000L
#define VGT_DEBUG_REG11__hold_eswave_MASK 0x00000100L
#define VGT_DEBUG_REG11__no_active_states_r0_MASK 0x80000000L
#define VGT_DEBUG_REG11__send_event_q_MASK 0x20000000L
#define VGT_DEBUG_REG11__spi_esthread_fifo_busy_MASK 0x00000080L
#define VGT_DEBUG_REG11__spi_gsthread_fifo_busy_MASK 0x00000040L
#define VGT_DEBUG_REG11__tm_busy_MASK__SI 0x00000001L
#define VGT_DEBUG_REG11__tm_busy_q_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG11__tm_noif_busy_MASK__SI 0x00000002L
#define VGT_DEBUG_REG11__tm_noif_busy_q_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG11__tm_out_busy_MASK__SI 0x00000004L
#define VGT_DEBUG_REG11__tm_out_busy_q_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG11__tm_pt_event_rtr_MASK 0x00020000L
#define VGT_DEBUG_REG11__tm_rcm_es_tbl_rtr_MASK 0x01000000L
#define VGT_DEBUG_REG11__tm_rcm_gs_event_rtr_MASK 0x00400000L
#define VGT_DEBUG_REG11__tm_rcm_gs_tbl_rtr_MASK 0x00800000L
#define VGT_DEBUG_REG11__vs_dealloc_tbl_busy_MASK 0x00000010L
#define VGT_DEBUG_REG11__vs_dealloc_tbl_full_MASK 0x10000000L
#define VGT_DEBUG_REG11__vs_event_fifo_empty_MASK 0x02000000L
#define VGT_DEBUG_REG11__vs_event_fifo_full_MASK 0x04000000L
#define VGT_DEBUG_REG11__vs_event_fifo_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG12__SPARE0_MASK 0x80000000L
#define VGT_DEBUG_REG12__gs_state0_r0_q_MASK 0x00000007L
#define VGT_DEBUG_REG12__gs_state1_r0_q_MASK 0x00000038L
#define VGT_DEBUG_REG12__gs_state2_r0_q_MASK 0x000001c0L
#define VGT_DEBUG_REG12__gs_state3_r0_q_MASK 0x00000e00L
#define VGT_DEBUG_REG12__gs_state4_r0_q_MASK 0x00007000L
#define VGT_DEBUG_REG12__gs_state5_r0_q_MASK 0x00038000L
#define VGT_DEBUG_REG12__gs_state6_r0_q_MASK 0x001c0000L
#define VGT_DEBUG_REG12__gs_state7_r0_q_MASK 0x00e00000L
#define VGT_DEBUG_REG12__gs_state8_r0_q_MASK 0x07000000L
#define VGT_DEBUG_REG12__gs_state9_r0_q_MASK 0x38000000L
#define VGT_DEBUG_REG12__hold_eswave_eop_MASK 0x40000000L
#define VGT_DEBUG_REG13__SPARE0_MASK 0x04000000L
#define VGT_DEBUG_REG13__SPARE1_MASK 0x02000000L
#define VGT_DEBUG_REG13__active_cm_sm_r0_q_MASK 0xf8000000L
#define VGT_DEBUG_REG13__es_tbl_full_MASK 0x01000000L
#define VGT_DEBUG_REG13__gs_state10_r0_q_MASK 0x00000007L
#define VGT_DEBUG_REG13__gs_state11_r0_q_MASK 0x00000038L
#define VGT_DEBUG_REG13__gs_state12_r0_q_MASK 0x000001c0L
#define VGT_DEBUG_REG13__gs_state13_r0_q_MASK 0x00000e00L
#define VGT_DEBUG_REG13__gs_state14_r0_q_MASK 0x00007000L
#define VGT_DEBUG_REG13__gs_state15_r0_q_MASK 0x00038000L
#define VGT_DEBUG_REG13__gs_tbl_wrptr_r0_q_3_0_MASK 0x003c0000L
#define VGT_DEBUG_REG13__gsfetch_done_cnt_q_not_0_MASK 0x00800000L
#define VGT_DEBUG_REG13__gsfetch_done_fifo_cnt_q_not_0_MASK 0x00400000L
#define VGT_DEBUG_REG14__SPARE0_MASK 0x40000000L
#define VGT_DEBUG_REG14__SPARE1_MASK 0x10000000L
#define VGT_DEBUG_REG14__SPARE2_MASK 0x001ff000L
#define VGT_DEBUG_REG14__SPARE3_MASK 0x0000000fL
#define VGT_DEBUG_REG14__SPARE8_MASK 0x00000180L
#define VGT_DEBUG_REG14__SPARE_MASK 0x01c00000L
#define VGT_DEBUG_REG14__VGT_SE1SPI_esthread_rtr_q_MASK 0x80000000L
#define VGT_DEBUG_REG14__VGT_SE1SPI_gsthread_rtr_q_MASK 0x02000000L
#define VGT_DEBUG_REG14__es_flush_cnt_busy_q_MASK 0x00000400L
#define VGT_DEBUG_REG14__gs_rb_space_avail_r0_MASK 0x00000020L
#define VGT_DEBUG_REG14__gs_tbl_full_r0_MASK 0x00000800L
#define VGT_DEBUG_REG14__gsfetch_done_fifo_full_MASK 0x00000010L
#define VGT_DEBUG_REG14__gsfetch_done_se1_cnt_q_not_0_MASK 0x20000000L
#define VGT_DEBUG_REG14__se1spi_esthread_fifo_busy_MASK 0x08000000L
#define VGT_DEBUG_REG14__se1spi_gsthread_fifo_busy_MASK 0x00200000L
#define VGT_DEBUG_REG14__smx1_es_done_cnt_r0_q_not_0_MASK 0x04000000L
#define VGT_DEBUG_REG14__smx_es_done_cnt_r0_q_not_0_MASK 0x00000040L
#define VGT_DEBUG_REG14__vs_done_cnt_q_not_0_MASK 0x00000200L
#define VGT_DEBUG_REG15__SPARE25_MASK 0x03f00000L
#define VGT_DEBUG_REG15__SPARE31_MASK 0xe0000000L
#define VGT_DEBUG_REG15__active_sm_q_MASK 0x000003e0L
#define VGT_DEBUG_REG15__cm_busy_MASK__SI 0x00000001L
#define VGT_DEBUG_REG15__cm_busy_q_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG15__cntr_tbl_wrptr_q_MASK 0x000f8000L
#define VGT_DEBUG_REG15__counters_busy_MASK__SI 0x00000002L
#define VGT_DEBUG_REG15__counters_busy_q_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG15__counters_full_MASK 0x00000010L
#define VGT_DEBUG_REG15__entry_rdptr_q_MASK 0x00007c00L
#define VGT_DEBUG_REG15__gs_done_array_q_not_0_MASK 0x10000000L
#define VGT_DEBUG_REG15__output_fifo_empty_MASK 0x00000004L
#define VGT_DEBUG_REG15__output_fifo_full_MASK 0x00000008L
#define VGT_DEBUG_REG15__st_cut_mode_q_MASK 0x0c000000L
#define VGT_DEBUG_REG16__SPARE24_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG16__SPARE24_MASK__SI 0x01800000L
#define VGT_DEBUG_REG16__SPARE29_MASK__SI 0x20000000L
#define VGT_DEBUG_REG16__gog_busy_MASK 0x00000001L
#define VGT_DEBUG_REG16__gog_out_prim_state_sel_MASK 0x0e000000L
#define VGT_DEBUG_REG16__gog_state_q_MASK 0x0000000eL
#define VGT_DEBUG_REG16__gog_tm_vs_event_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG16__indx_valid_r0_q_MASK 0x00080000L
#define VGT_DEBUG_REG16__indx_valid_r1_q_MASK 0x00020000L
#define VGT_DEBUG_REG16__indx_valid_r2_q_MASK 0x00002000L
#define VGT_DEBUG_REG16__multiple_streams_en_r1_q_MASK 0x10000000L
#define VGT_DEBUG_REG16__new_vs_thread_r2_MASK 0x80000000L
#define VGT_DEBUG_REG16__num_gs_r2_q_not_0_MASK 0x40000000L
#define VGT_DEBUG_REG16__prim_valid_r0_q_MASK 0x00100000L
#define VGT_DEBUG_REG16__prim_valid_r1_q_MASK 0x00010000L
#define VGT_DEBUG_REG16__prim_valid_r2_q_MASK 0x00004000L
#define VGT_DEBUG_REG16__r0_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG16__r1_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG16__r1_upstream_rtr_MASK 0x00000040L
#define VGT_DEBUG_REG16__r2_indx_rtr_MASK 0x00000200L
#define VGT_DEBUG_REG16__r2_prim_rtr_MASK 0x00000100L
#define VGT_DEBUG_REG16__r2_rtr_MASK 0x00000400L
#define VGT_DEBUG_REG16__r2_vs_tbl_rtr_MASK 0x00000080L
#define VGT_DEBUG_REG16__r3_force_vs_tbl_we_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG16__send_event_q_MASK 0x00400000L
#define VGT_DEBUG_REG16__valid_r0_q_MASK 0x00200000L
#define VGT_DEBUG_REG16__valid_r1_q_MASK 0x00040000L
#define VGT_DEBUG_REG16__valid_r2_q_MASK 0x00008000L
#define VGT_DEBUG_REG16__vert_seen_since_sopg_r2_q_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG16__vs_vert_count_r2_q_not_0_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG17__gog_out_indx_13_0_MASK 0xfffc0000L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx0_5_0_MASK 0x0003f000L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx1_5_0_MASK 0x00000fc0L
#define VGT_DEBUG_REG17__gog_out_prim_rel_indx2_5_0_MASK 0x0000003fL
#define VGT_DEBUG_REG18__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG18__components_valid_r0_q_MASK__CI__VI 0xe0000000L
#define VGT_DEBUG_REG18__eject_vtx_vect_r1_d_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG18__eop_r0_q_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG18__grp_vr_valid_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG18__gs_scenario_a_r0_q_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG18__gs_scenario_b_r0_q_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG18__indices_to_send_q_MASK__CI__VI 0x00000700L
#define VGT_DEBUG_REG18__indx0_hit_d_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG18__indx0_new_d_MASK__CI__VI 0x00002000L
#define VGT_DEBUG_REG18__indx1_hit_d_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG18__indx1_new_d_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG18__indx2_hit_d_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG18__indx2_new_d_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG18__last_group_of_instance_r0_q_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG18__last_indx_of_prim_MASK__CI__VI 0x00001000L
#define VGT_DEBUG_REG18__null_primitive_r0_q_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG18__out_vr_indx_read_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG18__out_vr_prim_read_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG18__pipe0_dr_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG18__pipe0_rtr_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG18__pipe1_dr_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG18__pipe1_rtr_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG18__st_vertex_reuse_off_r0_q_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG18__sub_prim_type_r0_q_MASK__CI__VI 0x07000000L
#define VGT_DEBUG_REG18__valid_indices_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG18__vr_grp_read_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG19__VGT_PA_clipp_rtr_q_MASK 0x00000080L
#define VGT_DEBUG_REG19__VGT_PA_clips_rtr_q_MASK 0x00000040L
#define VGT_DEBUG_REG19__VGT_PA_clipv_rtr_q_MASK 0x00004000L
#define VGT_DEBUG_REG19__VGT_SE1SPI_vsvert_rtr_q_MASK 0x08000000L
#define VGT_DEBUG_REG19__VGT_SE1SPI_vswave_rtr_q_MASK 0x04000000L
#define VGT_DEBUG_REG19__VGT_SPI_vsthread_rtr_q_MASK 0x00001000L
#define VGT_DEBUG_REG19__VGT_SPI_vsvert_rtr_q_MASK 0x00002000L
#define VGT_DEBUG_REG19__buffered_prim_eject_vtx_vect_MASK 0x00080000L
#define VGT_DEBUG_REG19__buffered_prim_eop_MASK 0x00040000L
#define VGT_DEBUG_REG19__buffered_prim_event_MASK 0x00010000L
#define VGT_DEBUG_REG19__buffered_prim_null_primitive_MASK 0x00020000L
#define VGT_DEBUG_REG19__buffered_prim_type_event_MASK 0x03f00000L
#define VGT_DEBUG_REG19__filter_event_MASK 0x80000000L
#define VGT_DEBUG_REG19__hold_prim_MASK 0x00000800L
#define VGT_DEBUG_REG19__new_packet_q_MASK 0x00008000L
#define VGT_DEBUG_REG19__null_terminate_vtx_vector_MASK 0x40000000L
#define VGT_DEBUG_REG19__num_new_unique_rel_indx_MASK 0x30000000L
#define VGT_DEBUG_REG19__pa_clipp_fifo_busy_MASK__SI 0x00000020L
#define VGT_DEBUG_REG19__pa_clipp_fifo_busy_q_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG19__pa_clips_fifo_busy_MASK__SI 0x00000010L
#define VGT_DEBUG_REG19__pa_clips_fifo_busy_q_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG19__pa_clipv_fifo_busy_MASK__SI 0x00000400L
#define VGT_DEBUG_REG19__pa_clipv_fifo_busy_q_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG19__prim_buffer_empty_MASK 0x00000004L
#define VGT_DEBUG_REG19__prim_buffer_full_MASK 0x00000008L
#define VGT_DEBUG_REG19__separate_out_busy_MASK__SI 0x00000001L
#define VGT_DEBUG_REG19__separate_out_busy_q_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG19__separate_out_indx_busy_MASK__SI 0x00000002L
#define VGT_DEBUG_REG19__separate_out_indx_busy_q_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_MASK__SI 0x00000100L
#define VGT_DEBUG_REG19__spi_vsthread_fifo_busy_q_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_MASK__SI 0x00000200L
#define VGT_DEBUG_REG19__spi_vsvert_fifo_busy_q_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG1__SPARE0_MASK 0x00000200L
#define VGT_DEBUG_REG1__SPARE10_MASK 0x00200000L
#define VGT_DEBUG_REG1__SPARE11_MASK 0x00080000L
#define VGT_DEBUG_REG1__SPARE12_MASK 0x00020000L
#define VGT_DEBUG_REG1__SPARE1_MASK 0x00000100L
#define VGT_DEBUG_REG1__SPARE23_MASK 0x00800000L
#define VGT_DEBUG_REG1__SPARE25_MASK 0x02000000L
#define VGT_DEBUG_REG1__SPARE2_MASK 0x00000080L
#define VGT_DEBUG_REG1__SPARE3_MASK 0x00000040L
#define VGT_DEBUG_REG1__SPARE4_MASK 0x00000020L
#define VGT_DEBUG_REG1__SPARE5_MASK 0x00000010L
#define VGT_DEBUG_REG1__SPARE6_MASK 0x00000008L
#define VGT_DEBUG_REG1__SPARE7_MASK 0x00000004L
#define VGT_DEBUG_REG1__SPARE8_MASK 0x00000002L
#define VGT_DEBUG_REG1__SPARE9_MASK 0x00000001L
#define VGT_DEBUG_REG1__gog_out_indx_valid_MASK 0x10000000L
#define VGT_DEBUG_REG1__gog_out_prim_valid_MASK 0x40000000L
#define VGT_DEBUG_REG1__gs_pi_read_MASK 0x08000000L
#define VGT_DEBUG_REG1__out_indx_read_MASK 0x20000000L
#define VGT_DEBUG_REG1__out_prim_read_MASK 0x80000000L
#define VGT_DEBUG_REG1__pi_gs_valid_MASK 0x04000000L
#define VGT_DEBUG_REG1__pi_pt_valid_MASK 0x00001000L
#define VGT_DEBUG_REG1__pi_te_valid_MASK 0x00004000L
#define VGT_DEBUG_REG1__pi_vr_valid_MASK 0x00000400L
#define VGT_DEBUG_REG1__pt_out_indx_valid_MASK 0x00100000L
#define VGT_DEBUG_REG1__pt_out_prim_valid_MASK 0x00400000L
#define VGT_DEBUG_REG1__pt_pi_read_MASK 0x00002000L
#define VGT_DEBUG_REG1__te_grp_read_MASK 0x00008000L
#define VGT_DEBUG_REG1__te_out_data_valid_MASK 0x01000000L
#define VGT_DEBUG_REG1__vr_out_indx_valid_MASK 0x00010000L
#define VGT_DEBUG_REG1__vr_out_prim_valid_MASK 0x00040000L
#define VGT_DEBUG_REG1__vr_pi_read_MASK 0x00000800L
#define VGT_DEBUG_REG20__SPARE17_MASK 0x00020000L
#define VGT_DEBUG_REG20__alloc_counter_q_MASK 0x003c0000L
#define VGT_DEBUG_REG20__curr_dealloc_distance_q_MASK 0x1fc00000L
#define VGT_DEBUG_REG20__curr_slot_in_vtx_vect_q_not_0_MASK 0x40000000L
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexcount_not_0_MASK 0x00010000L
#define VGT_DEBUG_REG20__dbg_VGT_SPI_vsthread_sovertexindex_MASK 0x0000ffffL
#define VGT_DEBUG_REG20__int_vtx_counter_q_not_0_MASK 0x80000000L
#define VGT_DEBUG_REG20__new_allocate_q_MASK 0x20000000L
#define VGT_DEBUG_REG21__buff_full_p1_MASK 0x01000000L
#define VGT_DEBUG_REG21__eopg_p0_q_MASK 0x40000000L
#define VGT_DEBUG_REG21__eotg_r2_q_MASK 0x04000000L
#define VGT_DEBUG_REG21__full_state_p1_q_MASK 0x00008000L
#define VGT_DEBUG_REG21__indx_count_q_not_0_MASK 0x00002000L
#define VGT_DEBUG_REG21__indx_side_fifo_empty_MASK 0x00000002L
#define VGT_DEBUG_REG21__indx_side_fifo_full_MASK 0x00000080L
#define VGT_DEBUG_REG21__indx_side_indx_valid_MASK 0x00010000L
#define VGT_DEBUG_REG21__interfaces_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG21__is_event_p0_q_MASK 0x00100000L
#define VGT_DEBUG_REG21__lshs_dealloc_p1_MASK 0x00200000L
#define VGT_DEBUG_REG21__null_r2_q_MASK 0x08000000L
#define VGT_DEBUG_REG21__out_indx_fifo_empty_MASK 0x00000001L
#define VGT_DEBUG_REG21__out_indx_fifo_full_MASK 0x00000040L
#define VGT_DEBUG_REG21__p0_dr_MASK 0x10000000L
#define VGT_DEBUG_REG21__p0_nobp_MASK 0x80000000L
#define VGT_DEBUG_REG21__p0_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG21__pipe0_dr_MASK 0x00000004L
#define VGT_DEBUG_REG21__pipe0_rtr_MASK 0x00000100L
#define VGT_DEBUG_REG21__pipe1_dr_MASK 0x00000008L
#define VGT_DEBUG_REG21__pipe1_rtr_MASK 0x00000200L
#define VGT_DEBUG_REG21__pipe2_dr_MASK 0x00000010L
#define VGT_DEBUG_REG21__pipe2_rtr_MASK 0x00000400L
#define VGT_DEBUG_REG21__stateid_p0_q_MASK 0x000e0000L
#define VGT_DEBUG_REG21__stream_id_r2_q_MASK 0x00400000L
#define VGT_DEBUG_REG21__strmout_valid_p1_MASK 0x02000000L
#define VGT_DEBUG_REG21__vsthread_buff_empty_MASK 0x00000020L
#define VGT_DEBUG_REG21__vsthread_buff_full_MASK 0x00000800L
#define VGT_DEBUG_REG21__vtx_vect_counter_q_not_0_MASK 0x00800000L
#define VGT_DEBUG_REG21__wait_for_external_eopg_q_MASK 0x00004000L
#define VGT_DEBUG_REG22__cm_state16_MASK 0x00000003L
#define VGT_DEBUG_REG22__cm_state17_MASK 0x0000000cL
#define VGT_DEBUG_REG22__cm_state18_MASK 0x00000030L
#define VGT_DEBUG_REG22__cm_state19_MASK 0x000000c0L
#define VGT_DEBUG_REG22__cm_state20_MASK 0x00000300L
#define VGT_DEBUG_REG22__cm_state21_MASK 0x00000c00L
#define VGT_DEBUG_REG22__cm_state22_MASK 0x00003000L
#define VGT_DEBUG_REG22__cm_state23_MASK 0x0000c000L
#define VGT_DEBUG_REG22__cm_state24_MASK 0x00030000L
#define VGT_DEBUG_REG22__cm_state25_MASK 0x000c0000L
#define VGT_DEBUG_REG22__cm_state26_MASK 0x00300000L
#define VGT_DEBUG_REG22__cm_state27_MASK 0x00c00000L
#define VGT_DEBUG_REG22__cm_state28_MASK 0x03000000L
#define VGT_DEBUG_REG22__cm_state29_MASK 0x0c000000L
#define VGT_DEBUG_REG22__cm_state30_MASK 0x30000000L
#define VGT_DEBUG_REG22__cm_state31_MASK 0xc0000000L
#define VGT_DEBUG_REG23__SPARE_MASK 0xff000000L
#define VGT_DEBUG_REG23__frmt_busy_MASK 0x00000001L
#define VGT_DEBUG_REG23__new_verts_r2_q_MASK 0x00018000L
#define VGT_DEBUG_REG23__prim_dr_r2_q_MASK 0x00001000L
#define VGT_DEBUG_REG23__prim_fifo_empty_MASK 0x00000200L
#define VGT_DEBUG_REG23__prim_fifo_full_MASK 0x00000400L
#define VGT_DEBUG_REG23__prim_r2_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG23__prim_r3_rtr_MASK 0x00000008L
#define VGT_DEBUG_REG23__prim_state_sel_r2_q_MASK 0x00e00000L
#define VGT_DEBUG_REG23__rcm_frmt_prim_rtr_MASK 0x00000004L
#define VGT_DEBUG_REG23__rcm_frmt_vert_rtr_MASK 0x00000002L
#define VGT_DEBUG_REG23__vert_dr_r0_q_MASK 0x00004000L
#define VGT_DEBUG_REG23__vert_dr_r1_q_MASK 0x00002000L
#define VGT_DEBUG_REG23__vert_dr_r2_q_MASK 0x00000800L
#define VGT_DEBUG_REG23__vert_r0_rtr_MASK 0x00000100L
#define VGT_DEBUG_REG23__vert_r1_rtr_MASK 0x00000080L
#define VGT_DEBUG_REG23__vert_r2_rtr_MASK 0x00000040L
#define VGT_DEBUG_REG23__vert_r3_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG23__verts_sent_r2_q_MASK 0x001e0000L
#define VGT_DEBUG_REG24__SPARE31_MASK 0xfc000000L
#define VGT_DEBUG_REG24__avail_es_rb_space_r0_q_23_0_MASK 0x00ffffffL
#define VGT_DEBUG_REG24__dependent_st_cut_mode_q_MASK 0x03000000L
#define VGT_DEBUG_REG25__active_sm_r0_q_MASK 0x3c000000L
#define VGT_DEBUG_REG25__add_gs_rb_space_r0_q_MASK 0x80000000L
#define VGT_DEBUG_REG25__add_gs_rb_space_r1_q_MASK 0x40000000L
#define VGT_DEBUG_REG25__avail_gs_rb_space_r0_q_25_0_MASK 0x03ffffffL
#define VGT_DEBUG_REG26__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG26__cm_state0_MASK__CI__VI 0x00000003L
#define VGT_DEBUG_REG26__cm_state10_MASK__CI__VI 0x00300000L
#define VGT_DEBUG_REG26__cm_state11_MASK__CI__VI 0x00c00000L
#define VGT_DEBUG_REG26__cm_state12_MASK__CI__VI 0x03000000L
#define VGT_DEBUG_REG26__cm_state13_MASK__CI__VI 0x0c000000L
#define VGT_DEBUG_REG26__cm_state14_MASK__CI__VI 0x30000000L
#define VGT_DEBUG_REG26__cm_state15_MASK__CI__VI 0xc0000000L
#define VGT_DEBUG_REG26__cm_state1_MASK__CI__VI 0x0000000cL
#define VGT_DEBUG_REG26__cm_state2_MASK__CI__VI 0x00000030L
#define VGT_DEBUG_REG26__cm_state3_MASK__CI__VI 0x000000c0L
#define VGT_DEBUG_REG26__cm_state4_MASK__CI__VI 0x00000300L
#define VGT_DEBUG_REG26__cm_state5_MASK__CI__VI 0x00000c00L
#define VGT_DEBUG_REG26__cm_state6_MASK__CI__VI 0x00003000L
#define VGT_DEBUG_REG26__cm_state7_MASK__CI__VI 0x0000c000L
#define VGT_DEBUG_REG26__cm_state8_MASK__CI__VI 0x00030000L
#define VGT_DEBUG_REG26__cm_state9_MASK__CI__VI 0x000c0000L
#define VGT_DEBUG_REG27__eop_p1_q_MASK 0x00000800L
#define VGT_DEBUG_REG27__event_flag_p1_q_MASK 0x00000400L
#define VGT_DEBUG_REG27__first_vsprim_of_gsprim_p0_q_MASK 0x00080000L
#define VGT_DEBUG_REG27__gs_out_prim_type_p0_q_MASK 0x00003000L
#define VGT_DEBUG_REG27__gsc0_dr_MASK 0x00000002L
#define VGT_DEBUG_REG27__gsc0_rtr_MASK 0x00000020L
#define VGT_DEBUG_REG27__gsc_2cycle_output_MASK 0x00010000L
#define VGT_DEBUG_REG27__gsc_2nd_cycle_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG27__gsc_eop_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG27__gsc_indx_count_p0_q_MASK 0x7ff00000L
#define VGT_DEBUG_REG27__gsc_null_primitive_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG27__indices_to_send_p0_q_MASK 0x00000300L
#define VGT_DEBUG_REG27__last_indx_of_prim_p1_q_MASK 0x00000080L
#define VGT_DEBUG_REG27__last_indx_of_vsprim_MASK 0x00040000L
#define VGT_DEBUG_REG27__last_vsprim_of_gsprim_MASK 0x80000000L
#define VGT_DEBUG_REG27__pipe0_dr_MASK 0x00000001L
#define VGT_DEBUG_REG27__pipe0_rtr_MASK 0x00000010L
#define VGT_DEBUG_REG27__pipe1_dr_MASK 0x00000004L
#define VGT_DEBUG_REG27__pipe1_rtr_MASK 0x00000040L
#define VGT_DEBUG_REG27__tm_pt_event_rtr_MASK 0x00000008L
#define VGT_DEBUG_REG28__advance_inner_point_p1_MASK 0x00800000L
#define VGT_DEBUG_REG28__advance_outer_point_p1_MASK 0x00400000L
#define VGT_DEBUG_REG28__con_state_q_MASK 0x0000000fL
#define VGT_DEBUG_REG28__first_ring_of_patch_p0_q_MASK 0x00010000L
#define VGT_DEBUG_REG28__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG28__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG28__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG28__last_ring_of_patch_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG28__next_ring_is_rect_p0_q_MASK 0x01000000L
#define VGT_DEBUG_REG28__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG28__outer_parity_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG28__parallel_parity_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG28__pipe0_edge_dr_MASK 0x00000200L
#define VGT_DEBUG_REG28__pipe0_edge_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG28__pipe0_patch_dr_MASK 0x00000100L
#define VGT_DEBUG_REG28__pipe0_patch_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG28__pipe1_dr_MASK 0x00000400L
#define VGT_DEBUG_REG28__pipe1_edge_rtr_MASK 0x40000000L
#define VGT_DEBUG_REG28__pipe1_inner1_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG28__pipe1_inner2_rtr_MASK 0x10000000L
#define VGT_DEBUG_REG28__pipe1_outer1_rtr_MASK 0x02000000L
#define VGT_DEBUG_REG28__pipe1_outer2_rtr_MASK 0x04000000L
#define VGT_DEBUG_REG28__pipe1_patch_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG28__pipe1_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG28__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG28__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG28__process_tri_middle_p0_q_MASK 0x00000020L
#define VGT_DEBUG_REG28__second_cycle_q_MASK 0x00000010L
#define VGT_DEBUG_REG28__use_stored_inner_q_ring2_MASK 0x80000000L
#define VGT_DEBUG_REG29__advance_inner_point_p1_MASK 0x00800000L
#define VGT_DEBUG_REG29__advance_outer_point_p1_MASK 0x00400000L
#define VGT_DEBUG_REG29__con_state_q_MASK 0x0000000fL
#define VGT_DEBUG_REG29__first_ring_of_patch_p0_q_MASK 0x00010000L
#define VGT_DEBUG_REG29__last_edge_of_outer_ring_p0_q_MASK 0x00040000L
#define VGT_DEBUG_REG29__last_point_of_inner_ring_p1_MASK 0x00100000L
#define VGT_DEBUG_REG29__last_point_of_outer_ring_p1_MASK 0x00080000L
#define VGT_DEBUG_REG29__last_ring_of_patch_p0_q_MASK 0x00020000L
#define VGT_DEBUG_REG29__next_ring_is_rect_p0_q_MASK 0x01000000L
#define VGT_DEBUG_REG29__outer_edge_tf_eq_one_p0_q_MASK 0x00200000L
#define VGT_DEBUG_REG29__outer_parity_p0_q_MASK 0x00004000L
#define VGT_DEBUG_REG29__parallel_parity_p0_q_MASK 0x00008000L
#define VGT_DEBUG_REG29__pipe0_edge_dr_MASK 0x00000200L
#define VGT_DEBUG_REG29__pipe0_edge_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG29__pipe0_patch_dr_MASK 0x00000100L
#define VGT_DEBUG_REG29__pipe0_patch_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG29__pipe1_dr_MASK 0x00000400L
#define VGT_DEBUG_REG29__pipe1_edge_rtr_MASK 0x40000000L
#define VGT_DEBUG_REG29__pipe1_inner1_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG29__pipe1_inner2_rtr_MASK 0x10000000L
#define VGT_DEBUG_REG29__pipe1_outer1_rtr_MASK 0x02000000L
#define VGT_DEBUG_REG29__pipe1_outer2_rtr_MASK 0x04000000L
#define VGT_DEBUG_REG29__pipe1_patch_rtr_MASK 0x20000000L
#define VGT_DEBUG_REG29__pipe1_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG29__process_tri_1st_2nd_half_p0_q_MASK 0x00000040L
#define VGT_DEBUG_REG29__process_tri_center_poly_p0_q_MASK 0x00000080L
#define VGT_DEBUG_REG29__process_tri_middle_p0_q_MASK 0x00000020L
#define VGT_DEBUG_REG29__second_cycle_q_MASK 0x00000010L
#define VGT_DEBUG_REG29__use_stored_inner_q_ring3_MASK 0x80000000L
#define VGT_DEBUG_REG2__SPARE_MASK__CI__VI 0xe0000000L
#define VGT_DEBUG_REG2__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG2__grpModBusy_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG2__hsInputFifoEmpty_MASK__CI__VI 0x00001000L
#define VGT_DEBUG_REG2__hsInputFifoFull_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG2__hsTifFifoEmpty_MASK__CI__VI 0x00002000L
#define VGT_DEBUG_REG2__hsTifFifoFull_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG2__hsVertFifoEmpty_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG2__hsVertFifoFull_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG2__hsWaveFifoEmpty_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG2__hsWaveFifoFull_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG2__hs_grp_busy_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG2__hs_noif_busy_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG2__hs_te11_tess_input_rts_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG2__lsFwaveFlag_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG2__lsVertFifoEmpty_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG2__lsVertFifoFull_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG2__lsVertIfBusy_0_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG2__lsWaveFifoEmpty_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG2__lsWaveFifoFull_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG2__lsWaveIfBusy_0_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG2__lsWaveSendFlush_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG2__ls_sh_id_MASK__CI__VI 0x04000000L
#define VGT_DEBUG_REG2__p0_dr_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG2__p0_rtr_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG2__p0_rts_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG2__p1_dr_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG2__p1_rtr_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG2__p1_rts_MASK__CI__VI 0x02000000L
#define VGT_DEBUG_REG2__te11_hs_tess_input_rtr_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG2__tfmmIsBusy_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG30__SPARE_MASK__SI 0xe0000000L
#define VGT_DEBUG_REG30__dynamic_hs_p0_q_MASK__CI 0x01000000L
#define VGT_DEBUG_REG30__event_or_null_p0_q_MASK__CI 0x00000008L
#define VGT_DEBUG_REG30__first_data_chunk_invalid_p0_q_MASK__CI 0x08000000L
#define VGT_DEBUG_REG30__first_data_ret_of_req_p0_q_MASK__CI 0x04000000L
#define VGT_DEBUG_REG30__first_fetch_of_tg_p0_q_MASK__CI 0x02000000L
#define VGT_DEBUG_REG30__grpModBusy_MASK__SI 0x00000080L
#define VGT_DEBUG_REG30__hsInputFifoEmpty_MASK__SI 0x00001000L
#define VGT_DEBUG_REG30__hsInputFifoFull_MASK__SI 0x00040000L
#define VGT_DEBUG_REG30__hsTifFifoEmpty_MASK__SI 0x00002000L
#define VGT_DEBUG_REG30__hsTifFifoFull_MASK__SI 0x00080000L
#define VGT_DEBUG_REG30__hsVertFifoEmpty_MASK__SI 0x00000400L
#define VGT_DEBUG_REG30__hsVertFifoFull_MASK__SI 0x00010000L
#define VGT_DEBUG_REG30__hsWaveFifoEmpty_MASK__SI 0x00000800L
#define VGT_DEBUG_REG30__hsWaveFifoFull_MASK__SI 0x00020000L
#define VGT_DEBUG_REG30__hs_grp_busy_MASK__SI 0x00000001L
#define VGT_DEBUG_REG30__hs_noif_busy_MASK__SI 0x00000002L
#define VGT_DEBUG_REG30__hs_te11_tess_input_rts_MASK__SI 0x00000040L
#define VGT_DEBUG_REG30__last_tf_of_tg_MASK__CI 0x00080000L
#define VGT_DEBUG_REG30__lsFwaveFlag_MASK__SI 0x08000000L
#define VGT_DEBUG_REG30__lsVertFifoEmpty_MASK__SI 0x00000100L
#define VGT_DEBUG_REG30__lsVertFifoFull_MASK__SI 0x00004000L
#define VGT_DEBUG_REG30__lsVertIfBusy_0_MASK__SI 0x00000008L
#define VGT_DEBUG_REG30__lsWaveFifoEmpty_MASK__SI 0x00000200L
#define VGT_DEBUG_REG30__lsWaveFifoFull_MASK__SI 0x00008000L
#define VGT_DEBUG_REG30__lsWaveIfBusy_0_MASK__SI 0x00000020L
#define VGT_DEBUG_REG30__lsWaveSendFlush_MASK__SI 0x10000000L
#define VGT_DEBUG_REG30__ls_sh_id_MASK__SI 0x04000000L
#define VGT_DEBUG_REG30__p0_dr_MASK__SI 0x00400000L
#define VGT_DEBUG_REG30__p0_rtr_MASK__SI 0x00100000L
#define VGT_DEBUG_REG30__p0_rts_MASK__SI 0x01000000L
#define VGT_DEBUG_REG30__p1_dr_MASK__SI 0x00800000L
#define VGT_DEBUG_REG30__p1_rtr_MASK__SI 0x00200000L
#define VGT_DEBUG_REG30__p1_rts_MASK__SI 0x02000000L
#define VGT_DEBUG_REG30__pipe0_dr_MASK__CI 0x00000001L
#define VGT_DEBUG_REG30__pipe0_rtr_MASK__CI 0x00000010L
#define VGT_DEBUG_REG30__pipe0_tf_dr_MASK__CI 0x00000002L
#define VGT_DEBUG_REG30__pipe1_rtr_MASK__CI 0x00000020L
#define VGT_DEBUG_REG30__pipe1_tf_rtr_MASK__CI 0x00000040L
#define VGT_DEBUG_REG30__pipe2_dr_MASK__CI 0x00000004L
#define VGT_DEBUG_REG30__pipe2_rtr_MASK__CI 0x00000080L
#define VGT_DEBUG_REG30__pipe4_dr_MASK__CI 0x40000000L
#define VGT_DEBUG_REG30__pipe4_rtr_MASK__CI 0x80000000L
#define VGT_DEBUG_REG30__te11_hs_tess_input_rtr_MASK__SI 0x00000010L
#define VGT_DEBUG_REG30__tf_fetch_state_q_MASK__CI 0x00070000L
#define VGT_DEBUG_REG30__tf_pointer_p0_q_MASK__CI 0x00f00000L
#define VGT_DEBUG_REG30__tf_xfer_count_p2_q_MASK__CI 0x30000000L
#define VGT_DEBUG_REG30__tfmmIsBusy_MASK__SI 0x00000004L
#define VGT_DEBUG_REG30__ttp_patch_fifo_empty_MASK__CI 0x00000200L
#define VGT_DEBUG_REG30__ttp_patch_fifo_full_MASK__CI 0x00000100L
#define VGT_DEBUG_REG30__ttp_tf0_fifo_empty_MASK__CI 0x00000400L
#define VGT_DEBUG_REG30__ttp_tf1_fifo_empty_MASK__CI 0x00000800L
#define VGT_DEBUG_REG30__ttp_tf2_fifo_empty_MASK__CI 0x00001000L
#define VGT_DEBUG_REG30__ttp_tf3_fifo_empty_MASK__CI 0x00002000L
#define VGT_DEBUG_REG30__ttp_tf4_fifo_empty_MASK__CI 0x00004000L
#define VGT_DEBUG_REG30__ttp_tf5_fifo_empty_MASK__CI 0x00008000L
#define VGT_DEBUG_REG31__hsWaveRelInd_MASK__SI 0xfc000000L
#define VGT_DEBUG_REG31__inner_ring_done_q_MASK__CI__VI 0x80000000L
#define VGT_DEBUG_REG31__lsPatchCnt_MASK__SI 0x03fc0000L
#define VGT_DEBUG_REG31__lsTgRelInd_MASK__SI 0x00000fffL
#define VGT_DEBUG_REG31__lsWaveRelInd_MASK__SI 0x0003f000L
#define VGT_DEBUG_REG31__outer_ring_done_q_MASK__CI__VI 0x40000000L
#define VGT_DEBUG_REG31__pg_con_inner_point1_rts_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG31__pg_con_inner_point2_rts_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG31__pg_con_outer_point1_rts_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG31__pg_con_outer_point2_rts_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG31__pg_edge_fifo_empty_MASK__CI__VI 0x02000000L
#define VGT_DEBUG_REG31__pg_edge_fifo_full_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG31__pg_inner3_perp_fifo_empty_MASK__CI__VI 0x04000000L
#define VGT_DEBUG_REG31__pg_inner_perp_fifo_full_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG31__pg_patch_fifo_empty_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG31__pg_patch_fifo_full_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG31__pipe0_dr_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG31__pipe0_rtr_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG31__pipe1_inner_dr_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG31__pipe1_outer_dr_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG31__pipe2_inner_dr_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG31__pipe2_inner_rtr_MASK__CI__VI 0x00002000L
#define VGT_DEBUG_REG31__pipe2_outer_dr_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG31__pipe2_outer_rtr_MASK__CI__VI 0x00001000L
#define VGT_DEBUG_REG31__pipe3_inner_dr_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG31__pipe3_inner_rtr_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG31__pipe3_outer_dr_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG31__pipe3_outer_rtr_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG31__pipe4_inner_dr_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG31__pipe4_inner_rtr_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG31__pipe4_outer_dr_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG31__pipe4_outer_rtr_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG31__pipe5_inner_dr_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG31__pipe5_inner_rtr_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG31__pipe5_outer_dr_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG31__pipe5_outer_rtr_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG32__SPARE_MASK__CI__VI 0xf0000000L
#define VGT_DEBUG_REG32__SPARE_MASK__SI 0x80000000L
#define VGT_DEBUG_REG32__event_flag_p5_q_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG32__event_null_special_p0_q_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG32__fifos_rtr_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG32__first_point_of_edge_p5_q_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG32__first_point_of_patch_p5_q_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG32__first_ring_of_patch_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG32__hsCpCnt_MASK__SI 0x1f000000L
#define VGT_DEBUG_REG32__hsFwaveFlag_MASK__SI 0x40000000L
#define VGT_DEBUG_REG32__hsPatchCnt_MASK__SI 0x000000ffL
#define VGT_DEBUG_REG32__hsPrimId_15_0_MASK__SI 0x00ffff00L
#define VGT_DEBUG_REG32__hsWaveSendFlush_MASK__SI 0x20000000L
#define VGT_DEBUG_REG32__inner2_fifos_rtr_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG32__inner_fifos_rtr_MASK__CI__VI 0x02000000L
#define VGT_DEBUG_REG32__last_edge_of_inner_ring_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG32__last_edge_of_outer_ring_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG32__last_patch_of_tg_p0_q_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG32__last_patch_of_tg_p5_q_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG32__last_point_of_inner_edge_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG32__last_point_of_outer_edge_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG32__last_ring_of_patch_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG32__outer_fifos_rtr_MASK__CI__VI 0x04000000L
#define VGT_DEBUG_REG32__pg_edge_fifo2_full_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG32__pg_edge_fifo3_full_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG32__pg_inner2_point_fifo_full_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG32__pg_inner3_point_fifo_full_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG32__pg_inner_point_fifo_full_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG32__pg_outer2_point_fifo_full_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG32__pg_outer3_point_fifo_full_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG32__pg_outer_point_fifo_full_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG32__pipe5_inner2_rtr_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG32__pipe5_inner3_rtr_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG32__tess_topology_p5_q_MASK__CI__VI 0x00003000L
#define VGT_DEBUG_REG33__SPARE1_MASK__SI 0x07000000L
#define VGT_DEBUG_REG33__SPARE2_MASK__SI 0x00070000L
#define VGT_DEBUG_REG33__SPARE3_MASK__SI 0x00000700L
#define VGT_DEBUG_REG33__SPARE4_MASK__SI 0x00000007L
#define VGT_DEBUG_REG33__con_prim_fifo_empty_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG33__con_prim_fifo_full_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG33__con_ring1_busy_MASK__CI__VI 0x80000000L
#define VGT_DEBUG_REG33__con_ring2_busy_MASK__CI__VI 0x40000000L
#define VGT_DEBUG_REG33__con_ring3_busy_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG33__con_vert_fifo_empty_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG33__con_vert_fifo_full_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG33__first_prim_of_patch_q_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG33__hsVertCreditCnt_0_MASK__SI 0x0000f800L
#define VGT_DEBUG_REG33__hsWaveCreditCnt_0_MASK__SI 0x000000f8L
#define VGT_DEBUG_REG33__last_patch_of_tg_p0_q_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG33__lsVertCreditCnt_0_MASK__SI 0xf8000000L
#define VGT_DEBUG_REG33__lsWaveCreditCnt_0_MASK__SI 0x00f80000L
#define VGT_DEBUG_REG33__pipe0_patch_dr_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG33__pipe0_patch_rtr_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG33__pipe1_dr_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG33__pipe1_patch_rtr_MASK__CI__VI 0x00001000L
#define VGT_DEBUG_REG33__pipe2_dr_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG33__pipe2_rtr_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG33__pipe3_dr_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG33__pipe3_rtr_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG33__ring1_in_sync_q_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG33__ring1_pipe1_dr_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG33__ring1_valid_p2_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG33__ring2_in_sync_q_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG33__ring2_pipe1_dr_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG33__ring2_valid_p2_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG33__ring3_in_sync_q_MASK__CI__VI 0x00002000L
#define VGT_DEBUG_REG33__ring3_pipe1_dr_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG33__ring3_valid_p2_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG33__te11_out_vert_gs_en_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG33__tess_topology_p0_q_MASK__CI__VI 0x0c000000L
#define VGT_DEBUG_REG33__tess_type_p0_q_MASK__CI__VI 0x03000000L
#define VGT_DEBUG_REG33__tm_te11_event_rtr_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG34__advance_inner_point_p1_MASK__CI__VI 0x00800000L
#define VGT_DEBUG_REG34__advance_outer_point_p1_MASK__CI__VI 0x00400000L
#define VGT_DEBUG_REG34__con_state_q_MASK__CI__VI 0x0000000fL
#define VGT_DEBUG_REG34__debug_BASE_MASK__SI 0x0000ffffL
#define VGT_DEBUG_REG34__debug_SIZE_MASK__SI 0xffff0000L
#define VGT_DEBUG_REG34__first_ring_of_patch_p0_q_MASK__CI__VI 0x00010000L
#define VGT_DEBUG_REG34__last_edge_of_outer_ring_p0_q_MASK__CI__VI 0x00040000L
#define VGT_DEBUG_REG34__last_point_of_inner_ring_p1_MASK__CI__VI 0x00100000L
#define VGT_DEBUG_REG34__last_point_of_outer_ring_p1_MASK__CI__VI 0x00080000L
#define VGT_DEBUG_REG34__last_ring_of_patch_p0_q_MASK__CI__VI 0x00020000L
#define VGT_DEBUG_REG34__next_ring_is_rect_p0_q_MASK__CI__VI 0x01000000L
#define VGT_DEBUG_REG34__outer_edge_tf_eq_one_p0_q_MASK__CI__VI 0x00200000L
#define VGT_DEBUG_REG34__outer_parity_p0_q_MASK__CI__VI 0x00004000L
#define VGT_DEBUG_REG34__parallel_parity_p0_q_MASK__CI__VI 0x00008000L
#define VGT_DEBUG_REG34__pipe0_edge_dr_MASK__CI__VI 0x00000200L
#define VGT_DEBUG_REG34__pipe0_edge_rtr_MASK__CI__VI 0x00001000L
#define VGT_DEBUG_REG34__pipe0_patch_dr_MASK__CI__VI 0x00000100L
#define VGT_DEBUG_REG34__pipe0_patch_rtr_MASK__CI__VI 0x00000800L
#define VGT_DEBUG_REG34__pipe1_dr_MASK__CI__VI 0x00000400L
#define VGT_DEBUG_REG34__pipe1_edge_rtr_MASK__CI__VI 0x40000000L
#define VGT_DEBUG_REG34__pipe1_inner1_rtr_MASK__CI__VI 0x08000000L
#define VGT_DEBUG_REG34__pipe1_inner2_rtr_MASK__CI__VI 0x10000000L
#define VGT_DEBUG_REG34__pipe1_outer1_rtr_MASK__CI__VI 0x02000000L
#define VGT_DEBUG_REG34__pipe1_outer2_rtr_MASK__CI__VI 0x04000000L
#define VGT_DEBUG_REG34__pipe1_patch_rtr_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG34__pipe1_rtr_MASK__CI__VI 0x00002000L
#define VGT_DEBUG_REG34__process_tri_1st_2nd_half_p0_q_MASK__CI__VI 0x00000040L
#define VGT_DEBUG_REG34__process_tri_center_poly_p0_q_MASK__CI__VI 0x00000080L
#define VGT_DEBUG_REG34__process_tri_middle_p0_q_MASK__CI__VI 0x00000020L
#define VGT_DEBUG_REG34__second_cycle_q_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG34__use_stored_inner_q_ring1_MASK__CI__VI 0x80000000L
#define VGT_DEBUG_REG35__SPARE_MASK__SI 0x0000ffe0L
#define VGT_DEBUG_REG35__TC_VGT_rdret_data_in_MASK__CI 0x80000000L
#define VGT_DEBUG_REG35__TF_addr_MASK__SI 0xffff0000L
#define VGT_DEBUG_REG35__VGT_TC_rdnfo_stall_out_MASK__CI 0x40000000L
#define VGT_DEBUG_REG35__VGT_TC_rdreq_send_out_MASK__CI 0x20000000L
#define VGT_DEBUG_REG35__debug_tfmmFifoEmpty_MASK__SI 0x00000001L
#define VGT_DEBUG_REG35__debug_tfmmFifoFull_MASK__SI 0x00000002L
#define VGT_DEBUG_REG35__event_flag_p1_q_MASK__CI 0x00040000L
#define VGT_DEBUG_REG35__first_req_of_tg_p1_q_MASK__CI 0x10000000L
#define VGT_DEBUG_REG35__hs_pipe0_dr_MASK__SI 0x00000004L
#define VGT_DEBUG_REG35__hs_pipe0_rtr_MASK__SI 0x00000008L
#define VGT_DEBUG_REG35__hs_pipe1_rtr_MASK__SI 0x00000010L
#define VGT_DEBUG_REG35__last_req_of_tg_p2_MASK__CI 0x00000800L
#define VGT_DEBUG_REG35__null_flag_p1_q_MASK__CI 0x00080000L
#define VGT_DEBUG_REG35__pipe0_dr_MASK__CI 0x00000001L
#define VGT_DEBUG_REG35__pipe0_rtr_MASK__CI 0x00000004L
#define VGT_DEBUG_REG35__pipe1_dr_MASK__CI 0x00000002L
#define VGT_DEBUG_REG35__pipe1_rtr_MASK__CI 0x00000008L
#define VGT_DEBUG_REG35__second_tf_ret_data_q_MASK__CI 0x08000000L
#define VGT_DEBUG_REG35__spi_vgt_hs_done_cnt_q_MASK__CI 0x0003f000L
#define VGT_DEBUG_REG35__tf_data_fifo_busy_q_MASK__CI 0x00000040L
#define VGT_DEBUG_REG35__tf_data_fifo_cnt_q_MASK__CI 0x07f00000L
#define VGT_DEBUG_REG35__tf_data_fifo_rtr_q_MASK__CI 0x00000080L
#define VGT_DEBUG_REG35__tf_skid_fifo_empty_MASK__CI 0x00000100L
#define VGT_DEBUG_REG35__tf_skid_fifo_full_MASK__CI 0x00000200L
#define VGT_DEBUG_REG35__tfreq_tg_fifo_empty_MASK__CI 0x00000010L
#define VGT_DEBUG_REG35__tfreq_tg_fifo_full_MASK__CI 0x00000020L
#define VGT_DEBUG_REG35__vgt_tc_rdreq_rtr_q_MASK__CI 0x00000400L
#define VGT_DEBUG_REG36__cm_state0_MASK__SI 0x00000003L
#define VGT_DEBUG_REG36__cm_state10_MASK__SI 0x00300000L
#define VGT_DEBUG_REG36__cm_state11_MASK__SI 0x00c00000L
#define VGT_DEBUG_REG36__cm_state12_MASK__SI 0x03000000L
#define VGT_DEBUG_REG36__cm_state13_MASK__SI 0x0c000000L
#define VGT_DEBUG_REG36__cm_state14_MASK__SI 0x30000000L
#define VGT_DEBUG_REG36__cm_state15_MASK__SI 0xc0000000L
#define VGT_DEBUG_REG36__cm_state1_MASK__SI 0x0000000cL
#define VGT_DEBUG_REG36__cm_state2_MASK__SI 0x00000030L
#define VGT_DEBUG_REG36__cm_state3_MASK__SI 0x000000c0L
#define VGT_DEBUG_REG36__cm_state4_MASK__SI 0x00000300L
#define VGT_DEBUG_REG36__cm_state5_MASK__SI 0x00000c00L
#define VGT_DEBUG_REG36__cm_state6_MASK__SI 0x00003000L
#define VGT_DEBUG_REG36__cm_state7_MASK__SI 0x0000c000L
#define VGT_DEBUG_REG36__cm_state8_MASK__SI 0x00030000L
#define VGT_DEBUG_REG36__cm_state9_MASK__SI 0x000c0000L
#define VGT_DEBUG_REG37__dynamic_hs_p0_q_MASK__SI 0x01000000L
#define VGT_DEBUG_REG37__event_or_null_p1_MASK__SI 0x00000008L
#define VGT_DEBUG_REG37__first_data_chunk_invalid_p0_q_MASK__SI 0x08000000L
#define VGT_DEBUG_REG37__first_data_ret_of_req_p0_q_MASK__SI 0x04000000L
#define VGT_DEBUG_REG37__first_fetch_of_tg_p0_q_MASK__SI 0x02000000L
#define VGT_DEBUG_REG37__last_tf_of_tg_MASK__SI 0x00080000L
#define VGT_DEBUG_REG37__pipe0_dr_MASK__SI 0x00000001L
#define VGT_DEBUG_REG37__pipe0_rtr_MASK__SI 0x00000010L
#define VGT_DEBUG_REG37__pipe0_tf_dr_MASK__SI 0x00000002L
#define VGT_DEBUG_REG37__pipe1_rtr_MASK__SI 0x00000020L
#define VGT_DEBUG_REG37__pipe1_tf_rtr_MASK__SI 0x00000040L
#define VGT_DEBUG_REG37__pipe2_dr_MASK__SI 0x00000004L
#define VGT_DEBUG_REG37__pipe2_rtr_MASK__SI 0x00000080L
#define VGT_DEBUG_REG37__pipe4_dr_MASK__SI 0x40000000L
#define VGT_DEBUG_REG37__pipe4_rtr_MASK__SI 0x80000000L
#define VGT_DEBUG_REG37__tf_fetch_state_q_MASK__SI 0x00070000L
#define VGT_DEBUG_REG37__tf_pointer_p0_q_MASK__SI 0x00f00000L
#define VGT_DEBUG_REG37__tf_xfer_count_p2_q_MASK__SI 0x30000000L
#define VGT_DEBUG_REG37__ttp_patch_fifo_empty_MASK__SI 0x00000200L
#define VGT_DEBUG_REG37__ttp_patch_fifo_full_MASK__SI 0x00000100L
#define VGT_DEBUG_REG37__ttp_tf0_fifo_empty_MASK__SI 0x00000400L
#define VGT_DEBUG_REG37__ttp_tf1_fifo_empty_MASK__SI 0x00000800L
#define VGT_DEBUG_REG37__ttp_tf2_fifo_empty_MASK__SI 0x00001000L
#define VGT_DEBUG_REG37__ttp_tf3_fifo_empty_MASK__SI 0x00002000L
#define VGT_DEBUG_REG37__ttp_tf4_fifo_empty_MASK__SI 0x00004000L
#define VGT_DEBUG_REG37__ttp_tf5_fifo_empty_MASK__SI 0x00008000L
#define VGT_DEBUG_REG38__inner_ring_done_q_MASK__SI 0x80000000L
#define VGT_DEBUG_REG38__outer_ring_done_q_MASK__SI 0x40000000L
#define VGT_DEBUG_REG38__pg_con_inner_point1_rts_MASK__SI 0x00400000L
#define VGT_DEBUG_REG38__pg_con_inner_point2_rts_MASK__SI 0x00800000L
#define VGT_DEBUG_REG38__pg_con_outer_point1_rts_MASK__SI 0x00100000L
#define VGT_DEBUG_REG38__pg_con_outer_point2_rts_MASK__SI 0x00200000L
#define VGT_DEBUG_REG38__pg_edge_fifo_empty_MASK__SI 0x02000000L
#define VGT_DEBUG_REG38__pg_edge_fifo_full_MASK__SI 0x10000000L
#define VGT_DEBUG_REG38__pg_inner3_perp_fifo_empty_MASK__SI 0x04000000L
#define VGT_DEBUG_REG38__pg_inner_perp_fifo_full_MASK__SI 0x20000000L
#define VGT_DEBUG_REG38__pg_patch_fifo_empty_MASK__SI 0x01000000L
#define VGT_DEBUG_REG38__pg_patch_fifo_full_MASK__SI 0x08000000L
#define VGT_DEBUG_REG38__pipe0_dr_MASK__SI 0x00000001L
#define VGT_DEBUG_REG38__pipe0_rtr_MASK__SI 0x00000002L
#define VGT_DEBUG_REG38__pipe1_inner_dr_MASK__SI 0x00000008L
#define VGT_DEBUG_REG38__pipe1_outer_dr_MASK__SI 0x00000004L
#define VGT_DEBUG_REG38__pipe2_inner_dr_MASK__SI 0x00000020L
#define VGT_DEBUG_REG38__pipe2_inner_rtr_MASK__SI 0x00002000L
#define VGT_DEBUG_REG38__pipe2_outer_dr_MASK__SI 0x00000010L
#define VGT_DEBUG_REG38__pipe2_outer_rtr_MASK__SI 0x00001000L
#define VGT_DEBUG_REG38__pipe3_inner_dr_MASK__SI 0x00000080L
#define VGT_DEBUG_REG38__pipe3_inner_rtr_MASK__SI 0x00008000L
#define VGT_DEBUG_REG38__pipe3_outer_dr_MASK__SI 0x00000040L
#define VGT_DEBUG_REG38__pipe3_outer_rtr_MASK__SI 0x00004000L
#define VGT_DEBUG_REG38__pipe4_inner_dr_MASK__SI 0x00000200L
#define VGT_DEBUG_REG38__pipe4_inner_rtr_MASK__SI 0x00020000L
#define VGT_DEBUG_REG38__pipe4_outer_dr_MASK__SI 0x00000100L
#define VGT_DEBUG_REG38__pipe4_outer_rtr_MASK__SI 0x00010000L
#define VGT_DEBUG_REG38__pipe5_inner_dr_MASK__SI 0x00000800L
#define VGT_DEBUG_REG38__pipe5_inner_rtr_MASK__SI 0x00080000L
#define VGT_DEBUG_REG38__pipe5_outer_dr_MASK__SI 0x00000400L
#define VGT_DEBUG_REG38__pipe5_outer_rtr_MASK__SI 0x00040000L
#define VGT_DEBUG_REG39__SPARE_MASK__SI 0xf0000000L
#define VGT_DEBUG_REG39__event_flag_p5_q_MASK__SI 0x00000100L
#define VGT_DEBUG_REG39__event_null_special_p0_q_MASK__SI 0x00000080L
#define VGT_DEBUG_REG39__fifos_rtr_MASK__SI 0x08000000L
#define VGT_DEBUG_REG39__first_point_of_edge_p5_q_MASK__SI 0x00000400L
#define VGT_DEBUG_REG39__first_point_of_patch_p5_q_MASK__SI 0x00000200L
#define VGT_DEBUG_REG39__first_ring_of_patch_MASK__SI 0x00000001L
#define VGT_DEBUG_REG39__inner2_fifos_rtr_MASK__SI 0x01000000L
#define VGT_DEBUG_REG39__inner_fifos_rtr_MASK__SI 0x02000000L
#define VGT_DEBUG_REG39__last_edge_of_inner_ring_MASK__SI 0x00000010L
#define VGT_DEBUG_REG39__last_edge_of_outer_ring_MASK__SI 0x00000004L
#define VGT_DEBUG_REG39__last_patch_of_tg_p0_q_MASK__SI 0x00000040L
#define VGT_DEBUG_REG39__last_patch_of_tg_p5_q_MASK__SI 0x00000800L
#define VGT_DEBUG_REG39__last_point_of_inner_edge_MASK__SI 0x00000020L
#define VGT_DEBUG_REG39__last_point_of_outer_edge_MASK__SI 0x00000008L
#define VGT_DEBUG_REG39__last_ring_of_patch_MASK__SI 0x00000002L
#define VGT_DEBUG_REG39__outer_fifos_rtr_MASK__SI 0x04000000L
#define VGT_DEBUG_REG39__pg_edge_fifo2_full_MASK__SI 0x00020000L
#define VGT_DEBUG_REG39__pg_edge_fifo3_full_MASK__SI 0x00010000L
#define VGT_DEBUG_REG39__pg_inner2_point_fifo_full_MASK__SI 0x00100000L
#define VGT_DEBUG_REG39__pg_inner3_point_fifo_full_MASK__SI 0x00040000L
#define VGT_DEBUG_REG39__pg_inner_point_fifo_full_MASK__SI 0x00400000L
#define VGT_DEBUG_REG39__pg_outer2_point_fifo_full_MASK__SI 0x00200000L
#define VGT_DEBUG_REG39__pg_outer3_point_fifo_full_MASK__SI 0x00080000L
#define VGT_DEBUG_REG39__pg_outer_point_fifo_full_MASK__SI 0x00800000L
#define VGT_DEBUG_REG39__pipe5_inner2_rtr_MASK__SI 0x00008000L
#define VGT_DEBUG_REG39__pipe5_inner3_rtr_MASK__SI 0x00004000L
#define VGT_DEBUG_REG39__tess_topology_p5_q_MASK__SI 0x00003000L
#define VGT_DEBUG_REG3__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG3__hsWaveRelInd_MASK__CI__VI 0xfc000000L
#define VGT_DEBUG_REG3__lsPatchCnt_MASK__CI__VI 0x03fc0000L
#define VGT_DEBUG_REG3__lsTgRelInd_MASK__CI__VI 0x00000fffL
#define VGT_DEBUG_REG3__lsWaveRelInd_MASK__CI__VI 0x0003f000L
#define VGT_DEBUG_REG40__con_prim_fifo_empty_MASK__SI 0x00040000L
#define VGT_DEBUG_REG40__con_prim_fifo_full_MASK__SI 0x00010000L
#define VGT_DEBUG_REG40__con_ring1_busy_MASK__SI 0x80000000L
#define VGT_DEBUG_REG40__con_ring2_busy_MASK__SI 0x40000000L
#define VGT_DEBUG_REG40__con_ring3_busy_MASK__SI 0x20000000L
#define VGT_DEBUG_REG40__con_vert_fifo_empty_MASK__SI 0x00080000L
#define VGT_DEBUG_REG40__con_vert_fifo_full_MASK__SI 0x00020000L
#define VGT_DEBUG_REG40__first_prim_of_patch_q_MASK__SI 0x00008000L
#define VGT_DEBUG_REG40__last_patch_of_tg_p0_q_MASK__SI 0x00100000L
#define VGT_DEBUG_REG40__pipe0_patch_dr_MASK__SI 0x00000001L
#define VGT_DEBUG_REG40__pipe0_patch_rtr_MASK__SI 0x00000010L
#define VGT_DEBUG_REG40__pipe1_dr_MASK__SI 0x00000004L
#define VGT_DEBUG_REG40__pipe1_patch_rtr_MASK__SI 0x00001000L
#define VGT_DEBUG_REG40__pipe2_dr_MASK__SI 0x00000008L
#define VGT_DEBUG_REG40__pipe2_rtr_MASK__SI 0x00000080L
#define VGT_DEBUG_REG40__pipe3_dr_MASK__SI 0x00000100L
#define VGT_DEBUG_REG40__pipe3_rtr_MASK__SI 0x00000200L
#define VGT_DEBUG_REG40__ring1_in_sync_q_MASK__SI 0x00000800L
#define VGT_DEBUG_REG40__ring1_pipe1_dr_MASK__SI 0x00000040L
#define VGT_DEBUG_REG40__ring1_valid_p2_MASK__SI 0x00800000L
#define VGT_DEBUG_REG40__ring2_in_sync_q_MASK__SI 0x00000400L
#define VGT_DEBUG_REG40__ring2_pipe1_dr_MASK__SI 0x00000020L
#define VGT_DEBUG_REG40__ring2_valid_p2_MASK__SI 0x00400000L
#define VGT_DEBUG_REG40__ring3_in_sync_q_MASK__SI 0x00002000L
#define VGT_DEBUG_REG40__ring3_pipe1_dr_MASK__SI 0x00000002L
#define VGT_DEBUG_REG40__ring3_valid_p2_MASK__SI 0x00200000L
#define VGT_DEBUG_REG40__te11_out_vert_gs_en_MASK__SI 0x10000000L
#define VGT_DEBUG_REG40__tess_topology_p0_q_MASK__SI 0x0c000000L
#define VGT_DEBUG_REG40__tess_type_p0_q_MASK__SI 0x03000000L
#define VGT_DEBUG_REG40__tm_te11_event_rtr_MASK__SI 0x00004000L
#define VGT_DEBUG_REG41__advance_inner_point_p1_MASK__SI 0x00800000L
#define VGT_DEBUG_REG41__advance_outer_point_p1_MASK__SI 0x00400000L
#define VGT_DEBUG_REG41__con_state_q_MASK__SI 0x0000000fL
#define VGT_DEBUG_REG41__first_ring_of_patch_p0_q_MASK__SI 0x00010000L
#define VGT_DEBUG_REG41__last_edge_of_outer_ring_p0_q_MASK__SI 0x00040000L
#define VGT_DEBUG_REG41__last_point_of_inner_ring_p1_MASK__SI 0x00100000L
#define VGT_DEBUG_REG41__last_point_of_outer_ring_p1_MASK__SI 0x00080000L
#define VGT_DEBUG_REG41__last_ring_of_patch_p0_q_MASK__SI 0x00020000L
#define VGT_DEBUG_REG41__next_ring_is_rect_p0_q_MASK__SI 0x01000000L
#define VGT_DEBUG_REG41__outer_edge_tf_eq_one_p0_q_MASK__SI 0x00200000L
#define VGT_DEBUG_REG41__outer_parity_p0_q_MASK__SI 0x00004000L
#define VGT_DEBUG_REG41__parallel_parity_p0_q_MASK__SI 0x00008000L
#define VGT_DEBUG_REG41__pipe0_edge_dr_MASK__SI 0x00000200L
#define VGT_DEBUG_REG41__pipe0_edge_rtr_MASK__SI 0x00001000L
#define VGT_DEBUG_REG41__pipe0_patch_dr_MASK__SI 0x00000100L
#define VGT_DEBUG_REG41__pipe0_patch_rtr_MASK__SI 0x00000800L
#define VGT_DEBUG_REG41__pipe1_dr_MASK__SI 0x00000400L
#define VGT_DEBUG_REG41__pipe1_edge_rtr_MASK__SI 0x40000000L
#define VGT_DEBUG_REG41__pipe1_inner1_rtr_MASK__SI 0x08000000L
#define VGT_DEBUG_REG41__pipe1_inner2_rtr_MASK__SI 0x10000000L
#define VGT_DEBUG_REG41__pipe1_outer1_rtr_MASK__SI 0x02000000L
#define VGT_DEBUG_REG41__pipe1_outer2_rtr_MASK__SI 0x04000000L
#define VGT_DEBUG_REG41__pipe1_patch_rtr_MASK__SI 0x20000000L
#define VGT_DEBUG_REG41__pipe1_rtr_MASK__SI 0x00002000L
#define VGT_DEBUG_REG41__process_tri_1st_2nd_half_p0_q_MASK__SI 0x00000040L
#define VGT_DEBUG_REG41__process_tri_center_poly_p0_q_MASK__SI 0x00000080L
#define VGT_DEBUG_REG41__process_tri_middle_p0_q_MASK__SI 0x00000020L
#define VGT_DEBUG_REG41__second_cycle_q_MASK__SI 0x00000010L
#define VGT_DEBUG_REG41__use_stored_inner_q_ring1_MASK__SI 0x80000000L
#define VGT_DEBUG_REG42__TC_VGT_rdret_data_in_MASK__SI 0x80000000L
#define VGT_DEBUG_REG42__VGT_TC_rdnfo_stall_out_MASK__SI 0x40000000L
#define VGT_DEBUG_REG42__VGT_TC_rdreq_send_out_MASK__SI 0x20000000L
#define VGT_DEBUG_REG42__event_flag_p1_q_MASK__SI 0x00040000L
#define VGT_DEBUG_REG42__first_req_of_tg_p1_q_MASK__SI 0x10000000L
#define VGT_DEBUG_REG42__last_req_of_tg_p2_MASK__SI 0x00000800L
#define VGT_DEBUG_REG42__null_flag_p1_q_MASK__SI 0x00080000L
#define VGT_DEBUG_REG42__pipe0_dr_MASK__SI 0x00000001L
#define VGT_DEBUG_REG42__pipe0_rtr_MASK__SI 0x00000004L
#define VGT_DEBUG_REG42__pipe1_dr_MASK__SI 0x00000002L
#define VGT_DEBUG_REG42__pipe1_rtr_MASK__SI 0x00000008L
#define VGT_DEBUG_REG42__second_tf_ret_data_q_MASK__SI 0x08000000L
#define VGT_DEBUG_REG42__spi_vgt_hs_done_cnt_q_MASK__SI 0x0003f000L
#define VGT_DEBUG_REG42__tf_data_fifo_busy_q_MASK__SI 0x00000040L
#define VGT_DEBUG_REG42__tf_data_fifo_cnt_q_MASK__SI 0x07f00000L
#define VGT_DEBUG_REG42__tf_data_fifo_rtr_q_MASK__SI 0x00000080L
#define VGT_DEBUG_REG42__tf_skid_fifo_empty_MASK__SI 0x00000100L
#define VGT_DEBUG_REG42__tf_skid_fifo_full_MASK__SI 0x00000200L
#define VGT_DEBUG_REG42__tfreq_tg_fifo_empty_MASK__SI 0x00000010L
#define VGT_DEBUG_REG42__tfreq_tg_fifo_full_MASK__SI 0x00000020L
#define VGT_DEBUG_REG42__vgt_tc_rdreq_rtr_q_MASK__SI 0x00000400L
#define VGT_DEBUG_REG4__SPARE_MASK__CI__VI 0x80000000L
#define VGT_DEBUG_REG4__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG4__hsCpCnt_MASK__CI__VI 0x1f000000L
#define VGT_DEBUG_REG4__hsFwaveFlag_MASK__CI__VI 0x40000000L
#define VGT_DEBUG_REG4__hsPatchCnt_MASK__CI__VI 0x000000ffL
#define VGT_DEBUG_REG4__hsPrimId_15_0_MASK__CI__VI 0x00ffff00L
#define VGT_DEBUG_REG4__hsWaveSendFlush_MASK__CI__VI 0x20000000L
#define VGT_DEBUG_REG5__SPARE1_MASK__CI__VI 0x07000000L
#define VGT_DEBUG_REG5__SPARE2_MASK__CI__VI 0x00070000L
#define VGT_DEBUG_REG5__SPARE3_MASK__CI__VI 0x00000700L
#define VGT_DEBUG_REG5__SPARE4_MASK__CI__VI 0x00000007L
#define VGT_DEBUG_REG5__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG5__hsVertCreditCnt_0_MASK__CI__VI 0x0000f800L
#define VGT_DEBUG_REG5__hsWaveCreditCnt_0_MASK__CI__VI 0x000000f8L
#define VGT_DEBUG_REG5__lsVertCreditCnt_0_MASK__CI__VI 0xf8000000L
#define VGT_DEBUG_REG5__lsWaveCreditCnt_0_MASK__CI__VI 0x00f80000L
#define VGT_DEBUG_REG6__SPARE_MASK__SI 0xffffffffL
#define VGT_DEBUG_REG6__debug_BASE_MASK__CI__VI 0x0000ffffL
#define VGT_DEBUG_REG6__debug_SIZE_MASK__CI__VI 0xffff0000L
#define VGT_DEBUG_REG7__SPARE_MASK__CI__VI 0x0000ffe0L
#define VGT_DEBUG_REG7__TF_addr_MASK__CI__VI 0xffff0000L
#define VGT_DEBUG_REG7__components_valid_r0_q_MASK__SI 0xe0000000L
#define VGT_DEBUG_REG7__debug_tfmmFifoEmpty_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG7__debug_tfmmFifoFull_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG7__eject_vtx_vect_r1_d_MASK__SI 0x00800000L
#define VGT_DEBUG_REG7__eop_r0_q_MASK__SI 0x00400000L
#define VGT_DEBUG_REG7__grp_vr_valid_MASK__SI 0x00000001L
#define VGT_DEBUG_REG7__gs_scenario_a_r0_q_MASK__SI 0x08000000L
#define VGT_DEBUG_REG7__gs_scenario_b_r0_q_MASK__SI 0x10000000L
#define VGT_DEBUG_REG7__hs_pipe0_dr_MASK__CI__VI 0x00000004L
#define VGT_DEBUG_REG7__hs_pipe0_rtr_MASK__CI__VI 0x00000008L
#define VGT_DEBUG_REG7__hs_pipe1_rtr_MASK__CI__VI 0x00000010L
#define VGT_DEBUG_REG7__indices_to_send_q_MASK__SI 0x00000700L
#define VGT_DEBUG_REG7__indx0_hit_d_MASK__SI 0x00040000L
#define VGT_DEBUG_REG7__indx0_new_d_MASK__SI 0x00002000L
#define VGT_DEBUG_REG7__indx1_hit_d_MASK__SI 0x00020000L
#define VGT_DEBUG_REG7__indx1_new_d_MASK__SI 0x00004000L
#define VGT_DEBUG_REG7__indx2_hit_d_MASK__SI 0x00010000L
#define VGT_DEBUG_REG7__indx2_new_d_MASK__SI 0x00008000L
#define VGT_DEBUG_REG7__last_group_of_instance_r0_q_MASK__SI 0x00100000L
#define VGT_DEBUG_REG7__last_indx_of_prim_MASK__SI 0x00001000L
#define VGT_DEBUG_REG7__null_primitive_r0_q_MASK__SI 0x00200000L
#define VGT_DEBUG_REG7__out_vr_indx_read_MASK__SI 0x00000040L
#define VGT_DEBUG_REG7__out_vr_prim_read_MASK__SI 0x00000080L
#define VGT_DEBUG_REG7__pipe0_dr_MASK__SI 0x00000002L
#define VGT_DEBUG_REG7__pipe0_rtr_MASK__SI 0x00000010L
#define VGT_DEBUG_REG7__pipe1_dr_MASK__SI 0x00000004L
#define VGT_DEBUG_REG7__pipe1_rtr_MASK__SI 0x00000020L
#define VGT_DEBUG_REG7__st_vertex_reuse_off_r0_q_MASK__SI 0x00080000L
#define VGT_DEBUG_REG7__sub_prim_type_r0_q_MASK__SI 0x07000000L
#define VGT_DEBUG_REG7__valid_indices_MASK__SI 0x00000800L
#define VGT_DEBUG_REG7__vr_grp_read_MASK__SI 0x00000008L
#define VGT_DEBUG_REG8__VGT_SPI_esvert_rtr_q_MASK 0x00400000L
#define VGT_DEBUG_REG8__VGT_SPI_gsprim_rtr_q_MASK 0x00080000L
#define VGT_DEBUG_REG8__es_gs_rtr_MASK 0x00004000L
#define VGT_DEBUG_REG8__gs_event_fifo_empty_MASK 0x02000000L
#define VGT_DEBUG_REG8__gs_event_fifo_rtr_MASK 0x00008000L
#define VGT_DEBUG_REG8__gs_tbl_r3_rtr_MASK 0x00020000L
#define VGT_DEBUG_REG8__gs_tbl_valid_r3_q_MASK 0x00000020L
#define VGT_DEBUG_REG8__gsprim_buff_empty_q_MASK 0x04000000L
#define VGT_DEBUG_REG8__gsprim_buff_full_q_MASK 0x08000000L
#define VGT_DEBUG_REG8__hold_for_es_flush_MASK 0x01000000L
#define VGT_DEBUG_REG8__prim_skid_fifo_empty_MASK 0x00040000L
#define VGT_DEBUG_REG8__r0_rtr_MASK 0x00000400L
#define VGT_DEBUG_REG8__r1_inst_rtr_MASK 0x00000004L
#define VGT_DEBUG_REG8__r1_rtr_MASK 0x00000800L
#define VGT_DEBUG_REG8__r2_indx_rtr_MASK 0x00001000L
#define VGT_DEBUG_REG8__r2_no_bp_rtr_MASK 0x00800000L
#define VGT_DEBUG_REG8__r2_rtr_MASK 0x00002000L
#define VGT_DEBUG_REG8__rcm_busy_MASK__SI 0x00000001L
#define VGT_DEBUG_REG8__rcm_busy_q_MASK__CI__VI 0x00000001L
#define VGT_DEBUG_REG8__rcm_noif_busy_MASK__SI 0x00000002L
#define VGT_DEBUG_REG8__rcm_noif_busy_q_MASK__CI__VI 0x00000002L
#define VGT_DEBUG_REG8__spi_esvert_fifo_busy_q_MASK 0x00000010L
#define VGT_DEBUG_REG8__spi_gsprim_fifo_busy_q_MASK 0x00000008L
#define VGT_DEBUG_REG8__te_prim_fifo_empty_MASK 0x10000000L
#define VGT_DEBUG_REG8__te_prim_fifo_full_MASK 0x20000000L
#define VGT_DEBUG_REG8__te_vert_fifo_empty_MASK 0x40000000L
#define VGT_DEBUG_REG8__te_vert_fifo_full_MASK 0x80000000L
#define VGT_DEBUG_REG8__tm_rcm_es_tbl_rtr_MASK 0x00200000L
#define VGT_DEBUG_REG8__tm_rcm_gs_event_rtr_MASK 0x00010000L
#define VGT_DEBUG_REG8__tm_rcm_gs_tbl_rtr_MASK 0x00100000L
#define VGT_DEBUG_REG8__valid_r0_q_MASK 0x00000040L
#define VGT_DEBUG_REG8__valid_r1_q_MASK 0x00000080L
#define VGT_DEBUG_REG8__valid_r2_MASK 0x00000100L
#define VGT_DEBUG_REG8__valid_r2_q_MASK 0x00000200L
#define VGT_DEBUG_REG9__SPARE0_MASK 0x40000000L
#define VGT_DEBUG_REG9__eop_indx_r3_MASK 0x00000010L
#define VGT_DEBUG_REG9__eop_prim_r3_MASK 0x00000020L
#define VGT_DEBUG_REG9__es_eov_r3_MASK 0x00000040L
#define VGT_DEBUG_REG9__es_per_gs_vert_cnt_r3_q_not_0_MASK 0x02000000L
#define VGT_DEBUG_REG9__es_tbl_state_r3_q_0_MASK 0x00000080L
#define VGT_DEBUG_REG9__gs_eov_r3_MASK 0x00000008L
#define VGT_DEBUG_REG9__gs_instancing_state_q_MASK 0x01000000L
#define VGT_DEBUG_REG9__gs_pending_state_r3_q_MASK 0x00400000L
#define VGT_DEBUG_REG9__gs_prim_per_es_ctr_r3_q_not_0_MASK 0x04000000L
#define VGT_DEBUG_REG9__gs_tbl_eop_r3_q_MASK 0x00040000L
#define VGT_DEBUG_REG9__gs_tbl_num_es_per_gs_r3_q_not_0_MASK 0x00000400L
#define VGT_DEBUG_REG9__gs_tbl_prim_cnt_r3_q_MASK 0x0003f800L
#define VGT_DEBUG_REG9__gs_tbl_state_r3_q_MASK 0x00380000L
#define VGT_DEBUG_REG9__indices_to_send_r2_q_MASK 0x00000003L
#define VGT_DEBUG_REG9__invalidate_rb_roll_over_q_MASK 0x00800000L
#define VGT_DEBUG_REG9__off_chip_hs_r2_q_MASK 0x80000000L
#define VGT_DEBUG_REG9__pending_es_flush_r3_MASK 0x00000200L
#define VGT_DEBUG_REG9__pending_es_send_r3_q_MASK 0x00000100L
#define VGT_DEBUG_REG9__pre_r0_rtr_MASK 0x08000000L
#define VGT_DEBUG_REG9__valid_indices_r3_MASK 0x00000004L
#define VGT_DEBUG_REG9__valid_pre_r0_q_MASK 0x20000000L
#define VGT_DEBUG_REG9__valid_r3_q_MASK 0x10000000L
#define VGT_DMA_BASE_HI__BASE_ADDR_MASK 0x000000ffL
#define VGT_DMA_BASE__BASE_ADDR_MASK 0xffffffffL
#define VGT_DMA_CONTROL__IA_SWITCH_ON_EOP_MASK__CI__VI 0x00020000L
#define VGT_DMA_CONTROL__PRIMGROUP_SIZE_MASK__CI__VI 0x0000ffffL
#define VGT_DMA_CONTROL__WD_SWITCH_ON_EOP_MASK__CI__VI 0x00100000L
#define VGT_DMA_DATA_FIFO_DEPTH__DMA_DATA_FIFO_DEPTH_MASK 0x000001ffL
#define VGT_DMA_INDEX_TYPE__ATC_MASK__CI 0x00000100L
#define VGT_DMA_INDEX_TYPE__BUF_TYPE_MASK__CI__VI 0x00000030L
#define VGT_DMA_INDEX_TYPE__INDEX_TYPE_MASK 0x00000003L
#define VGT_DMA_INDEX_TYPE__NOT_EOP_MASK__CI__VI 0x00000200L
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK__CI 0x000000c0L
#define VGT_DMA_INDEX_TYPE__REQ_PATH_MASK__CI__VI 0x00000400L
#define VGT_DMA_INDEX_TYPE__SWAP_MODE_MASK 0x0000000cL
#define VGT_DMA_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK__CI__VI 0x00003f00L
#define VGT_DMA_MAX_SIZE__MAX_SIZE_MASK 0xffffffffL
#define VGT_DMA_NUM_INSTANCES__NUM_INSTANCES_MASK 0xffffffffL
#define VGT_DMA_PRIMITIVE_TYPE__PRIM_TYPE_MASK__CI__VI 0x0000003fL
#define VGT_DMA_REQ_FIFO_DEPTH__DMA_REQ_FIFO_DEPTH_MASK 0x0000003fL
#define VGT_DMA_SIZE__NUM_INDICES_MASK 0xffffffffL
#define VGT_DRAW_INITIATOR__MAJOR_MODE_MASK 0x0000000cL
#define VGT_DRAW_INITIATOR__NOT_EOP_MASK 0x00000020L
#define VGT_DRAW_INITIATOR__SOURCE_SELECT_MASK 0x00000003L
#define VGT_DRAW_INITIATOR__SPRITE_EN_R6XX_MASK 0x00000010L
#define VGT_DRAW_INITIATOR__USE_OPAQUE_MASK 0x00000040L
#define VGT_DRAW_INIT_FIFO_DEPTH__DRAW_INIT_FIFO_DEPTH_MASK 0x0000003fL
#define VGT_ENHANCE__MISC_MASK 0xffffffffL
#define VGT_ESGS_RING_ITEMSIZE__ITEMSIZE_MASK 0x00007fffL
#define VGT_ESGS_RING_SIZE__MEM_SIZE_MASK 0xffffffffL
#define VGT_ES_PER_GS__ES_PER_GS_MASK 0x000007ffL
#define VGT_EVENT_ADDRESS_REG__ADDRESS_LOW_MASK 0x0fffffffL
#define VGT_EVENT_INITIATOR__ADDRESS_HI_MASK 0x07fc0000L
#define VGT_EVENT_INITIATOR__EVENT_TYPE_MASK 0x0000003fL
#define VGT_EVENT_INITIATOR__EXTENDED_EVENT_MASK 0x08000000L
#define VGT_FIFO_DEPTHS__CLIPP_FIFO_DEPTH_MASK 0x003fff00L
#define VGT_FIFO_DEPTHS__RESERVED_0_MASK 0x00000080L
#define VGT_FIFO_DEPTHS__RESERVED_1_MASK__CI 0x00400000L
#define VGT_FIFO_DEPTHS__RESERVED_1_MASK__SI 0xffc00000L
#define VGT_FIFO_DEPTHS__VS_DEALLOC_TBL_DEPTH_MASK 0x0000007fL
#define VGT_GROUP_DECR__DECR_MASK 0x0000000fL
#define VGT_GROUP_FIRST_DECR__FIRST_DECR_MASK 0x0000000fL
#define VGT_GROUP_PRIM_TYPE__PRIM_ORDER_MASK 0x00070000L
#define VGT_GROUP_PRIM_TYPE__PRIM_TYPE_MASK 0x0000001fL
#define VGT_GROUP_PRIM_TYPE__RETAIN_ORDER_MASK 0x00004000L
#define VGT_GROUP_PRIM_TYPE__RETAIN_QUADS_MASK 0x00008000L
#define VGT_GROUP_VECT_0_CNTL__COMP_W_EN_MASK 0x00000008L
#define VGT_GROUP_VECT_0_CNTL__COMP_X_EN_MASK 0x00000001L
#define VGT_GROUP_VECT_0_CNTL__COMP_Y_EN_MASK 0x00000002L
#define VGT_GROUP_VECT_0_CNTL__COMP_Z_EN_MASK 0x00000004L
#define VGT_GROUP_VECT_0_CNTL__SHIFT_MASK 0x00ff0000L
#define VGT_GROUP_VECT_0_CNTL__STRIDE_MASK 0x0000ff00L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_CONV_MASK 0x0f000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__W_OFFSET_MASK 0xf0000000L
#define VGT_GROUP_VECT_0_FMT_CNTL__X_CONV_MASK 0x0000000fL
#define VGT_GROUP_VECT_0_FMT_CNTL__X_OFFSET_MASK 0x000000f0L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_CONV_MASK 0x00000f00L
#define VGT_GROUP_VECT_0_FMT_CNTL__Y_OFFSET_MASK 0x0000f000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_CONV_MASK 0x000f0000L
#define VGT_GROUP_VECT_0_FMT_CNTL__Z_OFFSET_MASK 0x00f00000L
#define VGT_GROUP_VECT_1_CNTL__COMP_W_EN_MASK 0x00000008L
#define VGT_GROUP_VECT_1_CNTL__COMP_X_EN_MASK 0x00000001L
#define VGT_GROUP_VECT_1_CNTL__COMP_Y_EN_MASK 0x00000002L
#define VGT_GROUP_VECT_1_CNTL__COMP_Z_EN_MASK 0x00000004L
#define VGT_GROUP_VECT_1_CNTL__SHIFT_MASK 0x00ff0000L
#define VGT_GROUP_VECT_1_CNTL__STRIDE_MASK 0x0000ff00L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_CONV_MASK 0x0f000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__W_OFFSET_MASK 0xf0000000L
#define VGT_GROUP_VECT_1_FMT_CNTL__X_CONV_MASK 0x0000000fL
#define VGT_GROUP_VECT_1_FMT_CNTL__X_OFFSET_MASK 0x000000f0L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_CONV_MASK 0x00000f00L
#define VGT_GROUP_VECT_1_FMT_CNTL__Y_OFFSET_MASK 0x0000f000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_CONV_MASK 0x000f0000L
#define VGT_GROUP_VECT_1_FMT_CNTL__Z_OFFSET_MASK 0x00f00000L
#define VGT_GSVS_RING_ITEMSIZE__ITEMSIZE_MASK 0x00007fffL
#define VGT_GSVS_RING_OFFSET_1__OFFSET_MASK 0x00007fffL
#define VGT_GSVS_RING_OFFSET_2__OFFSET_MASK 0x00007fffL
#define VGT_GSVS_RING_OFFSET_3__OFFSET_MASK 0x00007fffL
#define VGT_GSVS_RING_SIZE__MEM_SIZE_MASK 0xffffffffL
#define VGT_GS_INSTANCE_CNT__CNT_MASK 0x000001fcL
#define VGT_GS_INSTANCE_CNT__ENABLE_MASK 0x00000001L
#define VGT_GS_MAX_VERT_OUT__MAX_VERT_OUT_MASK 0x000007ffL
#define VGT_GS_MODE__COMPUTE_MODE_MASK__SI__CI 0x00004000L
#define VGT_GS_MODE__CUT_MODE_MASK 0x00000030L
#define VGT_GS_MODE__ELEMENT_INFO_EN_MASK__SI__CI 0x00010000L
#define VGT_GS_MODE__ES_PASSTHRU_MASK 0x00002000L
#define VGT_GS_MODE__ES_WRITE_OPTIMIZE_MASK 0x00080000L
#define VGT_GS_MODE__FAST_COMPUTE_MODE_MASK__SI__CI 0x00008000L
#define VGT_GS_MODE__GS_C_PACK_EN_MASK 0x00000800L
#define VGT_GS_MODE__GS_WRITE_OPTIMIZE_MASK 0x00100000L
#define VGT_GS_MODE__MODE_MASK 0x00000007L
#define VGT_GS_MODE__ONCHIP_MASK__CI__VI 0x00600000L
#define VGT_GS_MODE__PARTIAL_THD_AT_EOI_MASK 0x00020000L
#define VGT_GS_MODE__RESERVED_0_MASK 0x00000008L
#define VGT_GS_MODE__RESERVED_1_MASK 0x000007c0L
#define VGT_GS_MODE__RESERVED_2_MASK 0x00001000L
#define VGT_GS_MODE__SUPPRESS_CUTS_MASK 0x00040000L
#define VGT_GS_ONCHIP_CNTL__ES_VERTS_PER_SUBGRP_MASK__CI__VI 0x000007ffL
#define VGT_GS_ONCHIP_CNTL__GS_PRIMS_PER_SUBGRP_MASK__CI__VI 0x003ff800L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_1_MASK 0x00003f00L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_2_MASK 0x003f0000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_3_MASK 0x0fc00000L
#define VGT_GS_OUT_PRIM_TYPE__OUTPRIM_TYPE_MASK 0x0000003fL
#define VGT_GS_OUT_PRIM_TYPE__UNIQUE_TYPE_PER_STREAM_MASK 0x80000000L
#define VGT_GS_PER_ES__GS_PER_ES_MASK 0x000007ffL
#define VGT_GS_PER_VS__GS_PER_VS_MASK 0x0000000fL
#define VGT_GS_VERTEX_REUSE__VERT_REUSE_MASK 0x0000001fL
#define VGT_GS_VERT_ITEMSIZE_1__ITEMSIZE_MASK 0x00007fffL
#define VGT_GS_VERT_ITEMSIZE_2__ITEMSIZE_MASK 0x00007fffL
#define VGT_GS_VERT_ITEMSIZE_3__ITEMSIZE_MASK 0x00007fffL
#define VGT_GS_VERT_ITEMSIZE__ITEMSIZE_MASK 0x00007fffL
#define VGT_HOS_CNTL__TESS_MODE_MASK 0x00000003L
#define VGT_HOS_MAX_TESS_LEVEL__MAX_TESS_MASK 0xffffffffL
#define VGT_HOS_MIN_TESS_LEVEL__MIN_TESS_MASK 0xffffffffL
#define VGT_HOS_REUSE_DEPTH__REUSE_DEPTH_MASK 0x000000ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK__CI__VI 0x000001ffL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_BUFFERING_MASK__SI 0x0000007fL
#define VGT_HS_OFFCHIP_PARAM__OFFCHIP_GRANULARITY_MASK__CI__VI 0x00000600L
#define VGT_IMMED_DATA__DATA_MASK 0xffffffffL
#define VGT_INDEX_TYPE__INDEX_TYPE_MASK 0x00000003L
#define VGT_INDX_OFFSET__INDX_OFFSET_MASK 0xffffffffL
#define VGT_INSTANCE_STEP_RATE_0__STEP_RATE_MASK 0xffffffffL
#define VGT_INSTANCE_STEP_RATE_1__STEP_RATE_MASK 0xffffffffL
#define VGT_LAST_COPY_STATE__DST_STATE_ID_MASK 0x00070000L
#define VGT_LAST_COPY_STATE__SRC_STATE_ID_MASK 0x00000007L
#define VGT_LS_HS_CONFIG__HS_NUM_INPUT_CP_MASK 0x00003f00L
#define VGT_LS_HS_CONFIG__HS_NUM_OUTPUT_CP_MASK 0x000fc000L
#define VGT_LS_HS_CONFIG__NUM_PATCHES_MASK 0x000000ffL
#define VGT_MAX_VTX_INDX__MAX_INDX_MASK 0xffffffffL
#define VGT_MC_LAT_CNTL__MC_TIME_STAMP_RES_MASK 0x00000003L
#define VGT_MIN_VTX_INDX__MIN_INDX_MASK 0xffffffffL
#define VGT_MULTI_PRIM_IB_RESET_EN__RESET_EN_MASK 0x00000001L
#define VGT_MULTI_PRIM_IB_RESET_INDX__RESET_INDX_MASK 0xffffffffL
#define VGT_NUM_INDICES__NUM_INDICES_MASK 0xffffffffL
#define VGT_NUM_INSTANCES__NUM_INSTANCES_MASK 0xffffffffL
#define VGT_OUTPUT_PATH_CNTL__PATH_SELECT_MASK 0x00000007L
#define VGT_OUT_DEALLOC_CNTL__DEALLOC_DIST_MASK 0x0000007fL
#define VGT_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define VGT_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define VGT_PERFCOUNTER0_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_MODE_MASK 0xf0000000L
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define VGT_PERFCOUNTER0_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define VGT_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define VGT_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE2_MASK__CI__VI 0xf0000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_MODE3_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL2_MASK__CI__VI 0x000003ffL
#define VGT_PERFCOUNTER1_SELECT1__PERF_SEL3_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__CNTR_MODE_MASK__CI__VI 0x00f00000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE1_MASK__CI__VI 0x0f000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_MODE_MASK 0xf0000000L
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL1_MASK__CI__VI 0x000ffc00L
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000003ffL
#define VGT_PERFCOUNTER1_SELECT__PERF_SEL_MASK__SI 0x000000ffL
#define VGT_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define VGT_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define VGT_PERFCOUNTER2_SELECT__PERF_MODE_MASK 0xf0000000L
#define VGT_PERFCOUNTER2_SELECT__PERF_SEL_MASK 0x000000ffL
#define VGT_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK 0xffffffffL
#define VGT_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK 0xffffffffL
#define VGT_PERFCOUNTER3_SELECT__PERF_MODE_MASK 0xf0000000L
#define VGT_PERFCOUNTER3_SELECT__PERF_SEL_MASK 0x000000ffL
#define VGT_PERFCOUNTER_SEID_MASK__PERF_SEID_IGNORE_MASK_MASK 0x000000ffL
#define VGT_PRIMITIVEID_EN__DISABLE_RESET_ON_EOI_MASK 0x00000002L
#define VGT_PRIMITIVEID_EN__PRIMITIVEID_EN_MASK 0x00000001L
#define VGT_PRIMITIVEID_RESET__VALUE_MASK 0xffffffffL
#define VGT_PRIMITIVE_TYPE__PRIM_TYPE_MASK 0x0000003fL
#define VGT_RESET_DEBUG__GS_DISABLE_MASK__CI__VI 0x00000001L
#define VGT_RESET_DEBUG__TESS_DISABLE_MASK__CI__VI 0x00000002L
#define VGT_RESET_DEBUG__WD_DISABLE_MASK__CI__VI 0x00000004L
#define VGT_REUSE_OFF__REUSE_OFF_MASK 0x00000001L
#define VGT_SHADER_STAGES_EN__DYNAMIC_HS_MASK 0x00000100L
#define VGT_SHADER_STAGES_EN__ES_EN_MASK 0x00000018L
#define VGT_SHADER_STAGES_EN__GS_EN_MASK 0x00000020L
#define VGT_SHADER_STAGES_EN__HS_EN_MASK 0x00000004L
#define VGT_SHADER_STAGES_EN__LS_EN_MASK 0x00000003L
#define VGT_SHADER_STAGES_EN__VS_EN_MASK 0x000000c0L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_0_BUFFER_EN_MASK 0x0000000fL
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_1_BUFFER_EN_MASK 0x000000f0L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_2_BUFFER_EN_MASK 0x00000f00L
#define VGT_STRMOUT_BUFFER_CONFIG__STREAM_3_BUFFER_EN_MASK 0x0000f000L
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_0__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_1__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_2__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_FILLED_SIZE_3__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_0__OFFSET_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_1__OFFSET_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_2__OFFSET_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_OFFSET_3__OFFSET_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_0__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_1__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_2__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_BUFFER_SIZE_3__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK 0x00000070L
#define VGT_STRMOUT_CONFIG__RAST_STREAM_MASK_MASK 0x00000f00L
#define VGT_STRMOUT_CONFIG__STREAMOUT_0_EN_MASK 0x00000001L
#define VGT_STRMOUT_CONFIG__STREAMOUT_1_EN_MASK 0x00000002L
#define VGT_STRMOUT_CONFIG__STREAMOUT_2_EN_MASK 0x00000004L
#define VGT_STRMOUT_CONFIG__STREAMOUT_3_EN_MASK 0x00000008L
#define VGT_STRMOUT_CONFIG__USE_RAST_STREAM_MASK_MASK 0x80000000L
#define VGT_STRMOUT_DELAY__SE0_WD_DELAY_MASK__CI__VI 0x00000700L
#define VGT_STRMOUT_DELAY__SE1_WD_DELAY_MASK__CI__VI 0x00003800L
#define VGT_STRMOUT_DELAY__SE2_WD_DELAY_MASK__CI__VI 0x0001c000L
#define VGT_STRMOUT_DELAY__SE3_WD_DELAY_MASK__CI__VI 0x000e0000L
#define VGT_STRMOUT_DELAY__SKIP_DELAY_MASK__CI__VI 0x000000ffL
#define VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE__SIZE_MASK 0xffffffffL
#define VGT_STRMOUT_DRAW_OPAQUE_OFFSET__OFFSET_MASK 0xffffffffL
#define VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE__VERTEX_STRIDE_MASK 0x000001ffL
#define VGT_STRMOUT_VTX_STRIDE_0__STRIDE_MASK 0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_1__STRIDE_MASK 0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_2__STRIDE_MASK 0x000003ffL
#define VGT_STRMOUT_VTX_STRIDE_3__STRIDE_MASK 0x000003ffL
#define VGT_SYS_CONFIG__ADC_EVENT_FILTER_DISABLE_MASK 0x00000080L
#define VGT_SYS_CONFIG__DUAL_CORE_EN_MASK 0x00000001L
#define VGT_SYS_CONFIG__MAX_LS_HS_THDGRP_MASK 0x0000007eL
#define VGT_TF_MEMORY_BASE__BASE_MASK 0xffffffffL
#define VGT_TF_PARAM__DEPRECATED_MASK 0x00000200L
#define VGT_TF_PARAM__DISABLE_DONUTS_MASK 0x00004000L
#define VGT_TF_PARAM__NUM_DS_WAVES_PER_SIMD_MASK 0x00003c00L
#define VGT_TF_PARAM__PARTITIONING_MASK 0x0000001cL
#define VGT_TF_PARAM__RDREQ_POLICY_MASK__CI 0x00018000L
#define VGT_TF_PARAM__RESERVED_REDUC_AXIS_MASK 0x00000100L
#define VGT_TF_PARAM__TOPOLOGY_MASK 0x000000e0L
#define VGT_TF_PARAM__TYPE_MASK 0x00000003L
#define VGT_TF_RING_SIZE__SIZE_MASK 0x0000ffffL
#define VGT_VERTEX_REUSE_BLOCK_CNTL__VTX_REUSE_DEPTH_MASK 0x000000ffL
#define VGT_VS_MAX_WAVE_ID__MAX_WAVE_ID_MASK__CI__VI 0x00000fffL
#define VGT_VTX_CNT_EN__VTX_CNT_EN_MASK 0x00000001L
#define VGT_VTX_VECT_EJECT_REG__PRIM_COUNT_MASK 0x000003ffL
#define VID_BUFFER_CONTROL__CAP0_ANC_VBI_QUAD_BUF_MASK__SI 0x00020000L
#define VID_BUFFER_CONTROL__CAP0_BUFFER_EMPTY_MASK__SI 0x01000000L
#define VID_BUFFER_CONTROL__CAP0_BUFFER_WATER_MARK_MASK__SI 0x000003ffL
#define VID_BUFFER_CONTROL__CAP_SWAP_MASK__SI 0x00600000L
#define VID_BUFFER_CONTROL__CAP_URGENT_EN_MASK__SI 0x80000000L
#define VID_BUFFER_CONTROL__FULL_BUFFER_EN_MASK__SI 0x00010000L
#define VID_BUFFER_CONTROL__VID_BUFFER_RESET_MASK__SI 0x00100000L
#define VIEWPORT_SIZE__VIEWPORT_HEIGHT_MASK__SI 0x00003fffL
#define VIEWPORT_SIZE__VIEWPORT_WIDTH_MASK__SI 0x3fff0000L
#define VIEWPORT_START__VIEWPORT_X_START_MASK__SI 0x1fff0000L
#define VIEWPORT_START__VIEWPORT_Y_START_MASK__SI 0x00001fffL
#define VIPH_CH0_ABCNT__VIPH_CH0_ACNT_MASK__SI 0x000fffffL
#define VIPH_CH0_ADDR__VIPH_CH0_AD_MASK__SI 0x000000ffL
#define VIPH_CH0_DATA__VIPH_CH0_DT_MASK__SI 0xffffffffL
#define VIPH_CH0_SBCNT__VIPH_CH0_SCNT_MASK__SI 0x000fffffL
#define VIPH_CH1_ABCNT__VIPH_CH1_ACNT_MASK__SI 0x000fffffL
#define VIPH_CH1_ADDR__VIPH_CH1_AD_MASK__SI 0x000000ffL
#define VIPH_CH1_DATA__VIPH_CH1_DT_MASK__SI 0xffffffffL
#define VIPH_CH1_SBCNT__VIPH_CH1_SCNT_MASK__SI 0x000fffffL
#define VIPH_CH2_ABCNT__VIPH_CH2_ACNT_MASK__SI 0x000fffffL
#define VIPH_CH2_ADDR__VIPH_CH2_AD_MASK__SI 0x000000ffL
#define VIPH_CH2_DATA__VIPH_CH2_DT_MASK__SI 0xffffffffL
#define VIPH_CH2_SBCNT__VIPH_CH2_SCNT_MASK__SI 0x000fffffL
#define VIPH_CH3_ABCNT__VIPH_CH3_ACNT_MASK__SI 0x000fffffL
#define VIPH_CH3_ADDR__VIPH_CH3_AD_MASK__SI 0x000000ffL
#define VIPH_CH3_DATA__VIPH_CH3_DT_MASK__SI 0xffffffffL
#define VIPH_CH3_SBCNT__VIPH_CH3_SCNT_MASK__SI 0x000fffffL
#define VIPH_CONTROL__VIPH_CLK_SEL_MASK__SI 0x000000ffL
#define VIPH_CONTROL__VIPH_DMA_MODE_MASK__SI 0x00100000L
#define VIPH_CONTROL__VIPH_DV0_WID_MASK__SI 0x01000000L
#define VIPH_CONTROL__VIPH_DV1_WID_MASK__SI 0x02000000L
#define VIPH_CONTROL__VIPH_DV2_WID_MASK__SI 0x04000000L
#define VIPH_CONTROL__VIPH_DV3_WID_MASK__SI 0x08000000L
#define VIPH_CONTROL__VIPH_EN_MASK__SI 0x00200000L
#define VIPH_CONTROL__VIPH_INT_SEL_MASK__SI 0x40000000L
#define VIPH_CONTROL__VIPH_MAX_WAIT_MASK__SI 0x000f0000L
#define VIPH_CONTROL__VIPH_PWR_DOWN_AK_MASK__SI 0x10000000L
#define VIPH_CONTROL__VIPH_PWR_DOWN_MASK__SI 0x10000000L
#define VIPH_CONTROL__VIPH_REG_RDY_MASK__SI 0x00002000L
#define VIPH_CONTROL__VIPH_VIPCLK_DIS_MASK__SI 0x20000000L
#define VIPH_CONTROL__VIP_DEVICE_MASK__SI 0x00800000L
#define VIPH_CONTROL__VIP_DEVICE_STRAP_DIS_MASK__SI 0x80000000L
#define VIPH_DMA_CHUNK__VIPH_CH0_ABORT_MASK__SI 0x00010000L
#define VIPH_DMA_CHUNK__VIPH_CH0_CHUNK_MASK__SI 0x0000000fL
#define VIPH_DMA_CHUNK__VIPH_CH1_ABORT_MASK__SI 0x00020000L
#define VIPH_DMA_CHUNK__VIPH_CH1_CHUNK_MASK__SI 0x00000030L
#define VIPH_DMA_CHUNK__VIPH_CH2_ABORT_MASK__SI 0x00040000L
#define VIPH_DMA_CHUNK__VIPH_CH2_CHUNK_MASK__SI 0x000000c0L
#define VIPH_DMA_CHUNK__VIPH_CH3_ABORT_MASK__SI 0x00080000L
#define VIPH_DMA_CHUNK__VIPH_CH3_CHUNK_MASK__SI 0x00000300L
#define VIPH_DV_INT__VIPH_DV0_AK_MASK__SI 0x00000010L
#define VIPH_DV_INT__VIPH_DV0_INT_EN_MASK__SI 0x00000001L
#define VIPH_DV_INT__VIPH_DV0_INT_MASK__SI 0x00000010L
#define VIPH_DV_INT__VIPH_DV1_AK_MASK__SI 0x00000020L
#define VIPH_DV_INT__VIPH_DV1_INT_EN_MASK__SI 0x00000002L
#define VIPH_DV_INT__VIPH_DV1_INT_MASK__SI 0x00000020L
#define VIPH_DV_INT__VIPH_DV2_AK_MASK__SI 0x00000040L
#define VIPH_DV_INT__VIPH_DV2_INT_EN_MASK__SI 0x00000004L
#define VIPH_DV_INT__VIPH_DV2_INT_MASK__SI 0x00000040L
#define VIPH_DV_INT__VIPH_DV3_AK_MASK__SI 0x00000080L
#define VIPH_DV_INT__VIPH_DV3_INT_EN_MASK__SI 0x00000008L
#define VIPH_DV_INT__VIPH_DV3_INT_MASK__SI 0x00000080L
#define VIPH_DV_LAT__VIPH_DV0_LAT_MASK__SI 0x000f0000L
#define VIPH_DV_LAT__VIPH_DV1_LAT_MASK__SI 0x00f00000L
#define VIPH_DV_LAT__VIPH_DV2_LAT_MASK__SI 0x0f000000L
#define VIPH_DV_LAT__VIPH_DV3_LAT_MASK__SI 0xf0000000L
#define VIPH_DV_LAT__VIPH_TIME_UNIT_MASK__SI 0x00000fffL
#define VIPH_READ_URG__VIPH_CH0_RURG_MASK__SI 0x000000ffL
#define VIPH_READ_URG__VIPH_CH1_RURG_MASK__SI 0x0000ff00L
#define VIPH_READ_URG__VIPH_CH2_RURG_MASK__SI 0x00ff0000L
#define VIPH_READ_URG__VIPH_CH3_RURG_MASK__SI 0xff000000L
#define VIPH_REG_ADDR__VIPH_REG_AD_MASK__SI 0x0000ffffL
#define VIPH_REG_DATA__VIPH_REG_DT_R_MASK__SI 0xffffffffL
#define VIPH_REG_DATA__VIPH_REG_DT_W_MASK__SI 0xffffffffL
#define VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_AK_MASK__SI 0x00000020L
#define VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_MASK_MASK__SI 0x00002000L
#define VIPH_TIMEOUT_STAT__VIPH_AUTO_INT_STAT_MASK__SI 0x00000020L
#define VIPH_TIMEOUT_STAT__VIPH_DV0_INT_MASK_MASK__SI 0x00010000L
#define VIPH_TIMEOUT_STAT__VIPH_DV1_INT_MASK_MASK__SI 0x00020000L
#define VIPH_TIMEOUT_STAT__VIPH_DV2_INT_MASK_MASK__SI 0x00040000L
#define VIPH_TIMEOUT_STAT__VIPH_DV3_INT_MASK_MASK__SI 0x00080000L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO0_AK_MASK__SI 0x00000001L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO0_MASK_MASK__SI 0x00000100L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO0_STAT_MASK__SI 0x00000001L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO1_AK_MASK__SI 0x00000002L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO1_MASK_MASK__SI 0x00000200L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO1_STAT_MASK__SI 0x00000002L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO2_AK_MASK__SI 0x00000004L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO2_MASK_MASK__SI 0x00000400L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO2_STAT_MASK__SI 0x00000004L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO3_AK_MASK__SI 0x00000008L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO3_MASK_MASK__SI 0x00000800L
#define VIPH_TIMEOUT_STAT__VIPH_FIFO3_STAT_MASK__SI 0x00000008L
#define VIPH_TIMEOUT_STAT__VIPH_INTPIN_EN_MASK__SI 0x00100000L
#define VIPH_TIMEOUT_STAT__VIPH_INTPIN_INT_MASK__SI 0x00200000L
#define VIPH_TIMEOUT_STAT__VIPH_REGR_DIS_MASK__SI 0x01000000L
#define VIPH_TIMEOUT_STAT__VIPH_REG_AK_MASK__SI 0x00000010L
#define VIPH_TIMEOUT_STAT__VIPH_REG_MASK_MASK__SI 0x00001000L
#define VIPH_TIMEOUT_STAT__VIPH_REG_STAT_MASK__SI 0x00000010L
#define VIPH_TIMEOUT_STAT__VIP_RBBMIF_RDWR_TIMEOUT_DIS_MASK__SI 0x80000000L
#define VIPH_WRCOMB_STALL__VIPH_WRCOMB_STALL_AK_MASK__SI 0x00000001L
#define VIPH_WRCOMB_STALL__VIPH_WRCOMB_STALL_MASK__SI 0x00000001L
#define VIPH_WRCOMB_STAT0__THR_CNT_MASK__SI 0x0000ffffL
#define VIPH_WRCOMB_STAT0__TOUT_CNT_MASK__SI 0xffff0000L
#define VIPH_WRCOMB_STAT1__CHS_CNT_MASK__SI 0xffff0000L
#define VIPH_WRCOMB_STAT1__DONE_CNT_MASK__SI 0x0000ffffL
#define VIPPAD_A__VIPPAD_A_DVALID_MASK__SI 0x00020000L
#define VIPPAD_A__VIPPAD_A_PSYNC_MASK__SI 0x00040000L
#define VIPPAD_A__VIPPAD_A_SCL_MASK__SI 0x00000001L
#define VIPPAD_A__VIPPAD_A_SDA_MASK__SI 0x00000002L
#define VIPPAD_A__VIPPAD_A_VHAD_MASK__SI 0x0000000cL
#define VIPPAD_A__VIPPAD_A_VID_MASK__SI 0x0000ff00L
#define VIPPAD_A__VIPPAD_A_VIPCLK_MASK__SI 0x00000020L
#define VIPPAD_A__VIPPAD_A_VPCLK0_MASK__SI 0x00010000L
#define VIPPAD_A__VIPPAD_A_VPHCTL_MASK__SI 0x00000010L
#define VIPPAD_EN__VIPPAD_EN_DVALID_MASK__SI 0x00020000L
#define VIPPAD_EN__VIPPAD_EN_PSYNC_MASK__SI 0x00040000L
#define VIPPAD_EN__VIPPAD_EN_SCL_MASK__SI 0x00000001L
#define VIPPAD_EN__VIPPAD_EN_SDA_MASK__SI 0x00000002L
#define VIPPAD_EN__VIPPAD_EN_VHAD_MASK__SI 0x0000000cL
#define VIPPAD_EN__VIPPAD_EN_VID_MASK__SI 0x0000ff00L
#define VIPPAD_EN__VIPPAD_EN_VIPCLK_MASK__SI 0x00000020L
#define VIPPAD_EN__VIPPAD_EN_VPCLK0_MASK__SI 0x00010000L
#define VIPPAD_EN__VIPPAD_EN_VPHCTL_MASK__SI 0x00000010L
#define VIPPAD_MASK__VIPPAD_MASK_DVALID_MASK__SI 0x00020000L
#define VIPPAD_MASK__VIPPAD_MASK_PSYNC_MASK__SI 0x00040000L
#define VIPPAD_MASK__VIPPAD_MASK_SCL_MASK__SI 0x00000001L
#define VIPPAD_MASK__VIPPAD_MASK_SDA_MASK__SI 0x00000002L
#define VIPPAD_MASK__VIPPAD_MASK_VHAD_MASK__SI 0x0000000cL
#define VIPPAD_MASK__VIPPAD_MASK_VID_MASK__SI 0x0000ff00L
#define VIPPAD_MASK__VIPPAD_MASK_VIPCLK_MASK__SI 0x00000020L
#define VIPPAD_MASK__VIPPAD_MASK_VPCLK0_MASK__SI 0x00010000L
#define VIPPAD_MASK__VIPPAD_MASK_VPHCTL_MASK__SI 0x00000010L
#define VIPPAD_PD_DIS__VIPPAD_DVALID_PD_DIS_MASK__SI 0x00020000L
#define VIPPAD_PD_DIS__VIPPAD_PSYNC_PD_DIS_MASK__SI 0x00040000L
#define VIPPAD_PD_DIS__VIPPAD_SCL_PD_DIS_MASK__SI 0x00000001L
#define VIPPAD_PD_DIS__VIPPAD_SDA_PD_DIS_MASK__SI 0x00000002L
#define VIPPAD_PD_DIS__VIPPAD_VHAD_PD_DIS_MASK__SI 0x0000000cL
#define VIPPAD_PD_DIS__VIPPAD_VID_PD_DIS_MASK__SI 0x0000ff00L
#define VIPPAD_PD_DIS__VIPPAD_VIPCLK_PD_DIS_MASK__SI 0x00000020L
#define VIPPAD_PD_DIS__VIPPAD_VPCLK0_PD_DIS_MASK__SI 0x00010000L
#define VIPPAD_PD_DIS__VIPPAD_VPHCTL_PD_DIS_MASK__SI 0x00000010L
#define VIPPAD_RECV__VIPPAD_DVALID_RECV_MASK__SI 0x00020000L
#define VIPPAD_RECV__VIPPAD_PSYNC_RECV_MASK__SI 0x00040000L
#define VIPPAD_RECV__VIPPAD_SCL_RECV_MASK__SI 0x00000001L
#define VIPPAD_RECV__VIPPAD_SDA_RECV_MASK__SI 0x00000002L
#define VIPPAD_RECV__VIPPAD_VHAD_RECV_MASK__SI 0x0000000cL
#define VIPPAD_RECV__VIPPAD_VID_RECV_MASK__SI 0x0000ff00L
#define VIPPAD_RECV__VIPPAD_VIPCLK_RECV_MASK__SI 0x00000020L
#define VIPPAD_RECV__VIPPAD_VPCLK0_RECV_MASK__SI 0x00010000L
#define VIPPAD_RECV__VIPPAD_VPHCTL_RECV_MASK__SI 0x00000010L
#define VIPPAD_STRENGTH__I2C_STRENGTH_SN_MASK__SI 0x0000000fL
#define VIPPAD_STRENGTH__I2C_STRENGTH_SP_MASK__SI 0x000000f0L
#define VIPPAD_STRENGTH__VIDCAP_STRENGTH_SN_MASK__SI 0x0f000000L
#define VIPPAD_STRENGTH__VIDCAP_STRENGTH_SP_MASK__SI 0xf0000000L
#define VIPPAD_STRENGTH__VIPHCLK_STRENGTH_SN_MASK__SI 0x000f0000L
#define VIPPAD_STRENGTH__VIPHCLK_STRENGTH_SP_MASK__SI 0x00f00000L
#define VIPPAD_STRENGTH__VIPHDAT_STRENGTH_SN_MASK__SI 0x00000f00L
#define VIPPAD_STRENGTH__VIPHDAT_STRENGTH_SP_MASK__SI 0x0000f000L
#define VIPPAD_Y__VIPPAD_Y_DVALID_MASK__SI 0x00020000L
#define VIPPAD_Y__VIPPAD_Y_PSYNC_MASK__SI 0x00040000L
#define VIPPAD_Y__VIPPAD_Y_SCL_MASK__SI 0x00000001L
#define VIPPAD_Y__VIPPAD_Y_SDA_MASK__SI 0x00000002L
#define VIPPAD_Y__VIPPAD_Y_VHAD_MASK__SI 0x0000000cL
#define VIPPAD_Y__VIPPAD_Y_VID_MASK__SI 0x0000ff00L
#define VIPPAD_Y__VIPPAD_Y_VIPCLK_MASK__SI 0x00000020L
#define VIPPAD_Y__VIPPAD_Y_VPCLK0_MASK__SI 0x00010000L
#define VIPPAD_Y__VIPPAD_Y_VPHCTL_MASK__SI 0x00000010L
#define VIP_DCCIF_CNTL__VIP_DCCIF_ALIGN64BYTE_MASK__SI 0x00000300L
#define VIP_DCCIF_CNTL__VIP_DCCIF_TIMEOUT_MASK__SI 0x0000003fL
#define VIP_DCCIF_CNTL__VIP_DCCIF_W256ONLY_MASK__SI 0x00001000L
#define VIP_HW_DEBUG__VIPDMA_MH_ACK_REQ_AK_MASK__SI 0x00000020L
#define VIP_HW_DEBUG__VIPDMA_MH_ACK_REQ_EN_MASK__SI 0x00000008L
#define VIP_HW_DEBUG__VIPDMA_MH_ACK_REQ_STATUS_MASK__SI 0x00000010L
#define VIP_HW_DEBUG__VIP_HW_0_DEBUG_MASK__SI 0x00000001L
#define VIP_HW_DEBUG__VIP_HW_1_DEBUG_MASK__SI 0x00000002L
#define VIP_HW_DEBUG__VIP_HW_2_DEBUG_MASK__SI 0x00000004L
#define VIP_HW_DEBUG__VIP_HW_6_DEBUG_MASK__SI 0x00000040L
#define VIP_HW_DEBUG__VIP_HW_7_DEBUG_MASK__SI 0x00000080L
#define VIP_HW_DEBUG__VIP_HW_8_DEBUG_MASK__SI 0x00000100L
#define VIP_HW_DEBUG__VIP_HW_9_DEBUG_MASK__SI 0x00000200L
#define VIP_HW_DEBUG__VIP_HW_A_DEBUG_MASK__SI 0x00000400L
#define VIP_HW_DEBUG__VIP_HW_B_DEBUG_MASK__SI 0x00000800L
#define VIP_HW_DEBUG__VIP_HW_C_DEBUG_MASK__SI 0x00001000L
#define VIP_HW_DEBUG__VIP_HW_D_DEBUG_MASK__SI 0x00002000L
#define VIP_HW_DEBUG__VIP_HW_E_DEBUG_MASK__SI 0x00004000L
#define VIP_HW_DEBUG__VIP_HW_F_DEBUG_MASK__SI 0x00008000L
#define VIP_INT__CAP0_INT_ACTIVE_MASK__SI 0x00004000L
#define VIP_INT__DMA_VIPH0_INT_AK_MASK__SI 0x00010000L
#define VIP_INT__DMA_VIPH0_INT_EN_MASK__SI 0x00000001L
#define VIP_INT__DMA_VIPH0_INT_MASK__SI 0x00000100L
#define VIP_INT__DMA_VIPH1_INT_AK_MASK__SI 0x00020000L
#define VIP_INT__DMA_VIPH1_INT_EN_MASK__SI 0x00000002L
#define VIP_INT__DMA_VIPH1_INT_MASK__SI 0x00000200L
#define VIP_INT__DMA_VIPH2_INT_AK_MASK__SI 0x00040000L
#define VIP_INT__DMA_VIPH2_INT_EN_MASK__SI 0x00000004L
#define VIP_INT__DMA_VIPH2_INT_MASK__SI 0x00000400L
#define VIP_INT__DMA_VIPH3_INT_AK_MASK__SI 0x00080000L
#define VIP_INT__DMA_VIPH3_INT_EN_MASK__SI 0x00000008L
#define VIP_INT__DMA_VIPH3_INT_MASK__SI 0x00000800L
#define VIP_INT__I2C_INT_AK_MASK__SI 0x00100000L
#define VIP_INT__I2C_INT_EN_MASK__SI 0x00000010L
#define VIP_INT__I2C_INT_MASK__SI 0x00001000L
#define VIP_INT__VIPDMA_BUF_INT_MUX_MASK__SI 0x00200000L
#define VIP_INT__VIPH_INT_EN_MASK__SI 0x00000020L
#define VIP_INT__VIPH_INT_MASK__SI 0x00002000L
#define VIP_MCIF_CNTL__CAPTURE_WPRIV_MASK__SI 0x00020000L
#define VIP_MCIF_CNTL__CAPTURE_WTRAN_MASK__SI 0x00010000L
#define VIP_MCIF_CNTL__VIPH_CH0_RPRIV_MASK__SI 0x00000008L
#define VIP_MCIF_CNTL__VIPH_CH0_RTRAN_MASK__SI 0x00000002L
#define VIP_MCIF_CNTL__VIPH_CH0_WPRIV_MASK__SI 0x00000004L
#define VIP_MCIF_CNTL__VIPH_CH0_WTRAN_MASK__SI 0x00000001L
#define VIP_MCIF_CNTL__VIPH_CH1_RPRIV_MASK__SI 0x00000080L
#define VIP_MCIF_CNTL__VIPH_CH1_RTRAN_MASK__SI 0x00000020L
#define VIP_MCIF_CNTL__VIPH_CH1_WPRIV_MASK__SI 0x00000040L
#define VIP_MCIF_CNTL__VIPH_CH1_WTRAN_MASK__SI 0x00000010L
#define VIP_MCIF_CNTL__VIPH_CH2_RPRIV_MASK__SI 0x00000800L
#define VIP_MCIF_CNTL__VIPH_CH2_RTRAN_MASK__SI 0x00000200L
#define VIP_MCIF_CNTL__VIPH_CH2_WPRIV_MASK__SI 0x00000400L
#define VIP_MCIF_CNTL__VIPH_CH2_WTRAN_MASK__SI 0x00000100L
#define VIP_MCIF_CNTL__VIPH_CH3_RPRIV_MASK__SI 0x00008000L
#define VIP_MCIF_CNTL__VIPH_CH3_RTRAN_MASK__SI 0x00002000L
#define VIP_MCIF_CNTL__VIPH_CH3_WPRIV_MASK__SI 0x00004000L
#define VIP_MCIF_CNTL__VIPH_CH3_WTRAN_MASK__SI 0x00001000L
#define VLINE_START_END__VLINE_END_MASK__SI 0x3fff0000L
#define VLINE_START_END__VLINE_INV_MASK__SI 0x80000000L
#define VLINE_START_END__VLINE_START_MASK__SI 0x00003fffL
#define VLINE_STATUS__VLINE_ACK_MASK__SI 0x00000010L
#define VLINE_STATUS__VLINE_INTERRUPT_MASK__SI 0x00010000L
#define VLINE_STATUS__VLINE_INTERRUPT_TYPE_MASK__SI 0x00020000L
#define VLINE_STATUS__VLINE_OCCURRED_MASK__SI 0x00000001L
#define VLINE_STATUS__VLINE_STAT_MASK__SI 0x00001000L
#define VM_CONTEXT0_CNTL2__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK 0x00000008L
#define VM_CONTEXT0_CNTL2__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00000001L
#define VM_CONTEXT0_CNTL2__ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT_MASK  \
  0x00000002L
#define VM_CONTEXT0_CNTL2__ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT_MASK      \
  0x00000004L
#define VM_CONTEXT0_CNTL2__WAIT_FOR_IDLE_WHEN_INVALIDATE_MASK 0x00000010L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000080L
#define VM_CONTEXT0_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000040L
#define VM_CONTEXT0_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x0f000000L
#define VM_CONTEXT0_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT0_CNTL__PDE0_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00000800L
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__SI__CI 0x00400000L
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__SI__CI 0x00200000L
#define VM_CONTEXT0_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_SAVE_MASK__SI__CI 0x00800000L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000010L
#define VM_CONTEXT0_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000008L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT0_CNTL__READ_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00020000L
#define VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x20000000L
#define VM_CONTEXT0_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x10000000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00002000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00001000L
#define VM_CONTEXT0_CNTL__VALID_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00004000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00080000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00040000L
#define VM_CONTEXT0_CNTL__WRITE_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00100000L
#define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT0_PAGE_TABLE_END_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT0_PAGE_TABLE_START_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR__PHYSICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_MCCLIENT__NAME_MASK__CI__VI 0xffffffffL
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW_MASK 0x01000000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__PROTECTIONS_MASK 0x000000ffL
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__VMID_MASK 0x1e000000L
#define VM_CONTEXT10_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT11_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT12_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT13_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT14_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT15_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_CNTL2__ALLOW_SUBSEQUENT_PROTECTION_FAULT_STATUS_ADDR_UPDATES_MASK 0x00000008L
#define VM_CONTEXT1_CNTL2__CLEAR_PROTECTION_FAULT_STATUS_ADDR_MASK 0x00000001L
#define VM_CONTEXT1_CNTL2__ENABLE_CLEAR_PROTECTION_FAULT_STATUS_ADDR_WHEN_INVALIDATE_CONTEXT_MASK  \
  0x00000002L
#define VM_CONTEXT1_CNTL2__ENABLE_INTERRUPT_PROCESSING_FOR_SUBSEQUENT_FAULTS_PER_CONTEXT_MASK      \
  0x00000004L
#define VM_CONTEXT1_CNTL2__WAIT_FOR_IDLE_WHEN_INVALIDATE_MASK 0x00000010L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000080L
#define VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000040L
#define VM_CONTEXT1_CNTL__ENABLE_CONTEXT_MASK 0x00000001L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_BLOCK_SIZE_MASK 0x0f000000L
#define VM_CONTEXT1_CNTL__PAGE_TABLE_DEPTH_MASK 0x00000006L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000400L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000200L
#define VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00000800L
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__SI__CI 0x00400000L
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__SI__CI 0x00200000L
#define VM_CONTEXT1_CNTL__PRIVILEGED_PROTECTION_FAULT_ENABLE_SAVE_MASK__SI__CI 0x00800000L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00000010L
#define VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00000008L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00010000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00008000L
#define VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00020000L
#define VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x20000000L
#define VM_CONTEXT1_CNTL__SECURE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x10000000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00002000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00001000L
#define VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00004000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK 0x00080000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK 0x00040000L
#define VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_SAVE_MASK 0x00100000L
#define VM_CONTEXT1_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_PAGE_TABLE_END_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_PAGE_TABLE_START_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_ADDR__LOGICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR__PHYSICAL_PAGE_ADDR_MASK 0x0fffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT__NAME_MASK__CI__VI 0xffffffffL
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_RW_MASK 0x01000000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__PROTECTIONS_MASK 0x000000ffL
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__VMID_MASK 0x1e000000L
#define VM_CONTEXT2_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT3_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT4_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT5_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT6_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT7_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT8_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXT9_PAGE_TABLE_BASE_ADDR__PHYSICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_0_MASK 0x00000001L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_10_MASK 0x00000400L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_11_MASK 0x00000800L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_12_MASK 0x00001000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_13_MASK 0x00002000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_14_MASK 0x00004000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_15_MASK 0x00008000L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_1_MASK 0x00000002L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_2_MASK 0x00000004L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_3_MASK 0x00000008L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_4_MASK 0x00000010L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_5_MASK 0x00000020L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_6_MASK 0x00000040L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_7_MASK 0x00000080L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_8_MASK 0x00000100L
#define VM_CONTEXTS_DISABLE__DISABLE_CONTEXT_9_MASK 0x00000200L
#define VM_DEBUG__FLAGS_MASK 0xffffffffL
#define VM_DUMMY_PAGE_FAULT_ADDR__DUMMY_PAGE_ADDR_MASK 0x0fffffffL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_ADDRESS_LOGICAL_MASK 0x00000002L
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_COMPARE_MASK_MASK 0x0000000cL
#define VM_DUMMY_PAGE_FAULT_CNTL__DUMMY_PAGE_FAULT_ENABLE_MASK 0x00000001L
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_MASK 0x000001ffL
#define VM_FAULT_CLIENT_ID__MEMORY_CLIENT_MASK_MASK 0x0003fe00L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_0_MASK 0x00000001L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_10_MASK 0x00000400L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_11_MASK 0x00000800L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_12_MASK 0x00001000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_13_MASK 0x00002000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_14_MASK 0x00004000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_15_MASK 0x00008000L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_1_MASK 0x00000002L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_2_MASK 0x00000004L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_3_MASK 0x00000008L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_4_MASK 0x00000010L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_5_MASK 0x00000020L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_6_MASK 0x00000040L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_7_MASK 0x00000080L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_8_MASK 0x00000100L
#define VM_INVALIDATE_REQUEST__INVALIDATE_DOMAIN_9_MASK 0x00000200L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_0_MASK 0x00000001L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_10_MASK 0x00000400L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_11_MASK 0x00000800L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_12_MASK 0x00001000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_13_MASK 0x00002000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_14_MASK 0x00004000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_15_MASK 0x00008000L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_1_MASK 0x00000002L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_2_MASK 0x00000004L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_3_MASK 0x00000008L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_4_MASK 0x00000010L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_5_MASK 0x00000020L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_6_MASK 0x00000040L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_7_MASK 0x00000080L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_8_MASK 0x00000100L
#define VM_INVALIDATE_RESPONSE__DOMAIN_INVALIDATED_9_MASK 0x00000200L
#define VM_L2_BANK_SELECT_MASKA__BANK_SELECT_MASK_MASK 0x0fffffffL
#define VM_L2_CG__ENABLE_MASK 0x00040000L
#define VM_L2_CG__MEM_LS_ENABLE_MASK 0x00080000L
#define VM_L2_CG__OFFDLY_MASK 0x00000fc0L
#define VM_L2_CNTL2__DISABLE_BIGK_CACHE_OPTIMIZATION_MASK 0x00400000L
#define VM_L2_CNTL2__DISABLE_INVALIDATE_PER_DOMAIN_MASK 0x00200000L
#define VM_L2_CNTL2__INVALIDATE_ALL_L1_TLBS_MASK 0x00000001L
#define VM_L2_CNTL2__INVALIDATE_CACHE_MODE_MASK 0x0c000000L
#define VM_L2_CNTL2__INVALIDATE_L2_CACHE_MASK 0x00000002L
#define VM_L2_CNTL2__L2_CACHE_BIGK_VMID_MODE_MASK 0x03800000L
#define VM_L2_CNTL2__PDE_CACHE_EFFECTIVE_SIZE_MASK__CI__VI 0x70000000L
#define VM_L2_CNTL3__BANK_SELECT_MASK 0x0000003fL
#define VM_L2_CNTL3__L2_CACHE_4K_EFFECTIVE_SIZE_MASK 0x00e00000L
#define VM_L2_CNTL3__L2_CACHE_4K_FORCE_MISS_MASK 0x10000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_ASSOCIATIVITY_MASK 0x00100000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_EFFECTIVE_SIZE_MASK 0x0f000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FORCE_MISS_MASK 0x20000000L
#define VM_L2_CNTL3__L2_CACHE_BIGK_FRAGMENT_SIZE_MASK 0x000f8000L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_MODE_MASK 0x000000c0L
#define VM_L2_CNTL3__L2_CACHE_UPDATE_WILDCARD_REFERENCE_VALUE_MASK 0x00001f00L
#define VM_L2_CNTL3__PDE_CACHE_FORCE_MISS_MASK__CI__VI 0x40000000L
#define VM_L2_CNTL__CONTEXT1_IDENTITY_ACCESS_MODE_MASK 0x00180000L
#define VM_L2_CNTL__EFFECTIVE_L2_QUEUE_SIZE_MASK 0x00038000L
#define VM_L2_CNTL__ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY_MASK__CI__VI 0x00000800L
#define VM_L2_CNTL__ENABLE_INSECURE_READS_WHEN_SECURE_MASK__SI 0x00000800L
#define VM_L2_CNTL__ENABLE_L2_CACHE_MASK 0x00000001L
#define VM_L2_CNTL__ENABLE_L2_FRAGMENT_PROCESSING_MASK 0x00000002L
#define VM_L2_CNTL__ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000400L
#define VM_L2_CNTL__ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE_MASK 0x00000200L
#define VM_L2_CNTL__IDENTITY_MODE_FRAGMENT_SIZE_MASK 0x03e00000L
#define VM_L2_CNTL__L2_CACHE_4K_SWAP_TAG_INDEX_LSBS_MASK 0x0c000000L
#define VM_L2_CNTL__L2_CACHE_BIGK_SWAP_TAG_INDEX_LSBS_MASK 0x70000000L
#define VM_L2_CNTL__L2_CACHE_PDE_ENDIAN_SWAP_MODE_MASK 0x00000030L
#define VM_L2_CNTL__L2_CACHE_PTE_ENDIAN_SWAP_MODE_MASK 0x0000000cL
#define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x00007000L
#define VM_L2_CNTL__L2_PDE0_CACHE_TAG_GENERATION_MODE_MASK 0x00000100L
#define VM_L2_CNTL__PDE_FAULT_CLASSIFICATION_MASK 0x00040000L
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET__PHYSICAL_PAGE_OFFSET_MASK 0x0fffffffL
#define VM_L2_PERF_COUNTER_CNTL__CLEAR_ALL_L2_PERFORMANCE_COUNTERS_MASK__SI 0x00000040L
#define VM_L2_PERF_COUNTER_CNTL__CLEAR_SELECTED_L2_PERFORMANCE_COUNTER_MASK__SI 0x00000020L
#define VM_L2_PERF_COUNTER_CNTL__ENABLE_L2_PERFORMANCE_COUNTERS_MASK__SI 0x0fffff00L
#define VM_L2_PERF_COUNTER_CNTL__L2_PERFORMANCE_COUNTER_SELECT_MASK__SI 0x0000001fL
#define VM_L2_PERF_COUNTER_CNTL__STOP_ON_COUNTER_SATURATION_MASK__SI 0x00000080L
#define VM_L2_PERF_COUNTER_STATUS__L2_PERFORMANCE_COUNTER_MASK__SI 0xffffffffL
#define VM_L2_STATUS__CONTEXT_DOMAIN_BUSY_MASK 0x0001fffeL
#define VM_L2_STATUS__L2_BUSY_MASK 0x00000001L
#define VM_PRT_APERTURE0_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE0_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE1_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE1_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE2_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE2_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE3_HIGH_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_APERTURE3_LOW_ADDR__LOGICAL_PAGE_NUMBER_MASK 0x0fffffffL
#define VM_PRT_CNTL__CB_DISABLE_FAULT_ON_UNMAPPED_ACCESS_MASK__SI 0x00000001L
#define VM_PRT_CNTL__CB_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000001L
#define VM_PRT_CNTL__CB_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000010L
#define VM_PRT_CNTL__L1_TLB_STORE_INVALID_ENTRIES_MASK 0x00000008L
#define VM_PRT_CNTL__L2_CACHE_STORE_INVALID_ENTRIES_MASK 0x00000004L
#define VM_PRT_CNTL__MASK_PDE0_FAULT_MASK__CI__VI 0x00000040L
#define VM_PRT_CNTL__TC_DISABLE_FAULT_ON_UNMAPPED_ACCESS_MASK__SI 0x00000002L
#define VM_PRT_CNTL__TC_DISABLE_READ_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000002L
#define VM_PRT_CNTL__TC_DISABLE_WRITE_FAULT_ON_UNMAPPED_ACCESS_MASK__CI__VI 0x00000020L
#define VM_SECURE_FAULT_CNTL__ALLOW_CLIENTS_TO_ACCESS_MAPPED_SYSTEM_MEMORY_MASK 0x00000004L
#define VM_SECURE_FAULT_CNTL__ALLOW_RLC_TO_ACCESS_FB_MASK 0x00000002L
#define VM_SECURE_FAULT_CNTL__ENABLE_VM_SECURE_FAULT_MASK 0x00000001L
#define V_COUNTER__V_COUNTER_MASK__SI 0x00003fffL
#define WAIT_UNTIL_POLL_CNTL__POLL_ADDR_MASK__SI 0x0000ffffL
#define WAIT_UNTIL_POLL_CNTL__POLL_COMPARE_FUNCTION_MASK__SI 0x00070000L
#define WAIT_UNTIL_POLL_CNTL__POLL_INTERVAL_MASK__SI 0xfff00000L
#define WAIT_UNTIL_POLL_MASK__POLL_MASK_MASK__SI 0xffffffffL
#define WAIT_UNTIL_POLL_REFDATA__POLL_REFDATA_MASK__SI 0xffffffffL
#define WAIT_UNTIL__CMDFIFO_ENTRIES_MASK__SI 0x00f00000L
#define WAIT_UNTIL__WAIT_3D_IDLECLEAN_MASK__SI 0x00020000L
#define WAIT_UNTIL__WAIT_3D_IDLE_MASK__SI 0x00008000L
#define WAIT_UNTIL__WAIT_CMDFIFO_MASK__SI 0x00000400L
#define WAIT_UNTIL__WAIT_CP_DMA_IDLE_MASK__SI 0x00000100L
#define WAIT_UNTIL__WAIT_EXTERN_SIG_MASK__SI 0x00080000L
#define WAIT_UNTIL__WAIT_RING1_MASK__SI 0x80000000L
#define WAIT_UNTIL__WAIT_RING2_MASK__SI 0x40000000L
#define WAKE_ENABLE__SDIN_WAKE_ENABLE_FLAG_MASK__SI 0x00000001L
#define WALL_CLOCK_COUNTER_ALIAS__WALL_CLOCK_COUNTER_ALIAS_MASK__SI 0xffffffffL
#define WALL_CLOCK_COUNTER__WALL_CLOCK_COUNTER_MASK__SI 0xffffffffL
#define WD_CNTL_STATUS__WD_ADC_BUSY_MASK__CI__VI 0x00000008L
#define WD_CNTL_STATUS__WD_BUSY_MASK__CI__VI 0x00000001L
#define WD_CNTL_STATUS__WD_SPL_DI_BUSY_MASK__CI__VI 0x00000004L
#define WD_CNTL_STATUS__WD_SPL_DMA_BUSY_MASK__CI__VI 0x00000002L
#define WD_DEBUG_CNTL__WD_DEBUG_INDX_MASK__CI__VI 0x0000003fL
#define WD_DEBUG_CNTL__WD_DEBUG_SEL_BUS_B_MASK__CI__VI 0x00000040L
#define WD_DEBUG_DATA__DATA_MASK__CI__VI 0xffffffffL
#define WD_DEBUG_REG0__SPARE2_MASK__CI__VI 0x00001000L
#define WD_DEBUG_REG0__SPARE3_MASK__CI__VI 0x00010000L
#define WD_DEBUG_REG0__core_clk_busy_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG0__input_clk_busy_MASK__CI__VI 0x02000000L
#define WD_DEBUG_REG0__rbiu_busy_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG0__rbiu_di_fifo_busy_MASK__CI__VI 0x00020000L
#define WD_DEBUG_REG0__rbiu_di_p1_fifo_busy_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG0__rbiu_dr_fifo_busy_MASK__CI__VI 0x00002000L
#define WD_DEBUG_REG0__rbiu_dr_p1_fifo_busy_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG0__rbiu_spl_di_valid_MASK__CI__VI 0x00040000L
#define WD_DEBUG_REG0__rbiu_spl_dr_valid_MASK__CI__VI 0x00004000L
#define WD_DEBUG_REG0__reg_clk_busy_MASK__CI__VI 0x01000000L
#define WD_DEBUG_REG0__sclk_core_vld_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG0__sclk_input_vld_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG0__sclk_reg_vld_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG0__se0_synced_q_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG0__se1_synced_q_MASK__CI__VI 0x00200000L
#define WD_DEBUG_REG0__se2_synced_q_MASK__CI__VI 0x00400000L
#define WD_DEBUG_REG0__se3_synced_q_MASK__CI__VI 0x00800000L
#define WD_DEBUG_REG0__spl_di_busy_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG0__spl_dma_busy_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG0__spl_dma_p1_busy_MASK__CI__VI 0x00000200L
#define WD_DEBUG_REG0__spl_rbiu_di_read_MASK__CI__VI 0x00080000L
#define WD_DEBUG_REG0__spl_rbiu_dr_read_MASK__CI__VI 0x00008000L
#define WD_DEBUG_REG0__vgt0_active_q_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG0__vgt1_active_q_MASK__CI__VI 0x00000100L
#define WD_DEBUG_REG0__vgt2_active_q_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG0__vgt3_active_q_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG0__wd_busy_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG0__wd_busy_extended_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG0__wd_nodma_busy_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG0__wd_nodma_busy_extended_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG1__SPARE0_MASK__CI__VI 0x00000100L
#define WD_DEBUG_REG1__dma_request_valid_q_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG1__draw_initiator_valid_q_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG1__event_addr_valid_q_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG1__event_initiator_valid_q_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG1__free_cnt_q_MASK__CI__VI 0x03f00000L
#define WD_DEBUG_REG1__grbm_fifo_empty_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG1__grbm_fifo_full_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG1__grbm_fifo_rdata_reg_id_MASK__CI__VI 0x0001f000L
#define WD_DEBUG_REG1__grbm_fifo_rdata_state_MASK__CI__VI 0x000e0000L
#define WD_DEBUG_REG1__grbm_fifo_re_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG1__grbm_fifo_we_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG1__indx_offset_valid_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG1__max_indx_valid_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG1__min_indx_valid_q_MASK__CI__VI 0x00000200L
#define WD_DEBUG_REG1__rbiu_di_fifo_empty_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG1__rbiu_di_fifo_full_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG1__rbiu_di_fifo_we_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG1__rbiu_dr_fifo_we_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG2__SPARE0_MASK__CI__VI 0x00000100L
#define WD_DEBUG_REG2__p1_dma_request_valid_q_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG2__p1_draw_initiator_valid_q_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG2__p1_event_addr_valid_q_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG2__p1_event_initiator_valid_q_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG2__p1_free_cnt_q_MASK__CI__VI 0x03f00000L
#define WD_DEBUG_REG2__p1_grbm_fifo_empty_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG2__p1_grbm_fifo_full_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_reg_id_MASK__CI__VI 0x0001f000L
#define WD_DEBUG_REG2__p1_grbm_fifo_rdata_state_MASK__CI__VI 0x000e0000L
#define WD_DEBUG_REG2__p1_grbm_fifo_re_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG2__p1_grbm_fifo_we_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG2__p1_indx_offset_valid_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG2__p1_max_indx_valid_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG2__p1_min_indx_valid_q_MASK__CI__VI 0x00000200L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_empty_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_full_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG2__p1_rbiu_di_fifo_we_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG2__p1_rbiu_dr_fifo_we_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG3__SPARE0_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG3__SPARE1_MASK__CI__VI 0x00800000L
#define WD_DEBUG_REG3__WD_IA1_dma_busy_MASK__CI__VI 0x02000000L
#define WD_DEBUG_REG3__WD_IA1_dma_rtr_MASK__CI__VI 0x00080000L
#define WD_DEBUG_REG3__WD_IA1_dma_send_d_MASK__CI__VI 0x00040000L
#define WD_DEBUG_REG3__WD_IA_dma_busy_MASK__CI__VI 0x01000000L
#define WD_DEBUG_REG3__WD_IA_dma_rtr_MASK__CI__VI 0x00020000L
#define WD_DEBUG_REG3__WD_IA_dma_send_d_MASK__CI__VI 0x00010000L
#define WD_DEBUG_REG3__dma_buf_type_p0_q_MASK__CI__VI 0x00000300L
#define WD_DEBUG_REG3__dma_not_eop_p1_q_MASK__CI__VI 0x00001000L
#define WD_DEBUG_REG3__dma_req_path_p3_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG3__dma_wd_switch_on_eop_p3_q_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG3__dma_zero_indices_p0_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG3__last_inst_of_dma_p2_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG3__last_rdreq_of_sub_dma_p4_MASK__CI__VI 0x00008000L
#define WD_DEBUG_REG3__last_sd_of_dma_p2_MASK__CI__VI 0x00400000L
#define WD_DEBUG_REG3__last_sd_of_inst_p2_MASK__CI__VI 0x00200000L
#define WD_DEBUG_REG3__last_sub_dma_p3_q_MASK__CI__VI 0x00004000L
#define WD_DEBUG_REG3__out_of_range_p4_MASK__CI__VI 0x00002000L
#define WD_DEBUG_REG3__pipe0_dr_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG3__pipe0_rtr_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG3__pipe1_dr_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG3__pipe1_rtr_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG3__pipe3_dr_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG3__pipe3_rtr_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG3__rbiu_spl_dr_valid_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG3__send_to_ia1_p3_q_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG3__wd_dma2draw_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG3__wd_dma2draw_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG3__wd_subdma_fifo_empty_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG3__wd_subdma_fifo_full_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG4__WD_IA1_draw_rtr_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG4__WD_IA1_draw_send_d_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG4__WD_IA_draw_rtr_MASK__CI__VI 0x00002000L
#define WD_DEBUG_REG4__WD_IA_draw_send_d_MASK__CI__VI 0x00001000L
#define WD_DEBUG_REG4__di_state_sel_p1_q_MASK__CI__VI 0x00070000L
#define WD_DEBUG_REG4__di_type_p0_MASK__CI__VI 0x0000c000L
#define WD_DEBUG_REG4__di_wd_switch_on_eop_p1_q_MASK__CI__VI 0x00080000L
#define WD_DEBUG_REG4__dual_ia_mode_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG4__ext_event_wait_p1_q_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG4__ext_event_wait_q_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG4__last_inst_of_di_p2_MASK__CI__VI 0x00200000L
#define WD_DEBUG_REG4__last_sd_of_di_p2_MASK__CI__VI 0x00800000L
#define WD_DEBUG_REG4__last_sd_of_inst_p2_MASK__CI__VI 0x00400000L
#define WD_DEBUG_REG4__not_eop_wait_p1_q_MASK__CI__VI 0x01000000L
#define WD_DEBUG_REG4__not_eop_wait_q_MASK__CI__VI 0x02000000L
#define WD_DEBUG_REG4__pipe0_dr_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG4__pipe0_rtr_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG4__pipe1_dr_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG4__pipe1_rtr_MASK__CI__VI 0x00000080L
#define WD_DEBUG_REG4__pipe2_dr_MASK__CI__VI 0x00000100L
#define WD_DEBUG_REG4__pipe2_rtr_MASK__CI__VI 0x00000200L
#define WD_DEBUG_REG4__pipe3_ld_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG4__pipe3_rtr_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG4__rbiu_spl_di_valid_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG4__rbiu_spl_p1_di_valid_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG4__rbiu_spl_pipe0_lockout_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG4__send_to_ia1_q_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG4__spl_rbiu_di_read_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG4__spl_rbiu_p1_di_read_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG5__SPARE0_MASK__CI__VI 0x00000002L
#define WD_DEBUG_REG5__SPARE1_MASK__CI__VI 0x00800000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_busy_MASK__CI__VI 0x02000000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_rtr_MASK__CI__VI 0x00080000L
#define WD_DEBUG_REG5__p1_WD_IA1_dma_send_d_MASK__CI__VI 0x00040000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_busy_MASK__CI__VI 0x01000000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_rtr_MASK__CI__VI 0x00020000L
#define WD_DEBUG_REG5__p1_WD_IA_dma_send_d_MASK__CI__VI 0x00010000L
#define WD_DEBUG_REG5__p1_dma_buf_type_p0_q_MASK__CI__VI 0x00000300L
#define WD_DEBUG_REG5__p1_dma_not_eop_p1_q_MASK__CI__VI 0x00001000L
#define WD_DEBUG_REG5__p1_dma_req_path_p3_q_MASK__CI__VI 0x00000800L
#define WD_DEBUG_REG5__p1_dma_wd_switch_on_eop_p3_q_MASK__CI__VI 0x08000000L
#define WD_DEBUG_REG5__p1_dma_zero_indices_p0_q_MASK__CI__VI 0x00000400L
#define WD_DEBUG_REG5__p1_last_inst_of_dma_p2_MASK__CI__VI 0x00100000L
#define WD_DEBUG_REG5__p1_last_rdreq_of_sub_dma_p4_MASK__CI__VI 0x00008000L
#define WD_DEBUG_REG5__p1_last_sd_of_dma_p2_MASK__CI__VI 0x00400000L
#define WD_DEBUG_REG5__p1_last_sd_of_inst_p2_MASK__CI__VI 0x00200000L
#define WD_DEBUG_REG5__p1_last_sub_dma_p3_q_MASK__CI__VI 0x00004000L
#define WD_DEBUG_REG5__p1_out_of_range_p4_MASK__CI__VI 0x00002000L
#define WD_DEBUG_REG5__p1_pipe0_dr_MASK__CI__VI 0x00000004L
#define WD_DEBUG_REG5__p1_pipe0_rtr_MASK__CI__VI 0x00000008L
#define WD_DEBUG_REG5__p1_pipe1_dr_MASK__CI__VI 0x00000010L
#define WD_DEBUG_REG5__p1_pipe1_rtr_MASK__CI__VI 0x00000020L
#define WD_DEBUG_REG5__p1_pipe3_dr_MASK__CI__VI 0x10000000L
#define WD_DEBUG_REG5__p1_pipe3_rtr_MASK__CI__VI 0x20000000L
#define WD_DEBUG_REG5__p1_rbiu_spl_dr_valid_MASK__CI__VI 0x00000001L
#define WD_DEBUG_REG5__p1_send_to_ia1_p3_q_MASK__CI__VI 0x04000000L
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_empty_MASK__CI__VI 0x40000000L
#define WD_DEBUG_REG5__p1_wd_dma2draw_fifo_full_MASK__CI__VI 0x80000000L
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_empty_MASK__CI__VI 0x00000040L
#define WD_DEBUG_REG5__p1_wd_subdma_fifo_full_MASK__CI__VI 0x00000080L
#define WD_ENHANCE__MISC_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER0_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER0_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER0_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define WD_PERFCOUNTER0_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL
#define WD_PERFCOUNTER1_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER1_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER1_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define WD_PERFCOUNTER1_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL
#define WD_PERFCOUNTER2_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER2_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER2_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define WD_PERFCOUNTER2_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL
#define WD_PERFCOUNTER3_HI__PERFCOUNTER_HI_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER3_LO__PERFCOUNTER_LO_MASK__CI__VI 0xffffffffL
#define WD_PERFCOUNTER3_SELECT__PERF_MODE_MASK__CI__VI 0xf0000000L
#define WD_PERFCOUNTER3_SELECT__PERF_SEL_MASK__CI__VI 0x000000ffL

// Merged Defines

#define ATC_ATS_DEBUG__DISABLE_INVALIDATE_PER_DOMAIN_MASK__VI 0x00040000L
#define ATC_ATS_DEFAULT_PAGE_LOW__DEFAULT_PAGE_MASK__VI 0x0fffffffL
#define ATC_ATS_FAULT_CNTL__FAULT_CRASH_TABLE_MASK__VI 0x0ff00000L
#define ATC_ATS_FAULT_CNTL__FAULT_INTERRUPT_TABLE_MASK__VI 0x0003fc00L
#define ATC_ATS_FAULT_CNTL__FAULT_REGISTER_LOG_MASK__VI 0x000000ffL
#define ATC_ATS_FAULT_STATUS_INFO2__VFID_MASK__VI 0x0000003eL
#define ATC_ATS_FAULT_STATUS_INFO2__VF_MASK__VI 0x00000001L
#define ATC_ATS_FAULT_STATUS_INFO__FAULT_TYPE_MASK__VI 0x000000ffL
#define ATC_ATS_VMID_STATUS__VMID0_OUTSTANDING_MASK__VI 0x00000001L
#define ATC_ATS_VMID_STATUS__VMID10_OUTSTANDING_MASK__VI 0x00000400L
#define ATC_ATS_VMID_STATUS__VMID11_OUTSTANDING_MASK__VI 0x00000800L
#define ATC_ATS_VMID_STATUS__VMID12_OUTSTANDING_MASK__VI 0x00001000L
#define ATC_ATS_VMID_STATUS__VMID13_OUTSTANDING_MASK__VI 0x00002000L
#define ATC_ATS_VMID_STATUS__VMID14_OUTSTANDING_MASK__VI 0x00004000L
#define ATC_ATS_VMID_STATUS__VMID15_OUTSTANDING_MASK__VI 0x00008000L
#define ATC_ATS_VMID_STATUS__VMID1_OUTSTANDING_MASK__VI 0x00000002L
#define ATC_ATS_VMID_STATUS__VMID2_OUTSTANDING_MASK__VI 0x00000004L
#define ATC_ATS_VMID_STATUS__VMID3_OUTSTANDING_MASK__VI 0x00000008L
#define ATC_ATS_VMID_STATUS__VMID4_OUTSTANDING_MASK__VI 0x00000010L
#define ATC_ATS_VMID_STATUS__VMID5_OUTSTANDING_MASK__VI 0x00000020L
#define ATC_ATS_VMID_STATUS__VMID6_OUTSTANDING_MASK__VI 0x00000040L
#define ATC_ATS_VMID_STATUS__VMID7_OUTSTANDING_MASK__VI 0x00000080L
#define ATC_ATS_VMID_STATUS__VMID8_OUTSTANDING_MASK__VI 0x00000100L
#define ATC_ATS_VMID_STATUS__VMID9_OUTSTANDING_MASK__VI 0x00000200L
#define ATC_L1RD_DEBUG2_TLB__CAM_INDEX_MASK__VI 0x000f8000L
#define ATC_L1RD_DEBUG2_TLB__CLEAR_CAM_PARITY_ERROR_MASK__VI 0x00004000L
#define ATC_L1RD_DEBUG2_TLB__INJECT_HARD_PARITY_ERROR_MASK__VI 0x00002000L
#define ATC_L1RD_DEBUG2_TLB__INJECT_SOFT_PARITY_ERROR_MASK__VI 0x00001000L
#define ATC_L1RD_DEBUG2_TLB__L2_XNACK_RETRY_PERIOD_MASK__VI 0x000003ffL
#define ATC_L1RD_STATUS__CAM_INDEX_MASK__VI 0x003e0000L
#define ATC_L1RD_STATUS__CAM_PARITY_ERRORS_MASK__VI 0x0001f000L
#define ATC_L1WR_DEBUG2_TLB__CAM_INDEX_MASK__VI 0x000f8000L
#define ATC_L1WR_DEBUG2_TLB__CLEAR_CAM_PARITY_ERROR_MASK__VI 0x00004000L
#define ATC_L1WR_DEBUG2_TLB__INJECT_HARD_PARITY_ERROR_MASK__VI 0x00002000L
#define ATC_L1WR_DEBUG2_TLB__INJECT_SOFT_PARITY_ERROR_MASK__VI 0x00001000L
#define ATC_L1WR_DEBUG2_TLB__L2_XNACK_RETRY_PERIOD_MASK__VI 0x000003ffL
#define ATC_L1WR_STATUS__CAM_INDEX_MASK__VI 0x003e0000L
#define ATC_L1WR_STATUS__CAM_PARITY_ERRORS_MASK__VI 0x0001f000L
#define ATC_L2_CACHE_DATA0__CACHED_ATTRIBUTES_MASK__VI 0x000ffffcL
#define ATC_L2_CACHE_DATA0__CACHE_ENTRY_VALID_MASK__VI 0x00000002L
#define ATC_L2_CACHE_DATA0__DATA_REGISTER_VALID_MASK__VI 0x00000001L
#define ATC_L2_CACHE_DATA0__VIRTUAL_PAGE_ADDRESS_HIGH_MASK__VI 0x00f00000L
#define ATC_L2_CACHE_DATA1__VIRTUAL_PAGE_ADDRESS_LOW_MASK__VI 0xffffffffL
#define ATC_L2_CACHE_DATA2__PHYSICAL_PAGE_ADDRESS_LOW_MASK__VI 0x0fffffffL
#define ATC_L2_CNTL3__DISABLE_CLEAR_CACHE_EVICTION_COUNTER_ON_INVALIDATION_MASK__VI 0x00002000L
#define ATC_L2_CNTL3__ENABLE_FREE_COUNTER_MASK__VI 0x00000080L
#define ATC_L2_CNTL3__ENABLE_HW_L2_CACHE_ADDRESS_MODES_SWITCHING_MASK__VI 0x0000007fL
#define ATC_L2_CNTL3__L2_CACHE_EVICTION_THRESHOLD_MASK__VI 0x00001f00L
#define ATC_L2_CNTL3__L2_DELAY_SEND_INVALIDATION_REQUEST_MASK__VI 0x0001c000L
#define ATC_L2_DEBUG2__CACHE_PARITY_ERROR_INTERRUPT_THRESHOLD_MASK__VI 0x7f800000L
#define ATC_L2_DEBUG2__CLEAR_PARITY_ERROR_INFO_MASK__VI 0x80000000L
#define ATC_L2_DEBUG2__DISABLE_2M_CACHE_MASK__VI 0x00000400L
#define ATC_L2_DEBUG2__DISABLE_CACHING_SPECULATIVE_RETURNS_MASK__VI 0x00000800L
#define ATC_L2_DEBUG2__EFFECTIVE_2M_CACHE_SIZE_MASK__VI 0x00780000L
#define ATC_L2_DEBUG__CACHE_BANK_SELECT_MASK__VI 0x02000000L
#define ATC_L2_DEBUG__CACHE_INDEX_MASK__VI 0x000fff00L
#define ATC_L2_DEBUG__CACHE_INJECT_HARD_PARITY_ERROR_MASK__VI 0x80000000L
#define ATC_L2_DEBUG__CACHE_INJECT_SOFT_PARITY_ERROR_MASK__VI 0x40000000L
#define ATC_L2_DEBUG__CACHE_READ_MASK__VI 0x20000000L
#define ATC_L2_DEBUG__CACHE_SELECT_MASK__VI 0x01000000L
#define ATC_L2_DEBUG__CACHE_WAY_SELECT_MASK__VI 0x08000000L
#define ATC_L2_DEBUG__L2_MEM_SELECT_MASK__VI 0x00000080L
#define ATC_L2_STATUS2__CACHE_ADDRESS_MODE_MASK__VI 0x00000007L
#define ATC_L2_STATUS2__PARITY_ERROR_INFO_MASK__VI 0x000007f8L
#define ATC_L2_STATUS__BUSY_MASK__VI 0x00000001L
#define ATC_L2_STATUS__PARITY_ERROR_INFO_MASK__VI 0x3ffffffeL
#define ATC_VMID0_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID10_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID11_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID12_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID13_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID14_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID15_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID1_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID2_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID3_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID4_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID5_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID6_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID7_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID8_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define ATC_VMID9_PASID_MAPPING__NO_INVALIDATION_MASK__VI 0x40000000L
#define BACO_CNTL_MISC__BACO_REFCLK_SEL_MASK__VI 0x00000010L
#define BACO_CNTL__BACO_BIF_SCLK_SWITCH_MASK__VI 0x00040000L
#define BACO_CNTL__PWRGOOD_IDSC_MASK__VI 0x00002000L
#define BF_ANA_ISO_CNTL__BF_ANA_ISO_DIS_MASK_MASK__VI 0x00000001L
#define BF_ANA_ISO_CNTL__BF_VDDC_ISO_DIS_MASK_MASK__VI 0x00000002L
#define BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_OPCODE_MASK__VI 0x00010000L
#define BIF_ATOMIC_ERR_LOG__CLEAR_UR_ATOMIC_REQEN_LOW_MASK__VI 0x00020000L
#define BIF_ATOMIC_ERR_LOG__UR_ATOMIC_OPCODE_MASK__VI 0x00000001L
#define BIF_ATOMIC_ERR_LOG__UR_ATOMIC_REQEN_LOW_MASK__VI 0x00000002L
#define BIF_BME_STATUS__CLEAR_DMA_ON_BME_LOW_MASK__VI 0x00010000L
#define BIF_BME_STATUS__DMA_ON_BME_LOW_MASK__VI 0x00000001L
#define BIF_CC_RFE_IMP_OVERRIDECNTL__STRAP_PLL_IMP_IGNORE_QUICKSIM_MASK__VI 0x00020000L
#define BIF_CLK_CTRL__BACO_XSTCLK_SWITCH_BYPASS_MASK__VI 0x00000002L
#define BIF_CLK_CTRL__BIF_XSTCLK_READY_MASK__VI 0x00000001L
#define BIF_DOORBELL_APER_EN__BIF_DOORBELL_APER_EN_MASK__VI 0x00000001L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_DIS_MASK__VI 0x01000000L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_0_MASK__VI 0x02000000L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_1_MASK__VI 0x04000000L
#define BIF_DOORBELL_CNTL__DB_MNTR_INTGEN_MODE_2_MASK__VI 0x08000000L
#define BIF_DOORBELL_CNTL__DOORBELL_INTERRUPT_CLEAR_MASK__VI 0x00010000L
#define BIF_DOORBELL_CNTL__DOORBELL_INTERRUPT_STATUS_MASK__VI 0x00000020L
#define BIF_DOORBELL_CNTL__DOORBELL_MONITOR_EN_MASK__VI 0x00000010L
#define BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_EN_MASK__VI 0x80000000L
#define BIF_DOORBELL_GBLAPER1_LOWER__DOORBELL_GBLAPER1_LOWER_MASK__VI 0x00000ffcL
#define BIF_DOORBELL_GBLAPER1_UPPER__DOORBELL_GBLAPER1_UPPER_MASK__VI 0x00000ffcL
#define BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_EN_MASK__VI 0x80000000L
#define BIF_DOORBELL_GBLAPER2_LOWER__DOORBELL_GBLAPER2_LOWER_MASK__VI 0x00000ffcL
#define BIF_DOORBELL_GBLAPER2_UPPER__DOORBELL_GBLAPER2_UPPER_MASK__VI 0x00000ffcL
#define BIF_FEATURES_CONTROL_MISC__ATC_PRG_RESP_PASID_UR_EN_MASK__VI 0x00000800L
#define BIF_FEATURES_CONTROL_MISC__ATOMIC_ERR_INT_DIS_MASK__VI 0x00002000L
#define BIF_FEATURES_CONTROL_MISC__ATOMIC_ONLY_WRITE_DIS_MASK__VI 0x00004000L
#define BIF_FEATURES_CONTROL_MISC__AZ_BIF_REQ_ID_ROUTING_DIS_MASK__VI 0x00000400L
#define BIF_FEATURES_CONTROL_MISC__BIF_RB_SET_OVERFLOW_EN_MASK__VI 0x00001000L
#define BIF_FEATURES_CONTROL_MISC__BME_HDL_NONVIR_EN_MASK__VI 0x00008000L
#define BIF_FEATURES_CONTROL_MISC__MC_BIF_REQ_ID_ROUTING_DIS_MASK__VI 0x00000200L
#define BIF_GPUIOV_RESET_NOTIFICATION__RESET_NOTIFICATION_MASK__VI 0x0001ffffL
#define BIF_GPUIOV_VM_INIT_STATUS__VM_INIT_STATUS_MASK__VI 0xffffffffL
#define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS_MASK__VI 0x00000002L
#define BIF_MM_INDACCESS_CNTL__WRITE_DIS_MASK__VI 0x00000001L
#define BIF_PWDN_COMMAND__REG_BX_pw_cmd_MASK__VI 0x00000008L
#define BIF_PWDN_COMMAND__REG_SMBUS_pw_cmd_MASK__VI 0x00000004L
#define BIF_PWDN_STATUS__BX_REG_pw_status_MASK__VI 0x00000008L
#define BIF_PWDN_STATUS__SMBUS_REG_pw_status_MASK__VI 0x00000004L
#define BIF_RB_BASE__ADDR_MASK__VI 0xffffffffL
#define BIF_RB_CNTL__BIF_RB_TRAN_MASK__VI 0x00020000L
#define BIF_RB_CNTL__RB_ENABLE_MASK__VI 0x00000001L
#define BIF_RB_CNTL__RB_SIZE_MASK__VI 0x0000003eL
#define BIF_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK__VI 0x80000000L
#define BIF_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK__VI 0x00000100L
#define BIF_RB_CNTL__WPTR_WRITEBACK_TIMER_MASK__VI 0x00003e00L
#define BIF_RB_RPTR__OFFSET_MASK__VI 0x0003fffcL
#define BIF_RB_WPTR_ADDR_HI__ADDR_MASK__VI 0x000000ffL
#define BIF_RB_WPTR_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define BIF_RB_WPTR__BIF_RB_OVERFLOW_MASK__VI 0x00000001L
#define BIF_RB_WPTR__OFFSET_MASK__VI 0x0003fffcL
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__BX_rst_MASK__VI 0x00000008L
#define BIF_RFE_MASTER_SOFTRST_TRIGGER__SMBUS_rst_MASK__VI 0x00000004L
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_clkGate_timer_MASK__VI 0x000000ffL
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_clkSetup_timer_MASK__VI 0x00000f00L
#define BIF_RFE_MST_SMBUS_CMDSTATUS__REG_SMBUS_timeout_timer_MASK__VI 0x00ff0000L
#define BIF_RFE_MST_SMBUS_CMDSTATUS__SMBUS_RFE_mstTimeout_MASK__VI 0x01000000L
#define BIF_RFE_WARMRST_CNTL__REG_RST_warmRstImpEn_MASK__VI 0x00000002L
#define BIF_RFE_WARMRST_CNTL__REG_RST_warmRstRfeEn_MASK__VI 0x00000001L
#define BIF_RLC_INTR_CNTL__RLC_HVCMD_INTERRUPT_MASK__VI 0x00000001L
#define BIF_SMU_DATA__BIF_SMU_DATA_MASK__VI 0x0007fffcL
#define BIF_SMU_INDEX__BIF_SMU_INDEX_MASK__VI 0x0007fffcL
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_CMP_EN_MASK__VI 0x00000001L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_HDP_STALL_EN_MASK__VI 0x00000002L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_CMP_EN_MASK__VI 0x00000010L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_VGA_STALL_EN_MASK__VI 0x00000020L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_CMP_EN_MASK__VI 0x00000004L
#define BIF_VDDGFX_FB_CMP__VDDGFX_FB_XDMA_STALL_EN_MASK__VI 0x00000008L
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX0_LOWER__VDDGFX_GFX0_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX0_UPPER__VDDGFX_GFX0_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX1_LOWER__VDDGFX_GFX1_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX1_UPPER__VDDGFX_GFX1_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX2_LOWER__VDDGFX_GFX2_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX2_UPPER__VDDGFX_GFX2_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX3_LOWER__VDDGFX_GFX3_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX3_UPPER__VDDGFX_GFX3_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX4_LOWER__VDDGFX_GFX4_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX4_UPPER__VDDGFX_GFX4_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_GFX5_LOWER__VDDGFX_GFX5_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_GFX5_UPPER__VDDGFX_GFX5_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV1_LOWER__VDDGFX_RSV1_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV1_UPPER__VDDGFX_RSV1_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV2_LOWER__VDDGFX_RSV2_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV2_UPPER__VDDGFX_RSV2_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV3_LOWER__VDDGFX_RSV3_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV3_UPPER__VDDGFX_RSV3_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_CMP_EN_MASK__VI 0x40000000L
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_LOWER_MASK__VI 0x0003fffcL
#define BIF_VDDGFX_RSV4_LOWER__VDDGFX_RSV4_REG_STALL_EN_MASK__VI 0x80000000L
#define BIF_VDDGFX_RSV4_UPPER__VDDGFX_RSV4_REG_UPPER_MASK__VI 0x0003fffcL
#define BIF_VIRT_RESET_REQ__VIRT_RESET_REQ_SOFTPF_MASK__VI 0x80000000L
#define BIF_VIRT_RESET_REQ__VIRT_RESET_REQ_VF_MASK__VI 0x0000ffffL
#define BX_RESET_CNTL__LINK_TRAIN_EN_MASK__VI 0x00000001L
#define BX_RESET_EN__FLR_TIMER_SEL_MASK__VI 0x00000600L
#define BX_RESET_EN__FLR_TWICE_EN_MASK__VI 0x00000100L
#define CB_COLOR0_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR0_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR0_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR0_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR0_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR0_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR0_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR0_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR0_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR0_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR0_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR0_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR0_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR1_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR1_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR1_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR1_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR1_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR1_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR1_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR1_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR1_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR1_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR1_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR1_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR1_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR2_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR2_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR2_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR2_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR2_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR2_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR2_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR2_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR2_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR2_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR2_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR2_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR2_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR3_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR3_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR3_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR3_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR3_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR3_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR3_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR3_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR3_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR3_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR3_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR3_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR3_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR4_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR4_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR4_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR4_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR4_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR4_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR4_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR4_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR4_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR4_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR4_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR4_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR4_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR5_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR5_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR5_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR5_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR5_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR5_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR5_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR5_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR5_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR5_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR5_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR5_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR5_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR6_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR6_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR6_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR6_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR6_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR6_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR6_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR6_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR6_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR6_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR6_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR6_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR6_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR7_DCC_BASE__BASE_256B_MASK__VI 0xffffffffL
#define CB_COLOR7_DCC_CONTROL__COLOR_TRANSFORM_MASK__VI 0x00000180L
#define CB_COLOR7_DCC_CONTROL__INDEPENDENT_64B_BLOCKS_MASK__VI 0x00000200L
#define CB_COLOR7_DCC_CONTROL__KEY_CLEAR_ENABLE_MASK__VI 0x00000002L
#define CB_COLOR7_DCC_CONTROL__LOSSY_ALPHA_PRECISION_MASK__VI 0x0003c000L
#define CB_COLOR7_DCC_CONTROL__LOSSY_RGB_PRECISION_MASK__VI 0x00003c00L
#define CB_COLOR7_DCC_CONTROL__MAX_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000060L
#define CB_COLOR7_DCC_CONTROL__MAX_UNCOMPRESSED_BLOCK_SIZE_MASK__VI 0x0000000cL
#define CB_COLOR7_DCC_CONTROL__MIN_COMPRESSED_BLOCK_SIZE_MASK__VI 0x00000010L
#define CB_COLOR7_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_COLOR7_INFO__CMASK_ADDR_TYPE_MASK__VI 0x60000000L
#define CB_COLOR7_INFO__DCC_ENABLE_MASK__VI 0x10000000L
#define CB_COLOR7_INFO__FMASK_COMPRESS_1FRAG_ONLY_MASK__VI 0x08000000L
#define CB_COLOR_CONTROL__DISABLE_DUAL_QUAD_MASK__VI 0x00000001L
#define CB_DCC_CONFIG__DCC_CACHE_EVICT_POINT_MASK__VI 0x0f000000L
#define CB_DCC_CONFIG__DCC_CACHE_NUM_TAGS_MASK__VI 0xf0000000L
#define CB_DCC_CONFIG__FC_RDLAT_KEYID_FIFO_DEPTH_MASK__VI 0x0000ff00L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_CC_POP_DISABLE_MASK__VI 0x00000040L
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DEPTH_MASK__VI 0x0000001fL
#define CB_DCC_CONFIG__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000020L
#define CB_DCC_CONFIG__READ_RETURN_SKID_FIFO_DEPTH_MASK__VI 0x007f0000L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_DISABLE_MASK__VI 0x00000001L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_MRT_SHARING_DISABLE_MASK__VI 0x00000002L
#define CB_DCC_CONTROL__OVERWRITE_COMBINER_WATERMARK_MASK__VI 0x0000007cL
#define CB_DEBUG_BUS_10__CMASK_READ_DATA_0XC_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_10__CMASK_READ_DATA_0XD_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_10__CMASK_READ_DATA_0XE_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_10__CMASK_READ_DATA_0XF_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_10__CMASK_WRITE_DATA_0XC_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_10__CMASK_WRITE_DATA_0XD_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_10__CMASK_WRITE_DATA_0XE_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_10__CMASK_WRITE_DATA_0XF_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_10__CORE_SCLK_VLD_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_10__EVENT_CACHE_FLUSH_AND_INV_EVENT_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_10__EVENT_CACHE_FLUSH_AND_INV_TS_EVENT_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_10__EVENT_CACHE_FLUSH_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_10__EVENT_FLUSH_AND_INV_CB_DATA_TS_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_10__EVENT_FLUSH_AND_INV_CB_META_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_10__FC_QUAD_RDLAT_FIFO_FULL_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_10__FC_TILE_RDLAT_FIFO_FULL_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_10__FOP_QUAD_HAS_1_FRAGMENT_BEFORE_UPDATE_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_10__FOP_QUAD_HAS_2_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_10__FOP_QUAD_HAS_3_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_10__FOP_QUAD_HAS_4_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_10__MERGE_TILE_ONLY_VALID_READYB_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_10__MERGE_TILE_ONLY_VALID_READY_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_10__REG_SCLK0_VLD_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_10__REG_SCLK1_VLD_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_1_FRAGMENT_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_2_FRAGMENTS_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_3_FRAGMENTS_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_4_FRAGMENTS_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_5_FRAGMENTS_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_6_FRAGMENTS_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_11__FOP_QUAD_ADDED_7_FRAGMENTS_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_1_FRAGMENT_AFTER_UPDATE_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_2_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_3_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_4_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_5_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_5_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_6_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_6_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_7_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_7_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_8_FRAGMENTS_AFTER_UPDATE_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_11__FOP_QUAD_HAS_8_FRAGMENTS_BEFORE_UPDATE_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_11__FOP_QUAD_REMOVED_1_FRAGMENT_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_11__FOP_QUAD_REMOVED_2_FRAGMENTS_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_11__FOP_QUAD_REMOVED_3_FRAGMENTS_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_11__FOP_QUAD_REMOVED_4_FRAGMENTS_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_11__FOP_QUAD_REMOVED_5_FRAGMENTS_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_0_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_1_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_2_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_3_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_4_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_5_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_6_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_READS_FRAGMENT_7_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_0_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_1_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_2_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_3_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_4_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_5_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_6_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_12__FC_CC_QUADFRAG_WRITES_FRAGMENT_7_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_12__FC_QUAD_BLEND_OPT_BLEND_BYPASS_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_12__FC_QUAD_BLEND_OPT_DISCARD_PIXELS_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_12__FC_QUAD_BLEND_OPT_DONT_READ_DST_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_12__FC_QUAD_KILLED_BY_COLOR_INVALID_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_12__FC_QUAD_KILLED_BY_EXTRA_PIXEL_EXPORT_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_12__FC_QUAD_KILLED_BY_NULL_TARGET_SHADER_MASK_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_12__FOP_QUAD_REMOVED_6_FRAGMENTS_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_12__FOP_QUAD_REMOVED_7_FRAGMENTS_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_13__FC_DOC_CLINE_CAM_HIT_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_13__FC_DOC_CLINE_CAM_MISS_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_1_SECTOR_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_2_SECTORS_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_3_SECTORS_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_13__FC_DOC_OVERWROTE_4_SECTORS_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_13__FC_DOC_QTILE_CAM_HIT_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_13__FC_DOC_QTILE_CAM_MISS_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_ACK_OUTPUT_STALL_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_DIRTY_SECTORS_FLUSHED_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_FLUSH_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_HIT_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_READ_OUTPUT_STALL_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_REEVICTION_STALL_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_SECTORS_FLUSHED_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_SECTOR_MISS_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_STALL_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_TAGS_FLUSHED_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_TAG_MISS_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_13__FC_PF_DCC_CACHE_WRITE_OUTPUT_STALL_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_13__FC_PF_FC_KEYID_RDLAT_FIFO_FULL_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_14__CC_PF_DCC_BEYOND_TILE_SPLIT_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_14__CC_PF_DCC_RDREQ_STALL_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_14__FC_MC_DCC_READ_REQUESTS_IN_FLIGHT_MASK__VI 0x003ff800L
#define CB_DEBUG_BUS_14__FC_MC_DCC_WRITE_REQUESTS_IN_FLIGHT_MASK__VI 0x000007ffL
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_2TO1_MASK__VI 0x00000007L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO1_MASK__VI 0x00000018L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO2_MASK__VI 0x00000060L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_4TO3_MASK__VI 0x00000180L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO1_MASK__VI 0x00000600L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO2_MASK__VI 0x00001800L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO3_MASK__VI 0x00006000L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO4_MASK__VI 0x00018000L
#define CB_DEBUG_BUS_15__CC_PF_DCC_COMPRESS_RATIO_6TO5_MASK__VI 0x00060000L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO1_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO2_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO3_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO4_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO5_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO6_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_16__CC_PF_DCC_COMPRESS_RATIO_8TO7_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_17__AC_BUSY_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_17__CACHE_CTRL_BUSY_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_17__CRW_BUSY_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_17__EVICT_PENDING_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_17__FC_RD_PENDING_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_17__FC_WR_PENDING_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_17__LAST_RD_ARB_WINNER_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_17__MC_WR_PENDING_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_17__MU_BUSY_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_17__MU_STATE_MASK__VI 0x0007f800L
#define CB_DEBUG_BUS_17__TILE_INTFC_BUSY_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_17__TQ_BUSY_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_18__ADDR_BUSY_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_18__CACHE_CTL_BUSY_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_18__CLEAR_BUSY_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_18__DAG_BUSY_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_18__DCC_BUSY_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_18__DCS_READ_CC_PENDING_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_18__DCS_READ_EV_PENDING_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_18__DCS_READ_WINNER_LAST_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_18__DCS_WRITE_CC_PENDING_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_18__DCS_WRITE_MC_PENDING_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_18__DOC_BUSY_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_18__DOC_CL_CAM_FULL_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_18__DOC_QT_CAM_FULL_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_18__DOC_QUAD_PTR_FIFO_FULL_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_18__DOC_SECTOR_MASK_FIFO_FULL_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_18__DOC_STALL_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_18__FOP_BUSY_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_18__LAT_BUSY_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_18__MERGE_BUSY_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_18__QUAD_BUSY_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_18__TILE_BUSY_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_18__TILE_RETIREMENT_BUSY_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_19__CS_BUSY_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_19__DC_BUSY_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_19__DC_FIFO_FULL_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_19__DC_READY_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_19__DD_BUSY_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_19__DD_READY_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_19__DF_BUSY_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_19__DF_CLEAR_FIFO_EMPTY_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_19__DF_SKID_FIFO_EMPTY_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_19__DK_BUSY_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_19__DRR_BUSY_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_19__DS_BUSY_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_19__IB_BUSY_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_19__RB_BUSY_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_19__SF_BUSY_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_19__SURF_SYNC_START_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_19__SURF_SYNC_STATE_MASK__VI 0x00000003L
#define CB_DEBUG_BUS_19__TB_BUSY_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_1__CB_BUSY_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALIDB_READYB_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALIDB_READY_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALID_READYB_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_1__CB_TAP_RDREQ_VALID_READY_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALIDB_READYB_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALIDB_READY_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALID_READYB_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_1__CB_TAP_WRREQ_VALID_READY_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALIDB_READYB_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALIDB_READY_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALID_READYB_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_1__CM_FC_TILE_VALID_READY_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALIDB_READYB_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALIDB_READY_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALID_READYB_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_1__DB_CB_LQUAD_VALID_READY_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALIDB_READYB_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALIDB_READY_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALID_READYB_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_1__DB_CB_TILE_VALID_READY_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALIDB_READY_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALID_READYB_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_1__FC_CLEAR_QUAD_VALID_READY_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_20__CC_RDREQ_HAD_ITS_TURN_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_20__CC_WRREQ_FIFO_EMPTY_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_20__CC_WRREQ_HAD_ITS_TURN_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_20__CM_RDREQ_HAD_ITS_TURN_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_20__CM_WRREQ_FIFO_EMPTY_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_20__CM_WRREQ_HAD_ITS_TURN_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_20__DCC_WRREQ_FIFO_EMPTY_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_20__FC_RDREQ_HAD_ITS_TURN_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_20__FC_WRREQ_FIFO_EMPTY_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_20__FC_WRREQ_HAD_ITS_TURN_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_20__MC_RDREQ_CREDITS_MASK__VI 0x0000003fL
#define CB_DEBUG_BUS_20__MC_WRREQ_CREDITS_MASK__VI 0x00000fc0L
#define CB_DEBUG_BUS_21__BB_BUSY_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_21__CC_BUSY_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_21__CM_BUSY_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_21__CORE_SCLK_VLD_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_21__FC_BUSY_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_21__MA_BUSY_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_21__REG_SCLK0_VLD_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_21__REG_SCLK1_VLD_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_READS_MASK__VI 0x00000fffL
#define CB_DEBUG_BUS_22__OUTSTANDING_MC_WRITES_MASK__VI 0x00fff000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALIDB_READYB_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALIDB_READY_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALID_READYB_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_2__CC_IB_SR_FRAG_VALID_READY_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALIDB_READYB_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALIDB_READY_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALID_READYB_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_2__CC_IB_TB_FRAG_VALID_READY_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALIDB_READYB_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALIDB_READY_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALID_READYB_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_2__CC_RB_BC_EVENFRAG_VALID_READY_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALIDB_READYB_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALIDB_READY_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALID_READYB_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_2__FC_CC_QUADFRAG_VALID_READY_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_2__FC_CLEAR_QUAD_VALIDB_READYB_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_2__FC_QUAD_RESIDENCY_STALL_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_2__FOP_FMASK_BYPASS_STALL_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_2__FOP_FMASK_RAW_STALL_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_2__FOP_IN_VALIDB_READYB_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_2__FOP_IN_VALIDB_READY_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_2__FOP_IN_VALID_READYB_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_2__FOP_IN_VALID_READY_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_3__CC_BC_CS_FRAG_VALID_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_3__CC_EVENFIFO_QUAD_RESIDENCY_STALL_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_3__CC_ODDFIFO_QUAD_RESIDENCY_STALL_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_3__CC_RB_BC_ODDFRAG_VALIDB_READYB_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_3__CC_RB_BC_ODDFRAG_VALIDB_READY_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_3__CC_RB_BC_ODDFRAG_VALID_READYB_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_3__CC_RB_BC_ODDFRAG_VALID_READY_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_3__CC_RB_FULL_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_3__CC_SF_FULL_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_3__CM_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_3__CM_CACHE_HIT_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_3__CM_CACHE_REEVICTION_STALL_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_3__CM_CACHE_SECTOR_MISS_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_3__CM_CACHE_TAG_MISS_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_3__CM_TILE_RESIDENCY_STALL_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_3__CM_TQ_FULL_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_32_ABGR_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_32_AR_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_32_GR_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_32_R_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_FP16_ABGR_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_SIGNED16_ABGR_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_3__LQUAD_FORMAT_IS_EXPORT_UNSIGNED16_ABGR_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_3__LQUAD_NO_TILE_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_4__CC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_4__CC_CACHE_HIT_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_4__CC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_4__CC_CACHE_REEVICTION_STALL_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_4__CC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_4__CC_CACHE_SECTOR_MISS_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_4__CC_CACHE_TAG_MISS_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_4__CM_CACHE_ACK_OUTPUT_STALL_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_4__CM_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_4__CM_CACHE_READ_OUTPUT_STALL_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_4__CM_CACHE_REPLACE_PENDING_EVICT_STALL_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_4__CM_CACHE_STALL_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_4__CM_CACHE_WRITE_OUTPUT_STALL_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_4__FC_CACHE_ACK_OUTPUT_STALL_MASK__VI 0x00008000L
#define CB_DEBUG_BUS_4__FC_CACHE_EVICT_NONZERO_INFLIGHT_STALL_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_4__FC_CACHE_HIT_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_4__FC_CACHE_INFLIGHT_COUNTER_MAXIMUM_STALL_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_4__FC_CACHE_READ_OUTPUT_STALL_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_4__FC_CACHE_REEVICTION_STALL_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_4__FC_CACHE_REPLACE_PENDING_EVICT_STALL_MASK__VI 0x00000800L
#define CB_DEBUG_BUS_4__FC_CACHE_SECTOR_MISS_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_4__FC_CACHE_STALL_MASK__VI 0x00010000L
#define CB_DEBUG_BUS_4__FC_CACHE_TAG_MISS_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_4__FC_CACHE_WRITE_OUTPUT_STALL_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_5__CC_CACHE_ACK_OUTPUT_STALL_MASK__VI 0x00000004L
#define CB_DEBUG_BUS_5__CC_CACHE_FLUSH_MASK__VI 0x00020000L
#define CB_DEBUG_BUS_5__CC_CACHE_READ_OUTPUT_STALL_MASK__VI 0x00000001L
#define CB_DEBUG_BUS_5__CC_CACHE_SECTORS_FLUSHED_MASK__VI 0x00380000L
#define CB_DEBUG_BUS_5__CC_CACHE_STALL_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_5__CC_CACHE_TAGS_FLUSHED_MASK__VI 0x00040000L
#define CB_DEBUG_BUS_5__CC_CACHE_WA_TO_RMW_CONVERSION_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_5__CC_CACHE_WRITE_OUTPUT_STALL_MASK__VI 0x00000002L
#define CB_DEBUG_BUS_5__CM_CACHE_DIRTY_SECTORS_FLUSHED_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_5__CM_CACHE_FLUSH_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_5__CM_CACHE_SECTORS_FLUSHED_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_5__CM_CACHE_TAGS_FLUSHED_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_5__FC_CACHE_DIRTY_SECTORS_FLUSHED_MASK__VI 0x0001c000L
#define CB_DEBUG_BUS_5__FC_CACHE_FLUSH_MASK__VI 0x00000200L
#define CB_DEBUG_BUS_5__FC_CACHE_SECTORS_FLUSHED_MASK__VI 0x00003800L
#define CB_DEBUG_BUS_5__FC_CACHE_TAGS_FLUSHED_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_6__CC_CACHE_DIRTY_SECTORS_FLUSHED_MASK__VI 0x00000007L
#define CB_DEBUG_BUS_6__CC_MC_READ_REQUEST_MASK__VI 0x00000020L
#define CB_DEBUG_BUS_6__CC_MC_WRITE_REQUEST_MASK__VI 0x00000100L
#define CB_DEBUG_BUS_6__CM_MC_READ_REQUESTS_IN_FLIGHT_MASK__VI 0x0001fe00L
#define CB_DEBUG_BUS_6__CM_MC_READ_REQUEST_MASK__VI 0x00000008L
#define CB_DEBUG_BUS_6__CM_MC_WRITE_REQUEST_MASK__VI 0x00000040L
#define CB_DEBUG_BUS_6__FC_MC_READ_REQUEST_MASK__VI 0x00000010L
#define CB_DEBUG_BUS_6__FC_MC_WRITE_REQUEST_MASK__VI 0x00000080L
#define CB_DEBUG_BUS_7__CC_MC_READ_REQUESTS_IN_FLIGHT_MASK__VI 0x001ff800L
#define CB_DEBUG_BUS_7__FC_MC_READ_REQUESTS_IN_FLIGHT_MASK__VI 0x000007ffL
#define CB_DEBUG_BUS_8__CM_MC_WRITE_REQUESTS_IN_FLIGHT_MASK__VI 0x000000ffL
#define CB_DEBUG_BUS_8__FC_MC_WRITE_REQUESTS_IN_FLIGHT_MASK__VI 0x0007ff00L
#define CB_DEBUG_BUS_8__FC_SEQUENCER_CLEAR_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_8__FC_SEQUENCER_ELIMINATE_FAST_CLEAR_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_8__FC_SEQUENCER_FMASK_COMPRESSION_DISABLE_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_8__FC_SEQUENCER_FMASK_DECOMPRESS_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_9__CC_MC_WRITE_REQUESTS_IN_FLIGHT_MASK__VI 0x000003ffL
#define CB_DEBUG_BUS_9__CC_SURFACE_SYNC_MASK__VI 0x00000400L
#define CB_DEBUG_BUS_9__DEBUG_BUS_DRAWN_PIXEL_MASK__VI 0x00078000L
#define CB_DEBUG_BUS_9__DEBUG_BUS_DRAWN_QUAD_FRAGMENT_MASK__VI 0x00080000L
#define CB_DEBUG_BUS_9__DEBUG_BUS_DRAWN_QUAD_MASK__VI 0x00004000L
#define CB_DEBUG_BUS_9__DEBUG_BUS_DRAWN_TILE_MASK__VI 0x00100000L
#define CB_DEBUG_BUS_9__DUAL_SOURCE_COLOR_QUAD_FRAGMENT_MASK__VI 0x00002000L
#define CB_DEBUG_BUS_9__EVENT_ALL_MASK__VI 0x00200000L
#define CB_DEBUG_BUS_9__EVENT_CACHE_FLUSH_TS_MASK__VI 0x00400000L
#define CB_DEBUG_BUS_9__EVENT_CONTEXT_DONE_MASK__VI 0x00800000L
#define CB_DEBUG_BUS_9__EXPORT_32_ABGR_QUAD_FRAGMENT_MASK__VI 0x00001000L
#define CB_DEBUG_BUS_9__TWO_PROBE_QUAD_FRAGMENT_MASK__VI 0x00000800L
#define CB_HW_CONTROL_2__CHICKEN_BITS_MASK__VI 0xf0000000L
#define CB_HW_CONTROL_2__DRR_ASSUMED_FIFO_DEPTH_DIV8_MASK__VI 0x0f000000L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_OVWR_STATUS_ACCUM_MASK__VI 0x00000020L
#define CB_HW_CONTROL_3__DISABLE_CC_CACHE_PANIC_GATING_MASK__VI 0x00000080L
#define CB_HW_CONTROL_3__DISABLE_CMASK_LAST_QUAD_INSERTION_MASK__VI 0x00000800L
#define CB_HW_CONTROL_3__DISABLE_FAST_CLEAR_FETCH_OPT_MASK__VI 0x00000004L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_CAM_CLR_MASK__VI 0x00000010L
#define CB_HW_CONTROL_3__DISABLE_OVERWRITE_COMBINER_TARGET_MASK_VALIDATION_MASK__VI 0x00000100L
#define CB_HW_CONTROL_3__DISABLE_QUAD_MARKER_DROP_STOP_MASK__VI 0x00000008L
#define CB_HW_CONTROL_3__DISABLE_ROP3_FIXES_OF_BUG_511967_MASK__VI 0x00001000L
#define CB_HW_CONTROL_3__DISABLE_SHADER_BLEND_OPTS_MASK__VI 0x00000400L
#define CB_HW_CONTROL_3__RAM_ADDRESS_CONFLICTS_DISALLOWED_MASK__VI 0x00000002L
#define CB_HW_CONTROL_3__SPLIT_ALL_FAST_MODE_TRANSFERS_MASK__VI 0x00000200L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_GEN3_EN_PIN_A_MASK__VI 0x00000002L
#define CC_BIF_BU_PINSTRAP0__STRAP_BIF_VGA_DIS_PIN_MASK__VI 0x00000010L
#define CC_BIF_BU_PINSTRAP0__STRAP_TX_CFG_DRV_FULL_SWING_MASK__VI 0x00000020L
#define CC_BIF_BX_PINSTRAP0__STRAP_BIF_VGA_DIS_PIN_MASK__VI 0x00000010L
#define CC_BIF_BX_PINSTRAP0__STRAP_TX_CFG_DRV_FULL_SWING_MASK__VI 0x00000020L
#define CC_BIF_BX_PINSTRAP1__STRAP_BIF_AUDIO_EN_PIN_MASK__VI 0x00000002L
#define CC_BIF_BX_PINSTRAP1__STRAP_BIF_CEC_EN_PIN_MASK__VI 0x00000004L
#define CC_BIF_BX_PINSTRAP2__STRAP_BIF_BIOS_ROM_EN_MASK__VI 0x00000010L
#define CC_BIF_BX_PINSTRAP2__STRAP_BIF_MEM_AP_SIZE_PIN_MASK__VI 0x0000000eL
#define CC_BIF_BX_STRAP0__STRAP_BIF_AUDIO_EN_MASK__VI 0x02000000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_AZ_64BAR_DIS_A_MASK__VI 0x10000000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_F0_64BAR_DIS_A_MASK__VI 0x04000000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_IO_BAR_DIS_MASK__VI 0x00020000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_LFB_ERRMSG_EN_MASK__VI 0x40000000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_MSI_FIRST_BE_FULL_PAYLOAD_EN_MASK__VI 0x00010000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_VF_DOORBELL_APER_SIZE_MASK__VI 0x01800000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_VF_MEM_AP_SIZE_MASK__VI 0x001c0000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_VF_REG_AP_SIZE_MASK__VI 0x00600000L
#define CC_BIF_BX_STRAP0__STRAP_BIF_XSTCLK_SWITCH_OVERRIDE_MASK__VI 0x20000000L
#define CC_BIF_BX_STRAP0__STRAP_CEC_64BAR_DIS_MASK__VI 0x08000000L
#define CC_BIF_BX_STRAP0__STRAP_RESERVED_MASK__VI 0x80000000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F0_BAR_EN_MASK__VI 0x00000100L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F0_LEGACY_DEVICE_TYPE_EN_MASK__VI 0x00000004L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F0_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x00200000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F1_LEGACY_DEVICE_TYPE_EN_MASK__VI 0x00000008L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F1_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x00400000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F2_LEGACY_DEVICE_TYPE_EN_MASK__VI 0x00000010L
#define CC_BIF_BX_STRAP1__STRAP_BIF_F2_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x00800000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_MAX_PASID_WIDTH_MASK__VI 0x0003e000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_RX_IGNORE_EP_ERR_MASK__VI 0x00000080L
#define CC_BIF_BX_STRAP1__STRAP_BIF_RX_IGNORE_MSG_ERR_MASK__VI 0x00000040L
#define CC_BIF_BX_STRAP1__STRAP_BIF_SRIOV_EN_MASK__VI 0x01000000L
#define CC_BIF_BX_STRAP1__STRAP_BIF_VGA_DIS_MASK__VI 0x00000002L
#define CC_BIF_BX_STRAP1__STRAP_CEC_PME_SUPPORT_EN_MASK__VI 0x00100000L
#define CC_BIF_BX_STRAP1__STRAP_GPU_PME_SUPPORT_EN_MASK__VI 0x00080000L
#define CC_BIF_BX_STRAP1__STRAP_PME_SUPPORT_COMPLIANCE_EN_MASK__VI 0x00000020L
#define CC_BIF_BX_STRAP1__STRAP_RESERVED_MASK__VI 0xfe000000L
#define CC_BIF_BX_STRAP2__STRAP_BIF_IOV_LKRST_DIS_MASK__VI 0x00000002L
#define CC_BIF_BX_STRAP2__STRAP_BIF_MSI_CLR_PENDING_EN_MASK__VI 0x00000004L
#define CC_BIF_BX_STRAP2__STRAP_RESERVED_MASK__VI 0xfffffff8L
#define CC_BIF_HARDCODE_STRAPS0__STRAP_BIF_F2_BASE_CLASS_MASK__VI 0x1fe00000L
#define CC_BIF_HARDCODE_STRAPS1__STRAP_BIF_F1_BASE_CLASS_MASK__VI 0x00001fe0L
#define CC_BIF_HARDCODE_STRAPS1__STRAP_BIF_MST_ADR64_EN_MASK__VI 0x80000000L
#define CC_BIF_HARDCODE_STRAPS3__STRAP_BIF_F0_BASE_CLASS_MASK__VI 0x000000ffL
#define CC_BIF_SMB_PINSTRAP0__STRAP_BIF_SMBUS_DIS_MASK__VI 0x00000002L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_ARP_DIS_MASK__VI 0x00000002L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_BACKUP_EN_MASK__VI 0x00000040L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_FILTER_DIS_MASK__VI 0x00000080L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_HOLD_SMBCLK_LOW_DIS_MASK__VI 0x00000008L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_NOTIFY_ARP_MST_DIS_MASK__VI 0x00000010L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_THM_OVERRIDE_DIS_MASK__VI 0x00000004L
#define CC_BIF_SMB_STRAP0__STRAP_BIF_SMBUS_UDID_RAN_NUM_DIS_MASK__VI 0x00000100L
#define CC_BIF_SMB_STRAP1__STRAP_BIF_F0_DEVICE_ID_MASK__VI 0x000ffff0L
#define CC_BIF_SMB_STRAP1__STRAP_BIF_F0_MINOR_REV_ID_MASK__VI 0x07000000L
#define CC_BIF_SMB_STRAP2__STRAP_BIF_F0_SUBSYS_ID_MASK__VI 0x0001fffeL
#define CC_BIF_SMB_STRAP3__STRAP_BIF_F0_SUBSYS_VEN_ID_MASK__VI 0x003fffc0L
#define CC_BIF_SMB_STRAP4__STRAP_BIF_VENDOR_ID_MASK__VI 0x00000008L
#define CC_BIF_STRAP0__STRAP_BIF_2VC_EN_MASK__VI 0x00000004L
#define CC_BIF_STRAP0__STRAP_BIF_ECN1P1_EN_MASK__VI 0x00010000L
#define CC_BIF_STRAP0__STRAP_BIF_F0_CPL_ABORT_ERR_EN_MASK__VI 0x00000010L
#define CC_BIF_STRAP0__STRAP_BIF_GEN2_COMPLIANCE_MASK__VI 0x00020000L
#define CC_BIF_STRAP0__STRAP_BIF_GSKT_SpareRegs_MASK__VI 0x03e00000L
#define CC_BIF_STRAP0__STRAP_BIF_GSKT_TxFifoBypass_MASK__VI 0x00040000L
#define CC_BIF_STRAP0__STRAP_BIF_GSKT_TxFifoDelay2_MASK__VI 0x00100000L
#define CC_BIF_STRAP0__STRAP_BIF_GSKT_TxFifoDelay_MASK__VI 0x00080000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_CHECK_DATA_RATE_MASK__VI 0x00008000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_SELECT_DEEMPHASIS_MASK__VI 0x00001000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_UPCONFIGURE_DIS_MASK__VI 0x00004000L
#define CC_BIF_STRAP0__STRAP_BIF_LC_UPCONFIGURE_SUPPORT_MASK__VI 0x00002000L
#define CC_BIF_STRAP0__STRAP_BIF_MSTCPL_TIMEOUT_EN_MASK__VI 0x00000008L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_BE_ERR_MASK__VI 0x00000040L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_CFG_ERR_MASK__VI 0x00000080L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_CPL_ERR_MASK__VI 0x00000100L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_IO_ERR_MASK__VI 0x00000020L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_LEN_MISMATCH_ERR_MASK__VI 0x00000200L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_MAX_PAYLOAD_ERR_MASK__VI 0x00000400L
#define CC_BIF_STRAP0__STRAP_BIF_RX_IGNORE_TC_ERR_MASK__VI 0x00000800L
#define CC_BIF_STRAP0__STRAP_RESERVED_0_MASK__VI 0xfc000000L
#define CC_BIF_STRAP10_A__STRAP_BIF_BCH_ECC_EN_A_MASK__VI 0x00000002L
#define CC_BIF_STRAP10_A__STRAP_BIF_BYPASS_RCVR_DET_A_MASK__VI 0x00000200L
#define CC_BIF_STRAP10_A__STRAP_BIF_COMPLIANCE_DIS_A_MASK__VI 0x00000100L
#define CC_BIF_STRAP10_A__STRAP_BIF_FORCE_COMPLIANCE_A_MASK__VI 0x00000020L
#define CC_BIF_STRAP10_A__STRAP_BIF_GEN2_EN_A_MASK__VI 0x00000800L
#define CC_BIF_STRAP10_A__STRAP_BIF_LANE_NEGOTIATION_A_MASK__VI 0x0001c000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_AUTO_DISABLE_SPEED_SUPPORT_EN_A_MASK__VI 0x00000400L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL_A_MASK__VI          \
  0x0c000000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_BYPASS_EQ_A_MASK__VI 0x00000010L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_BYPASS_EQ_REQ_PHASE_A_MASK__VI 0x00000008L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_ELEC_IDLE_MODE_A_MASK__VI 0x00060000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_EQ_SEARCH_MODE_A_MASK__VI 0x00600000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_INIT_SPEED_NEG_IN_L0s_EN_A_MASK__VI 0x00000080L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_INIT_SPEED_NEG_IN_L1_EN_A_MASK__VI 0x00000040L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_SPC_MODE_2P5GT_A_MASK__VI 0x10000000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_SPC_MODE_5GT_A_MASK__VI 0x20000000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_SPC_MODE_8GT_A_MASK__VI 0x40000000L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_TARGET_LINK_SPEED_OVERRIDE_EN_A_MASK__VI 0x00000004L
#define CC_BIF_STRAP10_A__STRAP_BIF_LC_TEST_TIMER_SEL_A_MASK__VI 0x00003000L
#define CC_BIF_STRAP10_A__STRAP_BIF_SKIP_INTERVAL_A_MASK__VI 0x03800000L
#define CC_BIF_STRAP10_A__STRAP_BIF_TARGET_LINK_SPEED_A_MASK__VI 0x00180000L
#define CC_BIF_STRAP11_A__STRAP_BIF_FTS_yTSx_COUNT_A_MASK__VI 0x00018000L
#define CC_BIF_STRAP11_A__STRAP_BIF_L1_ACCEPTABLE_LATENCY_A_MASK__VI 0x0000000eL
#define CC_BIF_STRAP11_A__STRAP_BIF_L1_EXIT_LATENCY_A_MASK__VI 0x00000070L
#define CC_BIF_STRAP11_A__STRAP_BIF_LC_L0S_INACTIVITY_A_MASK__VI 0x01e00000L
#define CC_BIF_STRAP11_A__STRAP_BIF_LC_L1_INACTIVITY_A_MASK__VI 0x001e0000L
#define CC_BIF_STRAP11_A__STRAP_BIF_LONG_yTSx_COUNT_A_MASK__VI 0x00000600L
#define CC_BIF_STRAP11_A__STRAP_BIF_MED_yTSx_COUNT_A_MASK__VI 0x00001800L
#define CC_BIF_STRAP11_A__STRAP_BIF_PM_SUPPORT_A_MASK__VI 0x00000180L
#define CC_BIF_STRAP11_A__STRAP_BIF_SHORT_yTSx_COUNT_A_MASK__VI 0x00006000L
#define CC_BIF_STRAP11_A__STRAP_RESERVED_11_A_MASK__VI 0xfe000000L
#define CC_BIF_STRAP1__STRAP_BIF_ECRC_CHECK_EN_MASK__VI 0x01000000L
#define CC_BIF_STRAP1__STRAP_BIF_F0_ATS_EN_MASK__VI 0x20000000L
#define CC_BIF_STRAP1__STRAP_BIF_F2_POISONED_ADVISORY_NONFATAL_MASK__VI 0x80000000L
#define CC_BIF_STRAP1__STRAP_BIF_MSI_EN_MASK__VI 0x40000000L
#define CC_BIF_STRAP1__STRAP_BIF_SYMALIGN_MODE_MASK__VI 0x00800000L
#define CC_BIF_STRAP2__STRAP_BIF_AER_EN_MASK__VI 0x00000002L
#define CC_BIF_STRAP2__STRAP_BIF_ALWAYS_USE_FAST_TXCLK_MASK__VI 0x00000100L
#define CC_BIF_STRAP2__STRAP_BIF_BYPASS_SCRAMBLER_MASK__VI 0x00000020L
#define CC_BIF_STRAP2__STRAP_BIF_ERR_REPORTING_DIS_MASK__VI 0x00000200L
#define CC_BIF_STRAP2__STRAP_BIF_EXTENDED_TAG_ECN_EN_MASK__VI 0x00000400L
#define CC_BIF_STRAP2__STRAP_BIF_F0_MSI_MULTI_CAP_MASK__VI 0x03800000L
#define CC_BIF_STRAP2__STRAP_BIF_F0_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00000800L
#define CC_BIF_STRAP2__STRAP_BIF_F0_VC_EN_MASK__VI 0x00000004L
#define CC_BIF_STRAP2__STRAP_BIF_F1_MSI_MULTI_CAP_MASK__VI 0x1c000000L
#define CC_BIF_STRAP2__STRAP_BIF_F1_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00001000L
#define CC_BIF_STRAP2__STRAP_BIF_F2_MSI_MULTI_CAP_MASK__VI 0xe0000000L
#define CC_BIF_STRAP2__STRAP_BIF_FORCE_CDR_MODE_MASK__VI 0x00000080L
#define CC_BIF_STRAP2__STRAP_BIF_FORCE_GEN2_MODE_MASK__VI 0x00000040L
#define CC_BIF_STRAP2__STRAP_BIF_LC_CDR_SET_TYPE_MASK__VI 0x00018000L
#define CC_BIF_STRAP2__STRAP_BIF_STRAP_F0_ATOMIC_64BIT_EN_MASK__VI 0x00100000L
#define CC_BIF_STRAP2__STRAP_BIF_STRAP_F0_ATOMIC_EN_MASK__VI 0x00020000L
#define CC_BIF_STRAP2__STRAP_BIF_STRAP_F1_ATOMIC_64BIT_EN_MASK__VI 0x00200000L
#define CC_BIF_STRAP2__STRAP_BIF_STRAP_F1_ATOMIC_EN_MASK__VI 0x00040000L
#define CC_BIF_STRAP2__STRAP_BIF_STRAP_F2_ATOMIC_64BIT_EN_MASK__VI 0x00400000L
#define CC_BIF_STRAP2__STRAP_BIF_STRAP_F2_ATOMIC_EN_MASK__VI 0x00080000L
#define CC_BIF_STRAP2__STRAP_BIF_TEST_TOGGLE_MODE_MASK__VI 0x00000008L
#define CC_BIF_STRAP2__STRAP_BIF_TEST_TOGGLE_PATTERN_MASK__VI 0x00000010L
#define CC_BIF_STRAP2__STRAP_BIF_TX_TEST_ALL_MASK__VI 0x00006000L
#define CC_BIF_STRAP3__STRAP_BIF_FLR_EN_MASK__VI 0x00000010L
#define CC_BIF_STRAP3__STRAP_BIF_FORCE_GEN3_MODE_MASK__VI 0x00000004L
#define CC_BIF_STRAP3__STRAP_BIF_GEN3_COMPLIANCE_MASK__VI 0x00000020L
#define CC_BIF_STRAP3__STRAP_BIF_INTERNAL_ERR_EN_MASK__VI 0x00000008L
#define CC_BIF_STRAP3__STRAP_BIF_LC_CDR_TEST_OFF_ENCODE_MASK__VI 0x00c00000L
#define CC_BIF_STRAP3__STRAP_BIF_NO_SOFT_RESET_MASK__VI 0x00000002L
#define CC_BIF_STRAP3__STRAP_BIF_SRIOV_EN_MASK__VI 0x04000000L
#define CC_BIF_STRAP3__STRAP_BIF_SUBSYS_VEN_ID_MASK__VI 0x003fffc0L
#define CC_BIF_STRAP3__STRAP_BIF_TOTAL_VFS_MASK__VI 0xf8000000L
#define CC_BIF_STRAP3__STRAP_PLL_CMP_FREQ_MODE_MASK__VI 0x03000000L
#define CC_BIF_STRAP4__STRAP_BIF_F0_MAX_PAYLOAD_SUPPORT_MASK__VI 0x00000070L
#define CC_BIF_STRAP4__STRAP_BIF_LTR_SUPPORTED_MASK__VI 0x00000002L
#define CC_BIF_STRAP4__STRAP_BIF_OBFF_SUPPORTED_MASK__VI 0x0000000cL
#define CC_BIF_STRAP4__STRAP_BIF_PWR_BUDGET_DATA_8T0_0_MASK__VI 0x00007f80L
#define CC_BIF_STRAP4__STRAP_BIF_PWR_BUDGET_DATA_8T0_1_MASK__VI 0x007f8000L
#define CC_BIF_STRAP4__STRAP_BIF_PWR_BUDGET_DATA_8T0_2_MASK__VI 0x7f800000L
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_DATA_8T0_3_MASK__VI 0x000001feL
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_DATA_8T0_4_MASK__VI 0x0001fe00L
#define CC_BIF_STRAP5__STRAP_BIF_PWR_BUDGET_DATA_8T0_5_MASK__VI 0x01fe0000L
#define CC_BIF_STRAP6__STRAP_BIF_F0_DPA_EN_MASK__VI 0x00000002L
#define CC_BIF_STRAP6__STRAP_BIF_F2_CPL_ABORT_ERR_EN_MASK__VI 0x00000004L
#define CC_BIF_STRAP6__STRAP_BIF_VENDOR_ID_MASK__VI 0x00000008L
#define CC_BIF_STRAP6__STRAP_RESERVED_6_MASK__VI 0xfffffff0L
#define CC_BIF_STRAP7__STRAP_BIF_F0_BAR_EN_MASK__VI 0x00000100L
#define CC_BIF_STRAP7__STRAP_BIF_F0_LEGACY_DEVICE_TYPE_EN_MASK__VI 0x00000004L
#define CC_BIF_STRAP7__STRAP_BIF_F1_LEGACY_DEVICE_TYPE_EN_MASK__VI 0x00000008L
#define CC_BIF_STRAP7__STRAP_BIF_F2_LEGACY_DEVICE_TYPE_EN_MASK__VI 0x00000010L
#define CC_BIF_STRAP7__STRAP_BIF_MAX_PASID_WIDTH_MASK__VI 0x0003e000L
#define CC_BIF_STRAP7__STRAP_BIF_RX_IGNORE_EP_ERR_MASK__VI 0x00000080L
#define CC_BIF_STRAP7__STRAP_BIF_RX_IGNORE_MSG_ERR_MASK__VI 0x00000040L
#define CC_BIF_STRAP7__STRAP_BIF_VGA_DIS_MASK__VI 0x00000002L
#define CC_BIF_STRAP7__STRAP_CEC_PME_SUPPORT_EN_MASK__VI 0x00100000L
#define CC_BIF_STRAP7__STRAP_GPU_PME_SUPPORT_EN_MASK__VI 0x00080000L
#define CC_BIF_STRAP7__STRAP_PME_SUPPORT_COMPLIANCE_EN_MASK__VI 0x00000020L
#define CC_BIF_STRAP7__STRAP_RESERVED_MASK__VI 0xffe00000L
#define CC_BIF_STRAP8__STRAP_BIF_ARI_EN_MASK__VI 0x00000004L
#define CC_BIF_STRAP8__STRAP_BIF_CFG_REG_RESET_ONLY_MASK__VI 0x00040000L
#define CC_BIF_STRAP8__STRAP_BIF_F0_ACS_EN_MASK__VI 0x00004000L
#define CC_BIF_STRAP8__STRAP_BIF_F0_DSN_EN_MASK__VI 0x00000800L
#define CC_BIF_STRAP8__STRAP_BIF_F1_ACS_EN_MASK__VI 0x00008000L
#define CC_BIF_STRAP8__STRAP_BIF_F1_BAR_EN_MASK__VI 0x00000200L
#define CC_BIF_STRAP8__STRAP_BIF_F1_DPA_EN_MASK__VI 0x00000020L
#define CC_BIF_STRAP8__STRAP_BIF_F1_DSN_EN_MASK__VI 0x00001000L
#define CC_BIF_STRAP8__STRAP_BIF_F1_PWR_EN_MASK__VI 0x00000080L
#define CC_BIF_STRAP8__STRAP_BIF_F1_VC_EN_MASK__VI 0x00000008L
#define CC_BIF_STRAP8__STRAP_BIF_F2_ACS_EN_MASK__VI 0x00010000L
#define CC_BIF_STRAP8__STRAP_BIF_F2_BAR_EN_MASK__VI 0x00000400L
#define CC_BIF_STRAP8__STRAP_BIF_F2_DPA_EN_MASK__VI 0x00000040L
#define CC_BIF_STRAP8__STRAP_BIF_F2_DSN_EN_MASK__VI 0x00002000L
#define CC_BIF_STRAP8__STRAP_BIF_F2_PWR_EN_MASK__VI 0x00000100L
#define CC_BIF_STRAP8__STRAP_BIF_F2_VC_EN_MASK__VI 0x00000010L
#define CC_BIF_STRAP8__STRAP_BIF_LINK_DOWN_RESET_EN_MASK__VI 0x00080000L
#define CC_BIF_STRAP8__STRAP_BIF_MC_EN_MASK__VI 0x00000002L
#define CC_BIF_STRAP8__STRAP_PHY_CALIB_RST_MASK__VI 0x00020000L
#define CC_BIF_STRAP8__STRAP_RESERVED_8_MASK__VI 0xfff00000L
#define CC_BIF_STRAP9_A__STRAP_BIF_E2E_PREFIX_EN_A_MASK__VI 0x00000002L
#define CC_BIF_STRAP9_A__STRAP_BIF_EXTENDED_FMT_SUPPORTED_A_MASK__VI 0x00000004L
#define CC_BIF_STRAP9_A__STRAP_BIF_INITIAL_N_FTS_A_MASK__VI 0x00ff0000L
#define CC_BIF_STRAP9_A__STRAP_BIF_L0S_ACCEPTABLE_LATENCY_A_MASK__VI 0x07000000L
#define CC_BIF_STRAP9_A__STRAP_BIF_L0S_EXIT_LATENCY_A_MASK__VI 0x38000000L
#define CC_BIF_STRAP9_A__STRAP_BIF_LC_EQ_FS_A_MASK__VI 0x0000fc00L
#define CC_BIF_STRAP9_A__STRAP_BIF_LC_EQ_LF_A_MASK__VI 0x000003f0L
#define CC_BIF_STRAP9_A__STRAP_BIF_LC_X12_NEGOTIATION_DIS_A_MASK__VI 0x00000008L
#define CC_FCTRL_FUSES__EXT_EFUSE_MACRO_PRESENT_MASK__VI 0x00000002L
#define CC_FCTRL_FUSES__WRITE_DIS_MASK__VI 0x00000001L
#define CC_GC_SHADER_RATE_CONFIG__DPFP_RATE_MASK__VI 0x00000006L
#define CC_GC_SHADER_RATE_CONFIG__HALF_LDS_MASK__VI 0x00000010L
#define CC_GC_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK__VI 0x00000008L
#define CC_GC_SHADER_RATE_CONFIG__WRITE_DIS_MASK__VI 0x00000001L
#define CC_HARVEST_FUSES__ACP_EXISTS_MASK__VI 0x00000040L
#define CC_HARVEST_FUSES__DC_DISABLE_MASK__VI 0x00003f00L
#define CC_HARVEST_FUSES__UVD_DISABLE_MASK__VI 0x00000010L
#define CC_HARVEST_FUSES__VCE_DISABLE_MASK__VI 0x00000006L
#define CC_HARVEST_FUSES__WRITE_DIS_MASK__VI 0x00000001L
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE_MASK__VI 0x00080000L
#define CC_RCU_FUSES__DSMU_DISABLE_MASK__VI 0x00800000L
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE_MASK__VI 0x00008000L
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE_MASK__VI 0x00010000L
#define CC_RCU_FUSES__MEM_HARDREP_EN_MASK__VI 0x00200000L
#define CC_RCU_FUSES__PCIE_INIT_DISABLE_MASK__VI 0x00400000L
#define CC_RCU_FUSES__PHY_FUSE_VALID_MASK__VI 0x02000000L
#define CC_RCU_FUSES__RCU_SPARE_MASK__VI 0xfc000000L
#define CC_RCU_FUSES__RED_WRITE_DIS_MASK__VI 0x00100000L
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE_MASK__VI 0x00040000L
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE_MASK__VI 0x00004000L
#define CC_RCU_FUSES__WRP_FUSE_VALID_MASK__VI 0x01000000L
#define CC_RCU_FUSES__XFIRE_DISABLE_MASK__VI 0x00020000L
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY0_MASK__VI 0x00001000L
#define CC_SYS_RB_REDUNDANCY__EN_REDUNDANCY1_MASK__VI 0x00100000L
#define CC_SYS_RB_REDUNDANCY__FAILED_RB0_MASK__VI 0x00000f00L
#define CC_SYS_RB_REDUNDANCY__FAILED_RB1_MASK__VI 0x000f0000L
#define CC_TST_ID_STRAPS__ATI_REV_ID_MASK__VI 0xf0000000L
#define CFG_LNC_WINDOW__CFG_LNC_WINDOW0_MASK__VI 0x00ffffffL
#define CGTT_CPC_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__VI 0x20000000L
#define CGTT_CPF_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__VI 0x20000000L
#define CGTT_CP_CLK_CTRL__SOFT_OVERRIDE_PERFMON_MASK__VI 0x20000000L
#define CGTT_SQG_CLK_CTRL__PERFMON_OVERRIDE_MASK__VI 0x20000000L
#define CGTT_SQG_CLK_CTRL__TTRACE_OVERRIDE_MASK__VI 0x10000000L
#define CGTT_SQ_CLK_CTRL__PERFMON_OVERRIDE_MASK__VI 0x20000000L
#define CGTT_SX_CLK_CTRL1__DBG_EN_MASK__VI 0x01000000L
#define CGTT_SX_CLK_CTRL2__DBG_EN_MASK__VI 0x01000000L
#define CGTT_SX_CLK_CTRL3__DBG_EN_MASK__VI 0x01000000L
#define CGTT_SX_CLK_CTRL4__DBG_EN_MASK__VI 0x01000000L
#define CGTT_VGT_CLK_CTRL__TESS_OVERRIDE_MASK__VI 0x10000000L
#define CGTT_WD_CLK_CTRL__TESS_OVERRIDE_MASK__VI 0x10000000L
#define CG_ACLK_DIV_CNTL__ACLK_DIV_DIR_CNTL_DIVIDER_MASK__VI 0x0001fc00L
#define CG_ACLK_DIV_CNTL__ACLK_DIV_DIR_CNTL_EN_MASK__VI 0x00000100L
#define CG_ACLK_DIV_CNTL__ACLK_DIV_DIR_CNTL_TOG_MASK__VI 0x00000200L
#define CG_ACLK_DIV_CNTL__ACLK_DIV_DIVIDER_MASK__VI 0x0000007fL
#define CG_ACLK_DIV_PSPCLK_OVERCLOCKING_ATTEMPTS__ACLK_DIV_ATTEMPTS_MASK__VI 0x0000ffffL
#define CG_ACLK_DIV_PSPCLK_OVERCLOCKING_ATTEMPTS__PSPCLK_ATTEMPTS_MASK__VI 0xffff0000L
#define CG_ACLK_DIV_STATUS__ACLK_DIV_DIR_CNTL_DONETOG_MASK__VI 0x00000002L
#define CG_ACLK_DIV_STATUS__ACLK_DIV_STATUS_MASK__VI 0x00000001L
#define CG_CGTT_OVERRIDE_0__CG_SMU_cgtt_lclk_override_MASK__VI 0x00000002L
#define CG_CLK_DIVIDER_STATUS_2__ACLK_DIV_DIVIDER_STATUS_MASK__VI 0x0000007fL
#define CG_CLK_DIVIDER_STATUS_2__PSPCLK_DIVIDER_STATUS_MASK__VI 0x00007f00L
#define CG_FPS_CNT__FPS_CNT_MASK__VI 0xffffffffL
#define CG_PSPCLK_CNTL__PSPCLK_DIR_CNTL_DIVIDER_MASK__VI 0x0001fc00L
#define CG_PSPCLK_CNTL__PSPCLK_DIR_CNTL_EN_MASK__VI 0x00000100L
#define CG_PSPCLK_CNTL__PSPCLK_DIR_CNTL_TOG_MASK__VI 0x00000200L
#define CG_PSPCLK_CNTL__PSPCLK_DIVIDER_MASK__VI 0x0000007fL
#define CG_PSPCLK_STATUS__PSPCLK_DIR_CNTL_DONETOG_MASK__VI 0x00000002L
#define CG_PSPCLK_STATUS__PSPCLK_STATUS_MASK__VI 0x00000001L
#define CG_SPLL_FUNC_CNTL_2__SPLL_BYPASS_CHG_MASK__VI 0x00400000L
#define CG_SPLL_FUNC_CNTL_2__SPLL_TEST_UNLOCK_CLR_MASK__VI 0x40000000L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EN_MASK__SI__CI 0x000000c0L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EN_MASK__VI 0x00000180L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_SEL_MASK__SI__CI 0x00000030L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_EXT_SEL_MASK__VI 0x00000060L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_TEST_SEL_MASK__SI__CI 0x00000007L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SCLK_TEST_SEL_MASK__VI 0x0000000fL
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_MASK__SI__CI 0x0003ff00L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SPARE_MASK__VI 0x0007fc00L
#define CG_SPLL_FUNC_CNTL_4__SPLL_SSAMP_EN_MASK__VI 0x00000200L
#define CG_SPLL_FUNC_CNTL_5__PLLBYPASS_MASK__VI 0x00000800L
#define CG_SPLL_FUNC_CNTL_5__REFCLK_BYPASS_EN_MASK__VI 0x00000400L
#define CG_SPLL_FUNC_CNTL_6__SPLL_LF_CNTR_MASK__VI 0xfe000000L
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_CNTRL_IN_MASK__VI 0x001e0000L
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_CNTRL_OUT_MASK__VI 0x01e00000L
#define CG_SPLL_FUNC_CNTL_6__SPLL_VCTL_EN_MASK__VI 0x00010000L
#define CG_SPLL_FUNC_CNTL_7__SPLL_BW_CNTRL_MASK__VI 0x00000fffL
#define CG_SPLL_FUNC_CNTL__SPLL_BGADJ_MASK__SI__CI 0xf0000000L
#define CG_SPLL_FUNC_CNTL__SPLL_BGADJ_MASK__VI 0x0003c000L
#define CG_SPLL_FUNC_CNTL__SPLL_BG_PWRON_MASK__VI 0x00002000L
#define CG_SPLL_FUNC_CNTL__SPLL_BYPASS_THRU_DFS_MASK__VI 0x00000010L
#define CG_SPLL_FUNC_CNTL__SPLL_OTEST_LOCK_EN_MASK__VI 0x10000000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_EN_MASK__VI 0x00001000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_MASK__SI__CI 0x07f00000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_MASK__VI 0x01fc0000L
#define CG_SPLL_FUNC_CNTL__SPLL_PDIV_A_UPDATE_MASK__VI 0x00000800L
#define CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK__VI 0x00000002L
#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV_MASK__SI__CI 0x000003f0L
#define CG_SPLL_FUNC_CNTL__SPLL_REF_DIV_MASK__VI 0x000007e0L
#define CG_SPLL_FUNC_CNTL__SPLL_REG_BIAS_MASK__VI 0x0e000000L
#define CG_SPLL_STATUS__SPLL_DIVA_ACK_MASK__VI 0x02000000L
#define CG_SPLL_STATUS__SPLL_LOCK_TIMER_DONE_MASK__VI 0x01000000L
#define CG_SPLL_STATUS__SPLL_OTEST_LOCK_MASK__VI 0x00800000L
#define CG_ULV_VOTING__ACP_ULV_VOTE_EN_MASK__VI 0x00000040L
#define CG_ULV_VOTING__DC_AZ_ULV_VOTE_EN_MASK__VI 0x00000400L
#define CG_ULV_VOTING__GRBM_0_ULV_VOTE_EN_MASK__VI 0x00001000L
#define CG_ULV_VOTING__GRBM_10_ULV_VOTE_EN_MASK__VI 0x00400000L
#define CG_ULV_VOTING__GRBM_11_ULV_VOTE_EN_MASK__VI 0x00800000L
#define CG_ULV_VOTING__GRBM_12_ULV_VOTE_EN_MASK__VI 0x01000000L
#define CG_ULV_VOTING__GRBM_13_ULV_VOTE_EN_MASK__VI 0x02000000L
#define CG_ULV_VOTING__GRBM_14_ULV_VOTE_EN_MASK__VI 0x04000000L
#define CG_ULV_VOTING__GRBM_15_ULV_VOTE_EN_MASK__VI 0x08000000L
#define CG_ULV_VOTING__GRBM_1_ULV_VOTE_EN_MASK__VI 0x00002000L
#define CG_ULV_VOTING__GRBM_2_ULV_VOTE_EN_MASK__VI 0x00004000L
#define CG_ULV_VOTING__GRBM_3_ULV_VOTE_EN_MASK__VI 0x00008000L
#define CG_ULV_VOTING__GRBM_4_ULV_VOTE_EN_MASK__VI 0x00010000L
#define CG_ULV_VOTING__GRBM_5_ULV_VOTE_EN_MASK__VI 0x00020000L
#define CG_ULV_VOTING__GRBM_6_ULV_VOTE_EN_MASK__VI 0x00040000L
#define CG_ULV_VOTING__GRBM_7_ULV_VOTE_EN_MASK__VI 0x00080000L
#define CG_ULV_VOTING__GRBM_8_ULV_VOTE_EN_MASK__VI 0x00100000L
#define CG_ULV_VOTING__GRBM_9_ULV_VOTE_EN_MASK__VI 0x00200000L
#define CG_ULV_VOTING__RLC_ULV_VOTE_EN_MASK__VI 0x10000000L
#define CG_ULV_VOTING__SAM_ULV_VOTE_EN_MASK__VI 0x00000800L
#define CG_ULV_VOTING__SDMA_ULV_VOTE_EN_MASK__VI 0x00000080L
#define CG_ULV_VOTING__UVD_ULV_VOTE_EN_MASK__VI 0x00000100L
#define CG_ULV_VOTING__VCE_ULV_VOTE_EN_MASK__VI 0x00000200L
#define CLKREQB_PAD_CNTL__CLKREQB_PAD_Y_MASK__VI 0x00002000L
#define CLKREQB_PAD_CNTL__CLKREQB_PERF_COUNTER_UPPER_MASK__VI 0xff000000L
#define CLKREQB_PERF_COUNTER__CLKREQB_PERF_COUNTER_LOWER_MASK__VI 0xffffffffL
#define COMPUTE_DISPATCH_ID__DISPATCH_ID_MASK__VI 0xffffffffL
#define COMPUTE_MISC_RESERVED__WAVE_ID_BASE_MASK__VI 0x0001ffe0L
#define COMPUTE_NOWHERE__DATA_MASK__VI 0xffffffffL
#define COMPUTE_RELAUNCH__IS_EVENT_MASK__VI 0x40000000L
#define COMPUTE_RELAUNCH__IS_STATE_MASK__VI 0x80000000L
#define COMPUTE_RELAUNCH__PAYLOAD_MASK__VI 0x3fffffffL
#define COMPUTE_THREADGROUP_ID__THREADGROUP_ID_MASK__VI 0xffffffffL
#define COMPUTE_WAVE_RESTORE_ADDR_HI__ADDR_MASK__VI 0x0000ffffL
#define COMPUTE_WAVE_RESTORE_ADDR_LO__ADDR_MASK__VI 0xffffffffL
#define COMPUTE_WAVE_RESTORE_CONTROL__ATC_MASK__VI 0x00000001L
#define COMPUTE_WAVE_RESTORE_CONTROL__MTYPE_MASK__VI 0x00000006L
#define CPC_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CPC_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CPC_INT_CNTX_ID__CNTX_ID_MASK__VI 0x0fffffffL
#define CPC_INT_CNTX_ID__QUEUE_ID_MASK__VI 0x70000000L
#define CPC_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CPC_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CPM_CONTROL__FAST_TXCLK_LATENCY_MASK__VI 0x000e0000L
#define CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK__VI 0x00000001L
#define CPM_CONTROL__LCLK_DYN_GATE_LATENCY_MASK__VI 0x00000200L
#define CPM_CONTROL__LCLK_GATE_TXCLK_FREE_MASK__VI 0x00004000L
#define CPM_CONTROL__MASTER_PCIE_PLL_AUTO_MASK__VI 0x00200000L
#define CPM_CONTROL__MASTER_PCIE_PLL_SELECT_MASK__VI 0x00100000L
#define CPM_CONTROL__RCVR_DET_CLK_ENABLE_MASK__VI 0x00008000L
#define CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK__VI 0x00000100L
#define CPM_CONTROL__REFCLK_REGS_GATE_LATENCY_MASK__VI 0x00002000L
#define CPM_CONTROL__REFCLK_XSTCLK_ENABLE_MASK__VI 0x00400000L
#define CPM_CONTROL__REFCLK_XSTCLK_LATENCY_MASK__VI 0x00800000L
#define CPM_CONTROL__SPARE_REGS_MASK__VI 0xff000000L
#define CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK__VI 0x00000002L
#define CPM_CONTROL__TXCLK_DYN_GATE_LATENCY_MASK__VI 0x00000400L
#define CPM_CONTROL__TXCLK_GSKT_GATE_ENABLE_MASK__VI 0x00000010L
#define CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK__VI 0x00000020L
#define CPM_CONTROL__TXCLK_PERM_GATE_ENABLE_MASK__VI 0x00000004L
#define CPM_CONTROL__TXCLK_PERM_GATE_LATENCY_MASK__VI 0x00000800L
#define CPM_CONTROL__TXCLK_PERM_GATE_PLL_PDN_MASK__VI 0x00010000L
#define CPM_CONTROL__TXCLK_PIF_GATE_ENABLE_MASK__VI 0x00000008L
#define CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK__VI 0x00000080L
#define CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK__VI 0x00000040L
#define CPM_CONTROL__TXCLK_REGS_GATE_LATENCY_MASK__VI 0x00001000L
#define CP_APPEND_ADDR_HI__CACHE_POLICY_MASK__VI 0x02000000L
#define CP_APPEND_ADDR_HI__MTYPE_MASK__VI 0x18000000L
#define CP_ATCL1_CNTL__XNACK_REDO_TIMER_CNT_MASK__VI 0x000003ffL
#define CP_CE_COMPLETION_STATUS__STATUS_MASK__VI 0x00000003L
#define CP_CE_METADATA_BASE_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_CE_METADATA_BASE_ADDR__ADDR_LO_MASK__VI 0xffffffffL
#define CP_CE_RB_OFFSET__RB_OFFSET_MASK__VI 0x000fffffL
#define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK__SI__CI 0x00030000L
#define CP_CMD_INDEX__CMD_QUEUE_SEL_MASK__VI 0x00070000L
#define CP_COHER_CNTL__SH_KCACHE_WB_ACTION_ENA_MASK__VI 0x40000000L
#define CP_COHER_CNTL__SH_SD_ACTION_ENA_MASK__VI 0x80000000L
#define CP_COHER_CNTL__TC_NC_ACTION_ENA_MASK__VI 0x00000008L
#define CP_COHER_CNTL__TC_SD_ACTION_ENA_MASK__VI 0x00000004L
#define CP_CPC_DEBUG__BUSY_EXTENDER_MASK__VI 0x00180000L
#define CP_CPC_DEBUG__UCODE_ECC_ERROR_DISABLE_MASK__VI 0x00200000L
#define CP_CPC_IC_BASE_CNTL__ATC_MASK__VI 0x00800000L
#define CP_CPC_IC_BASE_CNTL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_CPC_IC_BASE_CNTL__MTYPE_MASK__VI 0x18000000L
#define CP_CPC_IC_BASE_CNTL__VMID_MASK__VI 0x0000000fL
#define CP_CPC_IC_BASE_HI__IC_BASE_HI_MASK__VI 0x0000ffffL
#define CP_CPC_IC_BASE_LO__IC_BASE_LO_MASK__VI 0xfffff000L
#define CP_CPC_IC_OP_CNTL__ICACHE_PRIMED_MASK__VI 0x00000020L
#define CP_CPC_IC_OP_CNTL__INVALIDATE_CACHE_MASK__VI 0x00000001L
#define CP_CPC_IC_OP_CNTL__PRIME_ICACHE_MASK__VI 0x00000010L
#define CP_CPC_MGCG_SYNC_CNTL__COOLDOWN_PERIOD_MASK__VI 0x000000ffL
#define CP_CPC_MGCG_SYNC_CNTL__WARMUP_PERIOD_MASK__VI 0x0000ff00L
#define CP_CPC_SCRATCH_INDEX__SCRATCH_INDEX_MASK__VI 0x000001ffL
#define CP_CPC_STALLED_STAT1__ATCL1_WAITING_ON_TRANS_MASK__VI 0x01000000L
#define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE_MASK__VI 0x00400000L
#define CP_CPC_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS_MASK__VI 0x00800000L
#define CP_CPC_STATUS__ATCL2IU_BUSY_MASK__VI 0x00002000L
#define CP_CPF_DEBUG__BUSY_EXTENDER_MASK__VI 0x00180000L
#define CP_CPF_STALLED_STAT1__ATCL1_WAITING_ON_TRANS_MASK__VI 0x00000200L
#define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_FREE_MASK__VI 0x00000080L
#define CP_CPF_STALLED_STAT1__ATCL2IU_WAITING_ON_TAGS_MASK__VI 0x00000100L
#define CP_CPF_STATUS__ATCL2IU_BUSY_MASK__VI 0x00020000L
#define CP_CPF_STATUS__CPF_CMP_BUSY_MASK__VI 0x08000000L
#define CP_CPF_STATUS__CPF_GFX_BUSY_MASK__VI 0x04000000L
#define CP_CPF_STATUS__GRBM_CPF_STAT_BUSY_MASK__VI 0x30000000L
#define CP_CPF_STATUS__PRT_BUSY_MASK__VI 0x00010000L
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK__SI__CI 0x00003f00L
#define CP_CSF_STAT__BUFFER_REQUEST_COUNT_MASK__VI 0x0001ff00L
#define CP_DFY_CMD__OFFSET_MASK__VI 0x000001ffL
#define CP_DFY_CMD__SIZE_MASK__VI 0xffff0000L
#define CP_DFY_CNTL__ENABLE_MASK__VI 0x80000000L
#define CP_DFY_CNTL__LFSR_RESET_MASK__VI 0x10000000L
#define CP_DFY_CNTL__MODE_MASK__VI 0x60000000L
#define CP_DFY_CNTL__MTYPE_MASK__VI 0x0000000cL
#define CP_DFY_CNTL__POLICY_MASK__VI 0x00000001L
#define CP_DFY_CNTL__WRITE_DIS_MASK__VI 0x08000000L
#define CP_DFY_STAT__TAGS_PENDING_MASK__VI 0x01ff0000L
#define CP_DISPATCH_INDR_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_DISPATCH_INDR_ADDR__ADDR_LO_MASK__VI 0xffffffffL
#define CP_DMA_ME_CONTROL__DST_CACHE_POLICY_MASK__VI 0x02000000L
#define CP_DMA_ME_CONTROL__DST_MTYPE_MASK__VI 0x00c00000L
#define CP_DMA_ME_CONTROL__SRC_CACHE_POLICY_MASK__VI 0x00002000L
#define CP_DMA_ME_CONTROL__SRC_MTYPE_MASK__VI 0x00000c00L
#define CP_DMA_PFP_CONTROL__DST_CACHE_POLICY_MASK__VI 0x02000000L
#define CP_DMA_PFP_CONTROL__DST_MTYPE_MASK__VI 0x00c00000L
#define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY_MASK__VI 0x00002000L
#define CP_DMA_PFP_CONTROL__SRC_MTYPE_MASK__VI 0x00000c00L
#define CP_DMA_PIO_CONTROL__DST_CACHE_POLICY_MASK__VI 0x02000000L
#define CP_DMA_PIO_CONTROL__DST_MTYPE_MASK__VI 0x00c00000L
#define CP_DMA_PIO_CONTROL__SRC_CACHE_POLICY_MASK__VI 0x00002000L
#define CP_DMA_PIO_CONTROL__SRC_MTYPE_MASK__VI 0x00000c00L
#define CP_DRAW_INDX_INDR_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_DRAW_INDX_INDR_ADDR__ADDR_LO_MASK__VI 0xffffffffL
#define CP_DRAW_OBJECT_COUNTER__COUNT_MASK__VI 0x0000ffffL
#define CP_DRAW_OBJECT__OBJECT_MASK__VI 0xffffffffL
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_HI_MASK__VI 0x00000004L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MAX_MASK__VI 0x00000001L
#define CP_DRAW_WINDOW_CNTL__DISABLE_DRAW_WINDOW_LO_MIN_MASK__VI 0x00000002L
#define CP_DRAW_WINDOW_CNTL__MODE_MASK__VI 0x00000100L
#define CP_DRAW_WINDOW_HI__WINDOW_HI_MASK__VI 0xffffffffL
#define CP_DRAW_WINDOW_LO__MAX_MASK__VI 0xffff0000L
#define CP_DRAW_WINDOW_LO__MIN_MASK__VI 0x0000ffffL
#define CP_DRAW_WINDOW_MASK_HI__WINDOW_MASK_HI_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING0__OBSOLETE_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING1__OBSOLETE_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE_RING2__OBSOLETE_MASK__VI 0xffffffffL
#define CP_ECC_FIRSTOCCURRENCE__CLIENT_MASK__VI 0x000000f0L
#define CP_ECC_FIRSTOCCURRENCE__ME_MASK__VI 0x00000300L
#define CP_ECC_FIRSTOCCURRENCE__PIPE_MASK__VI 0x00000c00L
#define CP_ECC_FIRSTOCCURRENCE__QUEUE_MASK__VI 0x00007000L
#define CP_EOP_DONE_CNTX_ID__CNTX_ID_MASK__VI 0x0fffffffL
#define CP_EOP_DONE_EVENT_CNTL__CACHE_CONTROL_MASK__VI 0x02000000L
#define CP_EOP_DONE_EVENT_CNTL__MTYPE_MASK__VI 0x18000000L
#define CP_GDS_BKUP_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_GDS_BKUP_ADDR__ADDR_LO_MASK__VI 0xffffffffL
#define CP_HPD_STATUS0__MAPPED_QUEUE_MASK__VI 0x000000e0L
#define CP_HPD_STATUS0__QUEUE_AVAILABLE_MASK__VI 0x0000ff00L
#define CP_HPD_STATUS0__QUEUE_STATE_MASK__VI 0x0000001fL
#define CP_HQD_ACTIVE__BUSY_GATE_MASK__VI 0x00000002L
#define CP_HQD_CNTL_STACK_OFFSET__OFFSET_MASK__VI 0x00007ffcL
#define CP_HQD_CNTL_STACK_SIZE__SIZE_MASK__VI 0x00007000L
#define CP_HQD_CTX_SAVE_BASE_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_HQD_CTX_SAVE_BASE_ADDR_LO__ADDR_MASK__VI 0xfffff000L
#define CP_HQD_CTX_SAVE_CONTROL__ATC_MASK__VI 0x00000001L
#define CP_HQD_CTX_SAVE_CONTROL__MTYPE_MASK__VI 0x00000006L
#define CP_HQD_CTX_SAVE_CONTROL__POLICY_MASK__VI 0x00000008L
#define CP_HQD_CTX_SAVE_SIZE__SIZE_MASK__VI 0x01fff000L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_EN_MASK__VI 0x00000400L
#define CP_HQD_DEQUEUE_REQUEST__DEQUEUE_REQ_MASK__VI 0x00000007L
#define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK__VI 0x00000200L
#define CP_HQD_EOP_BASE_ADDR_HI__BASE_ADDR_HI_MASK__VI 0x000000ffL
#define CP_HQD_EOP_BASE_ADDR__BASE_ADDR_MASK__VI 0xffffffffL
#define CP_HQD_EOP_CONTROL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_HQD_EOP_CONTROL__EOP_ATC_MASK__VI 0x00800000L
#define CP_HQD_EOP_CONTROL__EOP_SIZE_MASK__VI 0x0000003fL
#define CP_HQD_EOP_CONTROL__MTYPE_MASK__VI 0x00018000L
#define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK__VI 0x80000000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOPIB_MASK__VI 0x00002000L
#define CP_HQD_EOP_CONTROL__PROCESSING_EOP_MASK__VI 0x00000100L
#define CP_HQD_EOP_CONTROL__PROCESS_EOPIB_EN_MASK__VI 0x00004000L
#define CP_HQD_EOP_CONTROL__PROCESS_EOP_EN_MASK__VI 0x00001000L
#define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT_MASK__VI 0x60000000L
#define CP_HQD_EOP_DONES__DONE_COUNT_MASK__VI 0xffffffffL
#define CP_HQD_EOP_EVENTS__CS_PARTIAL_FLUSH_PEND_MASK__VI 0x00010000L
#define CP_HQD_EOP_EVENTS__EVENT_COUNT_MASK__VI 0x00000fffL
#define CP_HQD_EOP_RPTR__INIT_FETCHER_MASK__VI 0x80000000L
#define CP_HQD_EOP_RPTR__RPTR_EQ_CSMD_WPTR_MASK__VI 0x40000000L
#define CP_HQD_EOP_RPTR__RPTR_MASK__VI 0x00001fffL
#define CP_HQD_EOP_WPTR_MEM__WPTR_MASK__VI 0x00001fffL
#define CP_HQD_EOP_WPTR__EOP_AVAIL_MASK__VI 0x1fff0000L
#define CP_HQD_EOP_WPTR__WPTR_MASK__VI 0x00001fffL
#define CP_HQD_ERROR__EDC_ERROR_ID_MASK__VI 0x0000000fL
#define CP_HQD_ERROR__SUA_ERROR_MASK__VI 0x00000010L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_PNTR_MASK__VI 0x0003f000L
#define CP_HQD_GDS_RESOURCE_STATE__GWS_SIZE_MASK__VI 0x000003f0L
#define CP_HQD_GDS_RESOURCE_STATE__OA_ACQUIRED_MASK__VI 0x00000002L
#define CP_HQD_GDS_RESOURCE_STATE__OA_REQUIRED_MASK__VI 0x00000001L
#define CP_HQD_HQ_CONTROL0__CONTROL_MASK__VI 0xffffffffL
#define CP_HQD_HQ_CONTROL1__CONTROL_MASK__VI 0xffffffffL
#define CP_HQD_HQ_SCHEDULER0__SCHEDULER_MASK__VI 0xffffffffL
#define CP_HQD_HQ_STATUS0__DEQUEUE_RETRY_CNT_MASK__VI 0x0000000cL
#define CP_HQD_HQ_STATUS0__DEQUEUE_STATUS_MASK__VI 0x00000003L
#define CP_HQD_HQ_STATUS0__PG_ACTIVATED_MASK__VI 0x00000200L
#define CP_HQD_HQ_STATUS0__RSVR_31_10_MASK__VI 0xfffffc00L
#define CP_HQD_HQ_STATUS0__RSV_6_4_MASK__VI 0x00000070L
#define CP_HQD_HQ_STATUS0__SCRATCH_RAM_INIT_MASK__VI 0x00000080L
#define CP_HQD_HQ_STATUS0__TCL2_DIRTY_MASK__VI 0x00000100L
#define CP_HQD_HQ_STATUS1__STATUS_MASK__VI 0xffffffffL
#define CP_HQD_IB_CONTROL__IB_CACHE_POLICY_MASK__VI 0x01000000L
#define CP_HQD_IB_CONTROL__MTYPE_MASK__VI 0x18000000L
#define CP_HQD_IQ_TIMER__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_HQD_IQ_TIMER__CLOCK_COUNT_MASK__VI 0x0000c000L
#define CP_HQD_IQ_TIMER__IMMEDIATE_EXPIRE_MASK__VI 0x00000800L
#define CP_HQD_IQ_TIMER__MTYPE_MASK__VI 0x18000000L
#define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK__VI 0x00400000L
#define CP_HQD_MSG_TYPE__ACTION_MASK__VI 0x00000007L
#define CP_HQD_MSG_TYPE__SAVE_STATE_MASK__VI 0x00000070L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_EN_MASK__VI 0x00000002L
#define CP_HQD_OFFLOAD__DMA_OFFLOAD_MASK__VI 0x00000001L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_EN_MASK__VI 0x00000020L
#define CP_HQD_OFFLOAD__EOP_OFFLOAD_MASK__VI 0x00000010L
#define CP_HQD_PERSISTENT_STATE__QSWITCH_MODE_MASK__VI 0x40000000L
#define CP_HQD_PERSISTENT_STATE__RELAUNCH_WAVES_MASK__VI 0x20000000L
#define CP_HQD_PERSISTENT_STATE__RESTORE_ACTIVE_MASK__VI 0x10000000L
#define CP_HQD_PQ_CONTROL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_HQD_PQ_CONTROL__ENDIAN_SWAP_MASK__VI 0x00060000L
#define CP_HQD_PQ_CONTROL__MTYPE_MASK__VI 0x00018000L
#define CP_HQD_PQ_CONTROL__SLOT_BASED_WPTR_MASK__VI 0x06000000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_BIF_DROP_MASK__VI 0x00000002L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_CARRY_BITS_MASK__VI 0x03800000L
#define CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_MODE_MASK__VI 0x00000001L
#define CP_HQD_QUANTUM__QUANTUM_ACTIVE_MASK__VI 0x80000000L
#define CP_HQD_WG_STATE_OFFSET__OFFSET_MASK__VI 0x01fffffcL
#define CP_HYP_CE_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x00000fffL
#define CP_HYP_CE_UCODE_DATA__UCODE_DATA_MASK__VI 0xffffffffL
#define CP_HYP_CONFIG_RANGE_BASE_1__BASE_MASK__VI 0x0000ffffL
#define CP_HYP_CONFIG_RANGE_BASE_2__BASE_MASK__VI 0x0000ffffL
#define CP_HYP_CONFIG_RANGE_END_1__END_MASK__VI 0x0000ffffL
#define CP_HYP_CONFIG_RANGE_END_2__END_MASK__VI 0x0000ffffL
#define CP_HYP_CONTEXT_RANGE_BASE__BASE_MASK__VI 0x0000ffffL
#define CP_HYP_CONTEXT_RANGE_END__END_MASK__VI 0x0000ffffL
#define CP_HYP_MEC1_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x0001ffffL
#define CP_HYP_MEC1_UCODE_DATA__UCODE_DATA_MASK__VI 0xffffffffL
#define CP_HYP_MEC2_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x0001ffffL
#define CP_HYP_MEC2_UCODE_DATA__UCODE_DATA_MASK__VI 0xffffffffL
#define CP_HYP_ME_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x00001fffL
#define CP_HYP_ME_UCODE_DATA__UCODE_DATA_MASK__VI 0xffffffffL
#define CP_HYP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x00001fffL
#define CP_HYP_PFP_UCODE_DATA__UCODE_DATA_MASK__VI 0xffffffffL
#define CP_HYP_SHADER_RANGE_BASE__BASE_MASK__VI 0x0000ffffL
#define CP_HYP_SHADER_RANGE_END__END_MASK__VI 0x0000ffffL
#define CP_HYP_UCONFIG_RANGE_BASE__BASE_MASK__VI 0x0000ffffL
#define CP_HYP_UCONFIG_RANGE_END__END_MASK__VI 0x0000ffffL
#define CP_INDEX_BASE_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_INDEX_BASE_ADDR__ADDR_LO_MASK__VI 0xffffffffL
#define CP_INDEX_TYPE__INDEX_TYPE_MASK__VI 0x00000003L
#define CP_INT_CNTL_RING0__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL_RING0__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL_RING0__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_CNTL_RING1__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL_RING1__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL_RING1__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_CNTL_RING2__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL_RING2__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL_RING2__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_CNTL__CMP_BUSY_INT_ENABLE_MASK__VI 0x00040000L
#define CP_INT_CNTL__CP_VM_DOORBELL_WR_INT_ENABLE_MASK__VI 0x00000800L
#define CP_INT_CNTL__GFX_IDLE_INT_ENABLE_MASK__VI 0x00200000L
#define CP_INT_STATUS_RING0__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS_RING0__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS_RING0__GCNTX_BUSY_INT_STAT_MASK__VI 0x00080000L
#define CP_INT_STATUS_RING0__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STATUS_RING1__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS_RING1__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS_RING1__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STATUS_RING2__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS_RING2__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS_RING2__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STATUS__CMP_BUSY_INT_STAT_MASK__VI 0x00040000L
#define CP_INT_STATUS__CP_VM_DOORBELL_WR_INT_STAT_MASK__VI 0x00000800L
#define CP_INT_STATUS__GFX_IDLE_INT_STAT_MASK__VI 0x00200000L
#define CP_INT_STAT_DEBUG__CMP_BUSY_INT_ASSERTED_MASK__VI 0x00040000L
#define CP_INT_STAT_DEBUG__CP_VM_DOORBELL_WR_INT_ASSERTED_MASK__VI 0x00000800L
#define CP_INT_STAT_DEBUG__GFX_IDLE_INT_ASSERTED_MASK__VI 0x00200000L
#define CP_ME1_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK__VI 0x00001000L
#define CP_ME1_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME1_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME1_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME1_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME1_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_INT_STAT_DEBUG__CMP_QUERY_STATUS_INT_ASSERTED_MASK__VI 0x00001000L
#define CP_ME2_INT_STAT_DEBUG__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE0_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE0_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE0_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE0_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE1_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE1_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE1_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE1_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE2_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE2_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE2_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE2_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_ME2_PIPE3_INT_CNTL__CMP_QUERY_STATUS_INT_ENABLE_MASK__VI 0x00001000L
#define CP_ME2_PIPE3_INT_CNTL__SUA_VIOLATION_INT_ENABLE_MASK__VI 0x00008000L
#define CP_ME2_PIPE3_INT_STATUS__CMP_QUERY_STATUS_INT_STATUS_MASK__VI 0x00001000L
#define CP_ME2_PIPE3_INT_STATUS__SUA_VIOLATION_INT_STATUS_MASK__VI 0x00008000L
#define CP_MEC1_F32_INTERRUPT__EDC_DMA_FED_INT_MASK__VI 0x00000100L
#define CP_MEC1_F32_INTERRUPT__EDC_GDS_FED_INT_MASK__VI 0x00000010L
#define CP_MEC1_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK__VI 0x00000001L
#define CP_MEC1_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK__VI 0x00000020L
#define CP_MEC1_F32_INTERRUPT__EDC_TC_FED_INT_MASK__VI 0x00000008L
#define CP_MEC1_F32_INTERRUPT__IQ_TIMER_INT_MASK__VI 0x00000200L
#define CP_MEC1_F32_INTERRUPT__SUA_VIOLATION_INT_MASK__VI 0x00000080L
#define CP_MEC1_F32_INTERRUPT__WAVE_RESTORE_INT_MASK__VI 0x00000040L
#define CP_MEC1_F32_INT_DIS__EDC_DMA_FED_INT_MASK__VI 0x00000100L
#define CP_MEC1_F32_INT_DIS__EDC_GDS_FED_INT_MASK__VI 0x00000010L
#define CP_MEC1_F32_INT_DIS__EDC_ROQ_FED_INT_MASK__VI 0x00000001L
#define CP_MEC1_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK__VI 0x00000020L
#define CP_MEC1_F32_INT_DIS__EDC_TC_FED_INT_MASK__VI 0x00000008L
#define CP_MEC1_F32_INT_DIS__IQ_TIMER_INT_MASK__VI 0x00000200L
#define CP_MEC1_F32_INT_DIS__PRIV_REG_INT_MASK__VI 0x00000002L
#define CP_MEC1_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK__VI 0x00000004L
#define CP_MEC1_F32_INT_DIS__SUA_VIOLATION_INT_MASK__VI 0x00000080L
#define CP_MEC1_F32_INT_DIS__WAVE_RESTORE_INT_MASK__VI 0x00000040L
#define CP_MEC1_INTR_ROUTINE_START__IR_START_MASK__VI 0x0000ffffL
#define CP_MEC1_PRGRM_CNTR_START__IP_START_MASK__VI 0x0000ffffL
#define CP_MEC2_F32_INTERRUPT__EDC_DMA_FED_INT_MASK__VI 0x00000100L
#define CP_MEC2_F32_INTERRUPT__EDC_GDS_FED_INT_MASK__VI 0x00000010L
#define CP_MEC2_F32_INTERRUPT__EDC_ROQ_FED_INT_MASK__VI 0x00000001L
#define CP_MEC2_F32_INTERRUPT__EDC_SCRATCH_FED_INT_MASK__VI 0x00000020L
#define CP_MEC2_F32_INTERRUPT__EDC_TC_FED_INT_MASK__VI 0x00000008L
#define CP_MEC2_F32_INTERRUPT__IQ_TIMER_INT_MASK__VI 0x00000200L
#define CP_MEC2_F32_INTERRUPT__SUA_VIOLATION_INT_MASK__VI 0x00000080L
#define CP_MEC2_F32_INTERRUPT__WAVE_RESTORE_INT_MASK__VI 0x00000040L
#define CP_MEC2_F32_INT_DIS__EDC_DMA_FED_INT_MASK__VI 0x00000100L
#define CP_MEC2_F32_INT_DIS__EDC_GDS_FED_INT_MASK__VI 0x00000010L
#define CP_MEC2_F32_INT_DIS__EDC_ROQ_FED_INT_MASK__VI 0x00000001L
#define CP_MEC2_F32_INT_DIS__EDC_SCRATCH_FED_INT_MASK__VI 0x00000020L
#define CP_MEC2_F32_INT_DIS__EDC_TC_FED_INT_MASK__VI 0x00000008L
#define CP_MEC2_F32_INT_DIS__IQ_TIMER_INT_MASK__VI 0x00000200L
#define CP_MEC2_F32_INT_DIS__PRIV_REG_INT_MASK__VI 0x00000002L
#define CP_MEC2_F32_INT_DIS__RESERVED_BIT_ERR_INT_MASK__VI 0x00000004L
#define CP_MEC2_F32_INT_DIS__SUA_VIOLATION_INT_MASK__VI 0x00000080L
#define CP_MEC2_F32_INT_DIS__WAVE_RESTORE_INT_MASK__VI 0x00000040L
#define CP_MEC2_INTR_ROUTINE_START__IR_START_MASK__VI 0x0000ffffL
#define CP_MEC2_PRGRM_CNTR_START__IP_START_MASK__VI 0x0000ffffL
#define CP_MEC_CNTL__MEC_ME1_PIPE0_RESET_MASK__VI 0x00010000L
#define CP_MEC_CNTL__MEC_ME1_PIPE1_RESET_MASK__VI 0x00020000L
#define CP_MEC_CNTL__MEC_ME1_PIPE2_RESET_MASK__VI 0x00040000L
#define CP_MEC_CNTL__MEC_ME1_PIPE3_RESET_MASK__VI 0x00080000L
#define CP_MEC_CNTL__MEC_ME2_PIPE0_RESET_MASK__VI 0x00100000L
#define CP_MEC_CNTL__MEC_ME2_PIPE1_RESET_MASK__VI 0x00200000L
#define CP_MEC_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK__VI 0x007ffffcL
#define CP_MEC_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK__VI 0x007ffffcL
#define CP_MEC_ME1_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x0001ffffL
#define CP_MEC_ME2_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x0001ffffL
#define CP_MEM_SLP_CNTL__CP_LS_DS_BUSY_OVERRIDE_MASK__VI 0x00000080L
#define CP_MEM_SLP_CNTL__RESERVED_MASK__SI__CI 0x000000fcL
#define CP_MEM_SLP_CNTL__RESERVED_MASK__VI 0x0000007cL
#define CP_ME_CNTL__CE_PIPE0_RESET_MASK__VI 0x00010000L
#define CP_ME_CNTL__ME_PIPE0_RESET_MASK__VI 0x00100000L
#define CP_ME_CNTL__PFP_PIPE0_RESET_MASK__VI 0x00040000L
#define CP_ME_INTR_ROUTINE_START__IR_START_MASK__VI 0x00000fffL
#define CP_ME_MC_RADDR_HI__CACHE_POLICY_MASK__VI 0x00400000L
#define CP_ME_MC_RADDR_HI__MTYPE_MASK__VI 0x00300000L
#define CP_ME_MC_WADDR_HI__CACHE_POLICY_MASK__VI 0x00400000L
#define CP_ME_MC_WADDR_HI__MTYPE_MASK__VI 0x00300000L
#define CP_ME_PREEMPTION__OBSOLETE_MASK__VI 0x00000001L
#define CP_ME_PRGRM_CNTR_START__IP_START_MASK__VI 0x00000fffL
#define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK__SI__CI 0x00000fffL
#define CP_ME_RAM_RADDR__ME_RAM_RADDR_MASK__VI 0x00001fffL
#define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK__SI__CI 0x00000fffL
#define CP_ME_RAM_WADDR__ME_RAM_WADDR_MASK__VI 0x00001fffL
#define CP_MQD_CONTROL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_MQD_CONTROL__MTYPE_MASK__VI 0x18000000L
#define CP_MQD_CONTROL__PROCESSING_MQD_EN_MASK__VI 0x00002000L
#define CP_MQD_CONTROL__PROCESSING_MQD_MASK__VI 0x00001000L
#define CP_PFP_COMPLETION_STATUS__STATUS_MASK__VI 0x00000003L
#define CP_PFP_INTR_ROUTINE_START__IR_START_MASK__VI 0x00000fffL
#define CP_PFP_METADATA_BASE_ADDR_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define CP_PFP_METADATA_BASE_ADDR__ADDR_LO_MASK__VI 0xffffffffL
#define CP_PFP_PRGRM_CNTR_START__IP_START_MASK__VI 0x00000fffL
#define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__SI__CI 0x00000fffL
#define CP_PFP_UCODE_ADDR__UCODE_ADDR_MASK__VI 0x00001fffL
#define CP_PIPE_STATS_CONTROL__CACHE_CONTROL_MASK__VI 0x02000000L
#define CP_PIPE_STATS_CONTROL__MTYPE_MASK__VI 0x18000000L
#define CP_PQ_STATUS__DOORBELL_ENABLE_MASK__VI 0x00000002L
#define CP_PQ_STATUS__DOORBELL_UPDATED_MASK__VI 0x00000001L
#define CP_PRED_NOT_VISIBLE__NOT_VISIBLE_MASK__VI 0x00000001L
#define CP_PRT_LOD_STATS_CNTL2__CACHE_POLICY_MASK__VI 0x10000000L
#define CP_PRT_LOD_STATS_CNTL2__MTYPE_MASK__VI 0xc0000000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE0_MASK__VI 0x00000100L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE1_MASK__VI 0x00000200L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE2_MASK__VI 0x00000400L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME1_PIPE3_MASK__VI 0x00000800L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE0_MASK__VI 0x00010000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE1_MASK__VI 0x00020000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE2_MASK__VI 0x00040000L
#define CP_PWR_CNTL__CMP_CLK_HALT_ME2_PIPE3_MASK__VI 0x00080000L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE0_MASK__VI 0x00000001L
#define CP_PWR_CNTL__GFX_CLK_HALT_ME0_PIPE1_MASK__VI 0x00000002L
#define CP_RB0_CNTL__BUF_SWAP_MASK__SI__CI 0x00030000L
#define CP_RB0_CNTL__BUF_SWAP_MASK__VI 0x00060000L
#define CP_RB0_CNTL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_RB0_CNTL__MTYPE_MASK__VI 0x00018000L
#define CP_RB1_CNTL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_RB1_CNTL__MTYPE_MASK__VI 0x00018000L
#define CP_RB2_CNTL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_RB2_CNTL__MTYPE_MASK__VI 0x00018000L
#define CP_RB_CNTL__BUF_SWAP_MASK__SI__CI 0x00030000L
#define CP_RB_CNTL__BUF_SWAP_MASK__VI 0x00060000L
#define CP_RB_CNTL__CACHE_POLICY_MASK__VI 0x01000000L
#define CP_RB_CNTL__MTYPE_MASK__VI 0x00018000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_EN_MASK__VI 0x40000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_HIT_MASK__VI 0x80000000L
#define CP_RB_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK__VI 0x007ffffcL
#define CP_RB_DOORBELL_RANGE_LOWER__DOORBELL_RANGE_LOWER_MASK__VI 0x007ffffcL
#define CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK__VI 0x007ffffcL
#define CP_SAMPLE_STATUS__DISP_INDIRECT_ACTIVE_MASK__VI 0x00000080L
#define CP_SAMPLE_STATUS__DRAW_INDIRECT_ACTIVE_MASK__VI 0x00000040L
#define CP_SAMPLE_STATUS__PIPELINE_ACTIVE_MASK__VI 0x00000004L
#define CP_SAMPLE_STATUS__SCREEN_EXT_ACTIVE_MASK__VI 0x00000020L
#define CP_SAMPLE_STATUS__STIPPLE_ACTIVE_MASK__VI 0x00000008L
#define CP_SAMPLE_STATUS__STREAMOUT_ACTIVE_MASK__VI 0x00000002L
#define CP_SAMPLE_STATUS__VGT_BUFFERS_ACTIVE_MASK__VI 0x00000010L
#define CP_SAMPLE_STATUS__Z_PASS_ACITVE_MASK__VI 0x00000001L
#define CP_STALLED_STAT1__ME_WAITING_ON_TC_READ_DATA_MASK__VI 0x00004000L
#define CP_STALLED_STAT3__ATCL1_WAITING_ON_TRANS_MASK__VI 0x00100000L
#define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_FREE_MASK__VI 0x00040000L
#define CP_STALLED_STAT3__ATCL2IU_WAITING_ON_TAGS_MASK__VI 0x00080000L
#define CP_STALLED_STAT3__CE_STALLED_ON_ATOMIC_RTN_DATA_MASK__VI 0x00020000L
#define CP_STALLED_STAT3__CE_STALLED_ON_TC_WR_CONFIRM_MASK__VI 0x00010000L
#define CP_STAT__ATCL2IU_BUSY_MASK__VI 0x00004000L
#define CP_STREAM_OUT_CONTROL__CACHE_CONTROL_MASK__VI 0x02000000L
#define CP_STREAM_OUT_CONTROL__MTYPE_MASK__VI 0x18000000L
#define CP_VMID_PREEMPT__VIRT_COMMAND_MASK__VI 0x000f0000L
#define CP_VMID_STATUS__PREEMPT_CE_STATUS_MASK__VI 0xffff0000L
#define CP_VMID_STATUS__PREEMPT_DE_STATUS_MASK__VI 0x0000ffffL
#define DBG_SMB_BYPASS_SRBM_ACCESS__DBG_SMB_APER_AD_MASK__VI 0x0000001eL
#define DBG_SMB_BYPASS_SRBM_ACCESS__DBG_SMB_BYPASS_SRBM_EN_MASK__VI 0x00000001L
#define DB_DEBUG3__DISABLE_4XAA_2P_DELAYED_WRITE_MASK__VI 0x40000000L
#define DB_DEBUG3__DISABLE_4XAA_2P_INTERLEAVED_PMASK_MASK__VI 0x80000000L
#define DB_DEBUG4__DISABLE_4XAA_2P_ZD_HOLDOFF_MASK__VI 0x00000010L
#define DB_DEBUG4__ENABLE_A2M_DQUAD_OPTIMIZATION_MASK__VI 0x00000020L
#define DB_HTILE_SURFACE__TC_COMPATIBLE_MASK__VI 0x00020000L
#define DB_RENDER_CONTROL__DECOMPRESS_ENABLE_MASK__VI 0x00001000L
#define DB_SHADER_CONTROL__DUAL_QUAD_DISABLE_MASK__VI 0x00008000L
#define DB_STENCIL_INFO__CLEAR_DISALLOWED_MASK__VI 0x40000000L
#define DB_Z_INFO__CLEAR_DISALLOWED_MASK__VI 0x40000000L
#define DB_Z_INFO__DECOMPRESS_ON_N_ZPLANES_MASK__VI 0x07800000L
#define DEVICE_CAP2__ATOMICOP_32CMPLT_SUPPORTED_MASK__VI 0x00000080L
#define DEVICE_CAP2__ATOMICOP_64CMPLT_SUPPORTED_MASK__VI 0x00000100L
#define DEVICE_CAP2__ATOMICOP_ROUTING_SUPPORTED_MASK__VI 0x00000040L
#define DEVICE_CAP2__CAS128_CMPLT_SUPPORTED_MASK__VI 0x00000200L
#define DEVICE_CAP2__LTR_SUPPORTED_MASK__VI 0x00000800L
#define DEVICE_CAP2__NO_RO_ENABLED_P2P_PASSING_MASK__VI 0x00000400L
#define DEVICE_CAP2__OBFF_SUPPORTED_MASK__VI 0x000c0000L
#define DEVICE_CAP2__TPH_CPLR_SUPPORTED_MASK__VI 0x00003000L
#define DEVICE_CNTL2__ATOMICOP_EGRESS_BLOCKING_MASK__VI 0x00000080L
#define DEVICE_CNTL2__ATOMICOP_REQUEST_EN_MASK__VI 0x00000040L
#define DEVICE_CNTL2__IDO_COMPLETION_ENABLE_MASK__VI 0x00000200L
#define DEVICE_CNTL2__IDO_REQUEST_ENABLE_MASK__VI 0x00000100L
#define DEVICE_CNTL2__LTR_EN_MASK__VI 0x00000400L
#define DEVICE_CNTL2__OBFF_EN_MASK__VI 0x00006000L
#define DIDT_DBR_CTRL0__DIDT_CLK_EN_OVERRIDE_MASK__VI 0x00000020L
#define DIDT_DBR_CTRL0__DIDT_CTRL_EN_MASK__VI 0x00000001L
#define DIDT_DBR_CTRL0__DIDT_CTRL_RST_MASK__VI 0x00000010L
#define DIDT_DBR_CTRL0__PHASE_OFFSET_MASK__VI 0x0000000cL
#define DIDT_DBR_CTRL0__UNUSED_0_MASK__VI 0xffffffc0L
#define DIDT_DBR_CTRL0__USE_REF_CLOCK_MASK__VI 0x00000002L
#define DIDT_DBR_CTRL1__MAX_POWER_MASK__VI 0xffff0000L
#define DIDT_DBR_CTRL1__MIN_POWER_MASK__VI 0x0000ffffL
#define DIDT_DBR_CTRL2__LONG_TERM_INTERVAL_RATIO_MASK__VI 0x78000000L
#define DIDT_DBR_CTRL2__MAX_POWER_DELTA_MASK__VI 0x00003fffL
#define DIDT_DBR_CTRL2__SHORT_TERM_INTERVAL_SIZE_MASK__VI 0x03ff0000L
#define DIDT_DBR_CTRL2__UNUSED_0_MASK__VI 0x0000c000L
#define DIDT_DBR_CTRL2__UNUSED_1_MASK__VI 0x04000000L
#define DIDT_DBR_CTRL2__UNUSED_2_MASK__VI 0x80000000L
#define DIDT_DBR_CTRL_OCP__OCP_MAX_POWER_MASK__VI 0xffff0000L
#define DIDT_DBR_CTRL_OCP__UNUSED_0_MASK__VI 0x0000ffffL
#define DIDT_DBR_WEIGHT0_3__WEIGHT0_MASK__VI 0x000000ffL
#define DIDT_DBR_WEIGHT0_3__WEIGHT1_MASK__VI 0x0000ff00L
#define DIDT_DBR_WEIGHT0_3__WEIGHT2_MASK__VI 0x00ff0000L
#define DIDT_DBR_WEIGHT0_3__WEIGHT3_MASK__VI 0xff000000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT4_MASK__VI 0x000000ffL
#define DIDT_DBR_WEIGHT4_7__WEIGHT5_MASK__VI 0x0000ff00L
#define DIDT_DBR_WEIGHT4_7__WEIGHT6_MASK__VI 0x00ff0000L
#define DIDT_DBR_WEIGHT4_7__WEIGHT7_MASK__VI 0xff000000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT10_MASK__VI 0x00ff0000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT11_MASK__VI 0xff000000L
#define DIDT_DBR_WEIGHT8_11__WEIGHT8_MASK__VI 0x000000ffL
#define DIDT_DBR_WEIGHT8_11__WEIGHT9_MASK__VI 0x0000ff00L
#define DIDT_DB_CTRL0__UNUSED_0_MASK__VI 0xffffffc0L
#define DIDT_DB_CTRL2__UNUSED_0_MASK__VI 0x0000c000L
#define DIDT_DB_CTRL2__UNUSED_1_MASK__VI 0x04000000L
#define DIDT_DB_CTRL2__UNUSED_2_MASK__VI 0x80000000L
#define DIDT_DB_CTRL_OCP__OCP_MAX_POWER_MASK__VI 0xffff0000L
#define DIDT_DB_CTRL_OCP__UNUSED_0_MASK__VI 0x0000ffffL
#define DIDT_SQ_CTRL0__UNUSED_0_MASK__VI 0xffffffc0L
#define DIDT_SQ_CTRL2__UNUSED_0_MASK__VI 0x0000c000L
#define DIDT_SQ_CTRL2__UNUSED_1_MASK__VI 0x04000000L
#define DIDT_SQ_CTRL2__UNUSED_2_MASK__VI 0x80000000L
#define DIDT_SQ_CTRL_OCP__OCP_MAX_POWER_MASK__VI 0xffff0000L
#define DIDT_SQ_CTRL_OCP__UNUSED_0_MASK__VI 0x0000ffffL
#define DIDT_TCP_CTRL0__UNUSED_0_MASK__VI 0xffffffc0L
#define DIDT_TCP_CTRL2__UNUSED_0_MASK__VI 0x0000c000L
#define DIDT_TCP_CTRL2__UNUSED_1_MASK__VI 0x04000000L
#define DIDT_TCP_CTRL2__UNUSED_2_MASK__VI 0x80000000L
#define DIDT_TCP_CTRL_OCP__OCP_MAX_POWER_MASK__VI 0xffff0000L
#define DIDT_TCP_CTRL_OCP__UNUSED_0_MASK__VI 0x0000ffffL
#define DIDT_TD_CTRL0__UNUSED_0_MASK__VI 0xffffffc0L
#define DIDT_TD_CTRL2__UNUSED_0_MASK__VI 0x0000c000L
#define DIDT_TD_CTRL2__UNUSED_1_MASK__VI 0x04000000L
#define DIDT_TD_CTRL2__UNUSED_2_MASK__VI 0x80000000L
#define DIDT_TD_CTRL_OCP__OCP_MAX_POWER_MASK__VI 0xffff0000L
#define DIDT_TD_CTRL_OCP__UNUSED_0_MASK__VI 0x0000ffffL
#define GARLIC_COHE_CP_DMA_ME_COMMAND__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_DMA_PFP_COMMAND__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_DMA_PIO_COMMAND__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_RB0_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_RB1_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_CP_RB2_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_GARLIC_FLUSH_REQ__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SAM_SAB_RBI_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SAM_SAB_RBO_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA0_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA1_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA2_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_SDMA3_GFX_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_UVD_RBC_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_VCE_OUT_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_VCE_RB_WPTR2__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_COHE_VCE_RB_WPTR__ADDRESS_MASK__VI 0x0007fffcL
#define GARLIC_FLUSH_CNTL__CP_DMA_PIO_COMMAND_MASK__VI 0x00008000L
#define GARLIC_FLUSH_CNTL__HOST_DOORBELL_MASK__VI 0x00002000L
#define GARLIC_FLUSH_CNTL__IGNORE_MC_DISABLE_MASK__VI 0x40000000L
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBI_WPTR_MASK__VI 0x00000100L
#define GARLIC_FLUSH_CNTL__SAM_SAB_RBO_WPTR_MASK__VI 0x00000200L
#define GARLIC_FLUSH_CNTL__SDMA0_GFX_RB_WPTR_MASK__VI 0x00000010L
#define GARLIC_FLUSH_CNTL__SDMA1_GFX_RB_WPTR_MASK__VI 0x00000020L
#define GARLIC_FLUSH_CNTL__SDMA2_GFX_RB_WPTR_MASK__VI 0x00020000L
#define GARLIC_FLUSH_CNTL__SDMA3_GFX_RB_WPTR_MASK__VI 0x00040000L
#define GARLIC_FLUSH_CNTL__SELFRING_DOORBELL_MASK__VI 0x00004000L
#define GCK_ACLK_DIV_FUSES__AClkDivADCA_MASK__VI 0x00000780L
#define GCK_ACLK_DIV_FUSES__AClkDivDDCA_MASK__VI 0x00001800L
#define GCK_ACLK_DIV_FUSES__AClkDivDiDtFloor_MASK__VI 0x00030000L
#define GCK_ACLK_DIV_FUSES__AClkDivDiDtWait_MASK__VI 0x0000e000L
#define GCK_ACLK_DIV_FUSES__StartupAClkDivDid_MASK__VI 0x0000007fL
#define GCK_ADFS_CLK_BYPASS_CNTL1__ACLK_BYPASS_CNTL_MASK__VI 0x00e00000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__ACLK_DIV_BYPASS_CNTL_MASK__VI 0x38000000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__DCLK_BYPASS_CNTL_MASK__VI 0x00000e00L
#define GCK_ADFS_CLK_BYPASS_CNTL1__DISPCLK_BYPASS_CNTL_MASK__VI 0x00038000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__DRREFCLK_BYPASS_CNTL_MASK__VI 0x001c0000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__ECLK_BYPASS_CNTL_MASK__VI 0x00000007L
#define GCK_ADFS_CLK_BYPASS_CNTL1__LCLK_BYPASS_CNTL_MASK__VI 0x000001c0L
#define GCK_ADFS_CLK_BYPASS_CNTL1__SAMCLK_BYPASS_CNTL_MASK__VI 0x07000000L
#define GCK_ADFS_CLK_BYPASS_CNTL1__SCLK_BYPASS_CNTL_MASK__VI 0x00000038L
#define GCK_ADFS_CLK_BYPASS_CNTL1__VCLK_BYPASS_CNTL_MASK__VI 0x00007000L
#define GCK_ADFS_CLK_BYPASS_CNTL2__PSPCLK_BYPASS_CNTL_MASK__VI 0x00000007L
#define GCK_DFS_BYPASS_CNTL__BYPASSACLK_MASK__VI 0x00000080L
#define GCK_DFS_BYPASS_CNTL__BYPASSADIVCLK_MASK__VI 0x00000100L
#define GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK__VI 0x00000008L
#define GCK_DFS_BYPASS_CNTL__BYPASSDISPCLK_MASK__VI 0x00000020L
#define GCK_DFS_BYPASS_CNTL__BYPASSDPREFCLK_MASK__VI 0x00000040L
#define GCK_DFS_BYPASS_CNTL__BYPASSECLK_MASK__VI 0x00000001L
#define GCK_DFS_BYPASS_CNTL__BYPASSEVCLK_MASK__VI 0x00000004L
#define GCK_DFS_BYPASS_CNTL__BYPASSLCLK_MASK__VI 0x00000002L
#define GCK_DFS_BYPASS_CNTL__BYPASSPSPCLK_MASK__VI 0x00000200L
#define GCK_DFS_BYPASS_CNTL__BYPASSSAMCLK_MASK__VI 0x00000400L
#define GCK_DFS_BYPASS_CNTL__BYPASSSCLK_MASK__VI 0x00000800L
#define GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK__VI 0x00000010L
#define GCK_DFS_BYPASS_CNTL__USE_SPLL_BYPASS_EN_MASK__VI 0x00001000L
#define GCK_GPUPLL_DGCK_CNTL_1__GPUPLL_LOCK_TIMER_MASK__VI 0xffff0000L
#define GCK_GPUPLL_DGCK_CNTL_1__GPUPLL_PWRON_TIMER_MASK__VI 0x0000ffffL
#define GCK_GPUPLL_DGCK_CNTL_3__GPUPLL_CLKF_UPDATE_MASK__VI 0x00000002L
#define GCK_GPUPLL_DGCK_CNTL_3__GPUPLL_MIN_PWRDN_TIMER_MASK__VI 0x000001f8L
#define GCK_GPUPLL_DGCK_CNTL_3__GPUPLL_RESET_EN_MASK__VI 0x00000001L
#define GCK_GPUPLL_DGCK_CNTL_3__GPUPLL_TEST_UNLOCK_CLR_MASK__VI 0x00000004L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_BG_PWRON_MASK__VI 0x00400000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_EN_MASK__VI 0x00001800L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_EXT_SEL_MASK__VI 0x000007e0L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SCLK_TEST_SEL_MASK__VI 0x0000000fL
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SPARE_MASK__VI 0x0007c000L
#define GCK_GPUPLL_DGCK_CNTL_4__GPUPLL_SSAMP_EN_MASK__VI 0x00002000L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_LF_CNTR_MASK__VI 0xfe000000L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_VCTL_CNTRL_IN_MASK__VI 0x001e0000L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_VCTL_CNTRL_OUT_MASK__VI 0x01e00000L
#define GCK_GPUPLL_DGCK_CNTL_5__GPUPLL_VCTL_EN_MASK__VI 0x00010000L
#define GCK_GPUPLL_DGCK_CNTL_6__GPUPLL_FBDIV_SSC_BYPASS_MASK__VI 0x00000001L
#define GCK_GPUPLL_DGCK_CNTL_6__GPUPLL_TEST_FRAC_BYPASS_MASK__VI 0x00000002L
#define GCK_GPUPLL_DGCK_CNTL_7__GPUPLL_BW_CNTRL_MASK__VI 0x00000fffL
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_BYPASS_EN_MASK__VI 0x04000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_INIT_RESET_TIMER_MASK__VI 0x01ffe000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_OTEST_LOCK_EN_MASK__VI 0x20000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_PWRON_MASK__VI 0x08000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_REG_BIAS_MASK__VI 0x00001c00L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_RESET_MASK__VI 0x02000000L
#define GCK_GPUPLL_DGCK_CNTL__GPUPLL_UNLOCK_CLEAR_MASK__VI 0x10000000L
#define GCK_GPUPLL_SPREAD_SPECTRUM__GPUPLL_BGADJ_MASK__VI 0x000f0000L
#define GCK_GPUPLL_STATUS__GPUPLL_LOCK_TIMER_DONE_MASK__VI 0x01000000L
#define GCK_GPUPLL_STATUS__GPUPLL_OPWRGOOD_ISO_ENB_MASK__VI 0x00400000L
#define GCK_GPUPLL_STATUS__GPUPLL_OPWRGOOD_S_MASK__VI 0x00200000L
#define GCK_GPUPLL_STATUS__GPUPLL_OPWRGOOD_V_MASK__VI 0x00100000L
#define GCK_GPUPLL_STATUS__GPUPLL_OTEST_LOCK_MASK__VI 0x00800000L
#define GCK_GPUPLL_STATUS__GPUPLL_VCTRLADC_MASK__VI 0x00000070L
#define GCK_LCLK_FUSES__LClkADCA_MASK__VI 0x00000780L
#define GCK_LCLK_FUSES__LClkDDCA_MASK__VI 0x00001800L
#define GCK_LCLK_FUSES__LClkDiDtFloor_MASK__VI 0x00030000L
#define GCK_LCLK_FUSES__LClkDiDtWait_MASK__VI 0x0000e000L
#define GCK_LCLK_FUSES__StartupLClkDid_MASK__VI 0x0000007fL
#define GCK_MISC_FUSES__PSP_ENABLE_MASK__VI 0x40000000L
#define GCK_MISC_FUSES__WRITE_DIS_MASK_MASK__VI 0x0003ffc0L
#define GCK_MISC__EnableACLK_DIVInBypass_MASK__VI 0x00000200L
#define GCK_MISC__EnablePSPCLKInBypass_MASK__VI 0x00000400L
#define GCK_MISC__PostDivCntlDis_MASK__VI 0x00000800L
#define GCK_MISC__Reserved_MASK__VI 0x00000100L
#define GCK_MISC__miscRegisters_MASK__VI 0xfffff000L
#define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK__VI 0xfffe0000L
#define GCK_PLL_TEST_CNTL__REF_TEST_COUNT_MASK__VI 0x0001fc00L
#define GCK_PLL_TEST_CNTL__TST_CLK_SEL_MODE_MASK__VI 0x00040000L
#define GCK_PLL_TEST_CNTL__TST_REF_SEL_MASK__VI 0x000003e0L
#define GCK_PLL_TEST_CNTL__TST_RESET_MASK__VI 0x00020000L
#define GCK_PLL_TEST_CNTL__TST_SRC_SEL_MASK__VI 0x0000001fL
#define GCK_PSPCLK_FUSES__PspClkADCA_MASK__VI 0x00000780L
#define GCK_PSPCLK_FUSES__PspClkDDCA_MASK__VI 0x00001800L
#define GCK_PSPCLK_FUSES__PspClkDiDtFloor_MASK__VI 0x00030000L
#define GCK_PSPCLK_FUSES__PspClkDiDtWait_MASK__VI 0x0000e000L
#define GCK_PSPCLK_FUSES__StartupPspClkDid_MASK__VI 0x0000007fL
#define GCK_RESET_TMR_FUSES__Start_GPUPLL_INIT_RESET_TIMER_MASK__VI 0x0fff0000L
#define GCK_RESET_TMR_FUSES__Start_GPUPLL_PWRON_TIMER_MASK__VI 0x0000ffffL
#define GCK_SPARE_1__GCK_SPARE_1_MASK__VI 0xffffffffL
#define GCK_TPLL_FUSES__Start_GPUPLL_BGADJ_MASK__VI 0x0000f000L
#define GCK_TPLL_FUSES__Start_GPUPLL_BW_CNTRL_MASK__VI 0x00000fffL
#define GCK_TPLL_FUSES__Start_GPUPLL_REG_BIAS_MASK__VI 0x00e00000L
#define GCK_TPLL_FUSES__Start_GPUPLL_VCOMODE_MASK__VI 0x00180000L
#define GCK_TPLL_FUSES__Start_PFD_RESET_CNTRL_MASK__VI 0x00060000L
#define GCK_TPLL_FUSES__Start_VTOI_BIAS_CNTL_MASK__VI 0x00010000L
#define GC_CAC_ACC_BCI0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CB0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CB1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CB2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CB3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CP0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CP1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CP2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG4__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG5__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG6__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_CU_LKG7__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_DB0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_DB1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_DB2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_DB3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_GCATCL20__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_GDS0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_GDS1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_GDS2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_GDS3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_IA0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_LDS0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_LDS1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_LDS2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_LDS3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG4__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG5__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_NONCU_LKG6__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_PA0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_PA1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_PC0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SC0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SPI0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SPI1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SPI2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SPI3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SPI4__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SPI5__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ0_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ0_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ0_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ1_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ1_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ1_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ2_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ2_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ2_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ3_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ3_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ3_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ4_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ4_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ4_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ5_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ5_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ5_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ6_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ6_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ6_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ7_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ7_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ7_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SQ8_LOWER__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SQ8_UPPER__ACCUMULATOR_39_32_MASK__VI 0x000000ffL
#define GC_CAC_ACC_SQ8_UPPER__UNUSED_0_MASK__VI 0xffffff00L
#define GC_CAC_ACC_SX0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SXRB0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_SXRB1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TA0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCC0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCC1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCC2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCC3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCC4__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCP0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCP1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCP2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCP3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TCP4__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TD0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TD1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TD2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TD3__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TD4__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_TD5__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_VGT0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_VGT1__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_VGT2__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_ACC_WD0__ACCUMULATOR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_AGGR_LOWER__AGGR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_AGGR_UPPER__AGGR_63_32_MASK__VI 0xffffffffL
#define GC_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__VI 0x00000ff0L
#define GC_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK__VI 0x0000000fL
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__VI 0x40000000L
#define GC_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__VI 0x80000000L
#define GC_CAC_CNTL__CAC_BLOCK_ID_MASK__VI 0x007e0000L
#define GC_CAC_CNTL__CAC_ENABLE_MASK__VI 0x00000001L
#define GC_CAC_CNTL__CAC_SIGNAL_ID_MASK__VI 0x7f800000L
#define GC_CAC_CNTL__CAC_THRESHOLD_MASK__VI 0x0001fffeL
#define GC_CAC_CNTL__UNUSED_0_MASK__VI 0x80000000L
#define GC_CAC_CTRL_1__CAC_WINDOW_MASK__VI 0x00ffffffL
#define GC_CAC_CTRL_1__TDP_WINDOW_MASK__VI 0xff000000L
#define GC_CAC_CTRL_2__CAC_ENABLE_MASK__VI 0x00000001L
#define GC_CAC_CTRL_2__UNUSED_0_MASK__VI 0xfffffffeL
#define GC_CAC_IND_DATA__CAC_IND_DATA_MASK__VI 0xffffffffL
#define GC_CAC_IND_INDEX__CAC_IND_ADDR_MASK__VI 0xffffffffL
#define GC_CAC_LKG_AGGR_LOWER__LKG_AGGR_31_0_MASK__VI 0xffffffffL
#define GC_CAC_LKG_AGGR_UPPER__LKG_AGGR_63_32_MASK__VI 0xffffffffL
#define GC_CAC_OVRD_BCI__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_BCI__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_CB__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_CB__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_CP__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_CP__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_CU_LKG__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_CU_LKG__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_CU__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_CU__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_DB__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_DB__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_GCATCL2__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_GCATCL2__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_GDS__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_GDS__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_IA__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_IA__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_LDS__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_LDS__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_NONCU_LKG__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_NONCU_LKG__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_PA__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_PA__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_PC__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_PC__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_SC__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_SC__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_SPI__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_SPI__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_SQ__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_SQ__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_SXRB__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_SXRB__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_SX__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_SX__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_TA__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_TA__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_TCC__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_TCC__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_TCP__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_TCP__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_TD__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_TD__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_VGT__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_VGT__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVRD_WD__OVRRD_SELECT_MASK__VI 0x0000ffffL
#define GC_CAC_OVRD_WD__OVRRD_VALUE_MASK__VI 0xffff0000L
#define GC_CAC_OVR_SEL__CAC_OVR_SEL_MASK__VI 0xffffffffL
#define GC_CAC_OVR_VAL__CAC_OVR_VAL_MASK__VI 0xffffffffL
#define GC_CAC_WEIGHT_BCI_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_BCI_0__WEIGHT_BCI_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CB_0__WEIGHT_CB_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CB_1__WEIGHT_CB_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CP_0__WEIGHT_CP_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CP_1__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CP_1__WEIGHT_CP_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_0__WEIGHT_CU_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_1__WEIGHT_CU_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CU_LKG_0__WEIGHT_CU_LKG_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_LKG_0__WEIGHT_CU_LKG_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CU_LKG_1__WEIGHT_CU_LKG_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_LKG_1__WEIGHT_CU_LKG_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CU_LKG_2__WEIGHT_CU_LKG_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_LKG_2__WEIGHT_CU_LKG_SIG5_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_CU_LKG_3__WEIGHT_CU_LKG_SIG6_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_CU_LKG_3__WEIGHT_CU_LKG_SIG7_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_DB_0__WEIGHT_DB_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_DB_1__WEIGHT_DB_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_GCATCL2_0__WEIGHT_GCATCL2_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_GCATCL2_0__unused_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_GDS_0__WEIGHT_GDS_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_GDS_1__WEIGHT_GDS_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_IA_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_IA_0__WEIGHT_IA_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_LDS_0__WEIGHT_LDS_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_LDS_1__WEIGHT_LDS_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_NONCU_LKG_0__WEIGHT_NONCU_LKG_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_NONCU_LKG_0__WEIGHT_NONCU_LKG_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_NONCU_LKG_1__WEIGHT_NONCU_LKG_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_NONCU_LKG_1__WEIGHT_NONCU_LKG_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_NONCU_LKG_2__WEIGHT_NONCU_LKG_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_NONCU_LKG_2__WEIGHT_NONCU_LKG_SIG5_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_NONCU_LKG_3__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_NONCU_LKG_3__WEIGHT_NONCU_LKG_SIG6_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_PA_0__WEIGHT_PA_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_PC_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_PC_0__WEIGHT_PC_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SC_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SC_0__WEIGHT_SC_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_0__WEIGHT_SPI_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_1__WEIGHT_SPI_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SPI_2__WEIGHT_SPI_SIG5_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_0__WEIGHT_SQ_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_1__WEIGHT_SQ_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_2__WEIGHT_SQ_SIG5_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG6_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SQ_3__WEIGHT_SQ_SIG7_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SQ_4__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SQ_4__WEIGHT_SQ_SIG8_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_SXRB_0__WEIGHT_SXRB_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SX_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_SX_0__WEIGHT_SX_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TA_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TA_0__WEIGHT_TA_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_0__WEIGHT_TCC_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TCC_1__WEIGHT_TCC_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TCC_2__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TCC_2__WEIGHT_TCC_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_0__WEIGHT_TCP_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TCP_1__WEIGHT_TCP_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TCP_2__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TCP_2__WEIGHT_TCP_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TD_0__WEIGHT_TD_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TD_1__WEIGHT_TD_SIG3_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG4_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_TD_2__WEIGHT_TD_SIG5_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG0_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_VGT_0__WEIGHT_VGT_SIG1_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_VGT_1__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_VGT_1__WEIGHT_VGT_SIG2_MASK__VI 0x0000ffffL
#define GC_CAC_WEIGHT_WD_0__UNUSED_0_MASK__VI 0xffff0000L
#define GC_CAC_WEIGHT_WD_0__WEIGHT_WD_SIG0_MASK__VI 0x0000ffffL
#define GC_USER_SHADER_RATE_CONFIG__DPFP_RATE_MASK__VI 0x00000006L
#define GC_USER_SHADER_RATE_CONFIG__HALF_LDS_MASK__VI 0x00000010L
#define GC_USER_SHADER_RATE_CONFIG__SQC_BALANCE_DISABLE_MASK__VI 0x00000008L
#define GDS_ATOM_CNTL__DMODE_MASK__SI__CI 0x00000100L
#define GDS_ATOM_CNTL__DMODE_MASK__VI 0x00000300L
#define GDS_ATOM_CNTL__UNUSED2_MASK__SI__CI 0xfffffe00L
#define GDS_ATOM_CNTL__UNUSED2_MASK__VI 0xfffffc00L
#define GDS_CNTL_STATUS__CREDIT_BUSY0_MASK__VI 0x00000800L
#define GDS_CNTL_STATUS__CREDIT_BUSY1_MASK__VI 0x00001000L
#define GDS_CNTL_STATUS__CREDIT_BUSY2_MASK__VI 0x00002000L
#define GDS_CNTL_STATUS__CREDIT_BUSY3_MASK__VI 0x00004000L
#define GDS_CNTL_STATUS__DS_BUSY_MASK__VI 0x00000100L
#define GDS_CNTL_STATUS__GRBM_RBUF_BUSY_MASK__VI 0x00000080L
#define GDS_CNTL_STATUS__GWS_BUSY_MASK__VI 0x00000200L
#define GDS_CNTL_STATUS__ORD_FIFO_BUSY_MASK__VI 0x00000400L
#define GDS_CS_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_CS_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_CS_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_CS_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_CS_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_CS_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_CS_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_CS_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_CS_CTXSW_STATUS__R_MASK__VI 0x00000001L
#define GDS_CS_CTXSW_STATUS__UNUSED_MASK__VI 0xfffffffcL
#define GDS_CS_CTXSW_STATUS__W_MASK__VI 0x00000002L
#define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_A_MASK__VI 0x00000004L
#define GDS_DSM_CNTL__GDS_ENABLE_SINGLE_WRITE_B_MASK__VI 0x00000020L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_0_MASK__VI 0x00000001L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_A_1_MASK__VI 0x00000002L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_0_MASK__VI 0x00000008L
#define GDS_DSM_CNTL__SEL_DSM_GDS_IRRITATOR_DATA_B_1_MASK__VI 0x00000010L
#define GDS_DSM_CNTL__UNUSED_MASK__VI 0xffffffc0L
#define GDS_EDC_CNT__DED_MASK__VI 0x000000ffL
#define GDS_EDC_CNT__SEC_MASK__VI 0x00ff0000L
#define GDS_EDC_CNT__SED_MASK__VI 0x0000ff00L
#define GDS_EDC_GRBM_CNT__DED_MASK__VI 0x000000ffL
#define GDS_EDC_GRBM_CNT__SEC_MASK__VI 0x00ff0000L
#define GDS_EDC_OA_DED__ME0_CS_DED_MASK__VI 0x00000004L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK__VI 0x00000001L
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK__VI 0x00000002L
#define GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK__VI 0x00000010L
#define GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK__VI 0x00000020L
#define GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK__VI 0x00000040L
#define GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK__VI 0x00000080L
#define GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK__VI 0x00000100L
#define GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK__VI 0x00000200L
#define GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK__VI 0x00000400L
#define GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK__VI 0x00000800L
#define GDS_EDC_OA_DED__UNUSED0_MASK__VI 0x00000008L
#define GDS_EDC_OA_DED__UNUSED1_MASK__VI 0xfffff000L
#define GDS_GFX_CTXSW_STATUS__R_MASK__VI 0x00000001L
#define GDS_GFX_CTXSW_STATUS__UNUSED_MASK__VI 0xfffffffcL
#define GDS_GFX_CTXSW_STATUS__W_MASK__VI 0x00000002L
#define GDS_GWS_RESOURCE__HEAD_FLAG_MASK__SI__CI 0x10000000L
#define GDS_GWS_RESOURCE__HEAD_FLAG_MASK__VI 0x20000000L
#define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK__SI__CI 0x07ff0000L
#define GDS_GWS_RESOURCE__HEAD_QUEUE_MASK__VI 0x0fff0000L
#define GDS_GWS_RESOURCE__HEAD_VALID_MASK__SI__CI 0x08000000L
#define GDS_GWS_RESOURCE__HEAD_VALID_MASK__VI 0x10000000L
#define GDS_GWS_RESOURCE__UNUSED1_MASK__SI__CI 0xe0000000L
#define GDS_GWS_RESOURCE__UNUSED1_MASK__VI 0xc0000000L
#define GDS_OA_ADDRESS__CRAWLER_MASK__VI 0x000f0000L
#define GDS_OA_ADDRESS__CRAWLER_TYPE_MASK__VI 0x00300000L
#define GDS_OA_ADDRESS__UNUSED_MASK__VI 0x3fc00000L
#define GDS_OA_CGPG_RESTORE__QUEUEID_MASK__VI 0x000f0000L
#define GDS_OA_CGPG_RESTORE__UNUSED_MASK__VI 0xfff00000L
#define GDS_PS0_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS0_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS0_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS0_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS0_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS0_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS0_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS0_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS1_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS1_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS1_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS1_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS1_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS1_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS1_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS1_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS2_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS2_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS2_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS2_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS2_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS2_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS2_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS2_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS3_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS3_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS3_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS3_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS3_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS3_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS3_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS3_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS4_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS4_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS4_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS4_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS4_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS4_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS4_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS4_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS5_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS5_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS5_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS5_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS5_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS5_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS5_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS5_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS6_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS6_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS6_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS6_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS6_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS6_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS6_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS6_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS7_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_PS7_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS7_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_PS7_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS7_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_PS7_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_PS7_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_PS7_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GDS_VS_CTXSW_CNT0__PTR_MASK__VI 0xffff0000L
#define GDS_VS_CTXSW_CNT0__UPDN_MASK__VI 0x0000ffffL
#define GDS_VS_CTXSW_CNT1__PTR_MASK__VI 0xffff0000L
#define GDS_VS_CTXSW_CNT1__UPDN_MASK__VI 0x0000ffffL
#define GDS_VS_CTXSW_CNT2__PTR_MASK__VI 0xffff0000L
#define GDS_VS_CTXSW_CNT2__UPDN_MASK__VI 0x0000ffffL
#define GDS_VS_CTXSW_CNT3__PTR_MASK__VI 0xffff0000L
#define GDS_VS_CTXSW_CNT3__UPDN_MASK__VI 0x0000ffffL
#define GMCON_DEBUG__GMCON_DEBUG_RESERVED0_MASK__VI 0x00000004L
#define GMCON_DEBUG__MISC_FLAGS_MASK__VI 0xffffff00L
#define GMCON_DEBUG__SR_COMMIT_STATE_MASK__VI 0x00000008L
#define GMCON_DEBUG__STCTRL_ST_MASK__VI 0x000000f0L
#define GMCON_LPT_TARGET__STCTRL_LPT_TARGET_MASK__VI 0xffffffffL
#define GMCON_MASK__STCTRL_SR_HANDSHAKE_MASK_MASK__VI 0x00000ff0L
#define GMCON_MISC2__GMCON_MISC2_RESERVED0_MASK__VI 0x0000003fL
#define GMCON_MISC2__GMCON_MISC2_RESERVED1_MASK__VI 0x1ffe0000L
#define GMCON_MISC3__RENG_DISABLE_MCC_MASK__VI 0x000000ffL
#define GMCON_MISC3__RENG_DISABLE_MCD_MASK__VI 0x0000ff00L
#define GMCON_MISC3__RENG_MEM_LS_ENABLE_MASK__VI 0x20000000L
#define GMCON_MISC3__STCTRL_EXCLUDE_NONMEM_CLIENTS_MASK__VI 0x40000000L
#define GMCON_MISC3__STCTRL_FORCE_PGFSM_CMD_DONE_MASK__VI 0x0fff0000L
#define GMCON_MISC3__STCTRL_IGNORE_ALLOW_STUTTER_MASK__VI 0x10000000L
#define GMCON_PERF_MON_CNTL0__START_TRIG_ID_EXT_MASK__VI 0x40000000L
#define GMCON_PERF_MON_CNTL0__STOP_TRIG_ID_EXT_MASK__VI 0x80000000L
#define GMCON_PERF_MON_CNTL0__THRESH_CNTR_ID_EXT_MASK__VI 0x20000000L
#define GMCON_PERF_MON_CNTL1__MON0_ID_MASK__VI 0x01fc0000L
#define GMCON_PERF_MON_CNTL1__MON1_ID_MASK__VI 0xfe000000L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_10_MASK__VI 0x00000400L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_11_MASK__VI 0x00000800L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_12_MASK__VI 0x00001000L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_13_MASK__VI 0x00002000L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_14_MASK__VI 0x00004000L
#define GPIO_MLPS_PINSTRAPS__GPIO_MLPS_PINSTRAP_15_MASK__VI 0x00008000L
#define GPU_BIST_CONTROL__CP_DFY_CNTL_WRITE_DIS_MASK__VI 0x00000040L
#define GPU_BIST_CONTROL__CU_HARV_LOOP_COUNT_MASK__VI 0x0000003cL
#define GPU_BIST_CONTROL__GLOBAL_LOOP_COUNT_MASK__VI 0xff000000L
#define GPU_BIST_CONTROL__RESERVED_MASK__VI 0x00ffff80L
#define GPU_BIST_CONTROL__STOP_ON_FAIL_CU_HARV_MASK__VI 0x00000002L
#define GPU_BIST_CONTROL__STOP_ON_FAIL_HW_MASK__VI 0x00000001L
#define GPU_GARLIC_FLUSH_DONE__SDMA2_MASK__VI 0x00001000L
#define GPU_GARLIC_FLUSH_DONE__SDMA3_MASK__VI 0x00002000L
#define GPU_GARLIC_FLUSH_REQ__SDMA2_MASK__VI 0x00001000L
#define GPU_GARLIC_FLUSH_REQ__SDMA3_MASK__VI 0x00002000L
#define GRBM_CGTT_CLK_CNTL__OFF_HYSTERESIS_MASK__VI 0x00000ff0L
#define GRBM_CGTT_CLK_CNTL__ON_DELAY_MASK__VI 0x0000000fL
#define GRBM_CGTT_CLK_CNTL__SOFT_OVERRIDE_DYN_MASK__VI 0x40000000L
#define GRBM_CNTL__REPORT_LAST_RDERR_MASK__VI 0x80000000L
#define GRBM_DEBUG__DEBUG_BUS_FGCG_EN_MASK__VI 0x80000000L
#define GRBM_DEBUG__GRBM_TRAP_ENABLE_MASK__VI 0x00002000L
#define GRBM_DSM_BYPASS__BYPASS_BITS_MASK__VI 0x00000003L
#define GRBM_DSM_BYPASS__BYPASS_EN_MASK__VI 0x00000004L
#define GRBM_HYP_CAM_DATA__CAM_ADDR_MASK__VI 0x0000ffffL
#define GRBM_HYP_CAM_DATA__CAM_REMAPADDR_MASK__VI 0xffff0000L
#define GRBM_HYP_CAM_INDEX__CAM_INDEX_MASK__VI 0x00000007L
#define GRBM_PWR_CNTL__ALL_REQ_EN_MASK__VI 0x00008000L
#define GRBM_PWR_CNTL__ALL_REQ_TYPE_MASK__VI 0x00000003L
#define GRBM_PWR_CNTL__ALL_RSP_TYPE_MASK__VI 0x00000030L
#define GRBM_PWR_CNTL__GFX_REQ_EN_MASK__VI 0x00004000L
#define GRBM_PWR_CNTL__GFX_REQ_TYPE_MASK__VI 0x0000000cL
#define GRBM_PWR_CNTL__GFX_RSP_TYPE_MASK__VI 0x000000c0L
#define GRBM_SOFT_RESET__SOFT_RESET_CAC_MASK__VI 0x00100000L
#define GRBM_STATUS2__TCC_CC_RESIDENT_MASK__VI 0x04000000L
#define GRBM_TRAP_ADDR_MSK__DATA_MASK__VI 0x0000ffffL
#define GRBM_TRAP_ADDR__DATA_MASK__VI 0x0000ffffL
#define GRBM_TRAP_OP__RW_MASK__VI 0x00000001L
#define GRBM_TRAP_WD_MSK__DATA_MASK__VI 0xffffffffL
#define GRBM_TRAP_WD__DATA_MASK__VI 0xffffffffL
#define GRBM_WRITE_ERROR__WRITE_ERROR_MASK__VI 0x80000000L
#define GRBM_WRITE_ERROR__WRITE_MEID_MASK__VI 0x00c00000L
#define GRBM_WRITE_ERROR__WRITE_PIPEID_MASK__VI 0x00300000L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_RLC_MASK__VI 0x00000001L
#define GRBM_WRITE_ERROR__WRITE_REQUESTER_SRBM_MASK__VI 0x00000002L
#define GRBM_WRITE_ERROR__WRITE_SSRCID_MASK__VI 0x0000001cL
#define GRBM_WRITE_ERROR__WRITE_VFID_MASK__VI 0x000001e0L
#define GRBM_WRITE_ERROR__WRITE_VF_MASK__VI 0x00001000L
#define GRBM_WRITE_ERROR__WRITE_VMID_MASK__VI 0x0001e000L
#define GSKT_CONTROL__GSKT_SpareRegs_MASK__VI 0x000000f8L
#define GSKT_CONTROL__GSKT_TxFifoBypass_MASK__VI 0x00000001L
#define GSKT_CONTROL__GSKT_TxFifoDelay2_MASK__VI 0x00000004L
#define GSKT_CONTROL__GSKT_TxFifoDelay_MASK__VI 0x00000002L
#define IA_MULTI_VGT_PARAM__MAX_PRIMGRP_IN_WAVE_MASK__VI 0xf0000000L
#define IH_DSM_MATCH_DATA_CONTROL__VALUE_MASK__VI 0x0fffffffL
#define IH_DSM_MATCH_FIELD_CONTROL__PASID_EN_MASK__VI 0x00000020L
#define IH_DSM_MATCH_FIELD_CONTROL__RINGID_EN_MASK__VI 0x00000008L
#define IH_DSM_MATCH_FIELD_CONTROL__SRC_EN_MASK__VI 0x00000001L
#define IH_DSM_MATCH_FIELD_CONTROL__TIMESTAMP_EN_MASK__VI 0x00000004L
#define IH_DSM_MATCH_FIELD_CONTROL__VMID_EN_MASK__VI 0x00000010L
#define IH_DSM_MATCH_VALUE_BIT_31_0__VALUE_MASK__VI 0xffffffffL
#define IH_DSM_MATCH_VALUE_BIT_63_32__VALUE_MASK__VI 0xffffffffL
#define IH_DSM_MATCH_VALUE_BIT_95_64__VALUE_MASK__VI 0xffffffffL
#define IH_RB_WPTR__RB_LEFT_NONE_MASK__VI 0x00040000L
#define IH_RB_WPTR__RB_MAY_OVERFLOW_MASK__VI 0x00080000L
#define IH_VERSION__VALUE_MASK__VI 0x00000fffL
#define INTERRUPT_CNTL__BIF_RB_REQ_NONSNOOP_EN_MASK__VI 0x00008000L
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_BIT3_MASK__VI 0x00000008L
#define LCLK_DEEP_SLEEP_CNTL2__RESERVED_MASK__VI 0xffc00000L
#define LCLK_DEEP_SLEEP_CNTL2__RLC_SMU_GFXCLK_OFF_MASK_MASK__VI 0x00200000L
#define LCLK_DEEP_SLEEP_CNTL__RESERVED_MASK__VI 0x7fff0000L
#define LM_CONTROL__LoopbackFifoPtr_MASK__VI 0x00000700L
#define LM_CONTROL__LoopbackHalfRate_MASK__VI 0x000000c0L
#define LM_CONTROL__LoopbackSelect_MASK__VI 0x0000001eL
#define LM_CONTROL__PRBSPCIeLbSelect_MASK__VI 0x00000020L
#define LM_LANEENABLE__LANE_enable_MASK__VI 0x0000ffffL
#define LM_PCIERXMUX0__RXLANE0_MASK__VI 0x000000ffL
#define LM_PCIERXMUX0__RXLANE1_MASK__VI 0x0000ff00L
#define LM_PCIERXMUX0__RXLANE2_MASK__VI 0x00ff0000L
#define LM_PCIERXMUX0__RXLANE3_MASK__VI 0xff000000L
#define LM_PCIERXMUX1__RXLANE4_MASK__VI 0x000000ffL
#define LM_PCIERXMUX1__RXLANE5_MASK__VI 0x0000ff00L
#define LM_PCIERXMUX1__RXLANE6_MASK__VI 0x00ff0000L
#define LM_PCIERXMUX1__RXLANE7_MASK__VI 0xff000000L
#define LM_PCIERXMUX2__RXLANE10_MASK__VI 0x00ff0000L
#define LM_PCIERXMUX2__RXLANE11_MASK__VI 0xff000000L
#define LM_PCIERXMUX2__RXLANE8_MASK__VI 0x000000ffL
#define LM_PCIERXMUX2__RXLANE9_MASK__VI 0x0000ff00L
#define LM_PCIERXMUX3__RXLANE12_MASK__VI 0x000000ffL
#define LM_PCIERXMUX3__RXLANE13_MASK__VI 0x0000ff00L
#define LM_PCIERXMUX3__RXLANE14_MASK__VI 0x00ff0000L
#define LM_PCIERXMUX3__RXLANE15_MASK__VI 0xff000000L
#define LM_PCIETXMUX0__TXLANE0_MASK__VI 0x000000ffL
#define LM_PCIETXMUX0__TXLANE1_MASK__VI 0x0000ff00L
#define LM_PCIETXMUX0__TXLANE2_MASK__VI 0x00ff0000L
#define LM_PCIETXMUX0__TXLANE3_MASK__VI 0xff000000L
#define LM_PCIETXMUX1__TXLANE4_MASK__VI 0x000000ffL
#define LM_PCIETXMUX1__TXLANE5_MASK__VI 0x0000ff00L
#define LM_PCIETXMUX1__TXLANE6_MASK__VI 0x00ff0000L
#define LM_PCIETXMUX1__TXLANE7_MASK__VI 0xff000000L
#define LM_PCIETXMUX2__TXLANE10_MASK__VI 0x00ff0000L
#define LM_PCIETXMUX2__TXLANE11_MASK__VI 0xff000000L
#define LM_PCIETXMUX2__TXLANE8_MASK__VI 0x000000ffL
#define LM_PCIETXMUX2__TXLANE9_MASK__VI 0x0000ff00L
#define LM_PCIETXMUX3__TXLANE12_MASK__VI 0x000000ffL
#define LM_PCIETXMUX3__TXLANE13_MASK__VI 0x0000ff00L
#define LM_PCIETXMUX3__TXLANE14_MASK__VI 0x00ff0000L
#define LM_PCIETXMUX3__TXLANE15_MASK__VI 0xff000000L
#define LM_POWERCONTROL1__LMDeemph0_MASK__VI 0x00000100L
#define LM_POWERCONTROL1__LMDeemph1_MASK__VI 0x00020000L
#define LM_POWERCONTROL1__LMDeemph2_MASK__VI 0x04000000L
#define LM_POWERCONTROL1__LMLaneUnused0_MASK__VI 0x00000040L
#define LM_POWERCONTROL1__LMLaneUnused1_MASK__VI 0x00008000L
#define LM_POWERCONTROL1__LMLaneUnused2_MASK__VI 0x01000000L
#define LM_POWERCONTROL1__LMSkipBit0_MASK__VI 0x00000020L
#define LM_POWERCONTROL1__LMSkipBit1_MASK__VI 0x00004000L
#define LM_POWERCONTROL1__LMSkipBit2_MASK__VI 0x00800000L
#define LM_POWERCONTROL1__LMTxClkEn0_MASK__VI 0x00000002L
#define LM_POWERCONTROL1__LMTxClkEn1_MASK__VI 0x00000400L
#define LM_POWERCONTROL1__LMTxClkEn2_MASK__VI 0x00080000L
#define LM_POWERCONTROL1__LMTxEn0_MASK__VI 0x00000001L
#define LM_POWERCONTROL1__LMTxEn1_MASK__VI 0x00000200L
#define LM_POWERCONTROL1__LMTxEn2_MASK__VI 0x00040000L
#define LM_POWERCONTROL1__LMTxMargin0_MASK__VI 0x0000001cL
#define LM_POWERCONTROL1__LMTxMargin1_MASK__VI 0x00003800L
#define LM_POWERCONTROL1__LMTxMargin2_MASK__VI 0x00700000L
#define LM_POWERCONTROL1__LMTxMarginEn0_MASK__VI 0x00000080L
#define LM_POWERCONTROL1__LMTxMarginEn1_MASK__VI 0x00010000L
#define LM_POWERCONTROL1__LMTxMarginEn2_MASK__VI 0x02000000L
#define LM_POWERCONTROL1__TxCoeffID0_MASK__VI 0x18000000L
#define LM_POWERCONTROL1__TxCoeffID1_MASK__VI 0x60000000L
#define LM_POWERCONTROL2__LMDeemph3_MASK__VI 0x00000100L
#define LM_POWERCONTROL2__LMLaneUnused3_MASK__VI 0x00000040L
#define LM_POWERCONTROL2__LMSkipBit3_MASK__VI 0x00000020L
#define LM_POWERCONTROL2__LMTxClkEn3_MASK__VI 0x00000002L
#define LM_POWERCONTROL2__LMTxEn3_MASK__VI 0x00000001L
#define LM_POWERCONTROL2__LMTxMargin3_MASK__VI 0x0000001cL
#define LM_POWERCONTROL2__LMTxMarginEn3_MASK__VI 0x00000080L
#define LM_POWERCONTROL2__TxCoeff0_MASK__VI 0x0007e000L
#define LM_POWERCONTROL2__TxCoeff1_MASK__VI 0x01f80000L
#define LM_POWERCONTROL2__TxCoeff2_MASK__VI 0x7e000000L
#define LM_POWERCONTROL2__TxCoeffID2_MASK__VI 0x00000600L
#define LM_POWERCONTROL2__TxCoeffID3_MASK__VI 0x00001800L
#define LM_POWERCONTROL3__RxEqCtl0_MASK__VI 0x00000fc0L
#define LM_POWERCONTROL3__RxEqCtl1_MASK__VI 0x0003f000L
#define LM_POWERCONTROL3__RxEqCtl2_MASK__VI 0x00fc0000L
#define LM_POWERCONTROL3__RxEqCtl3_MASK__VI 0x3f000000L
#define LM_POWERCONTROL3__TxCoeff3_MASK__VI 0x0000003fL
#define LM_POWERCONTROL4__LaneNum0_MASK__VI 0x0000f000L
#define LM_POWERCONTROL4__LaneNum1_MASK__VI 0x000f0000L
#define LM_POWERCONTROL4__LaneNum2_MASK__VI 0x00f00000L
#define LM_POWERCONTROL4__LaneNum3_MASK__VI 0x0f000000L
#define LM_POWERCONTROL4__LinkNum0_MASK__VI 0x00000007L
#define LM_POWERCONTROL4__LinkNum1_MASK__VI 0x00000038L
#define LM_POWERCONTROL4__LinkNum2_MASK__VI 0x000001c0L
#define LM_POWERCONTROL4__LinkNum3_MASK__VI 0x00000e00L
#define LM_POWERCONTROL4__SpcMode0_MASK__VI 0x10000000L
#define LM_POWERCONTROL4__SpcMode1_MASK__VI 0x20000000L
#define LM_POWERCONTROL4__SpcMode2_MASK__VI 0x40000000L
#define LM_POWERCONTROL4__SpcMode3_MASK__VI 0x80000000L
#define LM_POWERCONTROL__LMLinkSpeed0_MASK__VI 0x000000c0L
#define LM_POWERCONTROL__LMLinkSpeed1_MASK__VI 0x0000c000L
#define LM_POWERCONTROL__LMLinkSpeed2_MASK__VI 0x00c00000L
#define LM_POWERCONTROL__LMLinkSpeed3_MASK__VI 0xc0000000L
#define LM_POWERCONTROL__LMRxPhyCmd0_MASK__VI 0x00000038L
#define LM_POWERCONTROL__LMRxPhyCmd1_MASK__VI 0x00003800L
#define LM_POWERCONTROL__LMRxPhyCmd2_MASK__VI 0x00380000L
#define LM_POWERCONTROL__LMRxPhyCmd3_MASK__VI 0x38000000L
#define LM_POWERCONTROL__LMTxPhyCmd0_MASK__VI 0x00000007L
#define LM_POWERCONTROL__LMTxPhyCmd1_MASK__VI 0x00000700L
#define LM_POWERCONTROL__LMTxPhyCmd2_MASK__VI 0x00070000L
#define LM_POWERCONTROL__LMTxPhyCmd3_MASK__VI 0x07000000L
#define LM_PRBSCONTROL__LMLaneDegrade0_MASK__VI 0x10000000L
#define LM_PRBSCONTROL__LMLaneDegrade1_MASK__VI 0x20000000L
#define LM_PRBSCONTROL__LMLaneDegrade2_MASK__VI 0x40000000L
#define LM_PRBSCONTROL__LMLaneDegrade3_MASK__VI 0x80000000L
#define LM_PRBSCONTROL__PRBSPCIeSelect_MASK__VI 0x0000ffffL
#define LNCNT_CONTROL__CFG_LNC_BW_CNT_EN1_MASK__VI 0x00000002L
#define LNCNT_CONTROL__CFG_LNC_CMN_CNT_EN2_MASK__VI 0x00000004L
#define LNCNT_CONTROL__CFG_LNC_OVRD_EN3_MASK__VI 0x00000008L
#define LNCNT_CONTROL__CFG_LNC_OVRD_VAL4_MASK__VI 0x00000010L
#define LNCNT_CONTROL__CFG_LNC_WINDOW_EN0_MASK__VI 0x00000001L
#define LNCNT_QUAN_THRD__CFG_LNC_BW_QUAN_THRD0_MASK__VI 0x00000007L
#define LNCNT_QUAN_THRD__CFG_LNC_CMN_QUAN_THRD4_MASK__VI 0x00000070L
#define LNCNT_WEIGHT__CFG_LNC_BW_WEIGHT0_MASK__VI 0x0000ffffL
#define LNCNT_WEIGHT__CFG_LNC_CMN_WEIGHT16_MASK__VI 0xffff0000L
#define LNC_BW_WACC__LNC_BW_WACC_MASK__VI 0xffffffffL
#define LNC_CMN_WACC__LNC_CMN_WACC_MASK__VI 0xffffffffL
#define LNC_TOTAL_WACC__LNC_TOTAL_WACC_MASK__VI 0xffffffffL
#define LPML_SCALAR_1__Lpml1_MASK__VI 0x0000003fL
#define LPML_SCALAR_1__Lpml2_MASK__VI 0x00000fc0L
#define LPML_SCALAR_1__Lpml3_MASK__VI 0x0003f000L
#define LPML_SCALAR_1__Lpml4_MASK__VI 0x00fc0000L
#define LPML_SCALAR_1__Lpml5_MASK__VI 0x3f000000L
#define LPML_SCALAR_2__Lpml0_MASK__VI 0x0003f000L
#define LPML_SCALAR_2__Lpml6_MASK__VI 0x0000003fL
#define LPML_SCALAR_2__Lpml7_MASK__VI 0x00000fc0L
#define LPMV_SCALAR_1__Lpmv1_MASK__VI 0x0000003fL
#define LPMV_SCALAR_1__Lpmv2_MASK__VI 0x00000fc0L
#define LPMV_SCALAR_1__Lpmv3_MASK__VI 0x0003f000L
#define LPMV_SCALAR_1__Lpmv4_MASK__VI 0x00fc0000L
#define LPMV_SCALAR_1__Lpmv5_MASK__VI 0x3f000000L
#define LPMV_SCALAR_2__Lpmv0_MASK__VI 0x0003f000L
#define LPMV_SCALAR_2__Lpmv6_MASK__VI 0x0000003fL
#define LPMV_SCALAR_2__Lpmv7_MASK__VI 0x00000fc0L
#define MAILBOX_CONTROL__RCV_MSG_ACK_MASK__VI 0x00000008L
#define MAILBOX_CONTROL__RCV_MSG_VALID_MASK__VI 0x00000004L
#define MAILBOX_CONTROL__TRN_MSG_ACK_MASK__VI 0x00000002L
#define MAILBOX_CONTROL__TRN_MSG_VALID_MASK__VI 0x00000001L
#define MAILBOX_INDEX__MAILBOX_INDEX_MASK__VI 0x0000000fL
#define MAILBOX_INT_CNTL__ACK_INT_EN_MASK__VI 0x00000002L
#define MAILBOX_INT_CNTL__VALID_INT_EN_MASK__VI 0x00000001L
#define MAILBOX_MSGBUF_RCV_DW0__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_RCV_DW1__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_RCV_DW2__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_RCV_DW3__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW0__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW1__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW2__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MAILBOX_MSGBUF_TRN_DW3__MSGBUF_DATA_MASK__VI 0xffffffffL
#define MC_ARB_AGE_CNTL__EXTEND_WEIGHT_RD_MASK__VI 0x01000000L
#define MC_ARB_AGE_CNTL__EXTEND_WEIGHT_WR_MASK__VI 0x02000000L
#define MC_ARB_AGE_CNTL__TIMER_STALL_RD_MASK__VI 0x00400000L
#define MC_ARB_AGE_CNTL__TIMER_STALL_WR_MASK__VI 0x00800000L
#define MC_ARB_ATOMIC__OUTSTANDING_MASK__VI 0x0000ff00L
#define MC_ARB_ATOMIC__SDMA_GRP_EN_MASK__VI 0x00000080L
#define MC_ARB_ATOMIC__SDMA_GRP_MASK__VI 0x00000070L
#define MC_ARB_ATOMIC__TC_GRP_EN_MASK__VI 0x00000008L
#define MC_ARB_ATOMIC__TC_GRP_MASK__VI 0x00000007L
#define MC_ARB_BUSY_STATUS__WRRET0_MASK__VI 0x01000000L
#define MC_ARB_BUSY_STATUS__WRRET1_MASK__VI 0x02000000L
#define MC_ARB_GECC2_MISC__ALLOW_RMW_ERR_AFTER_REPLAY_MASK__VI 0x00001000L
#define MC_ARB_GECC2_MISC__CWRD_REPLAY_AGAIN_MASK__VI 0x00000400L
#define MC_ARB_GECC2_MISC__DEBUG_RSV_MASK__VI 0xffffe000L
#define MC_ARB_GECC2_MISC__RMW_LM_WR_STALL_MASK__VI 0x00000080L
#define MC_ARB_GECC2_MISC__RMW_STALL_RELEASE_MASK__VI 0x00000100L
#define MC_ARB_GECC2_MISC__WRRDWR_REPLAY_AGAIN_MASK__VI 0x00000800L
#define MC_ARB_GECC2_MISC__WR_EDC_MASK_REPLAY_MASK__VI 0x00000200L
#define MC_ARB_GRUB2__ACP_RD_STALL_EN_MASK__VI 0x00020000L
#define MC_ARB_GRUB2__DISP_RD_STALL_EN_MASK__VI 0x00010000L
#define MC_ARB_GRUB2__PROMOTE_BY_DMIF_URG_MASK__VI 0x01000000L
#define MC_ARB_GRUB2__REALTIME_GRP_RD_MASK__VI 0x000000ffL
#define MC_ARB_GRUB2__REALTIME_GRP_WR_MASK__VI 0x0000ff00L
#define MC_ARB_GRUB2__REALTIME_RD_WTS_MASK__VI 0x00200000L
#define MC_ARB_GRUB2__REALTIME_WR_WTS_MASK__VI 0x00400000L
#define MC_ARB_GRUB2__URGENT_BY_DISP_STALL_MASK__VI 0x00800000L
#define MC_ARB_GRUB2__UVD_RD_STALL_EN_MASK__VI 0x00040000L
#define MC_ARB_GRUB2__VCE0_RD_STALL_EN_MASK__VI 0x00080000L
#define MC_ARB_GRUB2__VCE1_RD_STALL_EN_MASK__VI 0x00100000L
#define MC_ARB_GRUB_PRIORITY1_RD__ACPG_MASK__VI 0x0000c000L
#define MC_ARB_GRUB_PRIORITY1_RD__ACPO_MASK__VI 0x00030000L
#define MC_ARB_GRUB_PRIORITY1_RD__CB0_MASK__VI 0x00000003L
#define MC_ARB_GRUB_PRIORITY1_RD__CBCMASK0_MASK__VI 0x0000000cL
#define MC_ARB_GRUB_PRIORITY1_RD__CBFMASK0_MASK__VI 0x00000030L
#define MC_ARB_GRUB_PRIORITY1_RD__DB0_MASK__VI 0x000000c0L
#define MC_ARB_GRUB_PRIORITY1_RD__DBHTILE0_MASK__VI 0x00000300L
#define MC_ARB_GRUB_PRIORITY1_RD__DBSTEN0_MASK__VI 0x00000c00L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_EXT0_MASK__VI 0x00300000L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_EXT1_MASK__VI 0x00c00000L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_MASK__VI 0x000c0000L
#define MC_ARB_GRUB_PRIORITY1_RD__DMIF_TW_MASK__VI 0x03000000L
#define MC_ARB_GRUB_PRIORITY1_RD__MCIF_MASK__VI 0x0c000000L
#define MC_ARB_GRUB_PRIORITY1_RD__RLC_MASK__VI 0x30000000L
#define MC_ARB_GRUB_PRIORITY1_RD__TC0_MASK__VI 0x00003000L
#define MC_ARB_GRUB_PRIORITY1_RD__VMC_MASK__VI 0xc0000000L
#define MC_ARB_GRUB_PRIORITY1_WR__ACPG_MASK__VI 0x000c0000L
#define MC_ARB_GRUB_PRIORITY1_WR__ACPO_MASK__VI 0x00300000L
#define MC_ARB_GRUB_PRIORITY1_WR__CB0_MASK__VI 0x00000003L
#define MC_ARB_GRUB_PRIORITY1_WR__CBCMASK0_MASK__VI 0x0000000cL
#define MC_ARB_GRUB_PRIORITY1_WR__CBFMASK0_MASK__VI 0x00000030L
#define MC_ARB_GRUB_PRIORITY1_WR__CBIMMED0_MASK__VI 0x000000c0L
#define MC_ARB_GRUB_PRIORITY1_WR__DB0_MASK__VI 0x00000300L
#define MC_ARB_GRUB_PRIORITY1_WR__DBHTILE0_MASK__VI 0x00000c00L
#define MC_ARB_GRUB_PRIORITY1_WR__DBSTEN0_MASK__VI 0x00003000L
#define MC_ARB_GRUB_PRIORITY1_WR__MCIF_MASK__VI 0x00c00000L
#define MC_ARB_GRUB_PRIORITY1_WR__RLC_MASK__VI 0x03000000L
#define MC_ARB_GRUB_PRIORITY1_WR__SDMA1_MASK__VI 0x0c000000L
#define MC_ARB_GRUB_PRIORITY1_WR__SH_MASK__VI 0x00030000L
#define MC_ARB_GRUB_PRIORITY1_WR__SMU_MASK__VI 0x30000000L
#define MC_ARB_GRUB_PRIORITY1_WR__TC0_MASK__VI 0x0000c000L
#define MC_ARB_GRUB_PRIORITY1_WR__VCE_MASK__VI 0xc0000000L
#define MC_ARB_GRUB_PRIORITY2_RD__HDP_MASK__VI 0x00003000L
#define MC_ARB_GRUB_PRIORITY2_RD__ISP_MASK__VI 0x30000000L
#define MC_ARB_GRUB_PRIORITY2_RD__RSV2_MASK__VI 0xc0000000L
#define MC_ARB_GRUB_PRIORITY2_RD__SAMMSP_MASK__VI 0x03000000L
#define MC_ARB_GRUB_PRIORITY2_RD__SDMA0_MASK__VI 0x00000c00L
#define MC_ARB_GRUB_PRIORITY2_RD__SDMA1_MASK__VI 0x00000003L
#define MC_ARB_GRUB_PRIORITY2_RD__SEM_MASK__VI 0x00c00000L
#define MC_ARB_GRUB_PRIORITY2_RD__SMU_MASK__VI 0x0000000cL
#define MC_ARB_GRUB_PRIORITY2_RD__UMC_MASK__VI 0x0000c000L
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_EXT0_MASK__VI 0x000c0000L
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_EXT1_MASK__VI 0x00300000L
#define MC_ARB_GRUB_PRIORITY2_RD__UVD_MASK__VI 0x00030000L
#define MC_ARB_GRUB_PRIORITY2_RD__VCEU_MASK__VI 0x000000c0L
#define MC_ARB_GRUB_PRIORITY2_RD__VCE_MASK__VI 0x00000030L
#define MC_ARB_GRUB_PRIORITY2_RD__VP8_MASK__VI 0x0c000000L
#define MC_ARB_GRUB_PRIORITY2_RD__XDMAM_MASK__VI 0x00000300L
#define MC_ARB_GRUB_PRIORITY2_WR__HDP_MASK__VI 0x00000c00L
#define MC_ARB_GRUB_PRIORITY2_WR__IH_MASK__VI 0x03000000L
#define MC_ARB_GRUB_PRIORITY2_WR__ISP_MASK__VI 0x30000000L
#define MC_ARB_GRUB_PRIORITY2_WR__RSV3_MASK__VI 0xc0000000L
#define MC_ARB_GRUB_PRIORITY2_WR__SAMMSP_MASK__VI 0x0000000cL
#define MC_ARB_GRUB_PRIORITY2_WR__SDMA0_MASK__VI 0x00000300L
#define MC_ARB_GRUB_PRIORITY2_WR__SEM_MASK__VI 0x00c00000L
#define MC_ARB_GRUB_PRIORITY2_WR__UMC_MASK__VI 0x00003000L
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_EXT0_MASK__VI 0x00030000L
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_EXT1_MASK__VI 0x000c0000L
#define MC_ARB_GRUB_PRIORITY2_WR__UVD_MASK__VI 0x0000c000L
#define MC_ARB_GRUB_PRIORITY2_WR__VCEU_MASK__VI 0x00000003L
#define MC_ARB_GRUB_PRIORITY2_WR__VP8_MASK__VI 0x0c000000L
#define MC_ARB_GRUB_PRIORITY2_WR__XDMAM_MASK__VI 0x000000c0L
#define MC_ARB_GRUB_PRIORITY2_WR__XDMA_MASK__VI 0x00000030L
#define MC_ARB_GRUB_PRIORITY2_WR__XDP_MASK__VI 0x00300000L
#define MC_ARB_GRUB_PROMOTE__PROMOTE_RD_MASK__VI 0x00ff0000L
#define MC_ARB_GRUB_PROMOTE__PROMOTE_WR_MASK__VI 0xff000000L
#define MC_ARB_GRUB_PROMOTE__URGENT_RD_MASK__VI 0x000000ffL
#define MC_ARB_GRUB_PROMOTE__URGENT_WR_MASK__VI 0x0000ff00L
#define MC_ARB_GRUB_REALTIME_RD__ACPG_MASK__VI 0x00000100L
#define MC_ARB_GRUB_REALTIME_RD__ACPO_MASK__VI 0x00000200L
#define MC_ARB_GRUB_REALTIME_RD__CB0_MASK__VI 0x00000001L
#define MC_ARB_GRUB_REALTIME_RD__CBCMASK0_MASK__VI 0x00000002L
#define MC_ARB_GRUB_REALTIME_RD__CBFMASK0_MASK__VI 0x00000004L
#define MC_ARB_GRUB_REALTIME_RD__DB0_MASK__VI 0x00000008L
#define MC_ARB_GRUB_REALTIME_RD__DBHTILE0_MASK__VI 0x00000010L
#define MC_ARB_GRUB_REALTIME_RD__DBSTEN0_MASK__VI 0x00000020L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT0_MASK__VI 0x00000800L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_EXT1_MASK__VI 0x00001000L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_MASK__VI 0x00000400L
#define MC_ARB_GRUB_REALTIME_RD__DMIF_TW_MASK__VI 0x00002000L
#define MC_ARB_GRUB_REALTIME_RD__HDP_MASK__VI 0x00800000L
#define MC_ARB_GRUB_REALTIME_RD__IA_MASK__VI 0x00000080L
#define MC_ARB_GRUB_REALTIME_RD__ISP_MASK__VI 0x80000000L
#define MC_ARB_GRUB_REALTIME_RD__MCIF_MASK__VI 0x00004000L
#define MC_ARB_GRUB_REALTIME_RD__RLC_MASK__VI 0x00008000L
#define MC_ARB_GRUB_REALTIME_RD__SAMMSP_MASK__VI 0x20000000L
#define MC_ARB_GRUB_REALTIME_RD__SDMA0_MASK__VI 0x00400000L
#define MC_ARB_GRUB_REALTIME_RD__SDMA1_MASK__VI 0x00020000L
#define MC_ARB_GRUB_REALTIME_RD__SEM_MASK__VI 0x10000000L
#define MC_ARB_GRUB_REALTIME_RD__SMU_MASK__VI 0x00040000L
#define MC_ARB_GRUB_REALTIME_RD__TC0_MASK__VI 0x00000040L
#define MC_ARB_GRUB_REALTIME_RD__UMC_MASK__VI 0x01000000L
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT0_MASK__VI 0x04000000L
#define MC_ARB_GRUB_REALTIME_RD__UVD_EXT1_MASK__VI 0x08000000L
#define MC_ARB_GRUB_REALTIME_RD__UVD_MASK__VI 0x02000000L
#define MC_ARB_GRUB_REALTIME_RD__VCEU_MASK__VI 0x00100000L
#define MC_ARB_GRUB_REALTIME_RD__VCE_MASK__VI 0x00080000L
#define MC_ARB_GRUB_REALTIME_RD__VMC_MASK__VI 0x00010000L
#define MC_ARB_GRUB_REALTIME_RD__VP8_MASK__VI 0x40000000L
#define MC_ARB_GRUB_REALTIME_RD__XDMAM_MASK__VI 0x00200000L
#define MC_ARB_GRUB_REALTIME_WR__ACPG_MASK__VI 0x00000200L
#define MC_ARB_GRUB_REALTIME_WR__ACPO_MASK__VI 0x00000400L
#define MC_ARB_GRUB_REALTIME_WR__CB0_MASK__VI 0x00000001L
#define MC_ARB_GRUB_REALTIME_WR__CBCMASK0_MASK__VI 0x00000002L
#define MC_ARB_GRUB_REALTIME_WR__CBFMASK0_MASK__VI 0x00000004L
#define MC_ARB_GRUB_REALTIME_WR__CBIMMED0_MASK__VI 0x00000008L
#define MC_ARB_GRUB_REALTIME_WR__DB0_MASK__VI 0x00000010L
#define MC_ARB_GRUB_REALTIME_WR__DBHTILE0_MASK__VI 0x00000020L
#define MC_ARB_GRUB_REALTIME_WR__DBSTEN0_MASK__VI 0x00000040L
#define MC_ARB_GRUB_REALTIME_WR__HDP_MASK__VI 0x00200000L
#define MC_ARB_GRUB_REALTIME_WR__IH_MASK__VI 0x10000000L
#define MC_ARB_GRUB_REALTIME_WR__ISP_MASK__VI 0x40000000L
#define MC_ARB_GRUB_REALTIME_WR__MCIF_MASK__VI 0x00000800L
#define MC_ARB_GRUB_REALTIME_WR__RLC_MASK__VI 0x00001000L
#define MC_ARB_GRUB_REALTIME_WR__RSV2_MASK__VI 0x80000000L
#define MC_ARB_GRUB_REALTIME_WR__SAMMSP_MASK__VI 0x00020000L
#define MC_ARB_GRUB_REALTIME_WR__SDMA0_MASK__VI 0x00100000L
#define MC_ARB_GRUB_REALTIME_WR__SDMA1_MASK__VI 0x00002000L
#define MC_ARB_GRUB_REALTIME_WR__SEM_MASK__VI 0x08000000L
#define MC_ARB_GRUB_REALTIME_WR__SH_MASK__VI 0x00000100L
#define MC_ARB_GRUB_REALTIME_WR__SMU_MASK__VI 0x00004000L
#define MC_ARB_GRUB_REALTIME_WR__TC0_MASK__VI 0x00000080L
#define MC_ARB_GRUB_REALTIME_WR__UMC_MASK__VI 0x00400000L
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT0_MASK__VI 0x01000000L
#define MC_ARB_GRUB_REALTIME_WR__UVD_EXT1_MASK__VI 0x02000000L
#define MC_ARB_GRUB_REALTIME_WR__UVD_MASK__VI 0x00800000L
#define MC_ARB_GRUB_REALTIME_WR__VCEU_MASK__VI 0x00010000L
#define MC_ARB_GRUB_REALTIME_WR__VCE_MASK__VI 0x00008000L
#define MC_ARB_GRUB_REALTIME_WR__VP8_MASK__VI 0x20000000L
#define MC_ARB_GRUB_REALTIME_WR__XDMAM_MASK__VI 0x00080000L
#define MC_ARB_GRUB_REALTIME_WR__XDMA_MASK__VI 0x00040000L
#define MC_ARB_GRUB_REALTIME_WR__XDP_MASK__VI 0x04000000L
#define MC_ARB_GRUB__GRUB_WATERMARK_MASK__VI 0x000000ffL
#define MC_ARB_GRUB__GRUB_WATERMARK_MED_MASK__VI 0x00ff0000L
#define MC_ARB_GRUB__GRUB_WATERMARK_PRI_MASK__VI 0x0000ff00L
#define MC_ARB_GRUB__REG_RD_SEL_MASK__VI 0x04000000L
#define MC_ARB_GRUB__REG_WR_EN_MASK__VI 0x03000000L
#define MC_ARB_LM_WR__MASKWR_LM_EOB_MASK__VI 0x01000000L
#define MC_ARB_MISC3__CHAN4_ARB_SEL_MASK__VI 0x00000004L
#define MC_ARB_MISC3__CHAN4_EN_MASK__VI 0x00000002L
#define MC_ARB_MISC3__TBD_FIELD_MASK__VI 0xffffffe0L
#define MC_ARB_MISC3__UVD_DMIF_HARSH_WT_EN_MASK__VI 0x00000010L
#define MC_ARB_MISC3__UVD_URG_MODE_MASK__VI 0x00000008L
#define MC_ARB_PERF_CID__CH0_EN_MASK__VI 0x00010000L
#define MC_ARB_PERF_CID__CH0_MASK__VI 0x000000ffL
#define MC_ARB_PERF_CID__CH1_EN_MASK__VI 0x00020000L
#define MC_ARB_PERF_CID__CH1_MASK__VI 0x0000ff00L
#define MC_ARB_PM_CNTL__OVRR_RD0_BUSY_MASK__VI 0x00010000L
#define MC_ARB_PM_CNTL__OVRR_RD1_BUSY_MASK__VI 0x00020000L
#define MC_ARB_PM_CNTL__OVRR_WR0_BUSY_MASK__VI 0x01000000L
#define MC_ARB_PM_CNTL__OVRR_WR1_BUSY_MASK__VI 0x02000000L
#define MC_ARB_REMREQ__ENABLE_REMOTE_NACK_REQ_MASK__VI 0x01000000L
#define MC_ARB_RET_CREDITS2__ACP_RDRET_URG_MASK__VI 0x00000400L
#define MC_ARB_RET_CREDITS2__DISABLE_ACP_RDY_WR_MASK__VI 0x00008000L
#define MC_ARB_RET_CREDITS2__DISABLE_DISP_RDY_RD_MASK__VI 0x00004000L
#define MC_ARB_RET_CREDITS2__HDP_RDRET_URG_MASK__VI 0x00000800L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_RD_MASK__VI 0x00000100L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_EN_WR_MASK__VI 0x00000200L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_MONITOR_RD_MASK__VI 0x00001000L
#define MC_ARB_RET_CREDITS2__NECKDOWN_CNTR_MONITOR_WR_MASK__VI 0x00002000L
#define MC_ARB_RET_CREDITS2__RDRET_CREDIT_MED_MASK__VI 0x00ff0000L
#define MC_ARB_RET_CREDITS_WR__WRRET_BP_MASK__VI 0x10000000L
#define MC_ARB_RFSH_CNTL__PENDING_RATE_SEL_MASK__VI 0x0001c000L
#define MC_ARB_RFSH_CNTL__PUSH_SINGLE_BANK_REFRESH_MASK__VI 0x00002000L
#define MC_ARB_RFSH_CNTL__SINGLE_BANK_MASK__VI 0x00001000L
#define MC_ARB_SNOOP__OUTSTANDING_RD_MASK__VI 0x00ff0000L
#define MC_ARB_SNOOP__OUTSTANDING_WR_MASK__VI 0xff000000L
#define MC_ARB_SNOOP__SDMA_GRP_RD_EN_MASK__VI 0x00000800L
#define MC_ARB_SNOOP__SDMA_GRP_RD_MASK__VI 0x00000700L
#define MC_ARB_SNOOP__SDMA_GRP_WR_EN_MASK__VI 0x00008000L
#define MC_ARB_SNOOP__SDMA_GRP_WR_MASK__VI 0x00007000L
#define MC_ARB_SNOOP__TC_GRP_RD_EN_MASK__VI 0x00000008L
#define MC_ARB_SNOOP__TC_GRP_RD_MASK__VI 0x00000007L
#define MC_ARB_SNOOP__TC_GRP_WR_EN_MASK__VI 0x00000080L
#define MC_ARB_SNOOP__TC_GRP_WR_MASK__VI 0x00000070L
#define MC_CG_CONFIG_MCD__MCD6_WR_ENABLE_MASK__VI 0x00000040L
#define MC_CG_CONFIG_MCD__MCD7_WR_ENABLE_MASK__VI 0x00000080L
#define MC_CG_CONFIG_MCD__MC_RD_ENABLE_SUB_MASK__VI 0x00000800L
#define MC_CITF_CNTL__CNTR_CHMAP_MODE_MASK__VI 0x00000180L
#define MC_CITF_CNTL__REMOTE_RB_CONNECT_ENABLE_MASK__VI 0x00000200L
#define MC_CITF_CREDITS_ARB_RD2__READ_MED_MASK__VI 0x000000ffL
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI_MASK__SI__CI 0x00010000L
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI_MASK__VI 0x01000000L
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI_MASK__VI 0x02000000L
#define MC_CITF_CREDITS_ARB_WR__WRITE_PRI_MASK__VI 0x00ff0000L
#define MC_CITF_DAGB_DLY__CLI_MASK__SI__CI 0x001f0000L
#define MC_CITF_DAGB_DLY__CLI_MASK__VI 0x003f0000L
#define MC_CITF_DAGB_DLY__POS_MASK__SI__CI 0x1f000000L
#define MC_CITF_DAGB_DLY__POS_MASK__VI 0x3f000000L
#define MC_CITF_PERF_MON_RSLT2__CB_ATOM_BUSY_MASK__VI 0x00020000L
#define MC_CITF_PERF_MON_RSLT2__CB_RD_BUSY_MASK__SI__CI 0x00000040L
#define MC_CITF_PERF_MON_RSLT2__CB_RD_BUSY_MASK__VI 0x00000002L
#define MC_CITF_PERF_MON_RSLT2__CB_WR_BUSY_MASK__SI__CI 0x00001000L
#define MC_CITF_PERF_MON_RSLT2__CB_WR_BUSY_MASK__VI 0x00000080L
#define MC_CITF_PERF_MON_RSLT2__DB_ATOM_BUSY_MASK__VI 0x00040000L
#define MC_CITF_PERF_MON_RSLT2__DB_RD_BUSY_MASK__SI__CI 0x00000080L
#define MC_CITF_PERF_MON_RSLT2__DB_RD_BUSY_MASK__VI 0x00000004L
#define MC_CITF_PERF_MON_RSLT2__DB_WR_BUSY_MASK__SI__CI 0x00002000L
#define MC_CITF_PERF_MON_RSLT2__DB_WR_BUSY_MASK__VI 0x00000100L
#define MC_CITF_PERF_MON_RSLT2__SX_WR_BUSY_MASK__SI__CI 0x00004000L
#define MC_CITF_PERF_MON_RSLT2__SX_WR_BUSY_MASK__VI 0x00000200L
#define MC_CITF_PERF_MON_RSLT2__TC0_ATOM_BUSY_MASK__VI 0x00004000L
#define MC_CITF_PERF_MON_RSLT2__TC0_RD_BUSY_MASK__SI__CI 0x00000100L
#define MC_CITF_PERF_MON_RSLT2__TC0_RD_BUSY_MASK__VI 0x00000008L
#define MC_CITF_PERF_MON_RSLT2__TC0_WR_BUSY_MASK__SI__CI 0x00010000L
#define MC_CITF_PERF_MON_RSLT2__TC0_WR_BUSY_MASK__VI 0x00000800L
#define MC_CITF_PERF_MON_RSLT2__TC1_ATOM_BUSY_MASK__VI 0x00008000L
#define MC_CITF_PERF_MON_RSLT2__TC1_RD_BUSY_MASK__SI__CI 0x00000400L
#define MC_CITF_PERF_MON_RSLT2__TC1_RD_BUSY_MASK__VI 0x00000020L
#define MC_CITF_PERF_MON_RSLT2__TC1_WR_BUSY_MASK__SI__CI 0x00020000L
#define MC_CITF_PERF_MON_RSLT2__TC1_WR_BUSY_MASK__VI 0x00001000L
#define MC_CITF_PERF_MON_RSLT2__TC2_ATOM_BUSY_MASK__VI 0x00010000L
#define MC_CITF_PERF_MON_RSLT2__TC2_RD_BUSY_MASK__SI__CI 0x00008000L
#define MC_CITF_PERF_MON_RSLT2__TC2_RD_BUSY_MASK__VI 0x00000400L
#define MC_CITF_PERF_MON_RSLT2__TC2_WR_BUSY_MASK__SI__CI 0x00040000L
#define MC_CITF_PERF_MON_RSLT2__TC2_WR_BUSY_MASK__VI 0x00002000L
#define MC_CITF_PERF_MON_RSLT2__VC0_RD_BUSY_MASK__SI__CI 0x00000200L
#define MC_CITF_PERF_MON_RSLT2__VC0_RD_BUSY_MASK__VI 0x00000010L
#define MC_CITF_PERF_MON_RSLT2__VC1_RD_BUSY_MASK__SI__CI 0x00000800L
#define MC_CITF_PERF_MON_RSLT2__VC1_RD_BUSY_MASK__VI 0x00000040L
#define MC_CITF_RET_MODE__RDRET_STALL_EN_MASK__VI 0x00000040L
#define MC_CITF_RET_MODE__RDRET_STALL_THRESHOLD_MASK__VI 0x00007f80L
#define MC_CONFIG_MCD__ARB0_WR_ENABLE_MASK__VI 0x00001000L
#define MC_CONFIG_MCD__ARB1_WR_ENABLE_MASK__VI 0x00002000L
#define MC_CONFIG_MCD__MCD6_WR_ENABLE_MASK__VI 0x00000040L
#define MC_CONFIG_MCD__MCD7_WR_ENABLE_MASK__VI 0x00000080L
#define MC_CONFIG_MCD__MC_RD_ENABLE_SUB_MASK__VI 0x00000800L
#define MC_CONFIG__MCDS_WR_ENABLE_MASK__VI 0x00000010L
#define MC_CONFIG__MCDT_WR_ENABLE_MASK__VI 0x00000020L
#define MC_CONFIG__MCDU_WR_ENABLE_MASK__VI 0x00000040L
#define MC_CONFIG__MCDV_WR_ENABLE_MASK__VI 0x00000080L
#define MC_CONFIG__MC_RD_ENABLE_MASK__SI__CI 0x00000030L
#define MC_CONFIG__MC_RD_ENABLE_MASK__VI 0x00000700L
#define MC_FUS_ARB_GARLIC_CNTL__EDC_RESPONSE_ENABLE_MASK__VI 0x00010000L
#define MC_FUS_ARB_GARLIC_CNTL__EN_64_BYTE_WRITE_MASK__VI 0x00008000L
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_RDRESP_LIMIT_MASK__VI 0x03fe0000L
#define MC_FUS_ARB_GARLIC_CNTL__OUTSTANDING_WRRESP_LIMIT_MASK__VI 0xfc000000L
#define MC_FUS_ARB_GARLIC_CNTL__RX_RDRESP_FIFO_PTR_INIT_VALUE_MASK__VI 0x000000ffL
#define MC_FUS_ARB_GARLIC_CNTL__RX_WRRESP_FIFO_PTR_INIT_VALUE_MASK__VI 0x00007f00L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_ISOC_EN_MASK__VI 0x00004000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_PRIURG_EN_MASK__VI 0x00000080L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__ACP_RD_TOKURG_EN_MASK__VI 0x00000008L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_ISOC_EN_MASK__VI 0x00000100L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_PRIURG_EN_MASK__VI 0x00000010L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__DMIF_RD_TOKURG_EN_MASK__VI 0x00000001L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__GARLIC_REQ_CREDITS_MASK__VI 0x1f000000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MCIF_RD_ISOC_EN_MASK__VI 0x00000800L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__MM_REL_LATE_MASK__VI 0x20000000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIPRMTE_OVERRIDE_EN_MASK__VI 0x00040000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIPRMTE_OVERRIDE_VAL_MASK__VI 0x00200000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIURG_OVERRIDE_EN_MASK__VI 0x00100000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__PRIURG_OVERRIDE_VAL_MASK__VI 0x00800000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__REQPRI_OVERRIDE_EN_MASK__VI 0x00008000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__REQPRI_OVERRIDE_VAL_MASK__VI 0x00030000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__TOKURG_OVERRIDE_EN_MASK__VI 0x00080000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__TOKURG_OVERRIDE_VAL_MASK__VI 0x00400000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UMC_RD_ISOC_EN_MASK__VI 0x00001000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_ISOC_EN_MASK__VI 0x00000200L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_PRIURG_EN_MASK__VI 0x00000020L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__UVD_RD_TOKURG_EN_MASK__VI 0x00000002L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCEU_RD_ISOC_EN_MASK__VI 0x00002000L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_ISOC_EN_MASK__VI 0x00000400L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_PRIURG_EN_MASK__VI 0x00000040L
#define MC_FUS_ARB_GARLIC_ISOC_PRI__VCE_RD_TOKURG_EN_MASK__VI 0x00000004L
#define MC_FUS_ARB_GARLIC_WR_PRI2__ACP_WR_PRI_MASK__VI 0x00000030L
#define MC_FUS_ARB_GARLIC_WR_PRI2__SAM_WR_PRI_MASK__VI 0x0000000cL
#define MC_FUS_ARB_GARLIC_WR_PRI2__SMU_WR_PRI_MASK__VI 0x00000003L
#define MC_FUS_ARB_GARLIC_WR_PRI__CB_WR_PRI_MASK__VI 0x00000003L
#define MC_FUS_ARB_GARLIC_WR_PRI__CP_WR_PRI_MASK__VI 0x000000c0L
#define MC_FUS_ARB_GARLIC_WR_PRI__DB_WR_PRI_MASK__VI 0x0000000cL
#define MC_FUS_ARB_GARLIC_WR_PRI__HDP_WR_PRI_MASK__VI 0x00000300L
#define MC_FUS_ARB_GARLIC_WR_PRI__IH_WR_PRI_MASK__VI 0x000c0000L
#define MC_FUS_ARB_GARLIC_WR_PRI__MCIF_WR_PRI_MASK__VI 0x0c000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__RLC_WR_PRI_MASK__VI 0x00030000L
#define MC_FUS_ARB_GARLIC_WR_PRI__SDMA_WR_PRI_MASK__VI 0x00300000L
#define MC_FUS_ARB_GARLIC_WR_PRI__SEM_WR_PRI_MASK__VI 0x00c00000L
#define MC_FUS_ARB_GARLIC_WR_PRI__SH_WR_PRI_MASK__VI 0x03000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__TC_WR_PRI_MASK__VI 0x00000030L
#define MC_FUS_ARB_GARLIC_WR_PRI__UMC_WR_PRI_MASK__VI 0x00003000L
#define MC_FUS_ARB_GARLIC_WR_PRI__UVD_WR_PRI_MASK__VI 0x0000c000L
#define MC_FUS_ARB_GARLIC_WR_PRI__VCEU_WR_PRI_MASK__VI 0xc0000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__VCE_WR_PRI_MASK__VI 0x30000000L
#define MC_FUS_ARB_GARLIC_WR_PRI__XDP_WR_PRI_MASK__VI 0x00000c00L
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__BANKSWAP_MASK__VI 0x00000200L
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__BANKSWIZZLEMODE_MASK__VI 0x00000100L
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__DIMM0ADDRMAP_MASK__VI 0x0000000fL
#define MC_FUS_DRAM0_BANK_ADDR_MAPPING__DIMM1ADDRMAP_MASK__VI 0x000000f0L
#define MC_FUS_DRAM0_CS01_MASK__ADDRMASK21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM0_CS01_MASK__ADDRMASK38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM0_CS0_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM0_CS0_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM0_CS0_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM0_CS1_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM0_CS1_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM0_CS1_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM0_CS23_MASK__ADDRMASK21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM0_CS23_MASK__ADDRMASK38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM0_CS2_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM0_CS2_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM0_CS2_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM0_CS3_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM0_CS3_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM0_CS3_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM0_CTL_BASE__DCTADRMAPVAL_MASK__VI 0x20000000L
#define MC_FUS_DRAM0_CTL_BASE__DCTBASEADDR_MASK__VI 0x0fffff80L
#define MC_FUS_DRAM0_CTL_BASE__DCTINTLVEN_MASK__VI 0x00000078L
#define MC_FUS_DRAM0_CTL_BASE__DCTOFFSETEN_MASK__VI 0x10000000L
#define MC_FUS_DRAM0_CTL_BASE__DCTSEL_MASK__VI 0x00000007L
#define MC_FUS_DRAM0_CTL_LIMIT__DCTLIMITADDR_MASK__VI 0x001fffffL
#define MC_FUS_DRAM0_CTL_LIMIT__DRAMHOLEVALID_MASK__VI 0x00200000L
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__BANKSWAP_MASK__VI 0x00000200L
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__BANKSWIZZLEMODE_MASK__VI 0x00000100L
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__DIMM0ADDRMAP_MASK__VI 0x0000000fL
#define MC_FUS_DRAM1_BANK_ADDR_MAPPING__DIMM1ADDRMAP_MASK__VI 0x000000f0L
#define MC_FUS_DRAM1_CS01_MASK__ADDRMASK21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM1_CS01_MASK__ADDRMASK38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM1_CS0_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM1_CS0_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM1_CS0_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM1_CS1_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM1_CS1_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM1_CS1_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM1_CS23_MASK__ADDRMASK21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM1_CS23_MASK__ADDRMASK38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM1_CS2_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM1_CS2_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM1_CS2_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM1_CS3_BASE__BASEADDR21_11_MASK__VI 0x0000ffe0L
#define MC_FUS_DRAM1_CS3_BASE__BASEADDR38_27_MASK__VI 0x7ff80000L
#define MC_FUS_DRAM1_CS3_BASE__CSENABLE_MASK__VI 0x00000001L
#define MC_FUS_DRAM1_CTL_BASE__DCTADRMAPVAL_MASK__VI 0x20000000L
#define MC_FUS_DRAM1_CTL_BASE__DCTBASEADDR_MASK__VI 0x0fffff80L
#define MC_FUS_DRAM1_CTL_BASE__DCTINTLVEN_MASK__VI 0x00000078L
#define MC_FUS_DRAM1_CTL_BASE__DCTOFFSETEN_MASK__VI 0x10000000L
#define MC_FUS_DRAM1_CTL_BASE__DCTSEL_MASK__VI 0x00000007L
#define MC_FUS_DRAM1_CTL_LIMIT__DCTLIMITADDR_MASK__VI 0x001fffffL
#define MC_FUS_DRAM1_CTL_LIMIT__DRAMHOLEVALID_MASK__VI 0x00200000L
#define MC_FUS_DRAM_APER_BASE__BASE_MASK__VI 0x000fffffL
#define MC_FUS_DRAM_APER_DEF__DEF_MASK__VI 0x0fffffffL
#define MC_FUS_DRAM_APER_DEF__LOCK_MC_FUS_DRAM_REGS_MASK__VI 0x10000000L
#define MC_FUS_DRAM_APER_TOP__TOP_MASK__VI 0x000fffffL
#define MC_FUS_DRAM_CTL_HIGH_01__DCTHIGHADDROFF0_MASK__VI 0x00000fffL
#define MC_FUS_DRAM_CTL_HIGH_01__DCTHIGHADDROFF1_MASK__VI 0x00fff000L
#define MC_FUS_DRAM_CTL_HIGH_23__DCTHIGHADDROFF2_MASK__VI 0x00000fffL
#define MC_FUS_DRAM_CTL_HIGH_23__DCTHIGHADDROFF3_MASK__VI 0x00fff000L
#define MC_FUS_DRAM_MODE__DCTSELINTLVADDR_MASK__VI 0x00000007L
#define MC_FUS_DRAM_MODE__DRAMHOLEOFFSET_MASK__VI 0x00007fc0L
#define MC_FUS_DRAM_MODE__DRAMTYPE_MASK__VI 0x00000038L
#define MC_GRUB_FEATURES__ARB_FIXED_PRIORITY_MASK__VI 0x00000010L
#define MC_GRUB_FEATURES__ARB_NRT_STACK_DISABLE_MASK__VI 0x00000008L
#define MC_GRUB_FEATURES__ARB_STALL_CLR_SEL_MASK__VI 0x0000c000L
#define MC_GRUB_FEATURES__ARB_STALL_EN_MASK__VI 0x00000400L
#define MC_GRUB_FEATURES__ARB_STALL_SET_SEL_MASK__VI 0x00003000L
#define MC_GRUB_FEATURES__CREDIT_STALL_CLR_SEL_MASK__VI 0x000c0000L
#define MC_GRUB_FEATURES__CREDIT_STALL_EN_MASK__VI 0x00000800L
#define MC_GRUB_FEATURES__CREDIT_STALL_SET_SEL_MASK__VI 0x00030000L
#define MC_GRUB_FEATURES__PRB_FILTER_DISABLE_MASK__VI 0x00000004L
#define MC_GRUB_FEATURES__PRIORITY_UPDATE_DISABLE_MASK__VI 0x00000020L
#define MC_GRUB_FEATURES__RT_BYPASS_OFF_MASK__VI 0x00000040L
#define MC_GRUB_FEATURES__SCLK_CG_DISABLE_MASK__VI 0x00000002L
#define MC_GRUB_FEATURES__SYNC_ON_ERROR_DISABLE_MASK__VI 0x00000080L
#define MC_GRUB_FEATURES__SYNC_REFLECT_DISABLE_MASK__VI 0x00000100L
#define MC_GRUB_FEATURES__WR_COMBINE_OFF_MASK__VI 0x00000001L
#define MC_GRUB_FEATURES__WR_REORDER_OFF_MASK__VI 0x00100000L
#define MC_GRUB_PERFCOUNTER0_CFG__CLEAR_MASK__VI 0x20000000L
#define MC_GRUB_PERFCOUNTER0_CFG__ENABLE_MASK__VI 0x10000000L
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_MODE_MASK__VI 0x0f000000L
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_SEL_END_MASK__VI 0x0000ff00L
#define MC_GRUB_PERFCOUNTER0_CFG__PERF_SEL_MASK__VI 0x000000ffL
#define MC_GRUB_PERFCOUNTER1_CFG__CLEAR_MASK__VI 0x20000000L
#define MC_GRUB_PERFCOUNTER1_CFG__ENABLE_MASK__VI 0x10000000L
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_MODE_MASK__VI 0x0f000000L
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_SEL_END_MASK__VI 0x0000ff00L
#define MC_GRUB_PERFCOUNTER1_CFG__PERF_SEL_MASK__VI 0x000000ffL
#define MC_GRUB_PERFCOUNTER_HI__COMPARE_VALUE_MASK__VI 0xffff0000L
#define MC_GRUB_PERFCOUNTER_HI__COUNTER_HI_MASK__VI 0x0000ffffL
#define MC_GRUB_PERFCOUNTER_LO__COUNTER_LO_MASK__VI 0xffffffffL
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK__VI 0x02000000L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK__VI 0x01000000L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__PERF_COUNTER_SELECT_MASK__VI 0x0000000fL
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__START_TRIGGER_MASK__VI 0x0000ff00L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__STOP_ALL_ON_SATURATE_MASK__VI 0x04000000L
#define MC_GRUB_PERFCOUNTER_RSLT_CNTL__STOP_TRIGGER_MASK__VI 0x00ff0000L
#define MC_GRUB_POST_PROBE_DELAY__REQLCL_TO_RET_DELAY_MASK__VI 0x00001f00L
#define MC_GRUB_POST_PROBE_DELAY__REQREM_TO_RET_DELAY_MASK__VI 0x001f0000L
#define MC_GRUB_POST_PROBE_DELAY__REQ_TO_RSP_DELAY_MASK__VI 0x0000001fL
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_HI_MASK__VI 0x00003f00L
#define MC_GRUB_PROBE_CREDITS__CREDITS_LIMIT_LO_MASK__VI 0x0000003fL
#define MC_GRUB_PROBE_CREDITS__INTPRB_FIFO_LEVEL_MASK__VI 0x00008000L
#define MC_GRUB_PROBE_CREDITS__INTPRB_TIMEOUT_THRESH_MASK__VI 0x00070000L
#define MC_GRUB_PROBE_CREDITS__MEM_TIMEOUT_THRESH_MASK__VI 0x00700000L
#define MC_GRUB_PROBE_MAP__ADDR0_TO_GRUB_MAP_MASK__VI 0x00000100L
#define MC_GRUB_PROBE_MAP__ADDR0_TO_TC_MAP_MASK__VI 0x00000003L
#define MC_GRUB_PROBE_MAP__ADDR1_TO_GRUB_MAP_MASK__VI 0x00000200L
#define MC_GRUB_PROBE_MAP__ADDR1_TO_TC_MAP_MASK__VI 0x0000000cL
#define MC_GRUB_PROBE_MAP__ADDR2_TO_GRUB_MAP_MASK__VI 0x00000400L
#define MC_GRUB_PROBE_MAP__ADDR2_TO_TC_MAP_MASK__VI 0x00000030L
#define MC_GRUB_PROBE_MAP__ADDR3_TO_GRUB_MAP_MASK__VI 0x00000800L
#define MC_GRUB_PROBE_MAP__ADDR3_TO_TC_MAP_MASK__VI 0x000000c0L
#define MC_GRUB_TCB_DATA_HI__DATA_MASK__VI 0xffffffffL
#define MC_GRUB_TCB_DATA_LO__DATA_MASK__VI 0xffffffffL
#define MC_GRUB_TCB_INDEX__INDEX_MASK__VI 0x0000007fL
#define MC_GRUB_TCB_INDEX__RD_EN_MASK__VI 0x00000400L
#define MC_GRUB_TCB_INDEX__TCB0_WR_EN_MASK__VI 0x00000100L
#define MC_GRUB_TCB_INDEX__TCB1_WR_EN_MASK__VI 0x00000200L
#define MC_GRUB_TCB_INDEX__TCB_SEL_MASK__VI 0x00000800L
#define MC_GRUB_TX_CREDITS__NPC_RT_RESERVE_MASK__VI 0x0000f000L
#define MC_GRUB_TX_CREDITS__NPD_RT_RESERVE_MASK__VI 0x000f0000L
#define MC_GRUB_TX_CREDITS__SRCTAG_LIMIT_MASK__VI 0x0000003fL
#define MC_GRUB_TX_CREDITS__SRCTAG_RT_RESERVE_MASK__VI 0x00000f00L
#define MC_GRUB_TX_CREDITS__TX_FIFO_DEPTH_MASK__VI 0x01f00000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_ACP_ATOMIC_MASK__VI 0x00000800L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_DISP_ATOMIC_MASK__VI 0x00000010L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_GFX_ATOMIC_MASK__VI 0x00000001L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_HDP_ATOMIC_MASK__VI 0x00000080L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_ISP_ATOMIC_MASK__VI 0x00004000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_OTH_ATOMIC_MASK__VI 0x00000100L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_RLC_ATOMIC_MASK__VI 0x00000002L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SAMMSP_ATOMIC_MASK__VI 0x00001000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SDMA0_ATOMIC_MASK__VI 0x00000004L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SDMA1_ATOMIC_MASK__VI 0x00000008L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_SMU_ATOMIC_MASK__VI 0x00000040L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_UVD_ATOMIC_MASK__VI 0x00000020L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VCE_ATOMIC_MASK__VI 0x00000400L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VMC_ATOMIC_MASK__VI 0x00000200L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_VP8_ATOMIC_MASK__VI 0x00008000L
#define MC_HUB_MISC_ATOMIC_IDLE_STATUS__OUTSTANDING_XDMA_ATOMIC_MASK__VI 0x00002000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_READ_MASK__VI 0x00400000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ACP_WRITE_MASK__VI 0x00800000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ISP_READ_MASK__VI 0x10000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_ISP_WRITE_MASK__VI 0x20000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SAMMSP_READ_MASK__VI 0x01000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_SAMMSP_WRITE_MASK__VI 0x02000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_READ_MASK__VI 0x00100000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VCE_WRITE_MASK__VI 0x00200000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VP8_READ_MASK__VI 0x40000000L
#define MC_HUB_MISC_IDLE_STATUS__OUTSTANDING_VP8_WRITE_MASK__VI 0x80000000L
#define MC_HUB_MISC_STATUS__ATOMIC_DEADLOCK_WARNING_MASK__VI 0x00040000L
#define MC_HUB_MISC_STATUS__GFX_BUSY_MASK__SI__CI 0x00002000L
#define MC_HUB_MISC_STATUS__GFX_BUSY_MASK__VI 0x00080000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_ATOMIC_MASK__VI 0x00000004L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_ATOMIC_REQ_MASK__VI 0x00000080L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_ATOMIC_RET_MASK__VI 0x00000100L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDREQ_MASK__SI__CI 0x00000004L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDREQ_MASK__VI 0x00000008L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDRET_MASK__SI__CI 0x00000008L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_RDRET_MASK__VI 0x00000010L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRREQ_MASK__SI__CI 0x00000010L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRREQ_MASK__VI 0x00000020L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRRET_MASK__SI__CI 0x00000020L
#define MC_HUB_MISC_STATUS__OUTSTANDING_HUB_WRRET_MASK__VI 0x00000040L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_ATOMIC_MASK__VI 0x00004000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_READ_MASK__SI__CI 0x00000100L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_READ_MASK__VI 0x00001000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_WRITE_MASK__SI__CI 0x00000200L
#define MC_HUB_MISC_STATUS__OUTSTANDING_MCD_WRITE_MASK__VI 0x00002000L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_ATOMIC_MASK__VI 0x00000800L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_READ_MASK__SI__CI 0x00000040L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_READ_MASK__VI 0x00000200L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_WRITE_MASK__SI__CI 0x00000080L
#define MC_HUB_MISC_STATUS__OUTSTANDING_RPB_WRITE_MASK__VI 0x00000400L
#define MC_HUB_MISC_STATUS__READ_DEADLOCK_WARNING_MASK__SI__CI 0x00001000L
#define MC_HUB_MISC_STATUS__READ_DEADLOCK_WARNING_MASK__VI 0x00020000L
#define MC_HUB_MISC_STATUS__RPB_BUSY_MASK__SI__CI 0x00000400L
#define MC_HUB_MISC_STATUS__RPB_BUSY_MASK__VI 0x00008000L
#define MC_HUB_MISC_STATUS__WRITE_DEADLOCK_WARNING_MASK__SI__CI 0x00000800L
#define MC_HUB_MISC_STATUS__WRITE_DEADLOCK_WARNING_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_BYPASS_GBL0__CID1_MASK__VI 0x000001feL
#define MC_HUB_RDREQ_BYPASS_GBL0__CID2_MASK__VI 0x0001fe00L
#define MC_HUB_RDREQ_BYPASS_GBL0__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_CNTL__ACPG_HP_TO_MCD_OVERRIDE_MASK__VI 0x01000000L
#define MC_HUB_RDREQ_CNTL__BREAK_HDP_DEADLOCK_MASK__SI__CI 0x00000200L
#define MC_HUB_RDREQ_CNTL__BREAK_HDP_DEADLOCK_MASK__VI 0x00002000L
#define MC_HUB_RDREQ_CNTL__DEBUG_REG_MASK__SI__CI 0x0001fc00L
#define MC_HUB_RDREQ_CNTL__DEBUG_REG_MASK__VI 0x001fc000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL0_MASK__SI__CI 0x00020000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL0_MASK__VI 0x00200000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL1_MASK__SI__CI 0x00040000L
#define MC_HUB_RDREQ_CNTL__DISABLE_SELF_INIT_GBL1_MASK__VI 0x00400000L
#define MC_HUB_RDREQ_CNTL__DMIF_URG_THRESHOLD_MASK__VI 0x78000000L
#define MC_HUB_RDREQ_CNTL__GBL0_PRI_ENABLE_MASK__VI 0x02000000L
#define MC_HUB_RDREQ_CNTL__MCDS_STALL_MODE_MASK__VI 0x00000200L
#define MC_HUB_RDREQ_CNTL__MCDT_STALL_MODE_MASK__VI 0x00000400L
#define MC_HUB_RDREQ_CNTL__MCDU_STALL_MODE_MASK__VI 0x00000800L
#define MC_HUB_RDREQ_CNTL__MCDV_STALL_MODE_MASK__VI 0x00001000L
#define MC_HUB_RDREQ_CNTL__PWRXPRESS_MODE_MASK__SI__CI 0x00080000L
#define MC_HUB_RDREQ_CNTL__PWRXPRESS_MODE_MASK__VI 0x00800000L
#define MC_HUB_RDREQ_CNTL__UVD_TRANSCODE_ENABLE_MASK__VI 0x04000000L
#define MC_HUB_RDREQ_CREDITS2__STOR0_PRI_MASK__VI 0x000000ffL
#define MC_HUB_RDREQ_CREDITS2__STOR1_PRI_MASK__SI__CI 0x000000ffL
#define MC_HUB_RDREQ_CREDITS2__STOR1_PRI_MASK__VI 0x0000ff00L
#define MC_HUB_RDREQ_DMIF__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_GBL0__STALL_THRESHOLD_PRI_MASK__VI 0x0000ff00L
#define MC_HUB_RDREQ_GBL1__STALL_THRESHOLD_PRI_MASK__VI 0x0000ff00L
#define MC_HUB_RDREQ_HDP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_CCPU__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_ISP_CCPU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_CCPU__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_ISP_CCPU__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_ISP_CCPU__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_ISP_CCPU__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_ISP_CCPU__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_ISP_CCPU__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_RDREQ_ISP_MPM__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_ISP_MPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_MPM__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_ISP_MPM__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_ISP_MPM__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_ISP_MPM__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_ISP_MPM__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_ISP_MPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_RDREQ_ISP_MPM__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_ISP_MPM__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_ISP_MPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_ISP_MPM__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_RDREQ_ISP_SPM__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_ISP_SPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_ISP_SPM__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_ISP_SPM__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_ISP_SPM__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_ISP_SPM__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_ISP_SPM__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_ISP_SPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_RDREQ_ISP_SPM__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_ISP_SPM__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_ISP_SPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_ISP_SPM__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_RDREQ_MCDS__ASK_CREDITS_MASK__VI 0x0003f800L
#define MC_HUB_RDREQ_MCDS__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_RDREQ_MCDS__BUS_MASK__VI 0x00000004L
#define MC_HUB_RDREQ_MCDS__DISPLAY_CREDITS_MASK__VI 0x01fc0000L
#define MC_HUB_RDREQ_MCDS__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_MCDS__LAZY_TIMER_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_MCDS__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_RDREQ_MCDS__STALL_THRESHOLD_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDT__ASK_CREDITS_MASK__VI 0x0003f800L
#define MC_HUB_RDREQ_MCDT__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_RDREQ_MCDT__BUS_MASK__VI 0x00000004L
#define MC_HUB_RDREQ_MCDT__DISPLAY_CREDITS_MASK__VI 0x01fc0000L
#define MC_HUB_RDREQ_MCDT__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_MCDT__LAZY_TIMER_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_MCDT__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_RDREQ_MCDT__STALL_THRESHOLD_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDU__ASK_CREDITS_MASK__VI 0x0003f800L
#define MC_HUB_RDREQ_MCDU__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_RDREQ_MCDU__BUS_MASK__VI 0x00000004L
#define MC_HUB_RDREQ_MCDU__DISPLAY_CREDITS_MASK__VI 0x01fc0000L
#define MC_HUB_RDREQ_MCDU__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_MCDU__LAZY_TIMER_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_MCDU__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_RDREQ_MCDU__STALL_THRESHOLD_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDV__ASK_CREDITS_MASK__VI 0x0003f800L
#define MC_HUB_RDREQ_MCDV__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_RDREQ_MCDV__BUS_MASK__VI 0x00000004L
#define MC_HUB_RDREQ_MCDV__DISPLAY_CREDITS_MASK__VI 0x01fc0000L
#define MC_HUB_RDREQ_MCDV__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_MCDV__LAZY_TIMER_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_MCDV__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_RDREQ_MCDV__STALL_THRESHOLD_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDW__MED_CREDITS_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDX__MED_CREDITS_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDY__MED_CREDITS_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCDZ__MED_CREDITS_MASK__VI 0xfe000000L
#define MC_HUB_RDREQ_MCIF__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_RLC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SAMMSP__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_SAMMSP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SAMMSP__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_SAMMSP__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_SAMMSP__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_SAMMSP__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_SAMMSP__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_SAMMSP__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_SAMMSP__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_SDMA0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SDMA1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SEM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_SIP__MED_CREDIT_SEL_MASK__VI 0x00000080L
#define MC_HUB_RDREQ_SMU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_STATUS__GBL0_BYPASS_STOR_FULL_MASK__SI__CI 0x00000080L
#define MC_HUB_RDREQ_STATUS__GBL0_BYPASS_STOR_FULL_MASK__VI 0x00000800L
#define MC_HUB_RDREQ_STATUS__GBL0_STOR_FULL_MASK__SI__CI 0x00000040L
#define MC_HUB_RDREQ_STATUS__GBL0_STOR_FULL_MASK__VI 0x00000400L
#define MC_HUB_RDREQ_STATUS__GBL0_VM_FULL_MASK__SI__CI 0x00000020L
#define MC_HUB_RDREQ_STATUS__GBL0_VM_FULL_MASK__VI 0x00000200L
#define MC_HUB_RDREQ_STATUS__GBL1_BYPASS_STOR_FULL_MASK__SI__CI 0x00000400L
#define MC_HUB_RDREQ_STATUS__GBL1_BYPASS_STOR_FULL_MASK__VI 0x00004000L
#define MC_HUB_RDREQ_STATUS__GBL1_STOR_FULL_MASK__SI__CI 0x00000200L
#define MC_HUB_RDREQ_STATUS__GBL1_STOR_FULL_MASK__VI 0x00002000L
#define MC_HUB_RDREQ_STATUS__GBL1_VM_FULL_MASK__SI__CI 0x00000100L
#define MC_HUB_RDREQ_STATUS__GBL1_VM_FULL_MASK__VI 0x00001000L
#define MC_HUB_RDREQ_STATUS__MCDS_RD_AVAIL_MASK__VI 0x00000020L
#define MC_HUB_RDREQ_STATUS__MCDT_RD_AVAIL_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_STATUS__MCDU_RD_AVAIL_MASK__VI 0x00000080L
#define MC_HUB_RDREQ_STATUS__MCDV_RD_AVAIL_MASK__VI 0x00000100L
#define MC_HUB_RDREQ_STATUS__PWRXPRESS_ERR_MASK__SI__CI 0x00000800L
#define MC_HUB_RDREQ_STATUS__PWRXPRESS_ERR_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_UMC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_UMC__VM_BYPASS_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_UVD__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_VCE0__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_VCE0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_VCE0__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_VCE0__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_VCE0__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_VCE0__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_VCE0__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_VCE0__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_VCE0__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_VCE0__VM_BYPASS_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VCE1__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_VCE1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_RDREQ_VCE1__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_VCE1__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_VCE1__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_VCE1__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_VCE1__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_VCE1__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_VCE1__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_VCE1__VM_BYPASS_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VCEU0__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_VCEU0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VCEU0__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_VCEU0__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_VCEU0__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_VCEU0__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_VCEU0__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_VCEU0__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_VCEU0__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_VCEU1__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_VCEU1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VCEU1__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_VCEU1__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_VCEU1__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_VCEU1__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_VCEU1__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_VCEU1__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_VCEU1__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_VMC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VP8__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_RDREQ_VP8__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_RDREQ_VP8__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_RDREQ_VP8__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_RDREQ_VP8__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_RDREQ_VP8__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_RDREQ_VP8__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_RDREQ_VP8__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_RDREQ_VP8__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_RDREQ_XDMAM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_SHARED_DAGB_DLY__CLI_MASK__SI__CI 0x001f0000L
#define MC_HUB_SHARED_DAGB_DLY__CLI_MASK__VI 0x003f0000L
#define MC_HUB_WDP_BP2__RDRET_MASK__VI 0x0000ffffL
#define MC_HUB_WDP_BYPASS_GBL0__CID1_MASK__VI 0x000001feL
#define MC_HUB_WDP_BYPASS_GBL0__CID2_MASK__VI 0x0001fe00L
#define MC_HUB_WDP_BYPASS_GBL0__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_BYPASS_GBL0__HDP_PRIORITY_TIME_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_BYPASS_GBL0__OTH_PRIORITY_TIME_MASK__VI 0x7f000000L
#define MC_HUB_WDP_BYPASS_GBL1__CID1_MASK__VI 0x000001feL
#define MC_HUB_WDP_BYPASS_GBL1__CID2_MASK__VI 0x0001fe00L
#define MC_HUB_WDP_BYPASS_GBL1__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_BYPASS_GBL1__HDP_PRIORITY_TIME_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_BYPASS_GBL1__OTH_PRIORITY_TIME_MASK__VI 0x7f000000L
#define MC_HUB_WDP_CNTL__IH_PHYSADDR_ENABLE_MASK__VI 0x00800000L
#define MC_HUB_WDP_CNTL__UVD_VCE_WRITE_PRI_EN_MASK__VI 0x00200000L
#define MC_HUB_WDP_CNTL__WRITE_PRI_EN_MASK__VI 0x00400000L
#define MC_HUB_WDP_CREDITS2__STOR0_PRI_MASK__VI 0x000000ffL
#define MC_HUB_WDP_CREDITS2__STOR1_PRI_MASK__VI 0x0000ff00L
#define MC_HUB_WDP_CREDITS_MCDS__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDS__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDT__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDT__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDU__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDU__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDV__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDV__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDW__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDW__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDX__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDX__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDY__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDY__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_CREDITS_MCDZ__WR_PRI_MASK__VI 0x0000007fL
#define MC_HUB_WDP_CREDITS_MCDZ__WR_PRI_STALL_THRESHOLD_MASK__VI 0x00003f80L
#define MC_HUB_WDP_GBL0__STALL_THRESHOLD_PRI_MASK__VI 0x01fe0000L
#define MC_HUB_WDP_GBL1__STALL_THRESHOLD_PRI_MASK__VI 0x01fe0000L
#define MC_HUB_WDP_HDP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_IH__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_CCPU__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_ISP_CCPU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_CCPU__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_ISP_CCPU__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_ISP_CCPU__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_ISP_CCPU__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_ISP_CCPU__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_CCPU__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_CCPU__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_ISP_CCPU__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_ISP_CCPU__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_CCPU__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_WDP_ISP_MPM__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_ISP_MPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_MPM__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_ISP_MPM__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_ISP_MPM__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_ISP_MPM__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_ISP_MPM__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_MPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_MPM__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_ISP_MPM__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_ISP_MPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_MPM__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_WDP_ISP_MPS__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_ISP_MPS__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_MPS__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_ISP_MPS__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_ISP_MPS__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_ISP_MPS__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_ISP_MPS__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_MPS__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_MPS__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_ISP_MPS__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_ISP_MPS__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_MPS__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_WDP_ISP_SPM__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_ISP_SPM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_ISP_SPM__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_ISP_SPM__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_ISP_SPM__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_ISP_SPM__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_ISP_SPM__PRIORITY_DISABLE_MASK__VI 0x00020000L
#define MC_HUB_WDP_ISP_SPM__STALL_FILTER_ENABLE_MASK__VI 0x00040000L
#define MC_HUB_WDP_ISP_SPM__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_ISP_SPM__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_ISP_SPM__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_ISP_SPM__STALL_THRESHOLD_MASK__VI 0x01f80000L
#define MC_HUB_WDP_MCDS__ASK_CREDITS_MASK__VI 0x00001f80L
#define MC_HUB_WDP_MCDS__ASK_CREDITS_W_MASK__VI 0x7f000000L
#define MC_HUB_WDP_MCDS__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_WDP_MCDS__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_MCDS__LAZY_TIMER_MASK__VI 0x0001e000L
#define MC_HUB_WDP_MCDS__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_WDP_MCDS__STALL_MODE_MASK__VI 0x00000004L
#define MC_HUB_WDP_MCDS__STALL_THRESHOLD_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_MCDT__ASK_CREDITS_MASK__VI 0x00001f80L
#define MC_HUB_WDP_MCDT__ASK_CREDITS_W_MASK__VI 0x7f000000L
#define MC_HUB_WDP_MCDT__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_WDP_MCDT__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_MCDT__LAZY_TIMER_MASK__VI 0x0001e000L
#define MC_HUB_WDP_MCDT__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_WDP_MCDT__STALL_MODE_MASK__VI 0x00000004L
#define MC_HUB_WDP_MCDT__STALL_THRESHOLD_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_MCDU__ASK_CREDITS_MASK__VI 0x00001f80L
#define MC_HUB_WDP_MCDU__ASK_CREDITS_W_MASK__VI 0x7f000000L
#define MC_HUB_WDP_MCDU__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_WDP_MCDU__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_MCDU__LAZY_TIMER_MASK__VI 0x0001e000L
#define MC_HUB_WDP_MCDU__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_WDP_MCDU__STALL_MODE_MASK__VI 0x00000004L
#define MC_HUB_WDP_MCDU__STALL_THRESHOLD_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_MCDV__ASK_CREDITS_MASK__VI 0x00001f80L
#define MC_HUB_WDP_MCDV__ASK_CREDITS_W_MASK__VI 0x7f000000L
#define MC_HUB_WDP_MCDV__BLACKOUT_EXEMPT_MASK__VI 0x00000002L
#define MC_HUB_WDP_MCDV__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_MCDV__LAZY_TIMER_MASK__VI 0x0001e000L
#define MC_HUB_WDP_MCDV__MAXBURST_MASK__VI 0x00000078L
#define MC_HUB_WDP_MCDV__STALL_MODE_MASK__VI 0x00000004L
#define MC_HUB_WDP_MCDV__STALL_THRESHOLD_MASK__VI 0x00fe0000L
#define MC_HUB_WDP_MCIF__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_RLC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SAMMSP__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_SAMMSP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SAMMSP__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_SAMMSP__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_SAMMSP__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_SAMMSP__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_SAMMSP__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_SAMMSP__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_SAMMSP__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_SDMA0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SDMA1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SEM__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SH0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SH1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SH2__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SH3__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_SMU__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_STATUS__GBL0_BYPASS_STOR_FULL_MASK__SI__CI 0x00000080L
#define MC_HUB_WDP_STATUS__GBL0_BYPASS_STOR_FULL_MASK__VI 0x00080000L
#define MC_HUB_WDP_STATUS__GBL0_STOR_FULL_MASK__SI__CI 0x00000040L
#define MC_HUB_WDP_STATUS__GBL0_STOR_FULL_MASK__VI 0x00040000L
#define MC_HUB_WDP_STATUS__GBL0_VM_FULL_MASK__SI__CI 0x00000020L
#define MC_HUB_WDP_STATUS__GBL0_VM_FULL_MASK__VI 0x00020000L
#define MC_HUB_WDP_STATUS__GBL1_BYPASS_STOR_FULL_MASK__SI__CI 0x00000400L
#define MC_HUB_WDP_STATUS__GBL1_BYPASS_STOR_FULL_MASK__VI 0x00400000L
#define MC_HUB_WDP_STATUS__GBL1_STOR_FULL_MASK__SI__CI 0x00000200L
#define MC_HUB_WDP_STATUS__GBL1_STOR_FULL_MASK__VI 0x00200000L
#define MC_HUB_WDP_STATUS__GBL1_VM_FULL_MASK__SI__CI 0x00000100L
#define MC_HUB_WDP_STATUS__GBL1_VM_FULL_MASK__VI 0x00100000L
#define MC_HUB_WDP_STATUS__MCDS_RD_AVAIL_MASK__VI 0x00000020L
#define MC_HUB_WDP_STATUS__MCDS_WR_AVAIL_MASK__VI 0x00002000L
#define MC_HUB_WDP_STATUS__MCDT_RD_AVAIL_MASK__VI 0x00000040L
#define MC_HUB_WDP_STATUS__MCDT_WR_AVAIL_MASK__VI 0x00004000L
#define MC_HUB_WDP_STATUS__MCDU_RD_AVAIL_MASK__VI 0x00000080L
#define MC_HUB_WDP_STATUS__MCDU_WR_AVAIL_MASK__VI 0x00008000L
#define MC_HUB_WDP_STATUS__MCDV_RD_AVAIL_MASK__VI 0x00000100L
#define MC_HUB_WDP_STATUS__MCDV_WR_AVAIL_MASK__VI 0x00010000L
#define MC_HUB_WDP_STATUS__MCDW_WR_AVAIL_MASK__VI 0x00000200L
#define MC_HUB_WDP_STATUS__MCDX_WR_AVAIL_MASK__VI 0x00000400L
#define MC_HUB_WDP_STATUS__MCDY_WR_AVAIL_MASK__VI 0x00000800L
#define MC_HUB_WDP_STATUS__MCDZ_WR_AVAIL_MASK__VI 0x00001000L
#define MC_HUB_WDP_UMC__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_UVD__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VCE0__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_VCE0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VCE0__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_VCE0__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_VCE0__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_VCE0__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_VCE0__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_VCE0__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_VCE0__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_VCE0__VM_BYPASS_MASK__VI 0x00010000L
#define MC_HUB_WDP_VCE1__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_VCE1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00020000L
#define MC_HUB_WDP_VCE1__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_VCE1__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_VCE1__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_VCE1__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_VCE1__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_VCE1__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_VCE1__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_VCE1__VM_BYPASS_MASK__VI 0x00010000L
#define MC_HUB_WDP_VCEU0__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_VCEU0__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VCEU0__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_VCEU0__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_VCEU0__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_VCEU0__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_VCEU0__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_VCEU0__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_VCEU0__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_VCEU1__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_VCEU1__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VCEU1__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_VCEU1__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_VCEU1__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_VCEU1__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_VCEU1__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_VCEU1__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_VCEU1__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_VP8__BLACKOUT_EXEMPT_MASK__VI 0x00000008L
#define MC_HUB_WDP_VP8__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WDP_VP8__ENABLE_MASK__VI 0x00000001L
#define MC_HUB_WDP_VP8__LAZY_TIMER_MASK__VI 0x00007800L
#define MC_HUB_WDP_VP8__MAXBURST_MASK__VI 0x00000780L
#define MC_HUB_WDP_VP8__PRESCALE_MASK__VI 0x00000006L
#define MC_HUB_WDP_VP8__STALL_MODE_MASK__VI 0x00000030L
#define MC_HUB_WDP_VP8__STALL_OVERRIDE_MASK__VI 0x00000040L
#define MC_HUB_WDP_VP8__STALL_OVERRIDE_WTM_MASK__VI 0x00008000L
#define MC_HUB_WDP_XDP__BYPASS_AVAIL_OVERRIDE_MASK__VI 0x00010000L
#define MC_HUB_WRRET_MCDS__CREDIT_COUNT_MASK__VI 0x000000feL
#define MC_HUB_WRRET_MCDS__STALL_MODE_MASK__VI 0x00000001L
#define MC_HUB_WRRET_MCDT__CREDIT_COUNT_MASK__VI 0x000000feL
#define MC_HUB_WRRET_MCDT__STALL_MODE_MASK__VI 0x00000001L
#define MC_HUB_WRRET_MCDU__CREDIT_COUNT_MASK__VI 0x000000feL
#define MC_HUB_WRRET_MCDU__STALL_MODE_MASK__VI 0x00000001L
#define MC_HUB_WRRET_MCDV__CREDIT_COUNT_MASK__VI 0x000000feL
#define MC_HUB_WRRET_MCDV__STALL_MODE_MASK__VI 0x00000001L
#define MC_HUB_WRRET_STATUS__MCDS_AVAIL_MASK__VI 0x00000010L
#define MC_HUB_WRRET_STATUS__MCDT_AVAIL_MASK__VI 0x00000020L
#define MC_HUB_WRRET_STATUS__MCDU_AVAIL_MASK__VI 0x00000040L
#define MC_HUB_WRRET_STATUS__MCDV_AVAIL_MASK__VI 0x00000080L
#define MC_RD_GRP_GFX__ISP_MASK__VI 0x00f00000L
#define MC_RD_GRP_GFX__VP8_MASK__VI 0x0f000000L
#define MC_RD_GRP_GFX__XDMAM_MASK__VI 0xf0000000L
#define MC_RD_GRP_OTH__SAMMSP_MASK__VI 0xf0000000L
#define MC_RPB_TCI_CNTL2__TCI_EXE_MASK__VI 0x00000040L
#define MC_RPB_TCI_CNTL2__TCI_MTYPE_MASK__VI 0x00000006L
#define MC_RPB_TCI_CNTL2__TCI_PERF_CNTR_EN_MASK__VI 0x00000020L
#define MC_RPB_TCI_CNTL2__TCI_PHYSICAL_MASK__VI 0x00000010L
#define MC_RPB_TCI_CNTL2__TCI_POLICY_MASK__VI 0x00000001L
#define MC_RPB_TCI_CNTL2__TCI_SNOOP_MASK__VI 0x00000008L
#define MC_RPB_TCI_CNTL__TCI_ENABLE_MASK__VI 0x00000001L
#define MC_RPB_TCI_CNTL__TCI_MAX_READS_MASK__VI 0xff000000L
#define MC_RPB_TCI_CNTL__TCI_MAX_WRITES_MASK__VI 0x00ff0000L
#define MC_RPB_TCI_CNTL__TCI_POLICY_MASK__VI 0x00000006L
#define MC_RPB_TCI_CNTL__TCI_REQ_CREDITS_MASK__VI 0x0000ff00L
#define MC_RPB_TCI_CNTL__TCI_VMID_MASK__VI 0x000000f0L
#define MC_RPB_TCI_CNTL__TCI_VOL_MASK__VI 0x00000008L
#define MC_SHARED_ACTIVE_FCN_ID__VFID_MASK__VI 0x0000000fL
#define MC_SHARED_ACTIVE_FCN_ID__VF_MASK__VI 0x80000000L
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_MCD_NUM_MASK__VI 0x00000ff0L
#define MC_SHARED_BLACKOUT_CNTL__BLACKOUT_SEQ_FREE_MASK__VI 0x00000008L
#define MC_SHARED_BLACKOUT_CNTL__FREE_TIE_HIGH_MASK__VI 0x00001000L
#define MC_SHARED_CHMAP__CHAN3_MASK__VI 0x000f0000L
#define MC_SHARED_CHMAP__CHAN4_MASK__VI 0x00f00000L
#define MC_SHARED_CHREMAP2__CHAN10_MASK__VI 0x00000f00L
#define MC_SHARED_CHREMAP2__CHAN11_MASK__VI 0x0000f000L
#define MC_SHARED_CHREMAP2__CHAN12_MASK__VI 0x000f0000L
#define MC_SHARED_CHREMAP2__CHAN13_MASK__VI 0x00f00000L
#define MC_SHARED_CHREMAP2__CHAN14_MASK__VI 0x0f000000L
#define MC_SHARED_CHREMAP2__CHAN15_MASK__VI 0xf0000000L
#define MC_SHARED_CHREMAP2__CHAN8_MASK__VI 0x0000000fL
#define MC_SHARED_CHREMAP2__CHAN9_MASK__VI 0x000000f0L
#define MC_SHARED_CHREMAP__CHAN0_MASK__SI__CI 0x00000007L
#define MC_SHARED_CHREMAP__CHAN0_MASK__VI 0x0000000fL
#define MC_SHARED_CHREMAP__CHAN1_MASK__SI__CI 0x00000038L
#define MC_SHARED_CHREMAP__CHAN1_MASK__VI 0x000000f0L
#define MC_SHARED_CHREMAP__CHAN2_MASK__SI__CI 0x000001c0L
#define MC_SHARED_CHREMAP__CHAN2_MASK__VI 0x00000f00L
#define MC_SHARED_CHREMAP__CHAN3_MASK__SI__CI 0x00000e00L
#define MC_SHARED_CHREMAP__CHAN3_MASK__VI 0x0000f000L
#define MC_SHARED_CHREMAP__CHAN4_MASK__SI__CI 0x00007000L
#define MC_SHARED_CHREMAP__CHAN4_MASK__VI 0x000f0000L
#define MC_SHARED_CHREMAP__CHAN5_MASK__SI__CI 0x00038000L
#define MC_SHARED_CHREMAP__CHAN5_MASK__VI 0x00f00000L
#define MC_SHARED_CHREMAP__CHAN6_MASK__SI__CI 0x001c0000L
#define MC_SHARED_CHREMAP__CHAN6_MASK__VI 0x0f000000L
#define MC_SHARED_CHREMAP__CHAN7_MASK__SI__CI 0x00e00000L
#define MC_SHARED_CHREMAP__CHAN7_MASK__VI 0xf0000000L
#define MC_SHARED_VF_ENABLE__VF_ENABLE_MASK__VI 0x00000001L
#define MC_SHARED_VIRT_RESET_REQ__PF_MASK__VI 0x80000000L
#define MC_SHARED_VIRT_RESET_REQ__VF_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF0__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF10__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF11__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF12__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF13__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF14__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF15__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF1__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF2__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF3__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF4__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF5__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF6__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF7__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF8__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_OFFSET_MASK__VI 0xffff0000L
#define MC_VM_FB_SIZE_OFFSET_VF9__VF_FB_SIZE_MASK__VI 0x0000ffffL
#define MC_VM_MB_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK__VI 0x00007000L
#define MC_VM_MB_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK__VI 0x00000e00L
#define MC_VM_MB_L1_TLB1_DEBUG__INVALIDATE_L1_TLB_MASK__VI 0x00000001L
#define MC_VM_MB_L1_TLB1_DEBUG__L1_TLB_DEBUG_MASK__VI 0x00078000L
#define MC_VM_MB_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS_MASK__VI 0x00080000L
#define MC_VM_MB_L1_TLB1_DEBUG__SEND_FREE_AT_RTN_MASK__VI 0x00000100L
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__ENABLE_MASK__VI 0x00000001L
#define MC_VM_NB_LOWER_TOP_OF_DRAM2__LOWER_TOM2_MASK__VI 0xff800000L
#define MC_VM_NB_MMIOBASE__MMIOBASE_MASK__VI 0xffffffffL
#define MC_VM_NB_MMIOLIMIT__MMIOLIMIT_MASK__VI 0xffffffffL
#define MC_VM_NB_PCI_ARB__VGA_HOLE_MASK__VI 0x00000008L
#define MC_VM_NB_PCI_CTRL__MMIOENABLE_MASK__VI 0x00800000L
#define MC_VM_NB_TOP_OF_DRAM3__TOM3_ENABLE_MASK__VI 0x80000000L
#define MC_VM_NB_TOP_OF_DRAM3__TOM3_LIMIT_MASK__VI 0x3fffffffL
#define MC_VM_NB_TOP_OF_DRAM_SLOT1__TOP_OF_DRAM_MASK__VI 0xff800000L
#define MC_VM_NB_UPPER_TOP_OF_DRAM2__UPPER_TOM2_MASK__VI 0x000000ffL
#define MC_WR_GRP_GFX__ISP_MASK__VI 0x000f0000L
#define MC_WR_GRP_GFX__VP8_MASK__VI 0x00f00000L
#define MC_WR_GRP_GFX__XDMAM_MASK__VI 0xf0000000L
#define MC_WR_GRP_GFX__XDMA_MASK__VI 0x0f000000L
#define MC_WR_GRP_SYS__SAMMSP_MASK__VI 0x0000f000L
#define MC_XBAR_ARB__ACP_RDRET_URG_MASK__VI 0x00000008L
#define MC_XBAR_ARB__HDP_RDRET_URG_MASK__VI 0x00000010L
#define MC_XBAR_FIFO_MON_CNTL0__ALLOW_WRAP_MASK__VI 0x10000000L
#define MC_XBAR_FIFO_MON_CNTL0__START_MODE_MASK__VI 0x03000000L
#define MC_XBAR_FIFO_MON_CNTL0__START_THRESH_MASK__VI 0x00000fffL
#define MC_XBAR_FIFO_MON_CNTL0__STOP_MODE_MASK__VI 0x0c000000L
#define MC_XBAR_FIFO_MON_CNTL0__STOP_THRESH_MASK__VI 0x00fff000L
#define MC_XBAR_FIFO_MON_CNTL1__START_TRIG_ID_MASK__VI 0x0000ff00L
#define MC_XBAR_FIFO_MON_CNTL1__STOP_TRIG_ID_MASK__VI 0x00ff0000L
#define MC_XBAR_FIFO_MON_CNTL1__THRESH_CNTR_ID_MASK__VI 0x000000ffL
#define MC_XBAR_FIFO_MON_CNTL2__MON0_ID_MASK__VI 0x000000ffL
#define MC_XBAR_FIFO_MON_CNTL2__MON1_ID_MASK__VI 0x0000ff00L
#define MC_XBAR_FIFO_MON_CNTL2__MON2_ID_MASK__VI 0x00ff0000L
#define MC_XBAR_FIFO_MON_CNTL2__MON3_ID_MASK__VI 0xff000000L
#define MC_XBAR_FIFO_MON_MAX_THSH__MON0_MASK__VI 0x000000ffL
#define MC_XBAR_FIFO_MON_MAX_THSH__MON1_MASK__VI 0x0000ff00L
#define MC_XBAR_FIFO_MON_MAX_THSH__MON2_MASK__VI 0x00ff0000L
#define MC_XBAR_FIFO_MON_MAX_THSH__MON3_MASK__VI 0xff000000L
#define MC_XBAR_FIFO_MON_RSLT0__COUNT_MASK__VI 0xffffffffL
#define MC_XBAR_FIFO_MON_RSLT1__COUNT_MASK__VI 0xffffffffL
#define MC_XBAR_FIFO_MON_RSLT2__COUNT_MASK__VI 0xffffffffL
#define MC_XBAR_FIFO_MON_RSLT3__COUNT_MASK__VI 0xffffffffL
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_13_MASK__VI 0x00002000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_15_MASK__VI 0x00008000L
#define MLPSPAD_PINSTRAPS__MLPS_PINSTRAP_9_MASK__VI 0x00000200L
#define MP_FPS_CNT__FPS_CNT_MASK__VI 0x000000ffL
#define MSI_MASK_64__MSI_MASK_64_MASK__VI 0xffffffffL
#define MSI_MASK__MSI_MASK_MASK__VI 0xffffffffL
#define MSI_MSG_CNTL__MSI_PERVECTOR_MASKING_CAP_MASK__VI 0x00000100L
#define MSI_PENDING_64__MSI_PENDING_64_MASK__VI 0xffffffffL
#define MSI_PENDING__MSI_PENDING_MASK__VI 0xffffffffL
#define ORB_IF_config__wait_for_xfer_done_MASK__VI 0x00000001L
#define PA_CL_VS_OUT_CNTL__USE_VTX_LINE_WIDTH_MASK__VI 0x04000000L
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_0_MASK__VI 0x00000001L
#define PA_SC_DSM_CNTL__FORCE_EOV_REZ_1_MASK__VI 0x00000002L
#define PA_SC_ENHANCE_1__ECO_SPARE0_MASK__VI 0x00000010L
#define PA_SC_ENHANCE_1__ECO_SPARE1_MASK__VI 0x00000020L
#define PA_SC_ENHANCE_1__ECO_SPARE2_MASK__VI 0x00000040L
#define PA_SC_ENHANCE_1__ECO_SPARE3_MASK__VI 0x00000080L
#define PA_SC_ENHANCE_1__ENABLE_SC_BINNING_MASK__VI 0x00000008L
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_ENABLE_MASK__VI 0x00000001L
#define PA_SC_ENHANCE_1__REALIGN_DQUADS_OVERRIDE_MASK__VI 0x00000006L
#define PA_SC_SHADER_CONTROL__REALIGN_DQUADS_AFTER_N_WAVES_MASK__VI 0x00000003L
#define PB0_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_EN_MASK__VI 0x00000004L
#define PB0_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_VAL_MASK__VI 0x00000008L
#define PB0_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_EN_MASK__VI 0x00000010L
#define PB0_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_VAL_MASK__VI 0x00000020L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT_MASK__VI 0x00000010L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_0_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_1_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_2_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_3_MASK__VI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_CBI_UPDT_L4T7_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG2__IGNR_LINKSPEED_CBI_UPDT_L4T7_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_4_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_5_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_6_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_7_MASK__VI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_CBI_UPDT_L8T11_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG3__IGNR_LINKSPEED_CBI_UPDT_L8T11_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_10_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_11_MASK__VI 0x30000000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_8_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_9_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_CBI_UPDT_L12T15_MASK__VI 0x00000004L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_CBI_UPDT_L12T15_MASK__VI 0x00000002L
#define PB0_GLB_SCI_STAT_OVRD_REG4__IGNR_LINKSPEED_CBI_UPDT_L12T15_MASK__VI 0x00000001L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_12_MASK__VI 0x00030000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_13_MASK__VI 0x00300000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_14_MASK__VI 0x03000000L
#define PB0_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_15_MASK__VI 0x30000000L
#define PB0_HW_DEBUG__HW_00_DEBUG_MASK__VI 0x00000001L
#define PB0_HW_DEBUG__HW_01_DEBUG_MASK__VI 0x00000002L
#define PB0_HW_DEBUG__HW_02_DEBUG_MASK__VI 0x00000004L
#define PB0_HW_DEBUG__HW_03_DEBUG_MASK__VI 0x00000008L
#define PB0_HW_DEBUG__HW_04_DEBUG_MASK__VI 0x00000010L
#define PB0_HW_DEBUG__HW_05_DEBUG_MASK__VI 0x00000020L
#define PB0_HW_DEBUG__HW_06_DEBUG_MASK__VI 0x00000040L
#define PB0_HW_DEBUG__HW_07_DEBUG_MASK__VI 0x00000080L
#define PB0_HW_DEBUG__HW_08_DEBUG_MASK__VI 0x00000100L
#define PB0_HW_DEBUG__HW_09_DEBUG_MASK__VI 0x00000200L
#define PB0_HW_DEBUG__HW_10_DEBUG_MASK__VI 0x00000400L
#define PB0_HW_DEBUG__HW_11_DEBUG_MASK__VI 0x00000800L
#define PB0_HW_DEBUG__HW_12_DEBUG_MASK__VI 0x00001000L
#define PB0_HW_DEBUG__HW_13_DEBUG_MASK__VI 0x00002000L
#define PB0_HW_DEBUG__HW_14_DEBUG_MASK__VI 0x00004000L
#define PB0_HW_DEBUG__HW_15_DEBUG_MASK__VI 0x00008000L
#define PB0_HW_DEBUG__HW_16_DEBUG_MASK__VI 0x00010000L
#define PB0_HW_DEBUG__HW_17_DEBUG_MASK__VI 0x00020000L
#define PB0_HW_DEBUG__HW_18_DEBUG_MASK__VI 0x00040000L
#define PB0_HW_DEBUG__HW_19_DEBUG_MASK__VI 0x00080000L
#define PB0_HW_DEBUG__HW_20_DEBUG_MASK__VI 0x00100000L
#define PB0_HW_DEBUG__HW_21_DEBUG_MASK__VI 0x00200000L
#define PB0_HW_DEBUG__HW_22_DEBUG_MASK__VI 0x00400000L
#define PB0_HW_DEBUG__HW_23_DEBUG_MASK__VI 0x00800000L
#define PB0_HW_DEBUG__HW_24_DEBUG_MASK__VI 0x01000000L
#define PB0_HW_DEBUG__HW_25_DEBUG_MASK__VI 0x02000000L
#define PB0_HW_DEBUG__HW_26_DEBUG_MASK__VI 0x04000000L
#define PB0_HW_DEBUG__HW_27_DEBUG_MASK__VI 0x08000000L
#define PB0_HW_DEBUG__HW_28_DEBUG_MASK__VI 0x10000000L
#define PB0_HW_DEBUG__HW_29_DEBUG_MASK__VI 0x20000000L
#define PB0_HW_DEBUG__HW_30_DEBUG_MASK__VI 0x40000000L
#define PB0_HW_DEBUG__HW_31_DEBUG_MASK__VI 0x80000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_0_MASK__VI 0x00010000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_10_MASK__VI 0x04000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_11_MASK__VI 0x08000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_12_MASK__VI 0x10000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_13_MASK__VI 0x20000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_14_MASK__VI 0x40000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_15_MASK__VI 0x80000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_1_MASK__VI 0x00020000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_2_MASK__VI 0x00040000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_3_MASK__VI 0x00080000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_4_MASK__VI 0x00100000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_5_MASK__VI 0x00200000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_6_MASK__VI 0x00400000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_7_MASK__VI 0x00800000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_8_MASK__VI 0x01000000L
#define PB0_PIF_BIF_CMD_STATUS__RXPHYSTATUS_9_MASK__VI 0x02000000L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_0_MASK__VI 0x00000001L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_10_MASK__VI 0x00000400L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_11_MASK__VI 0x00000800L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_12_MASK__VI 0x00001000L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_13_MASK__VI 0x00002000L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_14_MASK__VI 0x00004000L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_15_MASK__VI 0x00008000L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_1_MASK__VI 0x00000002L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_2_MASK__VI 0x00000004L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_3_MASK__VI 0x00000008L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_4_MASK__VI 0x00000010L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_5_MASK__VI 0x00000020L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_6_MASK__VI 0x00000040L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_7_MASK__VI 0x00000080L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_8_MASK__VI 0x00000100L
#define PB0_PIF_BIF_CMD_STATUS__TXPHYSTATUS_9_MASK__VI 0x00000200L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCHL_MODE_MASK__VI 0x00000003L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE_MASK__VI 0x00000060L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS_MASK__VI 0x00000010L
#define PB0_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE_MASK__VI 0x0000000cL
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0_MASK__VI 0x00010000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_10_MASK__VI 0x04000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_11_MASK__VI 0x08000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_12_MASK__VI 0x10000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_13_MASK__VI 0x20000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_14_MASK__VI 0x40000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_15_MASK__VI 0x80000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1_MASK__VI 0x00020000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2_MASK__VI 0x00040000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3_MASK__VI 0x00080000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4_MASK__VI 0x00100000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5_MASK__VI 0x00200000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6_MASK__VI 0x00400000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7_MASK__VI 0x00800000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_8_MASK__VI 0x01000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_9_MASK__VI 0x02000000L
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_MASK__VI 0x00000040L
#define PB0_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN_MASK__VI 0x00000002L
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_MASK__VI 0x00000180L
#define PB0_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN_MASK__VI 0x00000004L
#define PB0_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD_MASK__VI 0x00000200L
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_MASK__VI 0x00000038L
#define PB0_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN_MASK__VI 0x00000001L
#define PB0_PIF_CTRL__DTM_FORCE_FREQDIV_X1_MASK__VI 0x00000002L
#define PB0_PIF_CTRL__PHY_RST_PWROK_VDD_MASK__VI 0x00000010L
#define PB0_PIF_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT_MASK__VI 0x00000004L
#define PB0_PIF_CTRL__PIF_PLL_PWRDN_EARLY_EXIT_MASK__VI 0x00000008L
#define PB0_PIF_CTRL__PIF_PLL_PWRDN_EN_MASK__VI 0x00000001L
#define PB0_PIF_GLB_OVRD2__X16_LANE_15_0_OVRD_MASK__VI 0x00100000L
#define PB0_PIF_GLB_OVRD2__X2_LANE_11_10_OVRD_MASK__VI 0x00000020L
#define PB0_PIF_GLB_OVRD2__X2_LANE_13_12_OVRD_MASK__VI 0x00000040L
#define PB0_PIF_GLB_OVRD2__X2_LANE_15_14_OVRD_MASK__VI 0x00000080L
#define PB0_PIF_GLB_OVRD2__X2_LANE_1_0_OVRD_MASK__VI 0x00000001L
#define PB0_PIF_GLB_OVRD2__X2_LANE_3_2_OVRD_MASK__VI 0x00000002L
#define PB0_PIF_GLB_OVRD2__X2_LANE_5_4_OVRD_MASK__VI 0x00000004L
#define PB0_PIF_GLB_OVRD2__X2_LANE_7_6_OVRD_MASK__VI 0x00000008L
#define PB0_PIF_GLB_OVRD2__X2_LANE_9_8_OVRD_MASK__VI 0x00000010L
#define PB0_PIF_GLB_OVRD2__X4_LANE_11_8_OVRD_MASK__VI 0x00000400L
#define PB0_PIF_GLB_OVRD2__X4_LANE_15_12_OVRD_MASK__VI 0x00000800L
#define PB0_PIF_GLB_OVRD2__X4_LANE_3_0_OVRD_MASK__VI 0x00000100L
#define PB0_PIF_GLB_OVRD2__X4_LANE_7_4_OVRD_MASK__VI 0x00000200L
#define PB0_PIF_GLB_OVRD2__X8_LANE_15_8_OVRD_MASK__VI 0x00020000L
#define PB0_PIF_GLB_OVRD2__X8_LANE_7_0_OVRD_MASK__VI 0x00010000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_EN_MASK__VI 0x00010000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0_MASK__VI 0x00000001L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_10_MASK__VI 0x00000400L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_11_MASK__VI 0x00000800L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_12_MASK__VI 0x00001000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_13_MASK__VI 0x00002000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_14_MASK__VI 0x00004000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_15_MASK__VI 0x00008000L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1_MASK__VI 0x00000002L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2_MASK__VI 0x00000004L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3_MASK__VI 0x00000008L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4_MASK__VI 0x00000010L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5_MASK__VI 0x00000020L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6_MASK__VI 0x00000040L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7_MASK__VI 0x00000080L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_8_MASK__VI 0x00000100L
#define PB0_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_9_MASK__VI 0x00000200L
#define PB0_PIF_HW_DEBUG__HW_00_DEBUG_MASK__VI 0x00000001L
#define PB0_PIF_HW_DEBUG__HW_01_DEBUG_MASK__VI 0x00000002L
#define PB0_PIF_HW_DEBUG__HW_02_DEBUG_MASK__VI 0x00000004L
#define PB0_PIF_HW_DEBUG__HW_03_DEBUG_MASK__VI 0x00000008L
#define PB0_PIF_HW_DEBUG__HW_04_DEBUG_MASK__VI 0x00000010L
#define PB0_PIF_HW_DEBUG__HW_05_DEBUG_MASK__VI 0x00000020L
#define PB0_PIF_HW_DEBUG__HW_06_DEBUG_MASK__VI 0x00000040L
#define PB0_PIF_HW_DEBUG__HW_07_DEBUG_MASK__VI 0x00000080L
#define PB0_PIF_HW_DEBUG__HW_08_DEBUG_MASK__VI 0x00000100L
#define PB0_PIF_HW_DEBUG__HW_09_DEBUG_MASK__VI 0x00000200L
#define PB0_PIF_HW_DEBUG__HW_10_DEBUG_MASK__VI 0x00000400L
#define PB0_PIF_HW_DEBUG__HW_11_DEBUG_MASK__VI 0x00000800L
#define PB0_PIF_HW_DEBUG__HW_12_DEBUG_MASK__VI 0x00001000L
#define PB0_PIF_HW_DEBUG__HW_13_DEBUG_MASK__VI 0x00002000L
#define PB0_PIF_HW_DEBUG__HW_14_DEBUG_MASK__VI 0x00004000L
#define PB0_PIF_HW_DEBUG__HW_15_DEBUG_MASK__VI 0x00008000L
#define PB0_PIF_LANE0_OVRD2__COEFFICIENTID_0_MASK__VI 0x03000000L
#define PB0_PIF_LANE0_OVRD2__COEFFICIENT_0_MASK__VI 0xfc000000L
#define PB0_PIF_LANE0_OVRD2__ELECIDLEDETEN_0_MASK__VI 0x00040000L
#define PB0_PIF_LANE0_OVRD2__ENABLEFOM_0_MASK__VI 0x00080000L
#define PB0_PIF_LANE0_OVRD2__FREQDIV_0_MASK__VI 0x00000018L
#define PB0_PIF_LANE0_OVRD2__GANGMODE_0_MASK__VI 0x00000007L
#define PB0_PIF_LANE0_OVRD2__LINKSPEED_0_MASK__VI 0x00000060L
#define PB0_PIF_LANE0_OVRD2__REQUESTFOM_0_MASK__VI 0x00100000L
#define PB0_PIF_LANE0_OVRD2__REQUESTTRK_0_MASK__VI 0x00400000L
#define PB0_PIF_LANE0_OVRD2__REQUESTTRN_0_MASK__VI 0x00800000L
#define PB0_PIF_LANE0_OVRD2__RESPONSEMODE_0_MASK__VI 0x00200000L
#define PB0_PIF_LANE0_OVRD2__RXPGENABLE_0_MASK__VI 0x00030000L
#define PB0_PIF_LANE0_OVRD2__RXPWR_0_MASK__VI 0x0000e000L
#define PB0_PIF_LANE0_OVRD2__TWOSYMENABLE_0_MASK__VI 0x00000080L
#define PB0_PIF_LANE0_OVRD2__TXPGENABLE_0_MASK__VI 0x00001800L
#define PB0_PIF_LANE0_OVRD2__TXPWR_0_MASK__VI 0x00000700L
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_EN_0_MASK__VI 0x00010000L
#define PB0_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0_MASK__VI 0x00020000L
#define PB0_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0_MASK__VI 0x00004000L
#define PB0_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0_MASK__VI 0x00008000L
#define PB0_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0_MASK__VI 0x00000100L
#define PB0_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0_MASK__VI 0x00000200L
#define PB0_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0_MASK__VI 0x00000002L
#define PB0_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0_MASK__VI 0x00000001L
#define PB0_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0_MASK__VI 0x00000004L
#define PB0_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0_MASK__VI 0x00000400L
#define PB0_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0_MASK__VI 0x00001000L
#define PB0_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0_MASK__VI 0x00002000L
#define PB0_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0_MASK__VI 0x00000800L
#define PB0_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0_MASK__VI 0x00000080L
#define PB0_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0_MASK__VI 0x00000040L
#define PB0_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0_MASK__VI 0x00000008L
#define PB0_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0_MASK__VI 0x00000020L
#define PB0_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0_MASK__VI 0x00000010L
#define PB0_PIF_LANE1_OVRD2__COEFFICIENTID_1_MASK__VI 0x03000000L
#define PB0_PIF_LANE1_OVRD2__COEFFICIENT_1_MASK__VI 0xfc000000L
#define PB0_PIF_LANE1_OVRD2__ELECIDLEDETEN_1_MASK__VI 0x00040000L
#define PB0_PIF_LANE1_OVRD2__ENABLEFOM_1_MASK__VI 0x00080000L
#define PB0_PIF_LANE1_OVRD2__FREQDIV_1_MASK__VI 0x00000018L
#define PB0_PIF_LANE1_OVRD2__GANGMODE_1_MASK__VI 0x00000007L
#define PB0_PIF_LANE1_OVRD2__LINKSPEED_1_MASK__VI 0x00000060L
#define PB0_PIF_LANE1_OVRD2__REQUESTFOM_1_MASK__VI 0x00100000L
#define PB0_PIF_LANE1_OVRD2__REQUESTTRK_1_MASK__VI 0x00400000L
#define PB0_PIF_LANE1_OVRD2__REQUESTTRN_1_MASK__VI 0x00800000L
#define PB0_PIF_LANE1_OVRD2__RESPONSEMODE_1_MASK__VI 0x00200000L
#define PB0_PIF_LANE1_OVRD2__RXPGENABLE_1_MASK__VI 0x00030000L
#define PB0_PIF_LANE1_OVRD2__RXPWR_1_MASK__VI 0x0000e000L
#define PB0_PIF_LANE1_OVRD2__TWOSYMENABLE_1_MASK__VI 0x00000080L
#define PB0_PIF_LANE1_OVRD2__TXPGENABLE_1_MASK__VI 0x00001800L
#define PB0_PIF_LANE1_OVRD2__TXPWR_1_MASK__VI 0x00000700L
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_EN_1_MASK__VI 0x00010000L
#define PB0_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1_MASK__VI 0x00020000L
#define PB0_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1_MASK__VI 0x00004000L
#define PB0_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1_MASK__VI 0x00008000L
#define PB0_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1_MASK__VI 0x00000100L
#define PB0_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1_MASK__VI 0x00000200L
#define PB0_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1_MASK__VI 0x00000002L
#define PB0_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1_MASK__VI 0x00000001L
#define PB0_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1_MASK__VI 0x00000004L
#define PB0_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1_MASK__VI 0x00000400L
#define PB0_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1_MASK__VI 0x00001000L
#define PB0_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1_MASK__VI 0x00002000L
#define PB0_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1_MASK__VI 0x00000800L
#define PB0_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1_MASK__VI 0x00000080L
#define PB0_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1_MASK__VI 0x00000040L
#define PB0_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1_MASK__VI 0x00000008L
#define PB0_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1_MASK__VI 0x00000020L
#define PB0_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1_MASK__VI 0x00000010L
#define PB0_PIF_LANE2_OVRD2__COEFFICIENTID_2_MASK__VI 0x03000000L
#define PB0_PIF_LANE2_OVRD2__COEFFICIENT_2_MASK__VI 0xfc000000L
#define PB0_PIF_LANE2_OVRD2__ELECIDLEDETEN_2_MASK__VI 0x00040000L
#define PB0_PIF_LANE2_OVRD2__ENABLEFOM_2_MASK__VI 0x00080000L
#define PB0_PIF_LANE2_OVRD2__FREQDIV_2_MASK__VI 0x00000018L
#define PB0_PIF_LANE2_OVRD2__GANGMODE_2_MASK__VI 0x00000007L
#define PB0_PIF_LANE2_OVRD2__LINKSPEED_2_MASK__VI 0x00000060L
#define PB0_PIF_LANE2_OVRD2__REQUESTFOM_2_MASK__VI 0x00100000L
#define PB0_PIF_LANE2_OVRD2__REQUESTTRK_2_MASK__VI 0x00400000L
#define PB0_PIF_LANE2_OVRD2__REQUESTTRN_2_MASK__VI 0x00800000L
#define PB0_PIF_LANE2_OVRD2__RESPONSEMODE_2_MASK__VI 0x00200000L
#define PB0_PIF_LANE2_OVRD2__RXPGENABLE_2_MASK__VI 0x00030000L
#define PB0_PIF_LANE2_OVRD2__RXPWR_2_MASK__VI 0x0000e000L
#define PB0_PIF_LANE2_OVRD2__TWOSYMENABLE_2_MASK__VI 0x00000080L
#define PB0_PIF_LANE2_OVRD2__TXPGENABLE_2_MASK__VI 0x00001800L
#define PB0_PIF_LANE2_OVRD2__TXPWR_2_MASK__VI 0x00000700L
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_EN_2_MASK__VI 0x00010000L
#define PB0_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2_MASK__VI 0x00020000L
#define PB0_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2_MASK__VI 0x00004000L
#define PB0_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2_MASK__VI 0x00008000L
#define PB0_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2_MASK__VI 0x00000100L
#define PB0_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2_MASK__VI 0x00000200L
#define PB0_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2_MASK__VI 0x00000002L
#define PB0_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2_MASK__VI 0x00000001L
#define PB0_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2_MASK__VI 0x00000004L
#define PB0_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2_MASK__VI 0x00000400L
#define PB0_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2_MASK__VI 0x00001000L
#define PB0_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2_MASK__VI 0x00002000L
#define PB0_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2_MASK__VI 0x00000800L
#define PB0_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2_MASK__VI 0x00000080L
#define PB0_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2_MASK__VI 0x00000040L
#define PB0_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2_MASK__VI 0x00000008L
#define PB0_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2_MASK__VI 0x00000020L
#define PB0_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2_MASK__VI 0x00000010L
#define PB0_PIF_LANE3_OVRD2__COEFFICIENTID_3_MASK__VI 0x03000000L
#define PB0_PIF_LANE3_OVRD2__COEFFICIENT_3_MASK__VI 0xfc000000L
#define PB0_PIF_LANE3_OVRD2__ELECIDLEDETEN_3_MASK__VI 0x00040000L
#define PB0_PIF_LANE3_OVRD2__ENABLEFOM_3_MASK__VI 0x00080000L
#define PB0_PIF_LANE3_OVRD2__FREQDIV_3_MASK__VI 0x00000018L
#define PB0_PIF_LANE3_OVRD2__GANGMODE_3_MASK__VI 0x00000007L
#define PB0_PIF_LANE3_OVRD2__LINKSPEED_3_MASK__VI 0x00000060L
#define PB0_PIF_LANE3_OVRD2__REQUESTFOM_3_MASK__VI 0x00100000L
#define PB0_PIF_LANE3_OVRD2__REQUESTTRK_3_MASK__VI 0x00400000L
#define PB0_PIF_LANE3_OVRD2__REQUESTTRN_3_MASK__VI 0x00800000L
#define PB0_PIF_LANE3_OVRD2__RESPONSEMODE_3_MASK__VI 0x00200000L
#define PB0_PIF_LANE3_OVRD2__RXPGENABLE_3_MASK__VI 0x00030000L
#define PB0_PIF_LANE3_OVRD2__RXPWR_3_MASK__VI 0x0000e000L
#define PB0_PIF_LANE3_OVRD2__TWOSYMENABLE_3_MASK__VI 0x00000080L
#define PB0_PIF_LANE3_OVRD2__TXPGENABLE_3_MASK__VI 0x00001800L
#define PB0_PIF_LANE3_OVRD2__TXPWR_3_MASK__VI 0x00000700L
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_EN_3_MASK__VI 0x00010000L
#define PB0_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3_MASK__VI 0x00020000L
#define PB0_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3_MASK__VI 0x00004000L
#define PB0_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3_MASK__VI 0x00008000L
#define PB0_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3_MASK__VI 0x00000100L
#define PB0_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3_MASK__VI 0x00000200L
#define PB0_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3_MASK__VI 0x00000002L
#define PB0_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3_MASK__VI 0x00000001L
#define PB0_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3_MASK__VI 0x00000004L
#define PB0_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3_MASK__VI 0x00000400L
#define PB0_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3_MASK__VI 0x00001000L
#define PB0_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3_MASK__VI 0x00002000L
#define PB0_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3_MASK__VI 0x00000800L
#define PB0_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3_MASK__VI 0x00000080L
#define PB0_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3_MASK__VI 0x00000040L
#define PB0_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3_MASK__VI 0x00000008L
#define PB0_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3_MASK__VI 0x00000020L
#define PB0_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3_MASK__VI 0x00000010L
#define PB0_PIF_LANE4_OVRD2__COEFFICIENTID_4_MASK__VI 0x03000000L
#define PB0_PIF_LANE4_OVRD2__COEFFICIENT_4_MASK__VI 0xfc000000L
#define PB0_PIF_LANE4_OVRD2__ELECIDLEDETEN_4_MASK__VI 0x00040000L
#define PB0_PIF_LANE4_OVRD2__ENABLEFOM_4_MASK__VI 0x00080000L
#define PB0_PIF_LANE4_OVRD2__FREQDIV_4_MASK__VI 0x00000018L
#define PB0_PIF_LANE4_OVRD2__GANGMODE_4_MASK__VI 0x00000007L
#define PB0_PIF_LANE4_OVRD2__LINKSPEED_4_MASK__VI 0x00000060L
#define PB0_PIF_LANE4_OVRD2__REQUESTFOM_4_MASK__VI 0x00100000L
#define PB0_PIF_LANE4_OVRD2__REQUESTTRK_4_MASK__VI 0x00400000L
#define PB0_PIF_LANE4_OVRD2__REQUESTTRN_4_MASK__VI 0x00800000L
#define PB0_PIF_LANE4_OVRD2__RESPONSEMODE_4_MASK__VI 0x00200000L
#define PB0_PIF_LANE4_OVRD2__RXPGENABLE_4_MASK__VI 0x00030000L
#define PB0_PIF_LANE4_OVRD2__RXPWR_4_MASK__VI 0x0000e000L
#define PB0_PIF_LANE4_OVRD2__TWOSYMENABLE_4_MASK__VI 0x00000080L
#define PB0_PIF_LANE4_OVRD2__TXPGENABLE_4_MASK__VI 0x00001800L
#define PB0_PIF_LANE4_OVRD2__TXPWR_4_MASK__VI 0x00000700L
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_EN_4_MASK__VI 0x00010000L
#define PB0_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4_MASK__VI 0x00020000L
#define PB0_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4_MASK__VI 0x00004000L
#define PB0_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4_MASK__VI 0x00008000L
#define PB0_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4_MASK__VI 0x00000100L
#define PB0_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4_MASK__VI 0x00000200L
#define PB0_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4_MASK__VI 0x00000002L
#define PB0_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4_MASK__VI 0x00000001L
#define PB0_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4_MASK__VI 0x00000004L
#define PB0_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4_MASK__VI 0x00000400L
#define PB0_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4_MASK__VI 0x00001000L
#define PB0_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4_MASK__VI 0x00002000L
#define PB0_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4_MASK__VI 0x00000800L
#define PB0_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4_MASK__VI 0x00000080L
#define PB0_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4_MASK__VI 0x00000040L
#define PB0_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4_MASK__VI 0x00000008L
#define PB0_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4_MASK__VI 0x00000020L
#define PB0_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4_MASK__VI 0x00000010L
#define PB0_PIF_LANE5_OVRD2__COEFFICIENTID_5_MASK__VI 0x03000000L
#define PB0_PIF_LANE5_OVRD2__COEFFICIENT_5_MASK__VI 0xfc000000L
#define PB0_PIF_LANE5_OVRD2__ELECIDLEDETEN_5_MASK__VI 0x00040000L
#define PB0_PIF_LANE5_OVRD2__ENABLEFOM_5_MASK__VI 0x00080000L
#define PB0_PIF_LANE5_OVRD2__FREQDIV_5_MASK__VI 0x00000018L
#define PB0_PIF_LANE5_OVRD2__GANGMODE_5_MASK__VI 0x00000007L
#define PB0_PIF_LANE5_OVRD2__LINKSPEED_5_MASK__VI 0x00000060L
#define PB0_PIF_LANE5_OVRD2__REQUESTFOM_5_MASK__VI 0x00100000L
#define PB0_PIF_LANE5_OVRD2__REQUESTTRK_5_MASK__VI 0x00400000L
#define PB0_PIF_LANE5_OVRD2__REQUESTTRN_5_MASK__VI 0x00800000L
#define PB0_PIF_LANE5_OVRD2__RESPONSEMODE_5_MASK__VI 0x00200000L
#define PB0_PIF_LANE5_OVRD2__RXPGENABLE_5_MASK__VI 0x00030000L
#define PB0_PIF_LANE5_OVRD2__RXPWR_5_MASK__VI 0x0000e000L
#define PB0_PIF_LANE5_OVRD2__TWOSYMENABLE_5_MASK__VI 0x00000080L
#define PB0_PIF_LANE5_OVRD2__TXPGENABLE_5_MASK__VI 0x00001800L
#define PB0_PIF_LANE5_OVRD2__TXPWR_5_MASK__VI 0x00000700L
#define PB0_PIF_LANE5_OVRD__CDREN_OVRD_EN_5_MASK__VI 0x00010000L
#define PB0_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5_MASK__VI 0x00020000L
#define PB0_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5_MASK__VI 0x00004000L
#define PB0_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5_MASK__VI 0x00008000L
#define PB0_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5_MASK__VI 0x00000100L
#define PB0_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5_MASK__VI 0x00000200L
#define PB0_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5_MASK__VI 0x00000002L
#define PB0_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5_MASK__VI 0x00000001L
#define PB0_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5_MASK__VI 0x00000004L
#define PB0_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5_MASK__VI 0x00000400L
#define PB0_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5_MASK__VI 0x00001000L
#define PB0_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5_MASK__VI 0x00002000L
#define PB0_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5_MASK__VI 0x00000800L
#define PB0_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5_MASK__VI 0x00000080L
#define PB0_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5_MASK__VI 0x00000040L
#define PB0_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5_MASK__VI 0x00000008L
#define PB0_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5_MASK__VI 0x00000020L
#define PB0_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5_MASK__VI 0x00000010L
#define PB0_PIF_LANE6_OVRD2__COEFFICIENTID_6_MASK__VI 0x03000000L
#define PB0_PIF_LANE6_OVRD2__COEFFICIENT_6_MASK__VI 0xfc000000L
#define PB0_PIF_LANE6_OVRD2__ELECIDLEDETEN_6_MASK__VI 0x00040000L
#define PB0_PIF_LANE6_OVRD2__ENABLEFOM_6_MASK__VI 0x00080000L
#define PB0_PIF_LANE6_OVRD2__FREQDIV_6_MASK__VI 0x00000018L
#define PB0_PIF_LANE6_OVRD2__GANGMODE_6_MASK__VI 0x00000007L
#define PB0_PIF_LANE6_OVRD2__LINKSPEED_6_MASK__VI 0x00000060L
#define PB0_PIF_LANE6_OVRD2__REQUESTFOM_6_MASK__VI 0x00100000L
#define PB0_PIF_LANE6_OVRD2__REQUESTTRK_6_MASK__VI 0x00400000L
#define PB0_PIF_LANE6_OVRD2__REQUESTTRN_6_MASK__VI 0x00800000L
#define PB0_PIF_LANE6_OVRD2__RESPONSEMODE_6_MASK__VI 0x00200000L
#define PB0_PIF_LANE6_OVRD2__RXPGENABLE_6_MASK__VI 0x00030000L
#define PB0_PIF_LANE6_OVRD2__RXPWR_6_MASK__VI 0x0000e000L
#define PB0_PIF_LANE6_OVRD2__TWOSYMENABLE_6_MASK__VI 0x00000080L
#define PB0_PIF_LANE6_OVRD2__TXPGENABLE_6_MASK__VI 0x00001800L
#define PB0_PIF_LANE6_OVRD2__TXPWR_6_MASK__VI 0x00000700L
#define PB0_PIF_LANE6_OVRD__CDREN_OVRD_EN_6_MASK__VI 0x00010000L
#define PB0_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6_MASK__VI 0x00020000L
#define PB0_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6_MASK__VI 0x00004000L
#define PB0_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6_MASK__VI 0x00008000L
#define PB0_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6_MASK__VI 0x00000100L
#define PB0_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6_MASK__VI 0x00000200L
#define PB0_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6_MASK__VI 0x00000002L
#define PB0_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6_MASK__VI 0x00000001L
#define PB0_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6_MASK__VI 0x00000004L
#define PB0_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6_MASK__VI 0x00000400L
#define PB0_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6_MASK__VI 0x00001000L
#define PB0_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6_MASK__VI 0x00002000L
#define PB0_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6_MASK__VI 0x00000800L
#define PB0_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6_MASK__VI 0x00000080L
#define PB0_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6_MASK__VI 0x00000040L
#define PB0_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6_MASK__VI 0x00000008L
#define PB0_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6_MASK__VI 0x00000020L
#define PB0_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6_MASK__VI 0x00000010L
#define PB0_PIF_LANE7_OVRD2__COEFFICIENTID_7_MASK__VI 0x03000000L
#define PB0_PIF_LANE7_OVRD2__COEFFICIENT_7_MASK__VI 0xfc000000L
#define PB0_PIF_LANE7_OVRD2__ELECIDLEDETEN_7_MASK__VI 0x00040000L
#define PB0_PIF_LANE7_OVRD2__ENABLEFOM_7_MASK__VI 0x00080000L
#define PB0_PIF_LANE7_OVRD2__FREQDIV_7_MASK__VI 0x00000018L
#define PB0_PIF_LANE7_OVRD2__GANGMODE_7_MASK__VI 0x00000007L
#define PB0_PIF_LANE7_OVRD2__LINKSPEED_7_MASK__VI 0x00000060L
#define PB0_PIF_LANE7_OVRD2__REQUESTFOM_7_MASK__VI 0x00100000L
#define PB0_PIF_LANE7_OVRD2__REQUESTTRK_7_MASK__VI 0x00400000L
#define PB0_PIF_LANE7_OVRD2__REQUESTTRN_7_MASK__VI 0x00800000L
#define PB0_PIF_LANE7_OVRD2__RESPONSEMODE_7_MASK__VI 0x00200000L
#define PB0_PIF_LANE7_OVRD2__RXPGENABLE_7_MASK__VI 0x00030000L
#define PB0_PIF_LANE7_OVRD2__RXPWR_7_MASK__VI 0x0000e000L
#define PB0_PIF_LANE7_OVRD2__TWOSYMENABLE_7_MASK__VI 0x00000080L
#define PB0_PIF_LANE7_OVRD2__TXPGENABLE_7_MASK__VI 0x00001800L
#define PB0_PIF_LANE7_OVRD2__TXPWR_7_MASK__VI 0x00000700L
#define PB0_PIF_LANE7_OVRD__CDREN_OVRD_EN_7_MASK__VI 0x00010000L
#define PB0_PIF_LANE7_OVRD__CDREN_OVRD_VAL_7_MASK__VI 0x00020000L
#define PB0_PIF_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7_MASK__VI 0x00004000L
#define PB0_PIF_LANE7_OVRD__COEFFICIENT_OVRD_EN_7_MASK__VI 0x00008000L
#define PB0_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7_MASK__VI 0x00000100L
#define PB0_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7_MASK__VI 0x00000200L
#define PB0_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7_MASK__VI 0x00000002L
#define PB0_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7_MASK__VI 0x00000001L
#define PB0_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7_MASK__VI 0x00000004L
#define PB0_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7_MASK__VI 0x00000400L
#define PB0_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7_MASK__VI 0x00001000L
#define PB0_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7_MASK__VI 0x00002000L
#define PB0_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7_MASK__VI 0x00000800L
#define PB0_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7_MASK__VI 0x00000080L
#define PB0_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7_MASK__VI 0x00000040L
#define PB0_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7_MASK__VI 0x00000008L
#define PB0_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7_MASK__VI 0x00000020L
#define PB0_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7_MASK__VI 0x00000010L
#define PB0_PIF_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1_MASK__VI 0x01000000L
#define PB0_PIF_RX_CTRL2__EI_DET_CYCLE_MODE_MASK__VI 0x00060000L
#define PB0_PIF_RX_CTRL2__EI_DET_OFF_TIME_MASK__VI 0x00e00000L
#define PB0_PIF_RX_CTRL2__EI_DET_ON_TIME_MASK__VI 0x00180000L
#define PB0_PIF_RX_CTRL2__FORCE_CDREN_IN_L0S_MASK__VI 0x00010000L
#define PB0_PIF_RX_CTRL2__RXPHYSTATUS_DELAY_MASK__VI 0x000001c0L
#define PB0_PIF_RX_CTRL2__RX_CDR_XTND_MODE_MASK__VI 0x06000000L
#define PB0_PIF_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI_MASK__VI 0x08000000L
#define PB0_PIF_RX_CTRL2__RX_RDY_DASRT_COUNT_MASK__VI 0x00000007L
#define PB0_PIF_RX_CTRL2__RX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB0_PIF_RX_CTRL__RXPWR_GATING_IN_L1_MASK__VI 0x00800000L
#define PB0_PIF_RX_CTRL__RXPWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MASK__VI 0x00000e00L
#define PB0_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_INIT_MASK__VI 0x00038000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_OFF_MASK__VI 0x000001c0L
#define PB0_PIF_RX_CTRL__RXPWR_IN_PLL_OFF_MASK__VI 0x001c0000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_S2_MASK__VI 0x00000007L
#define PB0_PIF_RX_CTRL__RXPWR_IN_SPDCHNG_MASK__VI 0x00000038L
#define PB0_PIF_RX_CTRL__RXPWR_IN_UNUSED_MASK__VI 0x00007000L
#define PB0_PIF_RX_CTRL__RXPWR_IN_UNUSED_MODE_MASK__VI 0x00400000L
#define PB0_PIF_RX_CTRL__RX_HLD_EIE_COUNT_MASK__VI 0x02000000L
#define PB0_PIF_STRAP_0__STRAP_FORCE_OWN_MSTR_MASK__VI 0x00000020L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_12_MASK__VI 0x00001000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_13_MASK__VI 0x00002000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_14_MASK__VI 0x00004000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_15_MASK__VI 0x00008000L
#define PB0_PIF_STRAP_0__STRAP_PIF_BIT_16_MASK__VI 0x00010000L
#define PB0_PIF_STRAP_0__STRAP_PIF_CDR_EN_MODE_MASK__VI 0x000000c0L
#define PB0_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1_MASK__VI 0x00000400L
#define PB0_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2_MASK__VI 0x00000800L
#define PB0_PIF_STRAP_0__STRAP_RX_EI_FILTER_MASK__VI 0x00000300L
#define PB0_PIF_STRAP_0__STRAP_RX_RDY_XTND_DIS_MASK__VI 0x00000004L
#define PB0_PIF_STRAP_0__STRAP_RX_STATUS_XTND_DIS_MASK__VI 0x00000010L
#define PB0_PIF_STRAP_0__STRAP_TX_RDY_XTND_DIS_MASK__VI 0x00000002L
#define PB0_PIF_STRAP_0__STRAP_TX_STATUS_XTND_DIS_MASK__VI 0x00000008L
#define PB0_PIF_TX_CTRL2__TXPHYSTATUS_DELAY_MASK__VI 0x000001c0L
#define PB0_PIF_TX_CTRL2__TX_FIFO_INIT_UPCONFIG_MASK__VI 0x02000000L
#define PB0_PIF_TX_CTRL2__TX_FORCE_DATA_VALID_MASK__VI 0x00200000L
#define PB0_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MODE_MASK__VI 0x00060000L
#define PB0_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MP_MASK__VI 0x00010000L
#define PB0_PIF_TX_CTRL2__TX_HIZ_TO_L0_DLY_MASK__VI 0x1c000000L
#define PB0_PIF_TX_CTRL2__TX_L0_TO_HIZ_DLY_MASK__VI 0x01c00000L
#define PB0_PIF_TX_CTRL2__TX_RDY_DASRT_COUNT_MASK__VI 0x00000007L
#define PB0_PIF_TX_CTRL2__TX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB0_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MASK__VI 0x00000e00L
#define PB0_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_INIT_MASK__VI 0x00038000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_OFF_MASK__VI 0x000001c0L
#define PB0_PIF_TX_CTRL__TXPWR_IN_PLL_OFF_MASK__VI 0x001c0000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_S2_MASK__VI 0x00000007L
#define PB0_PIF_TX_CTRL__TXPWR_IN_SPDCHNG_MASK__VI 0x00000038L
#define PB0_PIF_TX_CTRL__TXPWR_IN_UNUSED_MASK__VI 0x00007000L
#define PB0_PIF_TX_CTRL__TXPWR_IN_UNUSED_MODE_MASK__VI 0x00400000L
#define PB0_PIF_TX_CTRL__TX_PWR_GATING_IN_L1_MASK__VI 0x00800000L
#define PB0_PIF_TX_CTRL__TX_PWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB0_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB0_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLFREQ_MASK__VI 0x00000300L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00020000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00040000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00008000L
#define PB0_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00010000L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN1_MASK__VI 0x00000018L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN2_MASK__VI 0x00000060L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN3_MASK__VI 0x00000180L
#define PB0_RX_GLB_CTRL_REG3__RX_ADAPT_RST_SUB_MODE_MASK__VI 0x00000e00L
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN1_MASK__VI 0x00003000L
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN2_MASK__VI 0x0000c000L
#define PB0_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN3_MASK__VI 0x00030000L
#define PB0_RX_GLB_CTRL_REG5__RX_ADAPT_AUX_PWRON_MODE_MASK__VI 0x80000000L
#define PB0_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS_MASK__VI 0x10000000L
#define PB0_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L1_DLL_OFF_MASK__VI 0x20000000L
#define PB0_RX_GLB_CTRL_REG7__RX_DCLK_EN_AFTER_DLL_LOCK_MASK__VI 0x00004000L
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS2_MASK__VI 0x00020000L
#define PB0_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS3_MASK__VI 0x00010000L
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_LOCK_TIME_MASK__VI 0x00000003L
#define PB0_RX_GLB_CTRL_REG8__RX_DLL_SPEEDCHANGE_RESET_TIME_MASK__VI 0x0000000cL
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L0T3_MASK__VI 0x00000010L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L12T15_MASK__VI 0x00000080L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L4T7_MASK__VI 0x00000020L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L8T11_MASK__VI 0x00000040L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L0T3_MASK__VI 0x00010000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L12T15_MASK__VI 0x00080000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L4T7_MASK__VI 0x00020000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L8T11_MASK__VI 0x00040000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L0T3_MASK__VI 0x00100000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L12T15_MASK__VI 0x00800000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L4T7_MASK__VI 0x00200000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L8T11_MASK__VI 0x00400000L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTTRK_0_MASK__VI 0x00000040L
#define PB0_RX_LANE0_SCI_STAT_OVRD_REG0__RXEYEFOM_0_MASK__VI 0x0003fc00L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTTRK_10_MASK__VI 0x00000040L
#define PB0_RX_LANE10_SCI_STAT_OVRD_REG0__RXEYEFOM_10_MASK__VI 0x0003fc00L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTTRK_11_MASK__VI 0x00000040L
#define PB0_RX_LANE11_SCI_STAT_OVRD_REG0__RXEYEFOM_11_MASK__VI 0x0003fc00L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTTRK_12_MASK__VI 0x00000040L
#define PB0_RX_LANE12_SCI_STAT_OVRD_REG0__RXEYEFOM_12_MASK__VI 0x0003fc00L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTTRK_13_MASK__VI 0x00000040L
#define PB0_RX_LANE13_SCI_STAT_OVRD_REG0__RXEYEFOM_13_MASK__VI 0x0003fc00L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTTRK_14_MASK__VI 0x00000040L
#define PB0_RX_LANE14_SCI_STAT_OVRD_REG0__RXEYEFOM_14_MASK__VI 0x0003fc00L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTTRK_15_MASK__VI 0x00000040L
#define PB0_RX_LANE15_SCI_STAT_OVRD_REG0__RXEYEFOM_15_MASK__VI 0x0003fc00L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTTRK_1_MASK__VI 0x00000040L
#define PB0_RX_LANE1_SCI_STAT_OVRD_REG0__RXEYEFOM_1_MASK__VI 0x0003fc00L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTTRK_2_MASK__VI 0x00000040L
#define PB0_RX_LANE2_SCI_STAT_OVRD_REG0__RXEYEFOM_2_MASK__VI 0x0003fc00L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTTRK_3_MASK__VI 0x00000040L
#define PB0_RX_LANE3_SCI_STAT_OVRD_REG0__RXEYEFOM_3_MASK__VI 0x0003fc00L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTTRK_4_MASK__VI 0x00000040L
#define PB0_RX_LANE4_SCI_STAT_OVRD_REG0__RXEYEFOM_4_MASK__VI 0x0003fc00L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTTRK_5_MASK__VI 0x00000040L
#define PB0_RX_LANE5_SCI_STAT_OVRD_REG0__RXEYEFOM_5_MASK__VI 0x0003fc00L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTTRK_6_MASK__VI 0x00000040L
#define PB0_RX_LANE6_SCI_STAT_OVRD_REG0__RXEYEFOM_6_MASK__VI 0x0003fc00L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTTRK_7_MASK__VI 0x00000040L
#define PB0_RX_LANE7_SCI_STAT_OVRD_REG0__RXEYEFOM_7_MASK__VI 0x0003fc00L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTTRK_8_MASK__VI 0x00000040L
#define PB0_RX_LANE8_SCI_STAT_OVRD_REG0__RXEYEFOM_8_MASK__VI 0x0003fc00L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTTRK_9_MASK__VI 0x00000040L
#define PB0_RX_LANE9_SCI_STAT_OVRD_REG0__RXEYEFOM_9_MASK__VI 0x0003fc00L
#define PB0_STRAP_GLB_REG0__STRAP_FORCE_LC_PLL_ON_MASK__VI 0x00000010L
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_MODE_MASK__VI 0x00000006L
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_SUB_ENTRY_MASK__VI 0x00000080L
#define PB0_STRAP_GLB_REG1__STRAP_RX_ADAPT_TIME_OUT_MASK__VI 0x00001800L
#define PB0_STRAP_GLB_REG1__STRAP_RX_DLL_PWRON_IN_RAMPDOWN_MASK__VI 0x00002000L
#define PB0_STRAP_GLB_REG1__STRAP_RX_DLL_RESET_IN_SPDCHG_MASK__VI 0x00000400L
#define PB0_STRAP_GLB_REG1__STRAP_RX_EI_FILTER_MASK__VI 0x00000060L
#define PB0_STRAP_GLB_REG1__STRAP_RX_L0_ENTRY_MODE_MASK__VI 0x00000018L
#define PB0_STRAP_GLB_REG1__STRAP_RX_PS0_RDY_GEN_MODE_MASK__VI 0x00000300L
#define PB0_STRAP_GLB_REG2__STRAP_BG_SETTLE_TIME_MASK__VI 0x00000180L
#define PB0_STRAP_GLB_REG2__STRAP_BPHYC_PLL_RAMP_UP_TIME_MASK__VI 0x0000001cL
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DIS0_MASK__VI 0x10000000L
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DIS1_MASK__VI 0x20000000L
#define PB0_STRAP_GLB_REG2__STRAP_B_PCB_DRV_STR_MASK__VI 0xc0000000L
#define PB0_STRAP_GLB_REG2__STRAP_IMPCAL_SETTLE_TIME_MASK__VI 0x00000060L
#define PB0_STRAP_GLB_REG2__STRAP_TX_CMDET_TIME_MASK__VI 0x00000600L
#define PB0_STRAP_GLB_REG2__STRAP_TX_STARTUP_TIME_MASK__VI 0x00001800L
#define PB0_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_PS4_MASK__VI 0x01000000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB0_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_EN_MASK__VI 0x00000004L
#define PB1_GLB_OVRD_REG2__PLL_DBG_LC_EXT_RESET_OVRD_VAL_MASK__VI 0x00000008L
#define PB1_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_EN_MASK__VI 0x00000010L
#define PB1_GLB_OVRD_REG2__PLL_DBG_RO_EXT_RESET_OVRD_VAL_MASK__VI 0x00000020L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_ALL_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG0__IGNR_IMPCAL_ACTIVE_CBI_UPDT_MASK__VI 0x00000010L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_DLL_LOCK_CBI_UPDT_L0T3_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_FREQDIV_CBI_UPDT_L0T3_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG1__IGNR_LINKSPEED_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_0_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_1_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_2_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG1__LINKSPEED_3_MASK__VI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_DLL_LOCK_CBI_UPDT_L4T7_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_FREQDIV_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG2__IGNR_LINKSPEED_CBI_UPDT_L4T7_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_4_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_5_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_6_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG2__LINKSPEED_7_MASK__VI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_DLL_LOCK_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_FREQDIV_CBI_UPDT_L8T11_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG3__IGNR_LINKSPEED_CBI_UPDT_L8T11_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_10_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_11_MASK__VI 0x30000000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_8_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG3__LINKSPEED_9_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_DLL_LOCK_CBI_UPDT_L12T15_MASK__VI 0x00000004L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_FREQDIV_CBI_UPDT_L12T15_MASK__VI 0x00000002L
#define PB1_GLB_SCI_STAT_OVRD_REG4__IGNR_LINKSPEED_CBI_UPDT_L12T15_MASK__VI 0x00000001L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_12_MASK__VI 0x00030000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_13_MASK__VI 0x00300000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_14_MASK__VI 0x03000000L
#define PB1_GLB_SCI_STAT_OVRD_REG4__LINKSPEED_15_MASK__VI 0x30000000L
#define PB1_HW_DEBUG__HW_00_DEBUG_MASK__VI 0x00000001L
#define PB1_HW_DEBUG__HW_01_DEBUG_MASK__VI 0x00000002L
#define PB1_HW_DEBUG__HW_02_DEBUG_MASK__VI 0x00000004L
#define PB1_HW_DEBUG__HW_03_DEBUG_MASK__VI 0x00000008L
#define PB1_HW_DEBUG__HW_04_DEBUG_MASK__VI 0x00000010L
#define PB1_HW_DEBUG__HW_05_DEBUG_MASK__VI 0x00000020L
#define PB1_HW_DEBUG__HW_06_DEBUG_MASK__VI 0x00000040L
#define PB1_HW_DEBUG__HW_07_DEBUG_MASK__VI 0x00000080L
#define PB1_HW_DEBUG__HW_08_DEBUG_MASK__VI 0x00000100L
#define PB1_HW_DEBUG__HW_09_DEBUG_MASK__VI 0x00000200L
#define PB1_HW_DEBUG__HW_10_DEBUG_MASK__VI 0x00000400L
#define PB1_HW_DEBUG__HW_11_DEBUG_MASK__VI 0x00000800L
#define PB1_HW_DEBUG__HW_12_DEBUG_MASK__VI 0x00001000L
#define PB1_HW_DEBUG__HW_13_DEBUG_MASK__VI 0x00002000L
#define PB1_HW_DEBUG__HW_14_DEBUG_MASK__VI 0x00004000L
#define PB1_HW_DEBUG__HW_15_DEBUG_MASK__VI 0x00008000L
#define PB1_HW_DEBUG__HW_16_DEBUG_MASK__VI 0x00010000L
#define PB1_HW_DEBUG__HW_17_DEBUG_MASK__VI 0x00020000L
#define PB1_HW_DEBUG__HW_18_DEBUG_MASK__VI 0x00040000L
#define PB1_HW_DEBUG__HW_19_DEBUG_MASK__VI 0x00080000L
#define PB1_HW_DEBUG__HW_20_DEBUG_MASK__VI 0x00100000L
#define PB1_HW_DEBUG__HW_21_DEBUG_MASK__VI 0x00200000L
#define PB1_HW_DEBUG__HW_22_DEBUG_MASK__VI 0x00400000L
#define PB1_HW_DEBUG__HW_23_DEBUG_MASK__VI 0x00800000L
#define PB1_HW_DEBUG__HW_24_DEBUG_MASK__VI 0x01000000L
#define PB1_HW_DEBUG__HW_25_DEBUG_MASK__VI 0x02000000L
#define PB1_HW_DEBUG__HW_26_DEBUG_MASK__VI 0x04000000L
#define PB1_HW_DEBUG__HW_27_DEBUG_MASK__VI 0x08000000L
#define PB1_HW_DEBUG__HW_28_DEBUG_MASK__VI 0x10000000L
#define PB1_HW_DEBUG__HW_29_DEBUG_MASK__VI 0x20000000L
#define PB1_HW_DEBUG__HW_30_DEBUG_MASK__VI 0x40000000L
#define PB1_HW_DEBUG__HW_31_DEBUG_MASK__VI 0x80000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_0_MASK__VI 0x00010000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_10_MASK__VI 0x04000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_11_MASK__VI 0x08000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_12_MASK__VI 0x10000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_13_MASK__VI 0x20000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_14_MASK__VI 0x40000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_15_MASK__VI 0x80000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_1_MASK__VI 0x00020000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_2_MASK__VI 0x00040000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_3_MASK__VI 0x00080000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_4_MASK__VI 0x00100000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_5_MASK__VI 0x00200000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_6_MASK__VI 0x00400000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_7_MASK__VI 0x00800000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_8_MASK__VI 0x01000000L
#define PB1_PIF_BIF_CMD_STATUS__RXPHYSTATUS_9_MASK__VI 0x02000000L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_0_MASK__VI 0x00000001L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_10_MASK__VI 0x00000400L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_11_MASK__VI 0x00000800L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_12_MASK__VI 0x00001000L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_13_MASK__VI 0x00002000L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_14_MASK__VI 0x00004000L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_15_MASK__VI 0x00008000L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_1_MASK__VI 0x00000002L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_2_MASK__VI 0x00000004L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_3_MASK__VI 0x00000008L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_4_MASK__VI 0x00000010L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_5_MASK__VI 0x00000020L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_6_MASK__VI 0x00000040L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_7_MASK__VI 0x00000080L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_8_MASK__VI 0x00000100L
#define PB1_PIF_BIF_CMD_STATUS__TXPHYSTATUS_9_MASK__VI 0x00000200L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_SCHL_MODE_MASK__VI 0x00000003L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_SCH_REQ_MODE_MASK__VI 0x00000060L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_DIS_MASK__VI 0x00000010L
#define PB1_PIF_CMD_BUS_CTRL__CMD_BUS_STAG_MODE_MASK__VI 0x0000000cL
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_0_MASK__VI 0x00010000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_10_MASK__VI 0x04000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_11_MASK__VI 0x08000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_12_MASK__VI 0x10000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_13_MASK__VI 0x20000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_14_MASK__VI 0x40000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_15_MASK__VI 0x80000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_1_MASK__VI 0x00020000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_2_MASK__VI 0x00040000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_3_MASK__VI 0x00080000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_4_MASK__VI 0x00100000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_5_MASK__VI 0x00200000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_6_MASK__VI 0x00400000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_7_MASK__VI 0x00800000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_8_MASK__VI 0x01000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__CMD_BUS_LANE_DIS_9_MASK__VI 0x02000000L
#define PB1_PIF_CMD_BUS_GLB_OVRD__DEEMPH_MASK__VI 0x00000040L
#define PB1_PIF_CMD_BUS_GLB_OVRD__DEEMPH_OVRD_EN_MASK__VI 0x00000002L
#define PB1_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_MASK__VI 0x00000180L
#define PB1_PIF_CMD_BUS_GLB_OVRD__PLLFREQ_OVRD_EN_MASK__VI 0x00000004L
#define PB1_PIF_CMD_BUS_GLB_OVRD__RESPONSEMODE_PIF_OVRD_MASK__VI 0x00000200L
#define PB1_PIF_CMD_BUS_GLB_OVRD__TXMARG_MASK__VI 0x00000038L
#define PB1_PIF_CMD_BUS_GLB_OVRD__TXMARG_OVRD_EN_MASK__VI 0x00000001L
#define PB1_PIF_CTRL__DTM_FORCE_FREQDIV_X1_MASK__VI 0x00000002L
#define PB1_PIF_CTRL__PHY_RST_PWROK_VDD_MASK__VI 0x00000010L
#define PB1_PIF_CTRL__PIF_PLL_HNDSHK_EARLY_ABORT_MASK__VI 0x00000004L
#define PB1_PIF_CTRL__PIF_PLL_PWRDN_EARLY_EXIT_MASK__VI 0x00000008L
#define PB1_PIF_CTRL__PIF_PLL_PWRDN_EN_MASK__VI 0x00000001L
#define PB1_PIF_GLB_OVRD2__X16_LANE_15_0_OVRD_MASK__VI 0x00100000L
#define PB1_PIF_GLB_OVRD2__X2_LANE_11_10_OVRD_MASK__VI 0x00000020L
#define PB1_PIF_GLB_OVRD2__X2_LANE_13_12_OVRD_MASK__VI 0x00000040L
#define PB1_PIF_GLB_OVRD2__X2_LANE_15_14_OVRD_MASK__VI 0x00000080L
#define PB1_PIF_GLB_OVRD2__X2_LANE_1_0_OVRD_MASK__VI 0x00000001L
#define PB1_PIF_GLB_OVRD2__X2_LANE_3_2_OVRD_MASK__VI 0x00000002L
#define PB1_PIF_GLB_OVRD2__X2_LANE_5_4_OVRD_MASK__VI 0x00000004L
#define PB1_PIF_GLB_OVRD2__X2_LANE_7_6_OVRD_MASK__VI 0x00000008L
#define PB1_PIF_GLB_OVRD2__X2_LANE_9_8_OVRD_MASK__VI 0x00000010L
#define PB1_PIF_GLB_OVRD2__X4_LANE_11_8_OVRD_MASK__VI 0x00000400L
#define PB1_PIF_GLB_OVRD2__X4_LANE_15_12_OVRD_MASK__VI 0x00000800L
#define PB1_PIF_GLB_OVRD2__X4_LANE_3_0_OVRD_MASK__VI 0x00000100L
#define PB1_PIF_GLB_OVRD2__X4_LANE_7_4_OVRD_MASK__VI 0x00000200L
#define PB1_PIF_GLB_OVRD2__X8_LANE_15_8_OVRD_MASK__VI 0x00020000L
#define PB1_PIF_GLB_OVRD2__X8_LANE_7_0_OVRD_MASK__VI 0x00010000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_EN_MASK__VI 0x00010000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_0_MASK__VI 0x00000001L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_10_MASK__VI 0x00000400L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_11_MASK__VI 0x00000800L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_12_MASK__VI 0x00001000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_13_MASK__VI 0x00002000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_14_MASK__VI 0x00004000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_15_MASK__VI 0x00008000L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_1_MASK__VI 0x00000002L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_2_MASK__VI 0x00000004L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_3_MASK__VI 0x00000008L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_4_MASK__VI 0x00000010L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_5_MASK__VI 0x00000020L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_6_MASK__VI 0x00000040L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_7_MASK__VI 0x00000080L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_8_MASK__VI 0x00000100L
#define PB1_PIF_GLB_OVRD__RXDETECT_OVERRIDE_VAL_9_MASK__VI 0x00000200L
#define PB1_PIF_HW_DEBUG__HW_00_DEBUG_MASK__VI 0x00000001L
#define PB1_PIF_HW_DEBUG__HW_01_DEBUG_MASK__VI 0x00000002L
#define PB1_PIF_HW_DEBUG__HW_02_DEBUG_MASK__VI 0x00000004L
#define PB1_PIF_HW_DEBUG__HW_03_DEBUG_MASK__VI 0x00000008L
#define PB1_PIF_HW_DEBUG__HW_04_DEBUG_MASK__VI 0x00000010L
#define PB1_PIF_HW_DEBUG__HW_05_DEBUG_MASK__VI 0x00000020L
#define PB1_PIF_HW_DEBUG__HW_06_DEBUG_MASK__VI 0x00000040L
#define PB1_PIF_HW_DEBUG__HW_07_DEBUG_MASK__VI 0x00000080L
#define PB1_PIF_HW_DEBUG__HW_08_DEBUG_MASK__VI 0x00000100L
#define PB1_PIF_HW_DEBUG__HW_09_DEBUG_MASK__VI 0x00000200L
#define PB1_PIF_HW_DEBUG__HW_10_DEBUG_MASK__VI 0x00000400L
#define PB1_PIF_HW_DEBUG__HW_11_DEBUG_MASK__VI 0x00000800L
#define PB1_PIF_HW_DEBUG__HW_12_DEBUG_MASK__VI 0x00001000L
#define PB1_PIF_HW_DEBUG__HW_13_DEBUG_MASK__VI 0x00002000L
#define PB1_PIF_HW_DEBUG__HW_14_DEBUG_MASK__VI 0x00004000L
#define PB1_PIF_HW_DEBUG__HW_15_DEBUG_MASK__VI 0x00008000L
#define PB1_PIF_LANE0_OVRD2__COEFFICIENTID_0_MASK__VI 0x03000000L
#define PB1_PIF_LANE0_OVRD2__COEFFICIENT_0_MASK__VI 0xfc000000L
#define PB1_PIF_LANE0_OVRD2__ELECIDLEDETEN_0_MASK__VI 0x00040000L
#define PB1_PIF_LANE0_OVRD2__ENABLEFOM_0_MASK__VI 0x00080000L
#define PB1_PIF_LANE0_OVRD2__FREQDIV_0_MASK__VI 0x00000018L
#define PB1_PIF_LANE0_OVRD2__GANGMODE_0_MASK__VI 0x00000007L
#define PB1_PIF_LANE0_OVRD2__LINKSPEED_0_MASK__VI 0x00000060L
#define PB1_PIF_LANE0_OVRD2__REQUESTFOM_0_MASK__VI 0x00100000L
#define PB1_PIF_LANE0_OVRD2__REQUESTTRK_0_MASK__VI 0x00400000L
#define PB1_PIF_LANE0_OVRD2__REQUESTTRN_0_MASK__VI 0x00800000L
#define PB1_PIF_LANE0_OVRD2__RESPONSEMODE_0_MASK__VI 0x00200000L
#define PB1_PIF_LANE0_OVRD2__RXPGENABLE_0_MASK__VI 0x00030000L
#define PB1_PIF_LANE0_OVRD2__RXPWR_0_MASK__VI 0x0000e000L
#define PB1_PIF_LANE0_OVRD2__TWOSYMENABLE_0_MASK__VI 0x00000080L
#define PB1_PIF_LANE0_OVRD2__TXPGENABLE_0_MASK__VI 0x00001800L
#define PB1_PIF_LANE0_OVRD2__TXPWR_0_MASK__VI 0x00000700L
#define PB1_PIF_LANE0_OVRD__CDREN_OVRD_EN_0_MASK__VI 0x00010000L
#define PB1_PIF_LANE0_OVRD__CDREN_OVRD_VAL_0_MASK__VI 0x00020000L
#define PB1_PIF_LANE0_OVRD__COEFFICIENTID_OVRD_EN_0_MASK__VI 0x00004000L
#define PB1_PIF_LANE0_OVRD__COEFFICIENT_OVRD_EN_0_MASK__VI 0x00008000L
#define PB1_PIF_LANE0_OVRD__ELECIDLEDETEN_OVRD_EN_0_MASK__VI 0x00000100L
#define PB1_PIF_LANE0_OVRD__ENABLEFOM_OVRD_EN_0_MASK__VI 0x00000200L
#define PB1_PIF_LANE0_OVRD__FREQDIV_OVRD_EN_0_MASK__VI 0x00000002L
#define PB1_PIF_LANE0_OVRD__GANGMODE_OVRD_EN_0_MASK__VI 0x00000001L
#define PB1_PIF_LANE0_OVRD__LINKSPEED_OVRD_EN_0_MASK__VI 0x00000004L
#define PB1_PIF_LANE0_OVRD__REQUESTFOM_OVRD_EN_0_MASK__VI 0x00000400L
#define PB1_PIF_LANE0_OVRD__REQUESTTRK_OVRD_EN_0_MASK__VI 0x00001000L
#define PB1_PIF_LANE0_OVRD__REQUESTTRN_OVRD_EN_0_MASK__VI 0x00002000L
#define PB1_PIF_LANE0_OVRD__RESPONSEMODE_OVRD_EN_0_MASK__VI 0x00000800L
#define PB1_PIF_LANE0_OVRD__RXPGENABLE_OVRD_EN_0_MASK__VI 0x00000080L
#define PB1_PIF_LANE0_OVRD__RXPWR_OVRD_EN_0_MASK__VI 0x00000040L
#define PB1_PIF_LANE0_OVRD__TWOSYMENABLE_OVRD_EN_0_MASK__VI 0x00000008L
#define PB1_PIF_LANE0_OVRD__TXPGENABLE_OVRD_EN_0_MASK__VI 0x00000020L
#define PB1_PIF_LANE0_OVRD__TXPWR_OVRD_EN_0_MASK__VI 0x00000010L
#define PB1_PIF_LANE1_OVRD2__COEFFICIENTID_1_MASK__VI 0x03000000L
#define PB1_PIF_LANE1_OVRD2__COEFFICIENT_1_MASK__VI 0xfc000000L
#define PB1_PIF_LANE1_OVRD2__ELECIDLEDETEN_1_MASK__VI 0x00040000L
#define PB1_PIF_LANE1_OVRD2__ENABLEFOM_1_MASK__VI 0x00080000L
#define PB1_PIF_LANE1_OVRD2__FREQDIV_1_MASK__VI 0x00000018L
#define PB1_PIF_LANE1_OVRD2__GANGMODE_1_MASK__VI 0x00000007L
#define PB1_PIF_LANE1_OVRD2__LINKSPEED_1_MASK__VI 0x00000060L
#define PB1_PIF_LANE1_OVRD2__REQUESTFOM_1_MASK__VI 0x00100000L
#define PB1_PIF_LANE1_OVRD2__REQUESTTRK_1_MASK__VI 0x00400000L
#define PB1_PIF_LANE1_OVRD2__REQUESTTRN_1_MASK__VI 0x00800000L
#define PB1_PIF_LANE1_OVRD2__RESPONSEMODE_1_MASK__VI 0x00200000L
#define PB1_PIF_LANE1_OVRD2__RXPGENABLE_1_MASK__VI 0x00030000L
#define PB1_PIF_LANE1_OVRD2__RXPWR_1_MASK__VI 0x0000e000L
#define PB1_PIF_LANE1_OVRD2__TWOSYMENABLE_1_MASK__VI 0x00000080L
#define PB1_PIF_LANE1_OVRD2__TXPGENABLE_1_MASK__VI 0x00001800L
#define PB1_PIF_LANE1_OVRD2__TXPWR_1_MASK__VI 0x00000700L
#define PB1_PIF_LANE1_OVRD__CDREN_OVRD_EN_1_MASK__VI 0x00010000L
#define PB1_PIF_LANE1_OVRD__CDREN_OVRD_VAL_1_MASK__VI 0x00020000L
#define PB1_PIF_LANE1_OVRD__COEFFICIENTID_OVRD_EN_1_MASK__VI 0x00004000L
#define PB1_PIF_LANE1_OVRD__COEFFICIENT_OVRD_EN_1_MASK__VI 0x00008000L
#define PB1_PIF_LANE1_OVRD__ELECIDLEDETEN_OVRD_EN_1_MASK__VI 0x00000100L
#define PB1_PIF_LANE1_OVRD__ENABLEFOM_OVRD_EN_1_MASK__VI 0x00000200L
#define PB1_PIF_LANE1_OVRD__FREQDIV_OVRD_EN_1_MASK__VI 0x00000002L
#define PB1_PIF_LANE1_OVRD__GANGMODE_OVRD_EN_1_MASK__VI 0x00000001L
#define PB1_PIF_LANE1_OVRD__LINKSPEED_OVRD_EN_1_MASK__VI 0x00000004L
#define PB1_PIF_LANE1_OVRD__REQUESTFOM_OVRD_EN_1_MASK__VI 0x00000400L
#define PB1_PIF_LANE1_OVRD__REQUESTTRK_OVRD_EN_1_MASK__VI 0x00001000L
#define PB1_PIF_LANE1_OVRD__REQUESTTRN_OVRD_EN_1_MASK__VI 0x00002000L
#define PB1_PIF_LANE1_OVRD__RESPONSEMODE_OVRD_EN_1_MASK__VI 0x00000800L
#define PB1_PIF_LANE1_OVRD__RXPGENABLE_OVRD_EN_1_MASK__VI 0x00000080L
#define PB1_PIF_LANE1_OVRD__RXPWR_OVRD_EN_1_MASK__VI 0x00000040L
#define PB1_PIF_LANE1_OVRD__TWOSYMENABLE_OVRD_EN_1_MASK__VI 0x00000008L
#define PB1_PIF_LANE1_OVRD__TXPGENABLE_OVRD_EN_1_MASK__VI 0x00000020L
#define PB1_PIF_LANE1_OVRD__TXPWR_OVRD_EN_1_MASK__VI 0x00000010L
#define PB1_PIF_LANE2_OVRD2__COEFFICIENTID_2_MASK__VI 0x03000000L
#define PB1_PIF_LANE2_OVRD2__COEFFICIENT_2_MASK__VI 0xfc000000L
#define PB1_PIF_LANE2_OVRD2__ELECIDLEDETEN_2_MASK__VI 0x00040000L
#define PB1_PIF_LANE2_OVRD2__ENABLEFOM_2_MASK__VI 0x00080000L
#define PB1_PIF_LANE2_OVRD2__FREQDIV_2_MASK__VI 0x00000018L
#define PB1_PIF_LANE2_OVRD2__GANGMODE_2_MASK__VI 0x00000007L
#define PB1_PIF_LANE2_OVRD2__LINKSPEED_2_MASK__VI 0x00000060L
#define PB1_PIF_LANE2_OVRD2__REQUESTFOM_2_MASK__VI 0x00100000L
#define PB1_PIF_LANE2_OVRD2__REQUESTTRK_2_MASK__VI 0x00400000L
#define PB1_PIF_LANE2_OVRD2__REQUESTTRN_2_MASK__VI 0x00800000L
#define PB1_PIF_LANE2_OVRD2__RESPONSEMODE_2_MASK__VI 0x00200000L
#define PB1_PIF_LANE2_OVRD2__RXPGENABLE_2_MASK__VI 0x00030000L
#define PB1_PIF_LANE2_OVRD2__RXPWR_2_MASK__VI 0x0000e000L
#define PB1_PIF_LANE2_OVRD2__TWOSYMENABLE_2_MASK__VI 0x00000080L
#define PB1_PIF_LANE2_OVRD2__TXPGENABLE_2_MASK__VI 0x00001800L
#define PB1_PIF_LANE2_OVRD2__TXPWR_2_MASK__VI 0x00000700L
#define PB1_PIF_LANE2_OVRD__CDREN_OVRD_EN_2_MASK__VI 0x00010000L
#define PB1_PIF_LANE2_OVRD__CDREN_OVRD_VAL_2_MASK__VI 0x00020000L
#define PB1_PIF_LANE2_OVRD__COEFFICIENTID_OVRD_EN_2_MASK__VI 0x00004000L
#define PB1_PIF_LANE2_OVRD__COEFFICIENT_OVRD_EN_2_MASK__VI 0x00008000L
#define PB1_PIF_LANE2_OVRD__ELECIDLEDETEN_OVRD_EN_2_MASK__VI 0x00000100L
#define PB1_PIF_LANE2_OVRD__ENABLEFOM_OVRD_EN_2_MASK__VI 0x00000200L
#define PB1_PIF_LANE2_OVRD__FREQDIV_OVRD_EN_2_MASK__VI 0x00000002L
#define PB1_PIF_LANE2_OVRD__GANGMODE_OVRD_EN_2_MASK__VI 0x00000001L
#define PB1_PIF_LANE2_OVRD__LINKSPEED_OVRD_EN_2_MASK__VI 0x00000004L
#define PB1_PIF_LANE2_OVRD__REQUESTFOM_OVRD_EN_2_MASK__VI 0x00000400L
#define PB1_PIF_LANE2_OVRD__REQUESTTRK_OVRD_EN_2_MASK__VI 0x00001000L
#define PB1_PIF_LANE2_OVRD__REQUESTTRN_OVRD_EN_2_MASK__VI 0x00002000L
#define PB1_PIF_LANE2_OVRD__RESPONSEMODE_OVRD_EN_2_MASK__VI 0x00000800L
#define PB1_PIF_LANE2_OVRD__RXPGENABLE_OVRD_EN_2_MASK__VI 0x00000080L
#define PB1_PIF_LANE2_OVRD__RXPWR_OVRD_EN_2_MASK__VI 0x00000040L
#define PB1_PIF_LANE2_OVRD__TWOSYMENABLE_OVRD_EN_2_MASK__VI 0x00000008L
#define PB1_PIF_LANE2_OVRD__TXPGENABLE_OVRD_EN_2_MASK__VI 0x00000020L
#define PB1_PIF_LANE2_OVRD__TXPWR_OVRD_EN_2_MASK__VI 0x00000010L
#define PB1_PIF_LANE3_OVRD2__COEFFICIENTID_3_MASK__VI 0x03000000L
#define PB1_PIF_LANE3_OVRD2__COEFFICIENT_3_MASK__VI 0xfc000000L
#define PB1_PIF_LANE3_OVRD2__ELECIDLEDETEN_3_MASK__VI 0x00040000L
#define PB1_PIF_LANE3_OVRD2__ENABLEFOM_3_MASK__VI 0x00080000L
#define PB1_PIF_LANE3_OVRD2__FREQDIV_3_MASK__VI 0x00000018L
#define PB1_PIF_LANE3_OVRD2__GANGMODE_3_MASK__VI 0x00000007L
#define PB1_PIF_LANE3_OVRD2__LINKSPEED_3_MASK__VI 0x00000060L
#define PB1_PIF_LANE3_OVRD2__REQUESTFOM_3_MASK__VI 0x00100000L
#define PB1_PIF_LANE3_OVRD2__REQUESTTRK_3_MASK__VI 0x00400000L
#define PB1_PIF_LANE3_OVRD2__REQUESTTRN_3_MASK__VI 0x00800000L
#define PB1_PIF_LANE3_OVRD2__RESPONSEMODE_3_MASK__VI 0x00200000L
#define PB1_PIF_LANE3_OVRD2__RXPGENABLE_3_MASK__VI 0x00030000L
#define PB1_PIF_LANE3_OVRD2__RXPWR_3_MASK__VI 0x0000e000L
#define PB1_PIF_LANE3_OVRD2__TWOSYMENABLE_3_MASK__VI 0x00000080L
#define PB1_PIF_LANE3_OVRD2__TXPGENABLE_3_MASK__VI 0x00001800L
#define PB1_PIF_LANE3_OVRD2__TXPWR_3_MASK__VI 0x00000700L
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_EN_3_MASK__VI 0x00010000L
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3_MASK__VI 0x00020000L
#define PB1_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3_MASK__VI 0x00004000L
#define PB1_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3_MASK__VI 0x00008000L
#define PB1_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3_MASK__VI 0x00000100L
#define PB1_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3_MASK__VI 0x00000200L
#define PB1_PIF_LANE3_OVRD__FREQDIV_OVRD_EN_3_MASK__VI 0x00000002L
#define PB1_PIF_LANE3_OVRD__GANGMODE_OVRD_EN_3_MASK__VI 0x00000001L
#define PB1_PIF_LANE3_OVRD__LINKSPEED_OVRD_EN_3_MASK__VI 0x00000004L
#define PB1_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3_MASK__VI 0x00000400L
#define PB1_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3_MASK__VI 0x00001000L
#define PB1_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3_MASK__VI 0x00002000L
#define PB1_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3_MASK__VI 0x00000800L
#define PB1_PIF_LANE3_OVRD__RXPGENABLE_OVRD_EN_3_MASK__VI 0x00000080L
#define PB1_PIF_LANE3_OVRD__RXPWR_OVRD_EN_3_MASK__VI 0x00000040L
#define PB1_PIF_LANE3_OVRD__TWOSYMENABLE_OVRD_EN_3_MASK__VI 0x00000008L
#define PB1_PIF_LANE3_OVRD__TXPGENABLE_OVRD_EN_3_MASK__VI 0x00000020L
#define PB1_PIF_LANE3_OVRD__TXPWR_OVRD_EN_3_MASK__VI 0x00000010L
#define PB1_PIF_LANE4_OVRD2__COEFFICIENTID_4_MASK__VI 0x03000000L
#define PB1_PIF_LANE4_OVRD2__COEFFICIENT_4_MASK__VI 0xfc000000L
#define PB1_PIF_LANE4_OVRD2__ELECIDLEDETEN_4_MASK__VI 0x00040000L
#define PB1_PIF_LANE4_OVRD2__ENABLEFOM_4_MASK__VI 0x00080000L
#define PB1_PIF_LANE4_OVRD2__FREQDIV_4_MASK__VI 0x00000018L
#define PB1_PIF_LANE4_OVRD2__GANGMODE_4_MASK__VI 0x00000007L
#define PB1_PIF_LANE4_OVRD2__LINKSPEED_4_MASK__VI 0x00000060L
#define PB1_PIF_LANE4_OVRD2__REQUESTFOM_4_MASK__VI 0x00100000L
#define PB1_PIF_LANE4_OVRD2__REQUESTTRK_4_MASK__VI 0x00400000L
#define PB1_PIF_LANE4_OVRD2__REQUESTTRN_4_MASK__VI 0x00800000L
#define PB1_PIF_LANE4_OVRD2__RESPONSEMODE_4_MASK__VI 0x00200000L
#define PB1_PIF_LANE4_OVRD2__RXPGENABLE_4_MASK__VI 0x00030000L
#define PB1_PIF_LANE4_OVRD2__RXPWR_4_MASK__VI 0x0000e000L
#define PB1_PIF_LANE4_OVRD2__TWOSYMENABLE_4_MASK__VI 0x00000080L
#define PB1_PIF_LANE4_OVRD2__TXPGENABLE_4_MASK__VI 0x00001800L
#define PB1_PIF_LANE4_OVRD2__TXPWR_4_MASK__VI 0x00000700L
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_EN_4_MASK__VI 0x00010000L
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4_MASK__VI 0x00020000L
#define PB1_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4_MASK__VI 0x00004000L
#define PB1_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4_MASK__VI 0x00008000L
#define PB1_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4_MASK__VI 0x00000100L
#define PB1_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4_MASK__VI 0x00000200L
#define PB1_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4_MASK__VI 0x00000002L
#define PB1_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4_MASK__VI 0x00000001L
#define PB1_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4_MASK__VI 0x00000004L
#define PB1_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4_MASK__VI 0x00000400L
#define PB1_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4_MASK__VI 0x00001000L
#define PB1_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4_MASK__VI 0x00002000L
#define PB1_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4_MASK__VI 0x00000800L
#define PB1_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4_MASK__VI 0x00000080L
#define PB1_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4_MASK__VI 0x00000040L
#define PB1_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4_MASK__VI 0x00000008L
#define PB1_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4_MASK__VI 0x00000020L
#define PB1_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4_MASK__VI 0x00000010L
#define PB1_PIF_LANE5_OVRD2__COEFFICIENTID_5_MASK__VI 0x03000000L
#define PB1_PIF_LANE5_OVRD2__COEFFICIENT_5_MASK__VI 0xfc000000L
#define PB1_PIF_LANE5_OVRD2__ELECIDLEDETEN_5_MASK__VI 0x00040000L
#define PB1_PIF_LANE5_OVRD2__ENABLEFOM_5_MASK__VI 0x00080000L
#define PB1_PIF_LANE5_OVRD2__FREQDIV_5_MASK__VI 0x00000018L
#define PB1_PIF_LANE5_OVRD2__GANGMODE_5_MASK__VI 0x00000007L
#define PB1_PIF_LANE5_OVRD2__LINKSPEED_5_MASK__VI 0x00000060L
#define PB1_PIF_LANE5_OVRD2__REQUESTFOM_5_MASK__VI 0x00100000L
#define PB1_PIF_LANE5_OVRD2__REQUESTTRK_5_MASK__VI 0x00400000L
#define PB1_PIF_LANE5_OVRD2__REQUESTTRN_5_MASK__VI 0x00800000L
#define PB1_PIF_LANE5_OVRD2__RESPONSEMODE_5_MASK__VI 0x00200000L
#define PB1_PIF_LANE5_OVRD2__RXPGENABLE_5_MASK__VI 0x00030000L
#define PB1_PIF_LANE5_OVRD2__RXPWR_5_MASK__VI 0x0000e000L
#define PB1_PIF_LANE5_OVRD2__TWOSYMENABLE_5_MASK__VI 0x00000080L
#define PB1_PIF_LANE5_OVRD2__TXPGENABLE_5_MASK__VI 0x00001800L
#define PB1_PIF_LANE5_OVRD2__TXPWR_5_MASK__VI 0x00000700L
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_EN_5_MASK__VI 0x00010000L
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5_MASK__VI 0x00020000L
#define PB1_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5_MASK__VI 0x00004000L
#define PB1_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5_MASK__VI 0x00008000L
#define PB1_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5_MASK__VI 0x00000100L
#define PB1_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5_MASK__VI 0x00000200L
#define PB1_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5_MASK__VI 0x00000002L
#define PB1_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5_MASK__VI 0x00000001L
#define PB1_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5_MASK__VI 0x00000004L
#define PB1_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5_MASK__VI 0x00000400L
#define PB1_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5_MASK__VI 0x00001000L
#define PB1_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5_MASK__VI 0x00002000L
#define PB1_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5_MASK__VI 0x00000800L
#define PB1_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5_MASK__VI 0x00000080L
#define PB1_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5_MASK__VI 0x00000040L
#define PB1_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5_MASK__VI 0x00000008L
#define PB1_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5_MASK__VI 0x00000020L
#define PB1_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5_MASK__VI 0x00000010L
#define PB1_PIF_LANE6_OVRD2__COEFFICIENTID_6_MASK__VI 0x03000000L
#define PB1_PIF_LANE6_OVRD2__COEFFICIENT_6_MASK__VI 0xfc000000L
#define PB1_PIF_LANE6_OVRD2__ELECIDLEDETEN_6_MASK__VI 0x00040000L
#define PB1_PIF_LANE6_OVRD2__ENABLEFOM_6_MASK__VI 0x00080000L
#define PB1_PIF_LANE6_OVRD2__FREQDIV_6_MASK__VI 0x00000018L
#define PB1_PIF_LANE6_OVRD2__GANGMODE_6_MASK__VI 0x00000007L
#define PB1_PIF_LANE6_OVRD2__LINKSPEED_6_MASK__VI 0x00000060L
#define PB1_PIF_LANE6_OVRD2__REQUESTFOM_6_MASK__VI 0x00100000L
#define PB1_PIF_LANE6_OVRD2__REQUESTTRK_6_MASK__VI 0x00400000L
#define PB1_PIF_LANE6_OVRD2__REQUESTTRN_6_MASK__VI 0x00800000L
#define PB1_PIF_LANE6_OVRD2__RESPONSEMODE_6_MASK__VI 0x00200000L
#define PB1_PIF_LANE6_OVRD2__RXPGENABLE_6_MASK__VI 0x00030000L
#define PB1_PIF_LANE6_OVRD2__RXPWR_6_MASK__VI 0x0000e000L
#define PB1_PIF_LANE6_OVRD2__TWOSYMENABLE_6_MASK__VI 0x00000080L
#define PB1_PIF_LANE6_OVRD2__TXPGENABLE_6_MASK__VI 0x00001800L
#define PB1_PIF_LANE6_OVRD2__TXPWR_6_MASK__VI 0x00000700L
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_EN_6_MASK__VI 0x00010000L
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6_MASK__VI 0x00020000L
#define PB1_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6_MASK__VI 0x00004000L
#define PB1_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6_MASK__VI 0x00008000L
#define PB1_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6_MASK__VI 0x00000100L
#define PB1_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6_MASK__VI 0x00000200L
#define PB1_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6_MASK__VI 0x00000002L
#define PB1_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6_MASK__VI 0x00000001L
#define PB1_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6_MASK__VI 0x00000004L
#define PB1_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6_MASK__VI 0x00000400L
#define PB1_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6_MASK__VI 0x00001000L
#define PB1_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6_MASK__VI 0x00002000L
#define PB1_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6_MASK__VI 0x00000800L
#define PB1_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6_MASK__VI 0x00000080L
#define PB1_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6_MASK__VI 0x00000040L
#define PB1_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6_MASK__VI 0x00000008L
#define PB1_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6_MASK__VI 0x00000020L
#define PB1_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6_MASK__VI 0x00000010L
#define PB1_PIF_LANE7_OVRD2__COEFFICIENTID_7_MASK__VI 0x03000000L
#define PB1_PIF_LANE7_OVRD2__COEFFICIENT_7_MASK__VI 0xfc000000L
#define PB1_PIF_LANE7_OVRD2__ELECIDLEDETEN_7_MASK__VI 0x00040000L
#define PB1_PIF_LANE7_OVRD2__ENABLEFOM_7_MASK__VI 0x00080000L
#define PB1_PIF_LANE7_OVRD2__FREQDIV_7_MASK__VI 0x00000018L
#define PB1_PIF_LANE7_OVRD2__GANGMODE_7_MASK__VI 0x00000007L
#define PB1_PIF_LANE7_OVRD2__LINKSPEED_7_MASK__VI 0x00000060L
#define PB1_PIF_LANE7_OVRD2__REQUESTFOM_7_MASK__VI 0x00100000L
#define PB1_PIF_LANE7_OVRD2__REQUESTTRK_7_MASK__VI 0x00400000L
#define PB1_PIF_LANE7_OVRD2__REQUESTTRN_7_MASK__VI 0x00800000L
#define PB1_PIF_LANE7_OVRD2__RESPONSEMODE_7_MASK__VI 0x00200000L
#define PB1_PIF_LANE7_OVRD2__RXPGENABLE_7_MASK__VI 0x00030000L
#define PB1_PIF_LANE7_OVRD2__RXPWR_7_MASK__VI 0x0000e000L
#define PB1_PIF_LANE7_OVRD2__TWOSYMENABLE_7_MASK__VI 0x00000080L
#define PB1_PIF_LANE7_OVRD2__TXPGENABLE_7_MASK__VI 0x00001800L
#define PB1_PIF_LANE7_OVRD2__TXPWR_7_MASK__VI 0x00000700L
#define PB1_PIF_LANE7_OVRD__CDREN_OVRD_EN_7_MASK__VI 0x00010000L
#define PB1_PIF_LANE7_OVRD__CDREN_OVRD_VAL_7_MASK__VI 0x00020000L
#define PB1_PIF_LANE7_OVRD__COEFFICIENTID_OVRD_EN_7_MASK__VI 0x00004000L
#define PB1_PIF_LANE7_OVRD__COEFFICIENT_OVRD_EN_7_MASK__VI 0x00008000L
#define PB1_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7_MASK__VI 0x00000100L
#define PB1_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7_MASK__VI 0x00000200L
#define PB1_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7_MASK__VI 0x00000002L
#define PB1_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7_MASK__VI 0x00000001L
#define PB1_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7_MASK__VI 0x00000004L
#define PB1_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7_MASK__VI 0x00000400L
#define PB1_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7_MASK__VI 0x00001000L
#define PB1_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7_MASK__VI 0x00002000L
#define PB1_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7_MASK__VI 0x00000800L
#define PB1_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7_MASK__VI 0x00000080L
#define PB1_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7_MASK__VI 0x00000040L
#define PB1_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7_MASK__VI 0x00000008L
#define PB1_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7_MASK__VI 0x00000020L
#define PB1_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7_MASK__VI 0x00000010L
#define PB1_PIF_RX_CTRL2__EI_DET_CYCLE_DIS_IN_PS1_MASK__VI 0x01000000L
#define PB1_PIF_RX_CTRL2__EI_DET_CYCLE_MODE_MASK__VI 0x00060000L
#define PB1_PIF_RX_CTRL2__EI_DET_OFF_TIME_MASK__VI 0x00e00000L
#define PB1_PIF_RX_CTRL2__EI_DET_ON_TIME_MASK__VI 0x00180000L
#define PB1_PIF_RX_CTRL2__FORCE_CDREN_IN_L0S_MASK__VI 0x00010000L
#define PB1_PIF_RX_CTRL2__RXPHYSTATUS_DELAY_MASK__VI 0x000001c0L
#define PB1_PIF_RX_CTRL2__RX_CDR_XTND_MODE_MASK__VI 0x06000000L
#define PB1_PIF_RX_CTRL2__RX_L0S_TO_L0_DETECT_EI_MASK__VI 0x08000000L
#define PB1_PIF_RX_CTRL2__RX_RDY_DASRT_COUNT_MASK__VI 0x00000007L
#define PB1_PIF_RX_CTRL2__RX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB1_PIF_RX_CTRL__RXPWR_GATING_IN_L1_MASK__VI 0x00800000L
#define PB1_PIF_RX_CTRL__RXPWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MASK__VI 0x00000e00L
#define PB1_PIF_RX_CTRL__RXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_INIT_MASK__VI 0x00038000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_OFF_MASK__VI 0x000001c0L
#define PB1_PIF_RX_CTRL__RXPWR_IN_PLL_OFF_MASK__VI 0x001c0000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_S2_MASK__VI 0x00000007L
#define PB1_PIF_RX_CTRL__RXPWR_IN_SPDCHNG_MASK__VI 0x00000038L
#define PB1_PIF_RX_CTRL__RXPWR_IN_UNUSED_MASK__VI 0x00007000L
#define PB1_PIF_RX_CTRL__RXPWR_IN_UNUSED_MODE_MASK__VI 0x00400000L
#define PB1_PIF_RX_CTRL__RX_HLD_EIE_COUNT_MASK__VI 0x02000000L
#define PB1_PIF_STRAP_0__STRAP_FORCE_OWN_MSTR_MASK__VI 0x00000020L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_12_MASK__VI 0x00001000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_13_MASK__VI 0x00002000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_14_MASK__VI 0x00004000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_15_MASK__VI 0x00008000L
#define PB1_PIF_STRAP_0__STRAP_PIF_BIT_16_MASK__VI 0x00010000L
#define PB1_PIF_STRAP_0__STRAP_PIF_CDR_EN_MODE_MASK__VI 0x000000c0L
#define PB1_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS1_MASK__VI 0x00000400L
#define PB1_PIF_STRAP_0__STRAP_RX_DIS_HLD_EIE_IN_PS2_MASK__VI 0x00000800L
#define PB1_PIF_STRAP_0__STRAP_RX_EI_FILTER_MASK__VI 0x00000300L
#define PB1_PIF_STRAP_0__STRAP_RX_RDY_XTND_DIS_MASK__VI 0x00000004L
#define PB1_PIF_STRAP_0__STRAP_RX_STATUS_XTND_DIS_MASK__VI 0x00000010L
#define PB1_PIF_STRAP_0__STRAP_TX_RDY_XTND_DIS_MASK__VI 0x00000002L
#define PB1_PIF_STRAP_0__STRAP_TX_STATUS_XTND_DIS_MASK__VI 0x00000008L
#define PB1_PIF_TX_CTRL2__TXPHYSTATUS_DELAY_MASK__VI 0x000001c0L
#define PB1_PIF_TX_CTRL2__TX_FIFO_INIT_UPCONFIG_MASK__VI 0x02000000L
#define PB1_PIF_TX_CTRL2__TX_FORCE_DATA_VALID_MASK__VI 0x00200000L
#define PB1_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MODE_MASK__VI 0x00060000L
#define PB1_PIF_TX_CTRL2__TX_HIGH_IMP_STAG_MP_MASK__VI 0x00010000L
#define PB1_PIF_TX_CTRL2__TX_HIZ_TO_L0_DLY_MASK__VI 0x1c000000L
#define PB1_PIF_TX_CTRL2__TX_L0_TO_HIZ_DLY_MASK__VI 0x01c00000L
#define PB1_PIF_TX_CTRL2__TX_RDY_DASRT_COUNT_MASK__VI 0x00000007L
#define PB1_PIF_TX_CTRL2__TX_STATUS_DASRT_COUNT_MASK__VI 0x00000038L
#define PB1_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MASK__VI 0x00000e00L
#define PB1_PIF_TX_CTRL__TXPWR_IN_DEGRADE_MODE_MASK__VI 0x00200000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_INIT_MASK__VI 0x00038000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_OFF_MASK__VI 0x000001c0L
#define PB1_PIF_TX_CTRL__TXPWR_IN_PLL_OFF_MASK__VI 0x001c0000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_S2_MASK__VI 0x00000007L
#define PB1_PIF_TX_CTRL__TXPWR_IN_SPDCHNG_MASK__VI 0x00000038L
#define PB1_PIF_TX_CTRL__TXPWR_IN_UNUSED_MASK__VI 0x00007000L
#define PB1_PIF_TX_CTRL__TXPWR_IN_UNUSED_MODE_MASK__VI 0x00400000L
#define PB1_PIF_TX_CTRL__TX_PWR_GATING_IN_L1_MASK__VI 0x00800000L
#define PB1_PIF_TX_CTRL__TX_PWR_GATING_IN_UNUSED_MASK__VI 0x01000000L
#define PB1_PLL_LC0_SCI_STAT_OVRD_REG0__PLL_LC0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_LC1_SCI_STAT_OVRD_REG0__PLL_LC1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_LC2_SCI_STAT_OVRD_REG0__PLL_LC2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_LC3_SCI_STAT_OVRD_REG0__PLL_LC3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO0_SCI_STAT_OVRD_REG0__PLL_RO0_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO1_SCI_STAT_OVRD_REG0__PLL_RO1_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO2_SCI_STAT_OVRD_REG0__PLL_RO2_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLFREQ_CBI_UPDT_MASK__VI 0x00000002L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_IGNR_PLLPWR_CBI_UPDT_MASK__VI 0x00000001L
#define PB1_PLL_RO3_SCI_STAT_OVRD_REG0__PLL_RO3_PLLFREQ_MASK__VI 0x00000300L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00020000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_LC_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00040000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_LEFT_EN_GATING_EN_MASK__VI 0x00008000L
#define PB1_PLL_RO_GLB_CTRL_REG0__PLL_RO_HSCLK_RIGHT_EN_GATING_EN_MASK__VI 0x00010000L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN1_MASK__VI 0x00000018L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN2_MASK__VI 0x00000060L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_MODE_GEN3_MASK__VI 0x00000180L
#define PB1_RX_GLB_CTRL_REG3__RX_ADAPT_RST_SUB_MODE_MASK__VI 0x00000e00L
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN1_MASK__VI 0x00003000L
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN2_MASK__VI 0x0000c000L
#define PB1_RX_GLB_CTRL_REG3__RX_L0_ENTRY_MODE_GEN3_MASK__VI 0x00030000L
#define PB1_RX_GLB_CTRL_REG5__RX_ADAPT_AUX_PWRON_MODE_MASK__VI 0x80000000L
#define PB1_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L0S_EARLY_EXIT_DIS_MASK__VI 0x10000000L
#define PB1_RX_GLB_CTRL_REG6__RX_ADAPT_HLD_L1_DLL_OFF_MASK__VI 0x20000000L
#define PB1_RX_GLB_CTRL_REG7__RX_DCLK_EN_AFTER_DLL_LOCK_MASK__VI 0x00004000L
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS2_MASK__VI 0x00020000L
#define PB1_RX_GLB_CTRL_REG7__RX_DLL_PWRON_LUT_ENTRY_PS3_MASK__VI 0x00010000L
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_LOCK_TIME_MASK__VI 0x00000003L
#define PB1_RX_GLB_CTRL_REG8__RX_DLL_SPEEDCHANGE_RESET_TIME_MASK__VI 0x0000000cL
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L0T3_MASK__VI 0x00000010L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L12T15_MASK__VI 0x00000080L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L4T7_MASK__VI 0x00000020L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ELECIDLEDETEN_CBI_UPDT_L8T11_MASK__VI 0x00000040L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_ENABLEFOM_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L0T3_MASK__VI 0x00010000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L12T15_MASK__VI 0x00080000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L4T7_MASK__VI 0x00020000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTFOM_CBI_UPDT_L8T11_MASK__VI 0x00040000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_REQUESTTRK_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L0T3_MASK__VI 0x00100000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L12T15_MASK__VI 0x00800000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L4T7_MASK__VI 0x00200000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RESPONSEMODE_CBI_UPDT_L8T11_MASK__VI 0x00400000L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_RX_GLB_SCI_STAT_OVRD_REG0__IGNR_RXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__REQUESTTRK_0_MASK__VI 0x00000040L
#define PB1_RX_LANE0_SCI_STAT_OVRD_REG0__RXEYEFOM_0_MASK__VI 0x0003fc00L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__REQUESTTRK_10_MASK__VI 0x00000040L
#define PB1_RX_LANE10_SCI_STAT_OVRD_REG0__RXEYEFOM_10_MASK__VI 0x0003fc00L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__REQUESTTRK_11_MASK__VI 0x00000040L
#define PB1_RX_LANE11_SCI_STAT_OVRD_REG0__RXEYEFOM_11_MASK__VI 0x0003fc00L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__REQUESTTRK_12_MASK__VI 0x00000040L
#define PB1_RX_LANE12_SCI_STAT_OVRD_REG0__RXEYEFOM_12_MASK__VI 0x0003fc00L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__REQUESTTRK_13_MASK__VI 0x00000040L
#define PB1_RX_LANE13_SCI_STAT_OVRD_REG0__RXEYEFOM_13_MASK__VI 0x0003fc00L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__REQUESTTRK_14_MASK__VI 0x00000040L
#define PB1_RX_LANE14_SCI_STAT_OVRD_REG0__RXEYEFOM_14_MASK__VI 0x0003fc00L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__REQUESTTRK_15_MASK__VI 0x00000040L
#define PB1_RX_LANE15_SCI_STAT_OVRD_REG0__RXEYEFOM_15_MASK__VI 0x0003fc00L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__REQUESTTRK_1_MASK__VI 0x00000040L
#define PB1_RX_LANE1_SCI_STAT_OVRD_REG0__RXEYEFOM_1_MASK__VI 0x0003fc00L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__REQUESTTRK_2_MASK__VI 0x00000040L
#define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXEYEFOM_2_MASK__VI 0x0003fc00L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__REQUESTTRK_3_MASK__VI 0x00000040L
#define PB1_RX_LANE3_SCI_STAT_OVRD_REG0__RXEYEFOM_3_MASK__VI 0x0003fc00L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__REQUESTTRK_4_MASK__VI 0x00000040L
#define PB1_RX_LANE4_SCI_STAT_OVRD_REG0__RXEYEFOM_4_MASK__VI 0x0003fc00L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__REQUESTTRK_5_MASK__VI 0x00000040L
#define PB1_RX_LANE5_SCI_STAT_OVRD_REG0__RXEYEFOM_5_MASK__VI 0x0003fc00L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__REQUESTTRK_6_MASK__VI 0x00000040L
#define PB1_RX_LANE6_SCI_STAT_OVRD_REG0__RXEYEFOM_6_MASK__VI 0x0003fc00L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__REQUESTTRK_7_MASK__VI 0x00000040L
#define PB1_RX_LANE7_SCI_STAT_OVRD_REG0__RXEYEFOM_7_MASK__VI 0x0003fc00L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__REQUESTTRK_8_MASK__VI 0x00000040L
#define PB1_RX_LANE8_SCI_STAT_OVRD_REG0__RXEYEFOM_8_MASK__VI 0x0003fc00L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__REQUESTTRK_9_MASK__VI 0x00000040L
#define PB1_RX_LANE9_SCI_STAT_OVRD_REG0__RXEYEFOM_9_MASK__VI 0x0003fc00L
#define PB1_STRAP_GLB_REG0__STRAP_FORCE_LC_PLL_ON_MASK__VI 0x00000010L
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_MODE_MASK__VI 0x00000006L
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_RST_SUB_ENTRY_MASK__VI 0x00000080L
#define PB1_STRAP_GLB_REG1__STRAP_RX_ADAPT_TIME_OUT_MASK__VI 0x00001800L
#define PB1_STRAP_GLB_REG1__STRAP_RX_DLL_PWRON_IN_RAMPDOWN_MASK__VI 0x00002000L
#define PB1_STRAP_GLB_REG1__STRAP_RX_DLL_RESET_IN_SPDCHG_MASK__VI 0x00000400L
#define PB1_STRAP_GLB_REG1__STRAP_RX_EI_FILTER_MASK__VI 0x00000060L
#define PB1_STRAP_GLB_REG1__STRAP_RX_L0_ENTRY_MODE_MASK__VI 0x00000018L
#define PB1_STRAP_GLB_REG1__STRAP_RX_PS0_RDY_GEN_MODE_MASK__VI 0x00000300L
#define PB1_STRAP_GLB_REG2__STRAP_BG_SETTLE_TIME_MASK__VI 0x00000180L
#define PB1_STRAP_GLB_REG2__STRAP_BPHYC_PLL_RAMP_UP_TIME_MASK__VI 0x0000001cL
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DIS0_MASK__VI 0x10000000L
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DIS1_MASK__VI 0x20000000L
#define PB1_STRAP_GLB_REG2__STRAP_B_PCB_DRV_STR_MASK__VI 0xc0000000L
#define PB1_STRAP_GLB_REG2__STRAP_IMPCAL_SETTLE_TIME_MASK__VI 0x00000060L
#define PB1_STRAP_GLB_REG2__STRAP_TX_CMDET_TIME_MASK__VI 0x00000600L
#define PB1_STRAP_GLB_REG2__STRAP_TX_STARTUP_TIME_MASK__VI 0x00001800L
#define PB1_TX_GLB_CTRL_REG0__TX_FRONTEND_PWRON_IN_PS4_MASK__VI 0x01000000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L0T3_MASK__VI 0x00000100L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L12T15_MASK__VI 0x00000800L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L4T7_MASK__VI 0x00000200L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENTID_CBI_UPDT_L8T11_MASK__VI 0x00000400L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L0T3_MASK__VI 0x00001000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L12T15_MASK__VI 0x00008000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L4T7_MASK__VI 0x00002000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_COEFFICIENT_CBI_UPDT_L8T11_MASK__VI 0x00004000L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L0T3_MASK__VI 0x00000001L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L12T15_MASK__VI 0x00000008L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L4T7_MASK__VI 0x00000002L
#define PB1_TX_GLB_SCI_STAT_OVRD_REG0__IGNR_TXPWR_CBI_UPDT_L8T11_MASK__VI 0x00000004L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_8B10B_DECODE_ERR_MASK__VI 0x00030000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_8B10B_DISPARITY_ERR_MASK__VI 0x0000c000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_LFSR_IN_SKP_MASK__VI 0x000000c0L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_PARITY_IN_SKP_MASK__VI 0x00000030L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_BAD_SYNC_HEADER_MASK__VI 0x00c00000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_DESKEW_ERR_MASK__VI 0x00003000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_FRAMING_ERR_MASK__VI 0x0000000cL
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_INV_OS_IDENTIFIER_MASK__VI 0x00300000L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LANE_ERR_MASK__VI 0x00000003L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LOOPBACK_OFLOW_MASK__VI 0x00000c00L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_LOOPBACK_UFLOW_MASK__VI 0x00000300L
#define PCIEP_ERROR_INJECT_PHYSICAL__ERROR_INJECT_PL_SKP_OS_ERROR_MASK__VI 0x000c0000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_BAD_DLLP_MASK__VI 0x00000030L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_BAD_TLP_MASK__VI 0x000000c0L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_COMPLETER_ABORT_MASK__VI 0x00030000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_COMPLETION_TIMEOUT_MASK__VI 0x000c0000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_ECRC_ERROR_MASK__VI 0x00000c00L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_FLOW_CTL_ERR_MASK__VI 0x00000003L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_MALFORMED_TLP_MASK__VI 0x00003000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_REPLAY_NUM_ROLLOVER_MASK__VI 0x0000000cL
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_UNEXPECTED_CMPLT_MASK__VI 0x0000c000L
#define PCIEP_ERROR_INJECT_TRANSACTION__ERROR_INJECT_TL_UNSUPPORTED_REQ_MASK__VI 0x00000300L
#define PCIEP_SRIOV_PRIV_CTRL__RX_SRIOV_VF_MAPPING_MODE_MASK__VI 0x00000003L
#define PCIE_ADV_ERR_CAP_CNTL__TLP_PREFIX_LOG_PRESENT_MASK__VI 0x00000800L
#define PCIE_ARI_CAP__ARI_ACS_FUNC_GROUPS_CAP_MASK__VI 0x00000002L
#define PCIE_ARI_CAP__ARI_MFVC_FUNC_GROUPS_CAP_MASK__VI 0x00000001L
#define PCIE_ARI_CAP__ARI_NEXT_FUNC_NUM_MASK__VI 0x0000ff00L
#define PCIE_ARI_CNTL__ARI_ACS_FUNC_GROUPS_EN_MASK__VI 0x00000002L
#define PCIE_ARI_CNTL__ARI_FUNCTION_GROUP_MASK__VI 0x00000070L
#define PCIE_ARI_CNTL__ARI_MFVC_FUNC_GROUPS_EN_MASK__VI 0x00000001L
#define PCIE_ARI_ENH_CAP_LIST__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_ARI_ENH_CAP_LIST__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_ARI_ENH_CAP_LIST__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_ATS_CAP__GLOBAL_INVALIDATE_SUPPORTED_MASK__VI 0x00000040L
#define PCIE_CNTL2__MST_MEM_DS_EN_MASK__VI 0x40000000L
#define PCIE_CNTL2__REPLAY_MEM_DS_EN_MASK__VI 0x80000000L
#define PCIE_CNTL2__SLV_MEM_DS_EN_MASK__VI 0x20000000L
#define PCIE_CNTL2__TX_ATOMIC_OPS_DISABLE_MASK__VI 0x00002000L
#define PCIE_CNTL2__TX_ATOMIC_ORDERING_DIS_MASK__VI 0x00004000L
#define PCIE_CNTL2__TX_BLOCK_TLP_ON_PM_DIS_MASK__VI 0x00000800L
#define PCIE_CNTL2__TX_NP_MEM_WRITE_SWP_ENCODING_MASK__VI 0x00001000L
#define PCIE_CNTL__RX_RCB_WRONG_PREFIX_DIS_MASK__VI 0x00100000L
#define PCIE_EFUSE2__PCIE_EFUSE2_MASK__VI 0xffffffffL
#define PCIE_EFUSE3__PCIE_EFUSE3_MASK__VI 0xffffffffL
#define PCIE_EFUSE4__PCIE_EFUSE4_MASK__VI 0xffffffffL
#define PCIE_EFUSE5__PCIE_EFUSE5_MASK__VI 0xffffffffL
#define PCIE_EFUSE__PCIE_EFUSE_MASK__VI 0xffffffffL
#define PCIE_ERR_CNTL__SEND_ERR_MSG_IMMEDIATELY_MASK__VI 0x00020000L
#define PCIE_ERR_CNTL__STRAP_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00040000L
#define PCIE_F0_DPA_CNTL__DPA_COMPLIANCE_MODE_MASK__VI 0x00000100L
#define PCIE_HOLD_TRAINING_A__HOLD_TRAINING_A_MASK__VI 0x00000001L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_CURSOR_MASK__VI 0x0000fc00L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_FOM_MASK__VI 0x3fc00000L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_POSTCURSOR_MASK__VI 0x003f0000L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRECURSOR_MASK__VI 0x000003f0L
#define PCIE_LC_BEST_EQ_SETTINGS__LC_BEST_PRESET_MASK__VI 0x0000000fL
#define PCIE_LC_CNTL4__LC_8GT_SKIP_ORDER_EN_MASK__VI 0x02000000L
#define PCIE_LC_CNTL4__LC_DIS_ASPM_L1_IN_SPEED_CHANGE_MASK__VI 0x00000008L
#define PCIE_LC_CNTL4__LC_DIS_CONTIG_END_SET_CHECK_MASK__VI 0x00000004L
#define PCIE_LC_CNTL4__LC_DSC_CHECK_COEFFS_IN_RLOCK_MASK__VI 0x00000400L
#define PCIE_LC_CNTL4__LC_WAIT_FOR_MORE_TS_IN_RLOCK_MASK__VI 0xfc000000L
#define PCIE_LC_CNTL5__LC_DSC_EQ_FS_LF_INVALID_TO_PRESETS_MASK__VI 0x01000000L
#define PCIE_LC_CNTL6__LC_SPC_MODE_2P5GT_MASK__VI 0x00000001L
#define PCIE_LC_CNTL6__LC_SPC_MODE_5GT_MASK__VI 0x00000004L
#define PCIE_LC_CNTL6__LC_SPC_MODE_8GT_MASK__VI 0x00000010L
#define PCIE_LC_FORCE_COEFF__LC_3X3_COEFF_SEARCH_EN_MASK__VI 0x00080000L
#define PCIE_LC_FORCE_COEFF__LC_PRESET_10_EN_MASK__VI 0x00100000L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_COEFF_IN_EQ_REQ_PHASE_MASK__VI 0x00000001L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_CURSOR_REQ_MASK__VI 0x00001f80L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_POST_CURSOR_REQ_MASK__VI 0x0007e000L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FORCE_PRE_CURSOR_REQ_MASK__VI 0x0000007eL
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_FS_OTHER_END_MASK__VI 0x01f80000L
#define PCIE_LC_FORCE_EQ_REQ_COEFF__LC_LF_OTHER_END_MASK__VI 0x7e000000L
#define PCIE_LC_LINK_WIDTH_CNTL__LC_MULT_REVERSE_ATTEMP_EN_MASK__VI 0x01000000L
#define PCIE_LC_TRAINING_CNTL__LC_EXTEND_EQ_REQ_TIME_MASK__VI 0xc0000000L
#define PCIE_LC_TRAINING_CNTL__LC_HOT_RESET_QUICK_EXIT_EN_MASK__VI 0x00008000L
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_FOM_VALID_AFTER_TRACK_MASK__VI 0x20000000L
#define PCIE_LC_TRAINING_CNTL__LC_WAIT_FOR_SETS_IN_RCFG_MASK__VI 0x00004000L
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_SCALE_MASK__VI 0x1c000000L
#define PCIE_LTR_CAP__LTR_MAX_NS_LATENCY_VALUE_MASK__VI 0x03ff0000L
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_SCALE_MASK__VI 0x00001c00L
#define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE_MASK__VI 0x000003ffL
#define PCIE_LTR_ENH_CAP_LIST__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_LTR_ENH_CAP_LIST__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_LTR_ENH_CAP_LIST__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_MC_ADDR0__MC_BASE_ADDR_0_MASK__VI 0xfffff000L
#define PCIE_MC_ADDR0__MC_INDEX_POS_MASK__VI 0x0000003fL
#define PCIE_MC_ADDR1__MC_BASE_ADDR_1_MASK__VI 0xffffffffL
#define PCIE_MC_BLOCK_ALL0__MC_BLOCK_ALL_0_MASK__VI 0xffffffffL
#define PCIE_MC_BLOCK_ALL1__MC_BLOCK_ALL_1_MASK__VI 0xffffffffL
#define PCIE_MC_BLOCK_UNTRANSLATED_0__MC_BLOCK_UNTRANSLATED_0_MASK__VI 0xffffffffL
#define PCIE_MC_BLOCK_UNTRANSLATED_1__MC_BLOCK_UNTRANSLATED_1_MASK__VI 0xffffffffL
#define PCIE_MC_CAP__MC_ECRC_REGEN_SUPP_MASK__VI 0x00008000L
#define PCIE_MC_CAP__MC_MAX_GROUP_MASK__VI 0x0000003fL
#define PCIE_MC_CAP__MC_WIN_SIZE_REQ_MASK__VI 0x00003f00L
#define PCIE_MC_CNTL__MC_ENABLE_MASK__VI 0x00008000L
#define PCIE_MC_CNTL__MC_NUM_GROUP_MASK__VI 0x0000003fL
#define PCIE_MC_ENH_CAP_LIST__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_MC_ENH_CAP_LIST__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_MC_ENH_CAP_LIST__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_MC_RCV0__MC_RECEIVE_0_MASK__VI 0xffffffffL
#define PCIE_MC_RCV1__MC_RECEIVE_1_MASK__VI 0xffffffffL
#define PCIE_OBFF_CNTL__TX_OBFF_ACCEPT_IN_NOND0_MASK__VI 0x00080000L
#define PCIE_OBFF_CNTL__TX_OBFF_ANY_MSG_TO_ACTIVE_MASK__VI 0x00040000L
#define PCIE_OBFF_CNTL__TX_OBFF_ERR_TO_ACTIVE_MASK__VI 0x00020000L
#define PCIE_OBFF_CNTL__TX_OBFF_HOSTMEM_TO_ACTIVE_MASK__VI 0x00000004L
#define PCIE_OBFF_CNTL__TX_OBFF_INTR_TO_ACTIVE_MASK__VI 0x00010000L
#define PCIE_OBFF_CNTL__TX_OBFF_PENDING_REQ_TO_ACTIVE_MASK__VI 0x00f00000L
#define PCIE_OBFF_CNTL__TX_OBFF_PRIV_DISABLE_MASK__VI 0x00000001L
#define PCIE_OBFF_CNTL__TX_OBFF_SLVCPL_TO_ACTIVE_MASK__VI 0x00000008L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_PULSE_WIDTH_MASK__VI 0x000000f0L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_MAX_TWO_FALLING_WIDTH_MASK__VI 0x00000f00L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SAMPLING_PERIOD_MASK__VI 0x0000f000L
#define PCIE_OBFF_CNTL__TX_OBFF_WAKE_SIMPLE_MODE_EN_MASK__VI 0x00000002L
#define PCIE_PAGE_REQ_STATUS__PRG_RESPONSE_PASID_REQUIRED_MASK__VI 0x00008000L
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL_MASK__SI__CI 0x00000010L
#define PCIE_PRBS_MISC__PRBS_8BIT_SEL_MASK__VI 0x00000020L
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM_MASK__SI__CI 0x00000060L
#define PCIE_PRBS_MISC__PRBS_COMMA_NUM_MASK__VI 0x000000c0L
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT_MASK__SI__CI 0x00000f80L
#define PCIE_PRBS_MISC__PRBS_LOCK_CNT_MASK__VI 0x00001f00L
#define PCIE_PRBS_MISC__PRBS_TEST_MODE_MASK__SI__CI 0x00000006L
#define PCIE_PRBS_MISC__PRBS_TEST_MODE_MASK__VI 0x0000000eL
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE_MASK__SI__CI 0x00000008L
#define PCIE_PRBS_MISC__PRBS_USER_PATTERN_TOGGLE_MASK__VI 0x00000010L
#define PCIE_RXDET_OVERRIDE__RxDetOvrEn_MASK__VI 0x00010000L
#define PCIE_RXDET_OVERRIDE__RxDetOvrVal_MASK__VI 0x0000ffffL
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_EN_MASK__VI 0x00000100L
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_MAX_COUNT_MASK__VI 0x03ff0000L
#define PCIE_RX_CNTL2__RX_RCB_LATENCY_SCALE_MASK__VI 0x00000e00L
#define PCIE_RX_CNTL__RX_TPH_DIS_MASK__VI 0x04000000L
#define PCIE_SRIOV_CAP__SRIOV_ARI_CAP_HIERARCHY_PRESERVED_MASK__VI 0x00000002L
#define PCIE_SRIOV_CAP__SRIOV_VF_MIGRATION_CAP_MASK__VI 0x00000001L
#define PCIE_SRIOV_CAP__SRIOV_VF_MIGRATION_INTR_MSG_NUM_MASK__VI 0xffe00000L
#define PCIE_SRIOV_CONTROL__SRIOV_ARI_CAP_HIERARCHY_MASK__VI 0x00000010L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_ENABLE_MASK__VI 0x00000001L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MIGRATION_ENABLE_MASK__VI 0x00000002L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MIGRATION_INTR_ENABLE_MASK__VI 0x00000004L
#define PCIE_SRIOV_CONTROL__SRIOV_VF_MSE_MASK__VI 0x00000008L
#define PCIE_SRIOV_ENH_CAP_LIST__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_ENH_CAP_LIST__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_SRIOV_ENH_CAP_LIST__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_SRIOV_FIRST_VF_OFFSET__SRIOV_FIRST_VF_OFFSET_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_FUNC_DEP_LINK__SRIOV_FUNC_DEP_LINK_MASK__VI 0x000000ffL
#define PCIE_SRIOV_INITIAL_VFS__SRIOV_INITIAL_VFS_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_NUM_VFS__SRIOV_NUM_VFS_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_STATUS__SRIOV_VF_MIGRATION_STATUS_MASK__VI 0x00000001L
#define PCIE_SRIOV_SUPPORTED_PAGE_SIZE__SRIOV_SUPPORTED_PAGE_SIZE_MASK__VI 0xffffffffL
#define PCIE_SRIOV_SYSTEM_PAGE_SIZE__SRIOV_SYSTEM_PAGE_SIZE_MASK__VI 0xffffffffL
#define PCIE_SRIOV_TOTAL_VFS__SRIOV_TOTAL_VFS_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_VF_BASE_ADDR_0__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_1__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_2__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_3__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_4__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_BASE_ADDR_5__VF_BASE_ADDR_MASK__VI 0xffffffffL
#define PCIE_SRIOV_VF_DEVICE_ID__SRIOV_VF_DEVICE_ID_MASK__VI 0x0000ffffL
#define PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_MASK__VI \
  0xffffffffL
#define PCIE_SRIOV_VF_STRIDE__SRIOV_VF_STRIDE_MASK__VI 0x0000ffffL
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_64BIT_EN_MASK__VI 0x00080000L
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_EN_MASK__VI 0x00040000L
#define PCIE_STRAP_F0__STRAP_F0_ATOMIC_ROUTING_EN_MASK__VI 0x00100000L
#define PCIE_STRAP_F0__STRAP_F0_CPL_ABORT_ERR_EN_MASK__VI 0x00008000L
#define PCIE_STRAP_F0__STRAP_F0_ECRC_CHECK_EN_MASK__VI 0x00002000L
#define PCIE_STRAP_F0__STRAP_F0_ECRC_GEN_EN_MASK__VI 0x00004000L
#define PCIE_STRAP_F0__STRAP_F0_MC_EN_MASK__VI 0x00020000L
#define PCIE_STRAP_F0__STRAP_F0_MSI_MULTI_CAP_MASK__VI 0x00e00000L
#define PCIE_STRAP_F0__STRAP_F0_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x08000000L
#define PCIE_STRAP_F0__STRAP_F0_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00010000L
#define PCIE_STRAP_F0__STRAP_F0_VFn_MSI_MULTI_CAP_MASK__VI 0x07000000L
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_64BIT_EN_MASK__VI 0x00080000L
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_EN_MASK__VI 0x00040000L
#define PCIE_STRAP_F1__STRAP_F1_ATOMIC_ROUTING_EN_MASK__VI 0x00100000L
#define PCIE_STRAP_F1__STRAP_F1_CPL_ABORT_ERR_EN_MASK__VI 0x00008000L
#define PCIE_STRAP_F1__STRAP_F1_ECRC_CHECK_EN_MASK__VI 0x00002000L
#define PCIE_STRAP_F1__STRAP_F1_ECRC_GEN_EN_MASK__VI 0x00004000L
#define PCIE_STRAP_F1__STRAP_F1_MSI_MULTI_CAP_MASK__VI 0x00e00000L
#define PCIE_STRAP_F1__STRAP_F1_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x08000000L
#define PCIE_STRAP_F1__STRAP_F1_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00010000L
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_64BIT_EN_MASK__VI 0x00080000L
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_EN_MASK__VI 0x00040000L
#define PCIE_STRAP_F2__STRAP_F2_ATOMIC_ROUTING_EN_MASK__VI 0x00100000L
#define PCIE_STRAP_F2__STRAP_F2_CPL_ABORT_ERR_EN_MASK__VI 0x00008000L
#define PCIE_STRAP_F2__STRAP_F2_ECRC_CHECK_EN_MASK__VI 0x00002000L
#define PCIE_STRAP_F2__STRAP_F2_ECRC_GEN_EN_MASK__VI 0x00004000L
#define PCIE_STRAP_F2__STRAP_F2_MSI_MULTI_CAP_MASK__VI 0x00e00000L
#define PCIE_STRAP_F2__STRAP_F2_MSI_PERVECTOR_MASK_CAP_MASK__VI 0x08000000L
#define PCIE_STRAP_F2__STRAP_F2_POISONED_ADVISORY_NONFATAL_MASK__VI 0x00010000L
#define PCIE_STRAP_MISC__STRAP_INTERNAL_ERR_EN_MASK__VI 0x80000000L
#define PCIE_TPH_REQR_CAP__TPH_REQR_DEV_SPC_MODE_SUPPORTED_MASK__VI 0x00000004L
#define PCIE_TPH_REQR_CAP__TPH_REQR_EXTND_TPH_REQR_SUPPORED_MASK__VI 0x00000100L
#define PCIE_TPH_REQR_CAP__TPH_REQR_INT_VEC_MODE_SUPPORTED_MASK__VI 0x00000002L
#define PCIE_TPH_REQR_CAP__TPH_REQR_NO_ST_MODE_SUPPORTED_MASK__VI 0x00000001L
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_LOCATION_MASK__VI 0x00000600L
#define PCIE_TPH_REQR_CAP__TPH_REQR_ST_TABLE_SIZE_MASK__VI 0x07ff0000L
#define PCIE_TPH_REQR_CNTL__TPH_REQR_EN_MASK__VI 0x00000300L
#define PCIE_TPH_REQR_CNTL__TPH_REQR_ST_MODE_SEL_MASK__VI 0x00000007L
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_TPH_REQR_ENH_CAP_LIST__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_TPH_REQR_ENH_CAP_LIST__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK__VI 0x00004000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_LONG_VALUE_MASK__VI 0x00001c00L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_REQUIREMENT_MASK__VI 0x00002000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_NS_SHORT_VALUE_MASK__VI 0x00000380L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_RST_LTR_IN_DL_DOWN_MASK__VI 0x00008000L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_LONG_VALUE_MASK__VI 0x00000038L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_REQUIREMENT_MASK__VI 0x00000040L
#define PCIE_TX_LTR_CNTL__LTR_PRIV_S_SHORT_VALUE_MASK__VI 0x00000007L
#define PCIE_TX_LTR_CNTL__TX_CHK_FC_FOR_L1_MASK__VI 0x00010000L
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__CAP_ID_MASK__VI 0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__CAP_VER_MASK__VI 0x000f0000L
#define PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__NEXT_PTR_MASK__VI 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__SOFT_PF_FLR_MASK__VI 0x00000001L
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_ID_MASK__VI 0x0000ffffL
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_LENGTH_MASK__VI 0xfff00000L
#define PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VSEC_REV_MASK__VI 0x000f0000L
#define PCIE_WRAP_DTM_MISC__DTM_BULKPHY_FREQDIV_OVERRIDE_MASK__VI 0x00000001L
#define PCIE_WRAP_MISC__STRAP_BIF_HOLD_TRAINING_STICKY_MASK__VI 0x00000002L
#define PCIE_WRAP_MISC__STRAP_BIF_QUICKSIM_START_MASK__VI 0x00000004L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_ATSEL_DI_MASK__VI 0x00000100L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_ATSEL_FI_MASK__VI 0x00000080L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_DELAY_DI_MASK__VI 0x00000070L
#define PCIE_WRAP_PIF_MISC__DTM_PIF_DELAY_FI_MASK__VI 0x00000007L
#define PCIE_WRAP_REG_TARG_MISC__CLKEN_MASK_MASK__VI 0x00000001L
#define PCIE_WRAP_SCRATCH1__PCIE_WRAP_SCRATCH1_MASK__VI 0xffffffffL
#define PCIE_WRAP_SCRATCH2__PCIE_WRAP_SCRATCH2_MASK__VI 0xffffffffL
#define PCIE_WRAP_TURNAROUND_DAISYCHAIN__END_BIFCORE_REGISTER_DAISYCHAIN_MASK__VI 0x00000001L
#define PCIE_WRAP_TURNAROUND_DAISYCHAIN__END_WRAPPER_REGISTER_DAISYCHAIN_MASK__VI 0x00000002L
#define PWR_INT_GPIO_CLEAR__INT_GPIO_CLEAR_MASK__VI 0x7fffffffL
#define PWR_INT_GPIO_PENDING__INT_GPIO_PENDING_MASK__VI 0x7fffffffL
#define PWR_INT_GPIO_POLARITY__INT_GPIO_POLARITY_MASK__VI 0x7fffffffL
#define PWR_INT_GPIO_SENSE__INT_GPIO_SENSE_MASK__VI 0x7fffffffL
#define PWR_OBSRV_CNTL__NONCLK_OBSRV_SEL1_MASK__VI 0x000000ffL
#define PWR_OBSRV_CNTL__NONCLK_OBSRV_SEL2_MASK__VI 0x0000ff00L
#define RAS_TA_SIGNATURE1__SIGNATURE_MASK__VI 0xffffffffL
#define RCU_SYSRESET__ACP_hard_resetb_MASK__VI 0x08000000L
#define RCU_SYSRESET__DC_az_hard_resetb_MASK__VI 0x00040000L
#define RCU_SYSRESET__IOMMU_hard_resetb_MASK__VI 0x10000000L
#define RCU_SYSRESET__UVD_hard_resetb_MASK__VI 0x01000000L
#define RCU_SYSRESET__VCE_hard_resetb_MASK__VI 0x06000000L
#define REG_ADAPT_pciecore0_CONTROL__ACCESS_MODE_pciecore0_MASK__VI 0x00000001L
#define REG_ADAPT_pif0_CONTROL__ACCESS_MODE_pif0_MASK__VI 0x00000001L
#define REG_ADAPT_pwregr_CONTROL__ACCESS_MODE_pwregr_MASK__VI 0x00000001L
#define REG_ADAPT_pwregt_CONTROL__ACCESS_MODE_pwregt_MASK__VI 0x00000001L
#define REMAP_HDP_MEM_FLUSH_CNTL__ADDRESS_MASK__VI 0x0007fffcL
#define REMAP_HDP_REG_FLUSH_CNTL__ADDRESS_MASK__VI 0x0007fffcL
#define RLC_CGCG_CGLS_CTRL__SIM_SILICON_EN_MASK__VI 0x80000000L
#define RLC_CLK_CNTL__RESERVED_MASK__VI 0xfffffffcL
#define RLC_CLK_CNTL__RLC_SPM_CLK_CNTL_MASK__VI 0x00000002L
#define RLC_CLK_CNTL__RLC_SRM_CLK_CNTL_MASK__VI 0x00000001L
#define RLC_CP_RESPONSE0__RESPONSE_MASK__VI 0xffffffffL
#define RLC_CP_RESPONSE1__RESPONSE_MASK__VI 0xffffffffL
#define RLC_CP_RESPONSE2__RESPONSE_MASK__VI 0xffffffffL
#define RLC_CP_RESPONSE3__RESPONSE_MASK__VI 0xffffffffL
#define RLC_CP_SCHEDULERS__scheduler0_MASK__VI 0x000000ffL
#define RLC_CP_SCHEDULERS__scheduler1_MASK__VI 0x0000ff00L
#define RLC_CP_SCHEDULERS__scheduler2_MASK__VI 0x00ff0000L
#define RLC_CP_SCHEDULERS__scheduler3_MASK__VI 0xff000000L
#define RLC_CSIB_ADDR_HI__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_CSIB_ADDR_LO__ADDRESS_MASK__VI 0xffffffffL
#define RLC_CSIB_LENGTH__LENGTH_MASK__VI 0xffffffffL
#define RLC_DEBE_0__SE0_SH0_CU_CONFIG_MASK__VI 0x00000fffL
#define RLC_DEBE_0__SE1_SH0_CU_CONFIG_MASK__VI 0x00fff000L
#define RLC_DEBE_0__SE2_SH0_CU_CONFIG_PART_1_MASK__VI 0xff000000L
#define RLC_DEBE_1__SE2_SH0_CU_CONFIG_PART_2_MASK__VI 0x0000000fL
#define RLC_DEBE_1__SE3_SH0_CU_CONFIG_MASK__VI 0x0000fff0L
#define RLC_DEBE_1__TCC_CONFIG_MASK__VI 0xffff0000L
#define RLC_DEBE_2__DCE_CONFIG_MASK__VI 0xfc000000L
#define RLC_DEBE_2__PRIM_CONFIG_MASK__VI 0x03f00000L
#define RLC_DEBE_2__SE0_RB_CONFIG_MASK__VI 0x0000000fL
#define RLC_DEBE_2__SE1_RB_CONFIG_MASK__VI 0x000000f0L
#define RLC_DEBE_2__SE2_RB_CONFIG_MASK__VI 0x00000f00L
#define RLC_DEBE_2__SE3_RB_CONFIG_MASK__VI 0x0000f000L
#define RLC_DEBE_2__SPARE_RB_CONFIG_MASK__VI 0x000f0000L
#define RLC_DEBE_3__ACP_CONFIG_MASK__VI 0x00000078L
#define RLC_DEBE_3__RESERVED_MASK__VI 0xffffff80L
#define RLC_DEBE_3__UVD_CONFIG_MASK__VI 0x00000001L
#define RLC_DEBE_3__VCE_CONFIG_MASK__VI 0x00000006L
#define RLC_DEBE_WRITE_DIS__ACP_WRITE_DIS_MASK__VI 0x00000080L
#define RLC_DEBE_WRITE_DIS__CU_WRITE_DIS_MASK__VI 0x00000001L
#define RLC_DEBE_WRITE_DIS__DCE_WRITE_DIS_MASK__VI 0x00000010L
#define RLC_DEBE_WRITE_DIS__PRIM_WRITE_DIS_MASK__VI 0x00000008L
#define RLC_DEBE_WRITE_DIS__RB_WRITE_DIS_MASK__VI 0x00000004L
#define RLC_DEBE_WRITE_DIS__RESERVED_MASK__VI 0xffffff00L
#define RLC_DEBE_WRITE_DIS__TCC_WRITE_DIS_MASK__VI 0x00000002L
#define RLC_DEBE_WRITE_DIS__UVD_WRITE_DIS_MASK__VI 0x00000020L
#define RLC_DEBE_WRITE_DIS__VCE_WRITE_DIS_MASK__VI 0x00000040L
#define RLC_GPM_DEBUG_SELECT__F32_DEBUG_SELECT_MASK__VI 0x00000300L
#define RLC_GPM_DEBUG_SELECT__RESERVED_MASK__VI 0xfffffc00L
#define RLC_GPM_GENERAL_10__DATA_MASK__VI 0xffffffffL
#define RLC_GPM_GENERAL_11__DATA_MASK__VI 0xffffffffL
#define RLC_GPM_GENERAL_12__DATA_MASK__VI 0xffffffffL
#define RLC_GPM_GENERAL_8__DATA_MASK__VI 0xffffffffL
#define RLC_GPM_GENERAL_9__DATA_MASK__VI 0xffffffffL
#define RLC_GPM_INT_DISABLE_TH0__DISABLE_MASK__VI 0xffffffffL
#define RLC_GPM_INT_DISABLE_TH1__DISABLE_MASK__VI 0xffffffffL
#define RLC_GPM_INT_FORCE_TH0__FORCE_MASK__VI 0xffffffffL
#define RLC_GPM_INT_FORCE_TH1__FORCE_MASK__VI 0xffffffffL
#define RLC_GPM_STAT__ABORTED_PD_SEQUENCE_MASK__VI 0x00020000L
#define RLC_GPM_STAT__CMP_BLOCKS_CHANGING_POWER_STATE_MASK__VI 0x00001000L
#define RLC_GPM_STAT__CMP_BUSY_BEING_PROCESSED_MASK__VI 0x00000100L
#define RLC_GPM_STAT__CNTX_BUSY_BEING_PROCESSED_MASK__VI 0x00000040L
#define RLC_GPM_STAT__CNTX_IDLE_BEING_PROCESSED_MASK__VI 0x00000020L
#define RLC_GPM_STAT__DYN_CU_POWERING_DOWN_MASK__VI 0x00010000L
#define RLC_GPM_STAT__DYN_CU_POWERING_UP_MASK__VI 0x00008000L
#define RLC_GPM_STAT__GFX3D_BLOCKS_CHANGING_POWER_STATE_MASK__VI 0x00000800L
#define RLC_GPM_STAT__GFX_IDLE_BEING_PROCESSED_MASK__VI 0x00000080L
#define RLC_GPM_STAT__GFX_PIPELINE_POWER_STATUS_MASK__VI 0x00000010L
#define RLC_GPM_STAT__PG_ERROR_STATUS_MASK__VI 0xff000000L
#define RLC_GPM_STAT__RESERVED_MASK__VI 0x00fc0000L
#define RLC_GPM_STAT__RESTORING_REGISTERS_MASK__VI 0x00000400L
#define RLC_GPM_STAT__SAVING_REGISTERS_MASK__VI 0x00000200L
#define RLC_GPM_STAT__STATIC_CU_POWERING_DOWN_MASK__VI 0x00004000L
#define RLC_GPM_STAT__STATIC_CU_POWERING_UP_MASK__VI 0x00002000L
#define RLC_GPM_THREAD_RESET__RESERVED_MASK__VI 0xfffffff0L
#define RLC_GPM_THREAD_RESET__THREAD0_RESET_MASK__VI 0x00000001L
#define RLC_GPM_THREAD_RESET__THREAD1_RESET_MASK__VI 0x00000002L
#define RLC_GPM_THREAD_RESET__THREAD2_RESET_MASK__VI 0x00000004L
#define RLC_GPM_THREAD_RESET__THREAD3_RESET_MASK__VI 0x00000008L
#define RLC_GPM_VMID_THREAD0__RESERVED0_MASK__VI 0x000000f0L
#define RLC_GPM_VMID_THREAD0__RESERVED1_MASK__VI 0xfffff800L
#define RLC_GPM_VMID_THREAD0__RLC_QUEUEID_MASK__VI 0x00000700L
#define RLC_GPM_VMID_THREAD1__RESERVED0_MASK__VI 0x000000f0L
#define RLC_GPM_VMID_THREAD1__RESERVED1_MASK__VI 0xfffff800L
#define RLC_GPM_VMID_THREAD1__RLC_QUEUEID_MASK__VI 0x00000700L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__PF_VF_MASK__VI 0x80000000L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__RESERVED_MASK__VI 0x7ffffff0L
#define RLC_GPU_IOV_ACTIVE_FCN_ID__VF_ID_MASK__VI 0x0000000fL
#define RLC_GPU_IOV_RLC_RESPONSE__RESP_MASK__VI 0xffffffffL
#define RLC_GPU_IOV_VF_ENABLE__RESERVED_MASK__VI 0x0000fffeL
#define RLC_GPU_IOV_VF_ENABLE__VF_ENABLE_MASK__VI 0x00000001L
#define RLC_GPU_IOV_VF_ENABLE__VF_NUM_MASK__VI 0xffff0000L
#define RLC_MEM_SLP_CNTL__RESERVED_MASK__SI__CI 0x000000fcL
#define RLC_MEM_SLP_CNTL__RESERVED_MASK__VI 0x0000007cL
#define RLC_MEM_SLP_CNTL__RLC_LS_DS_BUSY_OVERRIDE_MASK__VI 0x00000080L
#define RLC_MGCG_CTRL__GC_CAC_MGCG_CLK_CNTL_MASK__VI 0x00008000L
#define RLC_MGCG_CTRL__MGCG_EN_MASK__VI 0x00000001L
#define RLC_MGCG_CTRL__OFF_HYSTERESIS_MASK__VI 0x00007f80L
#define RLC_MGCG_CTRL__ON_DELAY_MASK__VI 0x00000078L
#define RLC_MGCG_CTRL__SE_CAC_MGCG_CLK_CNTL_MASK__VI 0x00010000L
#define RLC_MGCG_CTRL__SILICON_EN_MASK__VI 0x00000002L
#define RLC_MGCG_CTRL__SIMULATION_EN_MASK__VI 0x00000004L
#define RLC_MGCG_CTRL__SPARE_MASK__VI 0xfffe0000L
#define RLC_PERFMON_CLK_CNTL__PERFMON_CLOCK_STATE_MASK__VI 0x00000001L
#define RLC_PG_CNTL__CP_PG_DISABLE_MASK__VI 0x00008000L
#define RLC_PG_CNTL__GFX_PIPELINE_PG_ENABLE_MASK__VI 0x00000010L
#define RLC_PG_CNTL__PG_OVERRIDE_MASK__VI 0x00004000L
#define RLC_PG_CNTL__RESERVED1_MASK__VI 0x00f00000L
#define RLC_PG_CNTL__RESERVED_MASK__VI 0x00003fe0L
#define RLC_PG_CNTL__SMU_HANDSHAKE_ENABLE_MASK__VI 0x00080000L
#define RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK__VI 0x000000ffL
#define RLC_PG_DELAY_3__RESERVED_MASK__VI 0xffffff00L
#define RLC_RLCV_COMMAND__CMD_MASK__VI 0x0000000fL
#define RLC_RLCV_COMMAND__RESERVED_MASK__VI 0xfffffff0L
#define RLC_RLCV_SAFE_MODE__CMD_MASK__VI 0x00000001L
#define RLC_RLCV_SAFE_MODE__MESSAGE_MASK__VI 0x0000001eL
#define RLC_RLCV_SAFE_MODE__RESERVED1_MASK__VI 0x000000e0L
#define RLC_RLCV_SAFE_MODE__RESERVED_MASK__VI 0xfffff000L
#define RLC_RLCV_SAFE_MODE__RESPONSE_MASK__VI 0x00000f00L
#define RLC_ROM_CNTL__CU_HARVEST_EN_MASK__VI 0x00000010L
#define RLC_ROM_CNTL__EFUSE_DISTRIB_EN_MASK__VI 0x00000004L
#define RLC_ROM_CNTL__HELLOWORLD_EN_MASK__VI 0x00000008L
#define RLC_ROM_CNTL__RESERVED_MASK__VI 0xffffffe0L
#define RLC_ROM_CNTL__SLP_MODE_EN_MASK__VI 0x00000002L
#define RLC_ROM_CNTL__USE_ROM_MASK__VI 0x00000001L
#define RLC_SAFE_MODE__CMD_MASK__VI 0x00000001L
#define RLC_SAFE_MODE__RESERVED1_MASK__VI 0x000000e0L
#define RLC_SAFE_MODE__RESERVED_MASK__VI 0xfffff000L
#define RLC_SAFE_MODE__RESPONSE_MASK__VI 0x00000f00L
#define RLC_SERDES_NONCU_MASTER_BUSY__GC_GFX_MASTER_BUSY_MASK__VI 0x00020000L
#define RLC_SERDES_NONCU_MASTER_BUSY__RESERVED_MASK__VI 0xff000000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE0_MASTER_BUSY_MASK__VI 0x00100000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE1_MASTER_BUSY_MASK__VI 0x00200000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE2_MASTER_BUSY_MASK__VI 0x00400000L
#define RLC_SERDES_NONCU_MASTER_BUSY__SPARE3_MASTER_BUSY_MASK__VI 0x00800000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK__VI 0x00040000L
#define RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK__VI 0x00080000L
#define RLC_SERDES_RD_MASTER_INDEX__DATA_REG_ID_MASK__VI 0x00018000L
#define RLC_SERDES_RD_MASTER_INDEX__NON_SE_MASK__VI 0x00007800L
#define RLC_SERDES_RD_MASTER_INDEX__SPARE_MASK__VI 0xfffe0000L
#define RLC_SERDES_WR_CTRL__BPM_DATA_MASK__VI 0x03ff0000L
#define RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK__VI 0x00004000L
#define RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK__VI 0x08000000L
#define RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK__VI 0x00008000L
#define RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK__VI 0x04000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__GC_GFX_MASTER_MASK_MASK__VI 0x00020000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__RESERVED_MASK__VI 0xff000000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE0_MASTER_MASK_MASK__VI 0x00100000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE1_MASTER_MASK_MASK__VI 0x00200000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE2_MASTER_MASK_MASK__VI 0x00400000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__SPARE3_MASTER_MASK_MASK__VI 0x00800000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC0_MASTER_MASK_MASK__VI 0x00040000L
#define RLC_SERDES_WR_NONCU_MASTER_MASK__TC1_MASTER_MASK_MASK__VI 0x00080000L
#define RLC_SMU_ARGUMENT_1__ARG_MASK__VI 0xffffffffL
#define RLC_SMU_ARGUMENT_2__ARG_MASK__VI 0xffffffffL
#define RLC_SMU_COMMAND__CMD_MASK__VI 0xffffffffL
#define RLC_SMU_MESSAGE__CMD_MASK__VI 0xffffffffL
#define RLC_SMU_RESP__CONTENT_MASK__VI 0xffffffffL
#define RLC_SMU_SAFE_MODE__CMD_MASK__VI 0x00000001L
#define RLC_SMU_SAFE_MODE__MESSAGE_MASK__VI 0x0000001eL
#define RLC_SMU_SAFE_MODE__RESERVED1_MASK__VI 0x000000e0L
#define RLC_SMU_SAFE_MODE__RESERVED_MASK__VI 0xfffff000L
#define RLC_SMU_SAFE_MODE__RESPONSE_MASK__VI 0x00000f00L
#define RLC_SRM_ARAM_ADDR__ADDR_MASK__VI 0x000003ffL
#define RLC_SRM_ARAM_ADDR__RESERVED_MASK__VI 0xfffffc00L
#define RLC_SRM_ARAM_DATA__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK__VI 0x00000002L
#define RLC_SRM_CNTL__RESERVED_MASK__VI 0xfffffffcL
#define RLC_SRM_CNTL__SRM_ENABLE_MASK__VI 0x00000001L
#define RLC_SRM_DEBUG_SELECT__RESERVED_MASK__VI 0xffffff00L
#define RLC_SRM_DEBUG_SELECT__SELECT_MASK__VI 0x000000ffL
#define RLC_SRM_DEBUG__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_DRAM_ADDR__ADDR_MASK__VI 0x000003ffL
#define RLC_SRM_DRAM_ADDR__RESERVED_MASK__VI 0xfffffc00L
#define RLC_SRM_DRAM_DATA__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_GPM_ABORT__ABORT_MASK__VI 0x00000001L
#define RLC_SRM_GPM_ABORT__RESERVED_MASK__VI 0xfffffffeL
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_EMPTY_MASK__VI 0x00000001L
#define RLC_SRM_GPM_COMMAND_STATUS__FIFO_FULL_MASK__VI 0x00000002L
#define RLC_SRM_GPM_COMMAND_STATUS__RESERVED_MASK__VI 0xfffffffcL
#define RLC_SRM_GPM_COMMAND__DEST_MEMORY_MASK__VI 0x80000000L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_MASK__VI 0x00000002L
#define RLC_SRM_GPM_COMMAND__INDEX_CNTL_NUM_MASK__VI 0x0000001cL
#define RLC_SRM_GPM_COMMAND__OP_MASK__VI 0x00000001L
#define RLC_SRM_GPM_COMMAND__RESERVED1_MASK__VI 0x60000000L
#define RLC_SRM_GPM_COMMAND__SIZE_MASK__VI 0x0001ffe0L
#define RLC_SRM_GPM_COMMAND__START_OFFSET_MASK__VI 0x1ffe0000L
#define RLC_SRM_INDEX_CNTL_ADDR_0__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_0__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_1__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_1__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_2__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_2__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_3__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_3__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_4__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_4__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_5__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_5__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_6__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_6__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_ADDR_7__ADDRESS_MASK__VI 0x0000ffffL
#define RLC_SRM_INDEX_CNTL_ADDR_7__RESERVED_MASK__VI 0xffff0000L
#define RLC_SRM_INDEX_CNTL_DATA_0__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_1__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_2__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_3__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_4__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_5__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_6__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_INDEX_CNTL_DATA_7__DATA_MASK__VI 0xffffffffL
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_EMPTY_MASK__VI 0x00000001L
#define RLC_SRM_RLCV_COMMAND_STATUS__FIFO_FULL_MASK__VI 0x00000002L
#define RLC_SRM_RLCV_COMMAND_STATUS__RESERVED_MASK__VI 0xfffffffcL
#define RLC_SRM_RLCV_COMMAND__DEST_MEMORY_MASK__VI 0x80000000L
#define RLC_SRM_RLCV_COMMAND__OP_MASK__VI 0x00000001L
#define RLC_SRM_RLCV_COMMAND__RESERVED1_MASK__VI 0x70000000L
#define RLC_SRM_RLCV_COMMAND__RESERVED_MASK__VI 0x0000000eL
#define RLC_SRM_RLCV_COMMAND__SIZE_MASK__VI 0x0000fff0L
#define RLC_SRM_RLCV_COMMAND__START_OFFSET_MASK__VI 0x0fff0000L
#define RLC_SRM_STAT__RESERVED_MASK__VI 0xfffffffeL
#define RLC_SRM_STAT__SRM_STATUS_MASK__VI 0x00000001L
#define RLC_STAT__RLC_SRM_BUSY_MASK__VI 0x00000008L
#define SCLK_DEEP_SLEEP_CNTL2__RLC_SMU_GFXCLK_OFF_MASK_MASK__VI 0x00004000L
#define SDMA0_ACTIVE_FCN_ID__VFID_MASK__VI 0x0000000fL
#define SDMA0_ACTIVE_FCN_ID__VF_MASK__VI 0x80000000L
#define SDMA0_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK__VI 0x80000000L
#define SDMA0_ATOMIC_CNTL__LOOP_TIMER_MASK__VI 0x7fffffffL
#define SDMA0_ATOMIC_PREOP_HI__DATA_MASK__VI 0xffffffffL
#define SDMA0_ATOMIC_PREOP_LO__DATA_MASK__VI 0xffffffffL
#define SDMA0_BA_THRESHOLD__READ_THRES_MASK__VI 0x000003ffL
#define SDMA0_BA_THRESHOLD__WRITE_THRES_MASK__VI 0x03ff0000L
#define SDMA0_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK__VI 0x0c000000L
#define SDMA0_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK__VI 0x30000000L
#define SDMA0_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK__VI 0xc0000000L
#define SDMA0_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK__VI 0x00000004L
#define SDMA0_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK__VI 0x00000002L
#define SDMA0_CNTL__ATC_L1_ENABLE_MASK__VI 0x00000002L
#define SDMA0_CNTL__DRM_RESTORE_ENABLE_MASK__VI 0x00080000L
#define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE_MASK__VI 0x40000000L
#define SDMA0_CNTL__MIDCMD_PREEMPT_ENABLE_MASK__VI 0x00000020L
#define SDMA0_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK__VI 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_CNTL_MASK__VI 0x00080000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_CONTEXT_STATUS_MASK__VI 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DOORBELL_MASK__VI 0x00040000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA0_MASK__VI 0x10000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA1_MASK__VI 0x20000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA2_MASK__VI 0x40000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERDATA3_MASK__VI 0x80000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY0_MASK__VI 0x01000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY1_MASK__VI 0x02000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY2_MASK__VI 0x04000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_COUNTERKEY3_MASK__VI 0x08000000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY0_MASK__VI 0x00100000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY1_MASK__VI 0x00200000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY2_MASK__VI 0x00400000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_DRM_WRAPPEDKEY3_MASK__VI 0x00800000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_HI_MASK__VI 0x00004000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_BASE_LO_MASK__VI 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_CNTL_MASK__VI 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_OFFSET_MASK__VI 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_RPTR_MASK__VI 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_IB_SIZE_MASK__VI 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_HI_MASK__VI 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_BASE_MASK__VI 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_CNTL_MASK__VI 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_HI_MASK__VI 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_ADDR_LO_MASK__VI 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_RPTR_MASK__VI 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_MASK__VI 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_ADDR_HI_MASK__VI 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_ADDR_LO_MASK__VI 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_RB_WPTR_POLL_CNTL_MASK__VI 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE0__SDMA0_GFX_SKIP_CNTL_MASK__VI 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__RESERVED_MASK__VI 0xfffc0000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_APE1_CNTL_MASK__VI 0x00000100L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_HI_MASK__VI 0x00002000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_CSA_ADDR_LO_MASK__VI 0x00001000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DOORBELL_LOG_MASK__VI 0x00000200L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD0_MASK__VI 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD1_MASK__VI 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD2_MASK__VI 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD3_MASK__VI 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_IVLOAD4_MASK__VI 0x00000020L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_OFFSET_MASK__VI 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DRM_UNROLLKEY_MASK__VI 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_DUMMY_REG_MASK__VI 0x00020000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_IB_SUB_REMAIN_MASK__VI 0x00008000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_PREEMPT_MASK__VI 0x00010000L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_VIRTUAL_ADDR_MASK__VI 0x00000080L
#define SDMA0_CONTEXT_REG_TYPE1__SDMA0_GFX_WATERMARK_MASK__VI 0x00000400L
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG1_MASK__VI 0x00000800L
#define SDMA0_CONTEXT_REG_TYPE1__VOID_REG2_MASK__VI 0x00004000L
#define SDMA0_CONTEXT_REG_TYPE2__RESERVED_MASK__VI 0xffffff80L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_CNTL_MASK__VI 0x00000040L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA0_MASK__VI 0x00000001L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA1_MASK__VI 0x00000002L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA2_MASK__VI 0x00000004L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA3_MASK__VI 0x00000008L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA4_MASK__VI 0x00000010L
#define SDMA0_CONTEXT_REG_TYPE2__SDMA0_GFX_MIDCMD_DATA5_MASK__VI 0x00000020L
#define SDMA0_EDC_CONFIG__DIS_EDC_MASK__VI 0x00000002L
#define SDMA0_EDC_CONFIG__ECC_INT_ENABLE_MASK__VI 0x00000004L
#define SDMA0_EDC_CONFIG__WRITE_DIS_MASK__VI 0x00000001L
#define SDMA0_F32_CNTL__DBG_SELECT_BITS_MASK__VI 0x000000fcL
#define SDMA0_FREEZE__F32_FREEZE_MASK__VI 0x00000040L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPTED_MASK__VI 0x00000200L
#define SDMA0_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA0_GFX_CSA_ADDR_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA0_GFX_CSA_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA0_GFX_DOORBELL_LOG__BE_ERROR_MASK__VI 0x00000001L
#define SDMA0_GFX_DOORBELL_LOG__DATA_MASK__VI 0xfffffffcL
#define SDMA0_GFX_DOORBELL__CAPTURED_MASK__VI 0x40000000L
#define SDMA0_GFX_DOORBELL__ENABLE_MASK__VI 0x10000000L
#define SDMA0_GFX_DOORBELL__OFFSET_MASK__VI 0x001fffffL
#define SDMA0_GFX_DUMMY_REG__DUMMY_MASK__VI 0xffffffffL
#define SDMA0_GFX_IB_SUB_REMAIN__SIZE_MASK__VI 0x00003fffL
#define SDMA0_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI 0x00000100L
#define SDMA0_GFX_MIDCMD_CNTL__COPY_MODE_MASK__VI 0x00000002L
#define SDMA0_GFX_MIDCMD_CNTL__DATA_VALID_MASK__VI 0x00000001L
#define SDMA0_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK__VI 0x000000f0L
#define SDMA0_GFX_MIDCMD_DATA0__DATA0_MASK__VI 0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA1__DATA1_MASK__VI 0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA2__DATA2_MASK__VI 0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA3__DATA3_MASK__VI 0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA4__DATA4_MASK__VI 0xffffffffL
#define SDMA0_GFX_MIDCMD_DATA5__DATA5_MASK__VI 0xffffffffL
#define SDMA0_GFX_PREEMPT__IB_PREEMPT_MASK__VI 0x00000001L
#define SDMA0_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA0_GFX_VIRTUAL_ADDR__INVAL_MASK__VI 0x00000002L
#define SDMA0_GFX_WATERMARK__RD_OUTSTANDING_MASK__VI 0x00000fffL
#define SDMA0_GFX_WATERMARK__WR_OUTSTANDING_MASK__VI 0x01ff0000L
#define SDMA0_ID__DEVICE_ID_MASK__VI 0x000000ffL
#define SDMA0_PERF_REG_TYPE0__RESERVED_31_3_MASK__VI 0xfffffff8L
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFCOUNTER0_RESULT_MASK__VI 0x00000002L
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFCOUNTER1_RESULT_MASK__VI 0x00000004L
#define SDMA0_PERF_REG_TYPE0__SDMA0_PERFMON_CNTL_MASK__VI 0x00000001L
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_S1_MASK__VI 0x0003f000L
#define SDMA0_POWER_CNTL__MEM_POWER_DELAY_S2_MASK__VI 0x003c0000L
#define SDMA0_POWER_CNTL__MEM_POWER_DS_EN_MASK__VI 0x00000400L
#define SDMA0_POWER_CNTL__MEM_POWER_LS_EN_MASK__VI 0x00000200L
#define SDMA0_POWER_CNTL__MEM_POWER_SD_EN_MASK__VI 0x00000800L
#define SDMA0_PUB_REG_TYPE0__RESERVED_16_MASK__VI 0x00010000L
#define SDMA0_PUB_REG_TYPE0__RESERVED_17_MASK__VI 0x00020000L
#define SDMA0_PUB_REG_TYPE0__RESERVED_MASK__VI 0xc0000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_ATOMIC_CNTL_MASK__VI 0x20000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_BA_THRESHOLD_MASK__VI 0x08000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CHICKEN_BITS_MASK__VI 0x00000020L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CLK_CTRL_MASK__VI 0x00000008L
#define SDMA0_PUB_REG_TYPE0__SDMA0_CNTL_MASK__VI 0x00000010L
#define SDMA0_PUB_REG_TYPE0__SDMA0_DEVICE_ID_MASK__VI 0x10000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_EDC_CONFIG_MASK__VI 0x04000000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_F32_CNTL_MASK__VI 0x00040000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_FREEZE_MASK__VI 0x00080000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_HASH_MASK__VI 0x00000080L
#define SDMA0_PUB_REG_TYPE0__SDMA0_IB_OFFSET_FETCH_MASK__VI 0x00000800L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PHASE0_QUANTUM_MASK__VI 0x00100000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PHASE1_QUANTUM_MASK__VI 0x00200000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_POWER_CNTL_MASK__VI 0x00000004L
#define SDMA0_PUB_REG_TYPE0__SDMA0_PROGRAM_MASK__VI 0x00001000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_RB_RPTR_FETCH_MASK__VI 0x00000400L
#define SDMA0_PUB_REG_TYPE0__SDMA0_RD_BURST_CNTL_MASK__VI 0x00008000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_SEM_WAIT_FAIL_TIMER_CNTL_MASK__VI 0x00000200L
#define SDMA0_PUB_REG_TYPE0__SDMA0_STATUS1_REG_MASK__VI 0x00004000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_STATUS_REG_MASK__VI 0x00002000L
#define SDMA0_PUB_REG_TYPE0__SDMA0_TILING_CONFIG_MASK__VI 0x00000040L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_ADDR_MASK__VI 0x00000001L
#define SDMA0_PUB_REG_TYPE0__SDMA0_UCODE_DATA_MASK__VI 0x00000002L
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_CONFIG_MASK__VI 0x00800000L
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_READ_MASK__VI 0x02000000L
#define SDMA0_PUB_REG_TYPE0__SDMA_PGFSM_WRITE_MASK__VI 0x01000000L
#define SDMA0_PUB_REG_TYPE0__SDMA_POWER_GATING_MASK__VI 0x00400000L
#define SDMA0_PUB_REG_TYPE1__RESERVED_MASK__VI 0xffffffe0L
#define SDMA0_PUB_REG_TYPE1__SDMA0_STATUS2_REG_MASK__VI 0x00000008L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CNTL_MASK__VI 0x00000001L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_CNTL_MASK__VI 0x00000010L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_HI_MASK__VI 0x00000004L
#define SDMA0_PUB_REG_TYPE1__SDMA0_VM_CTX_LO_MASK__VI 0x00000002L
#define SDMA0_RD_BURST_CNTL__RD_BURST_MASK__VI 0x00000003L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPTED_MASK__VI 0x00000200L
#define SDMA0_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA0_RLC0_CSA_ADDR_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA0_RLC0_CSA_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA0_RLC0_DUMMY_REG__DUMMY_MASK__VI 0xffffffffL
#define SDMA0_RLC0_IB_SUB_REMAIN__SIZE_MASK__VI 0x00003fffL
#define SDMA0_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI 0x00000100L
#define SDMA0_RLC0_MIDCMD_CNTL__COPY_MODE_MASK__VI 0x00000002L
#define SDMA0_RLC0_MIDCMD_CNTL__DATA_VALID_MASK__VI 0x00000001L
#define SDMA0_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK__VI 0x000000f0L
#define SDMA0_RLC0_MIDCMD_DATA0__DATA0_MASK__VI 0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA1__DATA1_MASK__VI 0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA2__DATA2_MASK__VI 0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA3__DATA3_MASK__VI 0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA4__DATA4_MASK__VI 0xffffffffL
#define SDMA0_RLC0_MIDCMD_DATA5__DATA5_MASK__VI 0xffffffffL
#define SDMA0_RLC0_PREEMPT__IB_PREEMPT_MASK__VI 0x00000001L
#define SDMA0_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA0_RLC0_VIRTUAL_ADDR__INVAL_MASK__VI 0x00000002L
#define SDMA0_RLC0_WATERMARK__RD_OUTSTANDING_MASK__VI 0x00000fffL
#define SDMA0_RLC0_WATERMARK__WR_OUTSTANDING_MASK__VI 0x01ff0000L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPTED_MASK__VI 0x00000200L
#define SDMA0_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA0_RLC1_CSA_ADDR_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA0_RLC1_CSA_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA0_RLC1_DUMMY_REG__DUMMY_MASK__VI 0xffffffffL
#define SDMA0_RLC1_IB_SUB_REMAIN__SIZE_MASK__VI 0x00003fffL
#define SDMA0_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI 0x00000100L
#define SDMA0_RLC1_MIDCMD_CNTL__COPY_MODE_MASK__VI 0x00000002L
#define SDMA0_RLC1_MIDCMD_CNTL__DATA_VALID_MASK__VI 0x00000001L
#define SDMA0_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK__VI 0x000000f0L
#define SDMA0_RLC1_MIDCMD_DATA0__DATA0_MASK__VI 0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA1__DATA1_MASK__VI 0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA2__DATA2_MASK__VI 0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA3__DATA3_MASK__VI 0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA4__DATA4_MASK__VI 0xffffffffL
#define SDMA0_RLC1_MIDCMD_DATA5__DATA5_MASK__VI 0xffffffffL
#define SDMA0_RLC1_PREEMPT__IB_PREEMPT_MASK__VI 0x00000001L
#define SDMA0_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA0_RLC1_VIRTUAL_ADDR__INVAL_MASK__VI 0x00000002L
#define SDMA0_RLC1_WATERMARK__RD_OUTSTANDING_MASK__VI 0x00000fffL
#define SDMA0_RLC1_WATERMARK__WR_OUTSTANDING_MASK__VI 0x01ff0000L
#define SDMA0_STATUS1_REG__CE_CMD_IDLE_MASK__VI 0x00000200L
#define SDMA0_STATUS2_REG__CMD_OP_MASK__VI 0xffff0000L
#define SDMA0_STATUS2_REG__F32_INSTR_PTR_MASK__VI 0x0000fffcL
#define SDMA0_STATUS2_REG__ID_MASK__VI 0x00000003L
#define SDMA0_STATUS_REG__CONTEXT_EMPTY_MASK__VI 0x00008000L
#define SDMA0_STATUS_REG__DELTA_RPTR_EMPTY_MASK__VI 0x00100000L
#define SDMA0_STATUS_REG__DELTA_RPTR_FULL_MASK__VI 0x00010000L
#define SDMA0_STATUS_REG__SRBM_IDLE_MASK__VI 0x00004000L
#define SDMA0_UCODE_ADDR__VALUE_MASK__VI 0x00001fffL
#define SDMA0_VERSION__VALUE_MASK__VI 0x0000ffffL
#define SDMA0_VF_ENABLE__VF_ENABLE_MASK__VI 0x00000001L
#define SDMA0_VIRT_RESET_REQ__PF_MASK__VI 0x80000000L
#define SDMA0_VIRT_RESET_REQ__VF_MASK__VI 0x0000ffffL
#define SDMA0_VM_CNTL__CMD_MASK__VI 0x0000000fL
#define SDMA0_VM_CTX_CNTL__PRIV_MASK__VI 0x00000001L
#define SDMA0_VM_CTX_CNTL__VMID_MASK__VI 0x000000f0L
#define SDMA0_VM_CTX_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA0_VM_CTX_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA1_ACTIVE_FCN_ID__VFID_MASK__VI 0x0000000fL
#define SDMA1_ACTIVE_FCN_ID__VF_MASK__VI 0x80000000L
#define SDMA1_ATOMIC_CNTL__ATOMIC_RTN_INT_ENABLE_MASK__VI 0x80000000L
#define SDMA1_ATOMIC_CNTL__LOOP_TIMER_MASK__VI 0x7fffffffL
#define SDMA1_ATOMIC_PREOP_HI__DATA_MASK__VI 0xffffffffL
#define SDMA1_ATOMIC_PREOP_LO__DATA_MASK__VI 0xffffffffL
#define SDMA1_BA_THRESHOLD__READ_THRES_MASK__VI 0x000003ffL
#define SDMA1_BA_THRESHOLD__WRITE_THRES_MASK__VI 0x03ff0000L
#define SDMA1_CHICKEN_BITS__CE_AFIFO_WATERMARK_MASK__VI 0x0c000000L
#define SDMA1_CHICKEN_BITS__CE_DFIFO_WATERMARK_MASK__VI 0x30000000L
#define SDMA1_CHICKEN_BITS__CE_LFIFO_WATERMARK_MASK__VI 0xc0000000L
#define SDMA1_CHICKEN_BITS__STALL_ON_NO_FREE_DATA_BUFFER_ENABLE_MASK__VI 0x00000004L
#define SDMA1_CHICKEN_BITS__STALL_ON_TRANS_FULL_ENABLE_MASK__VI 0x00000002L
#define SDMA1_CNTL__ATC_L1_ENABLE_MASK__VI 0x00000002L
#define SDMA1_CNTL__DRM_RESTORE_ENABLE_MASK__VI 0x00080000L
#define SDMA1_CNTL__IB_PREEMPT_INT_ENABLE_MASK__VI 0x40000000L
#define SDMA1_CNTL__MIDCMD_PREEMPT_ENABLE_MASK__VI 0x00000020L
#define SDMA1_CNTL__MIDCMD_WORLDSWITCH_ENABLE_MASK__VI 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE0__RESERVED_MASK__VI 0xfff00000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_CNTL_MASK__VI 0x00080000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_CONTEXT_STATUS_MASK__VI 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_DOORBELL_MASK__VI 0x00040000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_HI_MASK__VI 0x00004000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_BASE_LO_MASK__VI 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_CNTL_MASK__VI 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_OFFSET_MASK__VI 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_RPTR_MASK__VI 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_IB_SIZE_MASK__VI 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_HI_MASK__VI 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_BASE_MASK__VI 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_CNTL_MASK__VI 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_HI_MASK__VI 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_ADDR_LO_MASK__VI 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_RPTR_MASK__VI 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_MASK__VI 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_ADDR_HI_MASK__VI 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_ADDR_LO_MASK__VI 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_RB_WPTR_POLL_CNTL_MASK__VI 0x00000020L
#define SDMA1_CONTEXT_REG_TYPE0__SDMA1_GFX_SKIP_CNTL_MASK__VI 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__RESERVED_MASK__VI 0xfffc0000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_APE1_CNTL_MASK__VI 0x00000100L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_HI_MASK__VI 0x00002000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_CSA_ADDR_LO_MASK__VI 0x00001000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DOORBELL_LOG_MASK__VI 0x00000200L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_DUMMY_REG_MASK__VI 0x00020000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_IB_SUB_REMAIN_MASK__VI 0x00008000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_PREEMPT_MASK__VI 0x00010000L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_VIRTUAL_ADDR_MASK__VI 0x00000080L
#define SDMA1_CONTEXT_REG_TYPE1__SDMA1_GFX_WATERMARK_MASK__VI 0x00000400L
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG0_MASK__VI 0x0000007fL
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG2_MASK__VI 0x00000800L
#define SDMA1_CONTEXT_REG_TYPE1__VOID_REG3_MASK__VI 0x00004000L
#define SDMA1_CONTEXT_REG_TYPE2__RESERVED_MASK__VI 0xffffff80L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_CNTL_MASK__VI 0x00000040L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA0_MASK__VI 0x00000001L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA1_MASK__VI 0x00000002L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA2_MASK__VI 0x00000004L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA3_MASK__VI 0x00000008L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA4_MASK__VI 0x00000010L
#define SDMA1_CONTEXT_REG_TYPE2__SDMA1_GFX_MIDCMD_DATA5_MASK__VI 0x00000020L
#define SDMA1_EDC_CONFIG__DIS_EDC_MASK__VI 0x00000002L
#define SDMA1_EDC_CONFIG__ECC_INT_ENABLE_MASK__VI 0x00000004L
#define SDMA1_EDC_CONFIG__WRITE_DIS_MASK__VI 0x00000001L
#define SDMA1_F32_CNTL__DBG_SELECT_BITS_MASK__VI 0x000000fcL
#define SDMA1_FREEZE__F32_FREEZE_MASK__VI 0x00000040L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPTED_MASK__VI 0x00000200L
#define SDMA1_GFX_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA1_GFX_CSA_ADDR_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA1_GFX_CSA_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA1_GFX_DOORBELL_LOG__BE_ERROR_MASK__VI 0x00000001L
#define SDMA1_GFX_DOORBELL_LOG__DATA_MASK__VI 0xfffffffcL
#define SDMA1_GFX_DOORBELL__CAPTURED_MASK__VI 0x40000000L
#define SDMA1_GFX_DOORBELL__ENABLE_MASK__VI 0x10000000L
#define SDMA1_GFX_DOORBELL__OFFSET_MASK__VI 0x001fffffL
#define SDMA1_GFX_DUMMY_REG__DUMMY_MASK__VI 0xffffffffL
#define SDMA1_GFX_IB_SUB_REMAIN__SIZE_MASK__VI 0x00003fffL
#define SDMA1_GFX_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI 0x00000100L
#define SDMA1_GFX_MIDCMD_CNTL__COPY_MODE_MASK__VI 0x00000002L
#define SDMA1_GFX_MIDCMD_CNTL__DATA_VALID_MASK__VI 0x00000001L
#define SDMA1_GFX_MIDCMD_CNTL__SPLIT_STATE_MASK__VI 0x000000f0L
#define SDMA1_GFX_MIDCMD_DATA0__DATA0_MASK__VI 0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA1__DATA1_MASK__VI 0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA2__DATA2_MASK__VI 0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA3__DATA3_MASK__VI 0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA4__DATA4_MASK__VI 0xffffffffL
#define SDMA1_GFX_MIDCMD_DATA5__DATA5_MASK__VI 0xffffffffL
#define SDMA1_GFX_PREEMPT__IB_PREEMPT_MASK__VI 0x00000001L
#define SDMA1_GFX_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA1_GFX_VIRTUAL_ADDR__INVAL_MASK__VI 0x00000002L
#define SDMA1_GFX_WATERMARK__RD_OUTSTANDING_MASK__VI 0x00000fffL
#define SDMA1_GFX_WATERMARK__WR_OUTSTANDING_MASK__VI 0x01ff0000L
#define SDMA1_ID__DEVICE_ID_MASK__VI 0x000000ffL
#define SDMA1_PERF_REG_TYPE0__RESERVED_31_3_MASK__VI 0xfffffff8L
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFCOUNTER0_RESULT_MASK__VI 0x00000002L
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFCOUNTER1_RESULT_MASK__VI 0x00000004L
#define SDMA1_PERF_REG_TYPE0__SDMA1_PERFMON_CNTL_MASK__VI 0x00000001L
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY_S1_MASK__VI 0x0003f000L
#define SDMA1_POWER_CNTL__MEM_POWER_DELAY_S2_MASK__VI 0x003c0000L
#define SDMA1_POWER_CNTL__MEM_POWER_DS_EN_MASK__VI 0x00000400L
#define SDMA1_POWER_CNTL__MEM_POWER_LS_EN_MASK__VI 0x00000200L
#define SDMA1_POWER_CNTL__MEM_POWER_SD_EN_MASK__VI 0x00000800L
#define SDMA1_PUB_REG_TYPE0__RESERVED_16_MASK__VI 0x00010000L
#define SDMA1_PUB_REG_TYPE0__RESERVED_17_MASK__VI 0x00020000L
#define SDMA1_PUB_REG_TYPE0__RESERVED_MASK__VI 0xc0000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_ATOMIC_CNTL_MASK__VI 0x20000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_BA_THRESHOLD_MASK__VI 0x08000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CHICKEN_BITS_MASK__VI 0x00000020L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CLK_CTRL_MASK__VI 0x00000008L
#define SDMA1_PUB_REG_TYPE0__SDMA1_CNTL_MASK__VI 0x00000010L
#define SDMA1_PUB_REG_TYPE0__SDMA1_DEVICE_ID_MASK__VI 0x10000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_EDC_CONFIG_MASK__VI 0x04000000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_F32_CNTL_MASK__VI 0x00040000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_FREEZE_MASK__VI 0x00080000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_HASH_MASK__VI 0x00000080L
#define SDMA1_PUB_REG_TYPE0__SDMA1_IB_OFFSET_FETCH_MASK__VI 0x00000800L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PHASE0_QUANTUM_MASK__VI 0x00100000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PHASE1_QUANTUM_MASK__VI 0x00200000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_POWER_CNTL_MASK__VI 0x00000004L
#define SDMA1_PUB_REG_TYPE0__SDMA1_PROGRAM_MASK__VI 0x00001000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_RB_RPTR_FETCH_MASK__VI 0x00000400L
#define SDMA1_PUB_REG_TYPE0__SDMA1_RD_BURST_CNTL_MASK__VI 0x00008000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_SEM_WAIT_FAIL_TIMER_CNTL_MASK__VI 0x00000200L
#define SDMA1_PUB_REG_TYPE0__SDMA1_STATUS1_REG_MASK__VI 0x00004000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_STATUS_REG_MASK__VI 0x00002000L
#define SDMA1_PUB_REG_TYPE0__SDMA1_TILING_CONFIG_MASK__VI 0x00000040L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_ADDR_MASK__VI 0x00000001L
#define SDMA1_PUB_REG_TYPE0__SDMA1_UCODE_DATA_MASK__VI 0x00000002L
#define SDMA1_PUB_REG_TYPE0__VOID_REG0_MASK__VI 0x03c00000L
#define SDMA1_PUB_REG_TYPE1__RESERVED_MASK__VI 0xffffffe0L
#define SDMA1_PUB_REG_TYPE1__SDMA1_STATUS2_REG_MASK__VI 0x00000008L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CNTL_MASK__VI 0x00000001L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_CNTL_MASK__VI 0x00000010L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_HI_MASK__VI 0x00000004L
#define SDMA1_PUB_REG_TYPE1__SDMA1_VM_CTX_LO_MASK__VI 0x00000002L
#define SDMA1_RD_BURST_CNTL__RD_BURST_MASK__VI 0x00000003L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPTED_MASK__VI 0x00000200L
#define SDMA1_RLC0_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA1_RLC0_CSA_ADDR_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA1_RLC0_CSA_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA1_RLC0_DUMMY_REG__DUMMY_MASK__VI 0xffffffffL
#define SDMA1_RLC0_IB_SUB_REMAIN__SIZE_MASK__VI 0x00003fffL
#define SDMA1_RLC0_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI 0x00000100L
#define SDMA1_RLC0_MIDCMD_CNTL__COPY_MODE_MASK__VI 0x00000002L
#define SDMA1_RLC0_MIDCMD_CNTL__DATA_VALID_MASK__VI 0x00000001L
#define SDMA1_RLC0_MIDCMD_CNTL__SPLIT_STATE_MASK__VI 0x000000f0L
#define SDMA1_RLC0_MIDCMD_DATA0__DATA0_MASK__VI 0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA1__DATA1_MASK__VI 0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA2__DATA2_MASK__VI 0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA3__DATA3_MASK__VI 0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA4__DATA4_MASK__VI 0xffffffffL
#define SDMA1_RLC0_MIDCMD_DATA5__DATA5_MASK__VI 0xffffffffL
#define SDMA1_RLC0_PREEMPT__IB_PREEMPT_MASK__VI 0x00000001L
#define SDMA1_RLC0_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA1_RLC0_VIRTUAL_ADDR__INVAL_MASK__VI 0x00000002L
#define SDMA1_RLC0_WATERMARK__RD_OUTSTANDING_MASK__VI 0x00000fffL
#define SDMA1_RLC0_WATERMARK__WR_OUTSTANDING_MASK__VI 0x01ff0000L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPTED_MASK__VI 0x00000200L
#define SDMA1_RLC1_CONTEXT_STATUS__PREEMPT_DISABLE_MASK__VI 0x00000400L
#define SDMA1_RLC1_CSA_ADDR_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA1_RLC1_CSA_ADDR_LO__ADDR_MASK__VI 0xfffffffcL
#define SDMA1_RLC1_DUMMY_REG__DUMMY_MASK__VI 0xffffffffL
#define SDMA1_RLC1_IB_SUB_REMAIN__SIZE_MASK__VI 0x00003fffL
#define SDMA1_RLC1_MIDCMD_CNTL__ALLOW_PREEMPT_MASK__VI 0x00000100L
#define SDMA1_RLC1_MIDCMD_CNTL__COPY_MODE_MASK__VI 0x00000002L
#define SDMA1_RLC1_MIDCMD_CNTL__DATA_VALID_MASK__VI 0x00000001L
#define SDMA1_RLC1_MIDCMD_CNTL__SPLIT_STATE_MASK__VI 0x000000f0L
#define SDMA1_RLC1_MIDCMD_DATA0__DATA0_MASK__VI 0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA1__DATA1_MASK__VI 0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA2__DATA2_MASK__VI 0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA3__DATA3_MASK__VI 0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA4__DATA4_MASK__VI 0xffffffffL
#define SDMA1_RLC1_MIDCMD_DATA5__DATA5_MASK__VI 0xffffffffL
#define SDMA1_RLC1_PREEMPT__IB_PREEMPT_MASK__VI 0x00000001L
#define SDMA1_RLC1_RB_WPTR_POLL_CNTL__F32_POLL_ENABLE_MASK__VI 0x00000004L
#define SDMA1_RLC1_VIRTUAL_ADDR__INVAL_MASK__VI 0x00000002L
#define SDMA1_RLC1_WATERMARK__RD_OUTSTANDING_MASK__VI 0x00000fffL
#define SDMA1_RLC1_WATERMARK__WR_OUTSTANDING_MASK__VI 0x01ff0000L
#define SDMA1_STATUS1_REG__CE_CMD_IDLE_MASK__VI 0x00000200L
#define SDMA1_STATUS2_REG__CMD_OP_MASK__VI 0xffff0000L
#define SDMA1_STATUS2_REG__F32_INSTR_PTR_MASK__VI 0x0000fffcL
#define SDMA1_STATUS2_REG__ID_MASK__VI 0x00000003L
#define SDMA1_STATUS_REG__CONTEXT_EMPTY_MASK__VI 0x00008000L
#define SDMA1_STATUS_REG__DELTA_RPTR_EMPTY_MASK__VI 0x00100000L
#define SDMA1_STATUS_REG__DELTA_RPTR_FULL_MASK__VI 0x00010000L
#define SDMA1_STATUS_REG__SRBM_IDLE_MASK__VI 0x00004000L
#define SDMA1_UCODE_ADDR__VALUE_MASK__VI 0x00001fffL
#define SDMA1_VERSION__VALUE_MASK__VI 0x0000ffffL
#define SDMA1_VF_ENABLE__VF_ENABLE_MASK__VI 0x00000001L
#define SDMA1_VIRT_RESET_REQ__PF_MASK__VI 0x80000000L
#define SDMA1_VIRT_RESET_REQ__VF_MASK__VI 0x0000ffffL
#define SDMA1_VM_CNTL__CMD_MASK__VI 0x0000000fL
#define SDMA1_VM_CTX_CNTL__PRIV_MASK__VI 0x00000001L
#define SDMA1_VM_CTX_CNTL__VMID_MASK__VI 0x000000f0L
#define SDMA1_VM_CTX_HI__ADDR_MASK__VI 0xffffffffL
#define SDMA1_VM_CTX_LO__ADDR_MASK__VI 0xfffffffcL
#define SEM_ACTIVE_FCN_ID__VFID_MASK__VI 0x0000000fL
#define SEM_ACTIVE_FCN_ID__VF_MASK__VI 0x80000000L
#define SEM_CHICKEN_BITS__ADDR_CMP_UNTRAN_EN_MASK__VI 0x00000080L
#define SEM_CHICKEN_BITS__ATCL2_BUS_ID_MASK__VI 0x00003000L
#define SEM_CHICKEN_BITS__CHECK_COUNTER_EN_MASK__VI 0x00000004L
#define SEM_CHICKEN_BITS__ECC_BEHAVIOR_MASK__VI 0x00000018L
#define SEM_CHICKEN_BITS__IDLE_COUNTER_INDEX_MASK__VI 0x00000f00L
#define SEM_CHICKEN_BITS__PHY_TRAN_EN_MASK__VI 0x00000040L
#define SEM_CHICKEN_BITS__SIGNAL_FAIL_MASK__VI 0x00000020L
#define SEM_MAILBOX_CLIENTCONFIG_EXTRA__VCE1_CLIENT0_MASK__VI 0x0000001fL
#define SEM_MAILBOX_CONTROL__HOSTPORT_ENABLE_EXTRA_MASK__VI 0xff000000L
#define SEM_MAILBOX_CONTROL__SIDEPORT_ENABLE_EXTRA_MASK__VI 0x00ff0000L
#define SEM_MAILBOX__HOSTPORT_EXTRA_MASK__VI 0xff000000L
#define SEM_MAILBOX__SIDEPORT_EXTRA_MASK__VI 0x00ff0000L
#define SEM_PERFCOUNTER0_RESULT__PERF_COUNT_MASK__VI 0xffffffffL
#define SEM_PERFCOUNTER1_RESULT__PERF_COUNT_MASK__VI 0xffffffffL
#define SEM_PERFMON_CNTL__PERF_CLEAR0_MASK__VI 0x00000002L
#define SEM_PERFMON_CNTL__PERF_CLEAR1_MASK__VI 0x00000800L
#define SEM_PERFMON_CNTL__PERF_ENABLE0_MASK__VI 0x00000001L
#define SEM_PERFMON_CNTL__PERF_ENABLE1_MASK__VI 0x00000400L
#define SEM_PERFMON_CNTL__PERF_SEL0_MASK__VI 0x000003fcL
#define SEM_PERFMON_CNTL__PERF_SEL1_MASK__VI 0x000ff000L
#define SEM_STATUS__ATC_REQ_PENDING_MASK__VI 0x00008000L
#define SEM_STATUS__SWITCH_READY_MASK__VI 0x80000000L
#define SEM_STATUS__VCE1_MAILBOX_PENDING_MASK__VI 0x00004000L
#define SEM_VF_ENABLE__VALUE_MASK__VI 0x00000001L
#define SEM_VIRT_RESET_REQ__PF_MASK__VI 0x80000000L
#define SEM_VIRT_RESET_REQ__VF_MASK__VI 0x0000ffffL
#define SE_CAC_CGTT_CLK_CTRL__OFF_HYSTERESIS_MASK__VI 0x00000ff0L
#define SE_CAC_CGTT_CLK_CTRL__ON_DELAY_MASK__VI 0x0000000fL
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_DYN_MASK__VI 0x40000000L
#define SE_CAC_CGTT_CLK_CTRL__SOFT_OVERRIDE_REG_MASK__VI 0x80000000L
#define SH_MEM_CONFIG__ADDRESS_MODE_MASK__VI 0x00000003L
#define SH_MEM_CONFIG__ALIGNMENT_MODE_MASK__VI 0x00000018L
#define SH_MEM_CONFIG__APE1_ATC_MASK__VI 0x00000800L
#define SH_MEM_CONFIG__APE1_MTYPE_MASK__VI 0x00000700L
#define SH_MEM_CONFIG__DEFAULT_MTYPE_MASK__VI 0x000000e0L
#define SH_MEM_CONFIG__PRIVATE_ATC_MASK__VI 0x00000004L
#define SLAVE_REQ_CREDIT_CNTL__BIF_XDMA_REQ_CREDIT_MASK__VI 0x7e000000L
#define SMBCLK_PAD_CNTL__SMBCLK_PAD_SLEW_MASK__VI 0x00000200L
#define SMBDAT_PAD_CNTL__SMBDAT_PAD_SLEW_MASK__VI 0x00000200L
#define SMBUS_BACO_DUMMY__SMBUS_BACO_DUMMY_DATA_MASK__VI 0xffffffffL
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD0_MASK__VI 0x000000ffL
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD1_MASK__VI 0x0000ff00L
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD2_MASK__VI 0x00ff0000L
#define SMBUS_BLKRD_CMD_CTRL0__SMB_BLK_RD_CMD3_MASK__VI 0xff000000L
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD4_MASK__VI 0x000000ffL
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD5_MASK__VI 0x0000ff00L
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD6_MASK__VI 0x00ff0000L
#define SMBUS_BLKRD_CMD_CTRL1__SMB_BLK_RD_CMD7_MASK__VI 0xff000000L
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD0_MASK__VI 0x000000ffL
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD1_MASK__VI 0x0000ff00L
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD2_MASK__VI 0x00ff0000L
#define SMBUS_BLKWR_CMD_CTRL0__SMB_BLK_WR_CMD3_MASK__VI 0xff000000L
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD4_MASK__VI 0x000000ffL
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD5_MASK__VI 0x0000ff00L
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD6_MASK__VI 0x00ff0000L
#define SMBUS_BLKWR_CMD_CTRL1__SMB_BLK_WR_CMD7_MASK__VI 0xff000000L
#define SMBUS_CNTL0__SMB_CPL_DUMMY_BYTE_MASK__VI 0x0000ff00L
#define SMBUS_CNTL0__SMB_DEFAULT_SLV_ADDR_MASK__VI 0x000000feL
#define SMBUS_CNTL0__SMB_NOTIFY_ARP_MAX_TIMES_MASK__VI 0x00070000L
#define SMBUS_CNTL0__THM_READY_MASK__VI 0x00100000L
#define SMBUS_CNTL1__SMB_BLK_RD_CMD_EN_MASK__VI 0x0001fe00L
#define SMBUS_CNTL1__SMB_BLK_WR_CMD_EN_MASK__VI 0x000001feL
#define SMBUS_CNTL1__SMB_TIMEOUT_EN_MASK__VI 0x00000001L
#define SMBUS_TIMING_CNTL0__SMB_FILTER_LEVEL_CONVERT_MARGIN_MASK__VI 0x3fc00000L
#define SMBUS_TIMING_CNTL0__SMB_TIMEOUT_MARGIN_MASK__VI 0x003fffffL
#define SMBUS_TIMING_CNTL1__SMB_BUS_FREE_MARGIN_MASK__VI 0x3ff00000L
#define SMBUS_TIMING_CNTL1__SMB_DAT_HOLD_TIME_MARGIN_MASK__VI 0x000007e0L
#define SMBUS_TIMING_CNTL1__SMB_DAT_SETUP_TIME_MARGIN_MASK__VI 0x0000001fL
#define SMBUS_TIMING_CNTL1__SMB_START_AND_STOP_TIMING_MARGIN_MASK__VI 0x000ff800L
#define SMBUS_TIMING_CNTL2__SMBCLK_LEVEL_CTRL_MARGIN_MASK__VI 0x07ffe000L
#define SMBUS_TIMING_CNTL2__SMB_SMBCLK_HIGHMAX_MARGIN_MASK__VI 0x00001fffL
#define SMBUS_TRIGGER_CNTL__SMB_NOTIFY_ARP_TRIGGER_MASK__VI 0x00000100L
#define SMBUS_TRIGGER_CNTL__SMB_SOFT_RESET_TRIGGER_MASK__VI 0x00000001L
#define SMBUS_UDID_CNTL0__SMB_PRBS_INI_SEED_MASK__VI 0x7fffffffL
#define SMBUS_UDID_CNTL0__SMB_SRST_REGEN_UDID_EN_MASK__VI 0x80000000L
#define SMBUS_UDID_CNTL1__SMB_UDID_31_0_MASK__VI 0xffffffffL
#define SMBUS_UDID_CNTL2__ASF_MASK__VI 0x00000200L
#define SMBUS_UDID_CNTL2__IPMI_MASK__VI 0x00000400L
#define SMBUS_UDID_CNTL2__OEM_MASK__VI 0x00000100L
#define SMBUS_UDID_CNTL2__PEC_SUPPORTED_MASK__VI 0x00000001L
#define SMBUS_UDID_CNTL2__SMBUS_VERSION_MASK__VI 0x000000f0L
#define SMBUS_UDID_CNTL2__UDID_VERSION_MASK__VI 0x0000000eL
#define SMU_ACTIVE_FCN_ID__VFID_MASK__VI 0x0000000fL
#define SMU_ACTIVE_FCN_ID__VF_MASK__VI 0x80000000L
#define SMU_AUTH_INPUT_DATA__AUTH_START_ADDR_MASK__VI 0x7fffffffL
#define SMU_AUTH_INPUT_DATA__AUTO_START_MASK__VI 0x80000000L
#define SMU_BIF_VDDGFX_PWR_STATUS__VDDGFX_GFX_PWR_OFF_MASK__VI 0x00000001L
#define SMU_CG_FPS_CNT__FPS_CNT_MASK__VI 0x000000ffL
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Cmp_Unit0_Pstate_MASK__VI 0x00000007L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Cmp_Unit1_Pstate_MASK__VI 0x00000070L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Cur_Core_Vid_Pstate_MASK__VI 0x03800000L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Cur_Nb_Vid_Pstate_MASK__VI 0x0c000000L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Pwr_Mgmt_Req_Act1_MASK__VI 0x40000000L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Pwr_Mgmt_Req_Act2_MASK__VI 0x80000000L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Pwr_Mgmt_Req_Wait_MASK__VI 0x10000000L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__RESERVED0_MASK__VI 0x007fff80L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__RESERVED1_MASK__VI 0x00000008L
#define SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__Vid_Transition_Act_MASK__VI 0x20000000L
#define SMU_DC_CNTL__CG_DCO_CLK_SLOW_MASK__VI 0x00000001L
#define SMU_DC_CNTL__DCO_CG_CLK_SLOW_ACK_MASK__VI 0x00000004L
#define SMU_DC_CNTL__DC_SMU_EVENT_INTERRUPT_MASK__VI 0x00000002L
#define SMU_DMA_ACTIVE_SAMPLE__SB_CORE_SEL_MASK__VI 0x0000f000L
#define SMU_IND_DATA_0__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_1__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_2__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_3__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_4__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_5__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_6__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_DATA_7__SMC_IND_DATA_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_0__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_1__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_2__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_3__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_4__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_5__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_6__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_IND_INDEX_7__SMC_IND_ADDR_MASK__VI 0xffffffffL
#define SMU_MP1_RLC2MP_RESP__CONTENT_MASK__VI 0xffffffffL
#define SMU_MP1_SRBM2P_MSG_5__CONTENT_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_0__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_100__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_101__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_102__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_103__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_104__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_105__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_106__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_107__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_108__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_109__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_10__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_110__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_111__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_112__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_113__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_114__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_115__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_116__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_117__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_118__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_119__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_11__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_120__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_121__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_122__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_123__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_124__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_125__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_126__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_127__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_12__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_13__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_14__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_15__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_16__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_17__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_18__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_19__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_1__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_20__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_21__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_22__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_23__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_24__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_25__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_26__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_27__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_28__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_29__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_2__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_30__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_31__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_32__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_33__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_34__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_35__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_36__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_37__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_38__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_39__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_3__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_40__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_41__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_42__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_43__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_44__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_45__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_46__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_47__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_48__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_49__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_4__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_50__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_51__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_52__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_53__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_54__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_55__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_56__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_57__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_58__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_59__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_5__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_60__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_61__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_62__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_63__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_64__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_65__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_66__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_67__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_68__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_69__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_6__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_70__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_71__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_72__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_73__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_74__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_75__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_76__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_77__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_78__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_79__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_7__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_80__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_81__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_82__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_83__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_84__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_85__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_86__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_87__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_88__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_89__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_8__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_90__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_91__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_92__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_93__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_94__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_95__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_96__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_97__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_98__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_99__DATA_MASK__VI 0xffffffffL
#define SMU_PM_STATUS_9__DATA_MASK__VI 0xffffffffL
#define SMU_PSTATE_COMPUTE_UNIT_0__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_COMPUTE_UNIT_0__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_COMPUTE_UNIT_0__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_COMPUTE_UNIT_0__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_COMPUTE_UNIT_0__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_COMPUTE_UNIT_0__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_COMPUTE_UNIT_0__RESERVED0_MASK__VI 0xe0000000L
#define SMU_PSTATE_COMPUTE_UNIT_0__RESERVED1_MASK__VI 0x07fe0000L
#define SMU_PSTATE_COMPUTE_UNIT_1__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_COMPUTE_UNIT_1__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_COMPUTE_UNIT_1__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_COMPUTE_UNIT_1__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_COMPUTE_UNIT_1__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_COMPUTE_UNIT_1__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_COMPUTE_UNIT_1__RESERVED0_MASK__VI 0xe0000000L
#define SMU_PSTATE_COMPUTE_UNIT_1__RESERVED1_MASK__VI 0x07fe0000L
#define SMU_PSTATE_CONFIGURATION_0__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_0__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_0__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_0__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_0__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_0__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_0__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_0__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_0__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_1__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_1__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_1__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_1__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_1__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_1__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_1__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_1__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_1__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_2__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_2__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_2__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_2__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_2__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_2__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_2__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_2__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_2__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_3__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_3__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_3__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_3__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_3__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_3__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_3__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_3__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_3__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_4__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_4__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_4__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_4__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_4__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_4__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_4__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_4__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_4__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_5__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_5__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_5__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_5__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_5__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_5__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_5__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_5__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_5__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_6__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_6__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_6__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_6__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_6__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_6__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_6__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_6__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_6__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION_7__Cpu_Did_MASK__VI 0x000001c0L
#define SMU_PSTATE_CONFIGURATION_7__Cpu_Fid_MASK__VI 0x0000003fL
#define SMU_PSTATE_CONFIGURATION_7__Cpu_Vid7_MASK__VI 0x10000000L
#define SMU_PSTATE_CONFIGURATION_7__Cpu_Vid_6_0_MASK__VI 0x0000fe00L
#define SMU_PSTATE_CONFIGURATION_7__IddDiv_MASK__VI 0x06000000L
#define SMU_PSTATE_CONFIGURATION_7__IddValue_MASK__VI 0x01fe0000L
#define SMU_PSTATE_CONFIGURATION_7__Nb_Pstate_MASK__VI 0x00010000L
#define SMU_PSTATE_CONFIGURATION_7__Pstate_En_MASK__VI 0x08000000L
#define SMU_PSTATE_CONFIGURATION_7__RESERVED_MASK__VI 0xe0000000L
#define SMU_PSTATE_CONFIGURATION__Priority_Selector_MASK__VI 0x00000001L
#define SMU_PSTATE_CONFIGURATION__Pstate_CC6_Exit_MASK__VI 0x00000004L
#define SMU_PSTATE_CONFIGURATION__Pstate_Req_Exit_MASK__VI 0x00000002L
#define SMU_PSTATE_CONFIGURATION__RESERVED_MASK__VI 0xfffffff8L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit0_Smu_Pstate_Active_MASK__VI 0x00000002L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit0_Smu_Pstate_Request_MASK__VI 0x00000001L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit1_Smu_Pstate_Active_MASK__VI 0x00000008L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit1_Smu_Pstate_Request_MASK__VI 0x00000004L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit2_Smu_Pstate_Active_MASK__VI 0x00000020L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit2_Smu_Pstate_Request_MASK__VI 0x00000010L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit3_Smu_Pstate_Active_MASK__VI 0x00000080L
#define SMU_PSTATE_CONTROL_AND_STATUS__Cmp_Unit3_Smu_Pstate_Request_MASK__VI 0x00000040L
#define SMU_PSTATE_CONTROL_AND_STATUS__RESERVED_MASK__VI 0xffffff00L
#define SMU_RLC_RESPONSE__RESP_MASK__VI 0xffffffffL
#define SMU_TCON_0__TCON_DATA_MASK__VI 0x00000fffL
#define SMU_TP_SHORT_INIT__RESERVED_MASK__VI 0xffffff00L
#define SMU_TP_SHORT_INIT__TP_SHORT_INIT_MASK__VI 0x000000ffL
#define SMU_UVD_CNTL__UVD_CG_CLK_SWITCH_ACK_MASK__VI 0x00000001L
#define SMU_VCE_CNTL__VCE_CG_CLK_SLOW_ACK_MASK__VI 0x00000001L
#define SMU_VCE_CNTL__VCE_CG_CLK_SWITCH_ACK_MASK__VI 0x00000002L
#define SMU_VF_ENABLE__VF_ENABLE_MASK__VI 0x00000001L
#define SMU_VIRT_RESET_REQ__PF_MASK__VI 0x80000000L
#define SMU_VIRT_RESET_REQ__VF_MASK__VI 0x0000ffffL
#define SPI_COMPUTE_WF_CTX_SAVE__DONE_INTERRUPT_EN_MASK__VI 0x00000004L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_INTERRUPT_EN_MASK__VI 0x00000002L
#define SPI_COMPUTE_WF_CTX_SAVE__GDS_REQ_BUSY_MASK__VI 0x40000000L
#define SPI_COMPUTE_WF_CTX_SAVE__INITIATE_MASK__VI 0x00000001L
#define SPI_COMPUTE_WF_CTX_SAVE__SAVE_BUSY_MASK__VI 0x80000000L
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_GRANT_CYCLE_OVHD_MASK__VI 0x000000f0L
#define SPI_CONFIG_CNTL_2__CONTEXT_SAVE_WAIT_GDS_REQUEST_CYCLE_OVHD_MASK__VI 0x0000000fL
#define SPI_DSM_CNTL__SPI_Enable_Single_Write_MASK__VI 0x00000004L
#define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data0_MASK__VI 0x00000001L
#define SPI_DSM_CNTL__Sel_DSM_SPI_Irritator_data1_MASK__VI 0x00000002L
#define SPI_DSM_CNTL__UNUSED_MASK__VI 0xfffffff8L
#define SPI_EDC_CNT__SED_MASK__VI 0x000000ffL
#define SPI_GDBG_WAVE_CNTL__STALL_VMID_MASK__VI 0x0001fffeL
#define SPI_GFX_CNTL__RESET_COUNTS_MASK__VI 0x00000001L
#define SPI_PS_INPUT_CNTL_0__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_0__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_0__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_0__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_0__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_0__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_10__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_10__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_10__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_10__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_10__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_10__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_11__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_11__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_11__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_11__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_11__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_11__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_12__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_12__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_12__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_12__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_12__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_12__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_13__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_13__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_13__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_13__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_13__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_13__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_14__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_14__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_14__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_14__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_14__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_14__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_15__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_15__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_15__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_15__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_15__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_15__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_16__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_16__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_16__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_16__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_16__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_16__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_17__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_17__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_17__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_17__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_17__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_17__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_18__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_18__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_18__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_18__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_18__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_18__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_19__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_19__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_19__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_19__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_19__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_19__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_1__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_1__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_1__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_1__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_1__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_1__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_20__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_20__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_20__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_20__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_20__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_21__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_21__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_21__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_21__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_21__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_22__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_22__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_22__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_22__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_22__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_23__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_23__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_23__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_23__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_23__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_24__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_24__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_24__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_24__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_24__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_25__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_25__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_25__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_25__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_25__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_26__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_26__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_26__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_26__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_26__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_27__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_27__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_27__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_27__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_28__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_28__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_28__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_28__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_28__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_29__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_29__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_29__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_29__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_29__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_2__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_2__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_2__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_2__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_2__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_2__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_30__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_30__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_30__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_30__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_30__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_31__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_31__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_31__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_31__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_31__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_3__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_3__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_3__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_3__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_3__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_3__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_4__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_4__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_4__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_4__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_4__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_4__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_5__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_5__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_5__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_5__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_5__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_5__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_6__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_6__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_6__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_6__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_6__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_6__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_7__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_7__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_7__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_7__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_7__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_7__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_8__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_8__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_8__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_8__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_8__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_8__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_PS_INPUT_CNTL_9__ATTR0_VALID_MASK__VI 0x01000000L
#define SPI_PS_INPUT_CNTL_9__ATTR1_VALID_MASK__VI 0x02000000L
#define SPI_PS_INPUT_CNTL_9__DEFAULT_VAL_ATTR1_MASK__VI 0x00600000L
#define SPI_PS_INPUT_CNTL_9__FP16_INTERP_MODE_MASK__VI 0x00080000L
#define SPI_PS_INPUT_CNTL_9__PT_SPRITE_TEX_ATTR1_MASK__VI 0x00800000L
#define SPI_PS_INPUT_CNTL_9__USE_DEFAULT_ATTR1_MASK__VI 0x00100000L
#define SPI_RESOURCE_RESERVE_CU_12__BARRIERS_MASK__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_12__LDS_MASK__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_12__SGPR_MASK__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_12__VGPR_MASK__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_12__WAVES_MASK__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_13__BARRIERS_MASK__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_13__LDS_MASK__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_13__SGPR_MASK__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_13__VGPR_MASK__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_13__WAVES_MASK__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_14__BARRIERS_MASK__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_14__LDS_MASK__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_14__SGPR_MASK__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_14__VGPR_MASK__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_14__WAVES_MASK__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_CU_15__BARRIERS_MASK__VI 0x00078000L
#define SPI_RESOURCE_RESERVE_CU_15__LDS_MASK__VI 0x00000f00L
#define SPI_RESOURCE_RESERVE_CU_15__SGPR_MASK__VI 0x000000f0L
#define SPI_RESOURCE_RESERVE_CU_15__VGPR_MASK__VI 0x0000000fL
#define SPI_RESOURCE_RESERVE_CU_15__WAVES_MASK__VI 0x00007000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__EN_MASK__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_12__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_12__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_13__EN_MASK__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_13__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_13__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_14__EN_MASK__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_14__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_RESOURCE_RESERVE_EN_CU_15__EN_MASK__VI 0x00000001L
#define SPI_RESOURCE_RESERVE_EN_CU_15__QUEUE_MASK_MASK__VI 0x00ff0000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__RESERVE_SPACE_ONLY_MASK__VI 0x01000000L
#define SPI_RESOURCE_RESERVE_EN_CU_15__TYPE_MASK_MASK__VI 0x0000fffeL
#define SPI_SHADER_PGM_RSRC2_VS__DISPATCH_DRAW_EN_MASK__VI 0x01000000L
#define SPI_SHADER_PGM_RSRC3_ES__GROUP_FIFO_DEPTH_MASK__VI 0xfc000000L
#define SPI_SHADER_PGM_RSRC3_GS__GROUP_FIFO_DEPTH_MASK__VI 0xfc000000L
#define SPI_SHADER_PGM_RSRC3_HS__GROUP_FIFO_DEPTH_MASK__VI 0x0000fc00L
#define SPI_SHADER_PGM_RSRC3_LS__GROUP_FIFO_DEPTH_MASK__VI 0xfc000000L
#define SPI_SLAVE_DEBUG_BUSY__SAVE_CTX_BUSY_MASK__VI 0x00400000L
#define SPI_START_PHASE__SGPR_START_PHASE_MASK__VI 0x0000000cL
#define SPI_START_PHASE__VGPR_START_PHASE_MASK__VI 0x00000003L
#define SPI_START_PHASE__WAVE_START_PHASE_MASK__VI 0x00000030L
#define SPI_WCL_PIPE_PERCENT_CS0__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS1__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS2__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS3__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS4__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS5__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS6__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_CS7__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_GFX__ES_GRP_VALUE_MASK__VI 0x003e0000L
#define SPI_WCL_PIPE_PERCENT_GFX__GS_GRP_VALUE_MASK__VI 0x07c00000L
#define SPI_WCL_PIPE_PERCENT_GFX__HS_GRP_VALUE_MASK__VI 0x0001f000L
#define SPI_WCL_PIPE_PERCENT_GFX__LS_GRP_VALUE_MASK__VI 0x00000f80L
#define SPI_WCL_PIPE_PERCENT_GFX__VALUE_MASK__VI 0x0000007fL
#define SPI_WCL_PIPE_PERCENT_HP3D__ES_GRP_VALUE_MASK__VI 0x003e0000L
#define SPI_WCL_PIPE_PERCENT_HP3D__GS_GRP_VALUE_MASK__VI 0x07c00000L
#define SPI_WCL_PIPE_PERCENT_HP3D__HS_GRP_VALUE_MASK__VI 0x0001f000L
#define SPI_WCL_PIPE_PERCENT_HP3D__LS_GRP_VALUE_MASK__VI 0x00000f80L
#define SPI_WCL_PIPE_PERCENT_HP3D__VALUE_MASK__VI 0x0000007fL
#define SPMI_C6_STATE_0__SPMI_IF_COUNTER_ADDRESS_C6_MASK__VI 0x0000fffcL
#define SPMI_CONFIG0_0__SPMI_ENABLE_MASK__VI 0x00000001L
#define SPMI_CONFIG0_0__SPMI_PATH_DISABLE_DELAY_CYCLES_MASK__VI 0x07c00000L
#define SPMI_CONFIG0_0__SPMI_PATH_ENABLE_DELAY_CYCLES_MASK__VI 0x003e0000L
#define SPMI_CONFIG0_0__SPMI_PATH_NUM_TIMING_FLOPS_MASK__VI 0x0000007cL
#define SPMI_CONFIG0_0__SPMI_SIGNALING_DELAY_CYCLES_MASK__VI 0x00000f80L
#define SPMI_CONFIG0_0__SPMI_SIGNALING_HOLD_CYCLES_MASK__VI 0x0001f000L
#define SPMI_CONFIG1_0__SPMI_CHAIN_SIZE_MASK__VI 0x0000ffe0L
#define SPMI_CONFIG1_0__SPMI_SIGNALING_RESET_HOLD_CYCLES_MASK__VI 0x0000001fL
#define SPMI_FORCE_CLOCK_GATERS__CLOCK_GATER_0_FORCE_MASK__VI 0x00000001L
#define SPMI_FORCE_CLOCK_GATERS__SRAM_CLOCK_GATER_FORCE_MASK__VI 0x00000100L
#define SPMI_RESET__SYNC_RESET_MASK__VI 0x80000000L
#define SPMI_SPARE_EX__SPARE_DATA_EX_MASK__VI 0xffffffffL
#define SPMI_SPARE__SPARE_DATA_MASK__VI 0xffffffffL
#define SPMI_SRAM_CLK_GATER__SRAM_CLK_GATER_EN_MASK__VI 0x00000001L
#define SPMI_SRAM_CLK_GATER__SRAM_CLK_GATER_TIMER_MASK__VI 0x000007feL
#define SQC_ATC_EDC_GATCL1_CNT__DCACHE_DATA_SEC_MASK__VI 0x00ff0000L
#define SQC_ATC_EDC_GATCL1_CNT__ICACHE_DATA_SEC_MASK__VI 0x000000ffL
#define SQC_CACHES__COMPLETE_MASK__VI 0x00010000L
#define SQC_CACHES__INVALIDATE_MASK__VI 0x00000004L
#define SQC_CACHES__TARGET_DATA_MASK__VI 0x00000002L
#define SQC_CACHES__TARGET_INST_MASK__VI 0x00000001L
#define SQC_CACHES__VOL_MASK__VI 0x00000010L
#define SQC_CACHES__WRITEBACK_MASK__VI 0x00000008L
#define SQC_CONFIG__EVICT_LRU_MASK__VI 0x00003000L
#define SQC_CONFIG__FORCE_1_BANK_MASK__VI 0x00008000L
#define SQC_CONFIG__FORCE_2_BANK_MASK__VI 0x00004000L
#define SQC_CONFIG__LS_DISABLE_CLOCKS_MASK__VI 0x00ff0000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKA_MASK__VI 0x00020000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKB_MASK__VI 0x00100000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKC_MASK__VI 0x00800000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_BANKD_MASK__VI 0x04000000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_DCACHE_GATCL1_MASK__VI 0x20000000L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKA_MASK__VI 0x00000004L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKB_MASK__VI 0x00000020L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKC_MASK__VI 0x00000100L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_BANKD_MASK__VI 0x00000800L
#define SQC_DSM_CNTL__EN_SINGLE_WR_ICACHE_GATCL1_MASK__VI 0x00004000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKA_MASK__VI 0x00018000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKB_MASK__VI 0x000c0000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKC_MASK__VI 0x00600000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_BANKD_MASK__VI 0x03000000L
#define SQC_DSM_CNTL__SEL_DATA_DCACHE_GATCL1_MASK__VI 0x18000000L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKA_MASK__VI 0x00000003L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKB_MASK__VI 0x00000018L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKC_MASK__VI 0x000000c0L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_BANKD_MASK__VI 0x00000600L
#define SQC_DSM_CNTL__SEL_DATA_ICACHE_GATCL1_MASK__VI 0x00003000L
#define SQC_EDC_CNT__DATA_DED_MASK__VI 0xff000000L
#define SQC_EDC_CNT__DATA_SEC_MASK__VI 0x00ff0000L
#define SQC_EDC_CNT__INST_DED_MASK__VI 0x0000ff00L
#define SQC_EDC_CNT__INST_SEC_MASK__VI 0x000000ffL
#define SQC_GATCL1_CNTL__DCACHE_FORCE_IN_ORDER_MASK__VI 0x00100000L
#define SQC_GATCL1_CNTL__DCACHE_FORCE_MISS_MASK__VI 0x00080000L
#define SQC_GATCL1_CNTL__DCACHE_INVALIDATE_ALL_VMID_MASK__VI 0x00040000L
#define SQC_GATCL1_CNTL__DCACHE_REDUCE_CACHE_SIZE_BY_2_MASK__VI 0x01800000L
#define SQC_GATCL1_CNTL__DCACHE_REDUCE_FIFO_DEPTH_BY_2_MASK__VI 0x00600000L
#define SQC_GATCL1_CNTL__ICACHE_FORCE_IN_ORDER_MASK__VI 0x08000000L
#define SQC_GATCL1_CNTL__ICACHE_FORCE_MISS_MASK__VI 0x04000000L
#define SQC_GATCL1_CNTL__ICACHE_INVALIDATE_ALL_VMID_MASK__VI 0x02000000L
#define SQC_GATCL1_CNTL__ICACHE_REDUCE_CACHE_SIZE_BY_2_MASK__VI 0xc0000000L
#define SQC_GATCL1_CNTL__ICACHE_REDUCE_FIFO_DEPTH_BY_2_MASK__VI 0x30000000L
#define SQC_GATCL1_CNTL__RESERVED_MASK__VI 0x0003ffffL
#define SQC_WRITEBACK__DIRTY_MASK__VI 0x00000002L
#define SQC_WRITEBACK__DWB_MASK__VI 0x00000001L
#define SQ_CMD__DATA_MASK__VI 0x00000700L
#define SQ_CONFIG__DEBUG_ONE_INST_CLAUSE_MASK__VI 0x00000400L
#define SQ_CONFIG__DEBUG_SINGLE_MEMOP_MASK__VI 0x00000200L
#define SQ_CONFIG__DISABLE_SMEM_SOFT_CLAUSE_MASK__VI 0x00020000L
#define SQ_CONFIG__DISABLE_VMEM_SOFT_CLAUSE_MASK__VI 0x00010000L
#define SQ_CONFIG__ENABLE_HIPRIO_ON_EXP_RDY_VS_MASK__VI 0x00040000L
#define SQ_CONFIG__PRIO_VAL_ON_EXP_RDY_VS_MASK__VI 0x00180000L
#define SQ_CONFIG__REPLAY_SLEEP_CNT_MASK__VI 0x01e00000L
#define SQ_DEBUG_STS_GLOBAL3__FIFO_LEVEL_HOST_REG_MASK__VI 0x000003f0L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE01_MASK__VI 0x00040000L
#define SQ_DSM_CNTL__LDS_ENABLE_SINGLE_WRITE23_MASK__VI 0x00200000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA0_MASK__VI 0x00010000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA1_MASK__VI 0x00020000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA2_MASK__VI 0x00080000L
#define SQ_DSM_CNTL__SEL_DSM_LDS_IRRITATOR_DATA3_MASK__VI 0x00100000L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA0_MASK__VI 0x00000100L
#define SQ_DSM_CNTL__SEL_DSM_SGPR_IRRITATOR_DATA1_MASK__VI 0x00000200L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA0_MASK__VI 0x01000000L
#define SQ_DSM_CNTL__SEL_DSM_SP_IRRITATOR_DATA1_MASK__VI 0x02000000L
#define SQ_DSM_CNTL__SGPR_ENABLE_SINGLE_WRITE_MASK__VI 0x00000400L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_0_MASK__VI 0x00000004L
#define SQ_DSM_CNTL__SPI_BACKPRESSURE_1_MASK__VI 0x00000008L
#define SQ_DSM_CNTL__SP_ENABLE_SINGLE_WRITE_MASK__VI 0x04000000L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_0_MASK__VI 0x00000001L
#define SQ_DSM_CNTL__WAVEFRONT_STALL_1_MASK__VI 0x00000002L
#define SQ_DS_0__GDS_MASK__SI__CI 0x00020000L
#define SQ_DS_0__GDS_MASK__VI 0x00010000L
#define SQ_DS_0__OP_MASK__SI__CI 0x03fc0000L
#define SQ_DS_0__OP_MASK__VI 0x01fe0000L
#define SQ_EDC_DED_CNT__LDS_DED_MASK__VI 0x000000ffL
#define SQ_EDC_DED_CNT__SGPR_DED_MASK__VI 0x0000ff00L
#define SQ_EDC_DED_CNT__VGPR_DED_MASK__VI 0x00ff0000L
#define SQ_EDC_INFO__SIMD_ID_MASK__VI 0x00000030L
#define SQ_EDC_INFO__SOURCE_MASK__VI 0x000001c0L
#define SQ_EDC_INFO__VM_ID_MASK__VI 0x00001e00L
#define SQ_EDC_INFO__WAVE_ID_MASK__VI 0x0000000fL
#define SQ_EDC_SEC_CNT__LDS_SEC_MASK__VI 0x000000ffL
#define SQ_EDC_SEC_CNT__SGPR_SEC_MASK__VI 0x0000ff00L
#define SQ_EDC_SEC_CNT__VGPR_SEC_MASK__VI 0x00ff0000L
#define SQ_IMG_RSRC_WORD6__ALPHA_IS_ON_MSB_MASK__VI 0x00400000L
#define SQ_IMG_RSRC_WORD6__COLOR_TRANSFORM_MASK__VI 0x00800000L
#define SQ_IMG_RSRC_WORD6__COMPRESSION_EN_MASK__VI 0x00200000L
#define SQ_IMG_RSRC_WORD6__LOST_ALPHA_BITS_MASK__VI 0x0f000000L
#define SQ_IMG_RSRC_WORD6__LOST_COLOR_BITS_MASK__VI 0xf0000000L
#define SQ_IMG_RSRC_WORD7__META_DATA_ADDRESS_MASK__VI 0xffffffffL
#define SQ_IMG_SAMP_WORD0__COMPAT_MODE_MASK__VI 0x80000000L
#define SQ_IMG_SAMP_WORD2__ANISO_OVERRIDE_MASK__VI 0x80000000L
#define SQ_M0_GPR_IDX_WORD__INDEX_MASK__VI 0x000000ffL
#define SQ_M0_GPR_IDX_WORD__VDST_REL_MASK__VI 0x00008000L
#define SQ_M0_GPR_IDX_WORD__VSRC0_REL_MASK__VI 0x00001000L
#define SQ_M0_GPR_IDX_WORD__VSRC1_REL_MASK__VI 0x00002000L
#define SQ_M0_GPR_IDX_WORD__VSRC2_REL_MASK__VI 0x00004000L
#define SQ_MIMG_1__D16_MASK__VI 0x80000000L
#define SQ_MTBUF_0__OP_MASK__SI__CI 0x00070000L
#define SQ_MTBUF_0__OP_MASK__VI 0x00078000L
#define SQ_MUBUF_0__SLC_MASK__VI 0x00020000L
#define SQ_SMEM_0__ENCODING_MASK__VI 0xfc000000L
#define SQ_SMEM_0__GLC_MASK__VI 0x00010000L
#define SQ_SMEM_0__IMM_MASK__VI 0x00020000L
#define SQ_SMEM_0__OP_MASK__VI 0x03fc0000L
#define SQ_SMEM_0__SBASE_MASK__VI 0x0000003fL
#define SQ_SMEM_0__SDATA_MASK__VI 0x00001fc0L
#define SQ_SMEM_1__OFFSET_MASK__VI 0x000fffffL
#define SQ_THREAD_TRACE_TOKEN_MASK2__INST_MASK_MASK__VI 0xffffffffL
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK__SI__CI 0x0000f000L
#define SQ_THREAD_TRACE_WORD_INST__INST_TYPE_MASK__VI 0x0000f800L
#define SQ_VOP3_0_SDST_ENC__CLAMP_MASK__VI 0x00008000L
#define SQ_VOP3_0_SDST_ENC__OP_MASK__SI__CI 0x03fe0000L
#define SQ_VOP3_0_SDST_ENC__OP_MASK__VI 0x03ff0000L
#define SQ_VOP3_0__CLAMP_MASK__SI__CI 0x00000800L
#define SQ_VOP3_0__CLAMP_MASK__VI 0x00008000L
#define SQ_VOP3_0__OP_MASK__SI__CI 0x03fe0000L
#define SQ_VOP3_0__OP_MASK__VI 0x03ff0000L
#define SQ_VOP_DPP__BANK_MASK_MASK__VI 0x0f000000L
#define SQ_VOP_DPP__BOUND_CTRL_MASK__VI 0x00080000L
#define SQ_VOP_DPP__DPP_CTRL_MASK__VI 0x0001ff00L
#define SQ_VOP_DPP__ROW_MASK_MASK__VI 0xf0000000L
#define SQ_VOP_DPP__SRC0_ABS_MASK__VI 0x00200000L
#define SQ_VOP_DPP__SRC0_MASK__VI 0x000000ffL
#define SQ_VOP_DPP__SRC0_NEG_MASK__VI 0x00100000L
#define SQ_VOP_DPP__SRC1_ABS_MASK__VI 0x00800000L
#define SQ_VOP_DPP__SRC1_NEG_MASK__VI 0x00400000L
#define SQ_VOP_SDWA__CLAMP_MASK__VI 0x00002000L
#define SQ_VOP_SDWA__DST_SEL_MASK__VI 0x00000700L
#define SQ_VOP_SDWA__DST_UNUSED_MASK__VI 0x00001800L
#define SQ_VOP_SDWA__SRC0_ABS_MASK__VI 0x00200000L
#define SQ_VOP_SDWA__SRC0_MASK__VI 0x000000ffL
#define SQ_VOP_SDWA__SRC0_NEG_MASK__VI 0x00100000L
#define SQ_VOP_SDWA__SRC0_SEL_MASK__VI 0x00070000L
#define SQ_VOP_SDWA__SRC0_SEXT_MASK__VI 0x00080000L
#define SQ_VOP_SDWA__SRC1_ABS_MASK__VI 0x20000000L
#define SQ_VOP_SDWA__SRC1_NEG_MASK__VI 0x10000000L
#define SQ_VOP_SDWA__SRC1_SEL_MASK__VI 0x07000000L
#define SQ_VOP_SDWA__SRC1_SEXT_MASK__VI 0x08000000L
#define SQ_WAVE_IB_DBG0__ECC_ST_MASK__SI__CI 0x00c00000L
#define SQ_WAVE_IB_DBG0__ECC_ST_MASK__VI 0x03000000L
#define SQ_WAVE_IB_DBG0__HYB_CNT_MASK__SI__CI 0x06000000L
#define SQ_WAVE_IB_DBG0__HYB_CNT_MASK__VI 0x18000000L
#define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK__SI__CI 0x00070000L
#define SQ_WAVE_IB_DBG0__INST_STR_ST_MASK__VI 0x000f0000L
#define SQ_WAVE_IB_DBG0__IS_HYB_MASK__SI__CI 0x01000000L
#define SQ_WAVE_IB_DBG0__IS_HYB_MASK__VI 0x04000000L
#define SQ_WAVE_IB_DBG0__KILL_MASK__VI 0x20000000L
#define SQ_WAVE_IB_DBG0__MISC_CNT_MASK__SI__CI 0x00380000L
#define SQ_WAVE_IB_DBG0__MISC_CNT_MASK__VI 0x00f00000L
#define SQ_WAVE_IB_DBG0__NEED_KILL_IFETCH_MASK__VI 0x40000000L
#define SQ_WAVE_IB_DBG1__IXNACK_MASK__VI 0x00000001L
#define SQ_WAVE_IB_DBG1__QCNT_MASK__VI 0x00000f00L
#define SQ_WAVE_IB_DBG1__TA_NEED_RESET_MASK__VI 0x00000004L
#define SQ_WAVE_IB_DBG1__XCNT_MASK__VI 0x000000f0L
#define SQ_WAVE_IB_DBG1__XNACK_MASK__VI 0x00000002L
#define SQ_WAVE_IB_STS__FIRST_REPLAY_MASK__VI 0x00008000L
#define SQ_WAVE_IB_STS__RCNT_MASK__VI 0x000f0000L
#define SQ_WAVE_MODE__GPR_IDX_EN_MASK__VI 0x08000000L
#define SQ_WAVE_PC_HI__PC_HI_MASK__SI__CI 0x000000ffL
#define SQ_WAVE_PC_HI__PC_HI_MASK__VI 0x0000ffffL
#define SQ_WAVE_STATUS__ALLOW_REPLAY_MASK__VI 0x00400000L
#define SQ_WAVE_STATUS__USER_PRIO_MASK__VI 0x00000018L
#define SQ_WAVE_TRAPSTS__SAVECTX_MASK__VI 0x00000400L
#define SQ_WREXEC_EXEC_HI__ADDR_HI_MASK__VI 0x0000ffffL
#define SQ_WREXEC_EXEC_HI__ATC_MASK__VI 0x08000000L
#define SQ_WREXEC_EXEC_HI__FIRST_WAVE_MASK__VI 0x04000000L
#define SQ_WREXEC_EXEC_HI__MSB_MASK__VI 0x80000000L
#define SQ_WREXEC_EXEC_HI__MTYPE_MASK__VI 0x70000000L
#define SQ_WREXEC_EXEC_LO__ADDR_LO_MASK__VI 0xffffffffL
#define SRBM_BIF_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_BIF_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_BIF_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_BIF_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_BIF_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_BIF_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_BIF_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_BIF_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_BIF_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_BIF_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_BIF_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_BIF_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_BIF_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_BIF_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_BIF_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_BIF_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_BIF_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_BIF_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_BIF_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_BIF_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_BIF_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_BIF_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_BIF_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_BIF_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_BIF_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_BIF_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_BIF_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_CAM_INDEX__CAM_INDEX_MASK__SI__CI 0x00000007L
#define SRBM_CAM_INDEX__CAM_INDEX_MASK__VI 0x00000003L
#define SRBM_CNTL__PWR_GFX3D_REQUEST_HALT_MASK__VI 0x00080000L
#define SRBM_CNTL__REPORT_LAST_RDERR_MASK__VI 0x00040000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_CPU_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_CPU_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_CPU_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_CPU_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_CPU_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_CPU_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_CPU_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_CPU_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_CPU_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_CPU_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_CPU_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_CPU_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_CPU_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_CPU_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_CPU_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_CPU_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_CPU_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_CPU_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_CPU_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_CPU_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_CPU_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_CPU_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_CPU_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_CPU_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_CPU_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_CPU_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_DEBUG_SNAPSHOT2__VCE1_RDY_MASK__VI 0x00000001L
#define SRBM_DEBUG_SNAPSHOT__GIONB_RDY_MASK__VI 0x00000002L
#define SRBM_DEBUG_SNAPSHOT__ISP_RDY_MASK__VI 0x80000000L
#define SRBM_DEBUG_SNAPSHOT__ODE_RDY_MASK__VI 0x00001000L
#define SRBM_DEBUG_SNAPSHOT__SAMMSP_RDY_MASK__VI 0x00000008L
#define SRBM_DEBUG_SNAPSHOT__SAMSCP_RDY_MASK__VI 0x40000000L
#define SRBM_DEBUG_SNAPSHOT__VCE0_RDY_MASK__VI 0x20000000L
#define SRBM_DEBUG_SNAPSHOT__VP8_RDY_MASK__VI 0x00000400L
#define SRBM_DEBUG__ISP_CLOCK_DOMAIN_OVERRIDE_MASK__VI 0x00000400L
#define SRBM_DEBUG__VP8_CLOCK_DOMAIN_OVERRIDE_MASK__VI 0x00000800L
#define SRBM_DSM_TRIG_CNTL0__DSM_TRIG_ADDR_MASK__VI 0x0000ffffL
#define SRBM_DSM_TRIG_CNTL0__DSM_TRIG_OP_MASK__VI 0x00010000L
#define SRBM_DSM_TRIG_CNTL1__DSM_TRIG_WD_MASK__VI 0xffffffffL
#define SRBM_DSM_TRIG_MASK0__DSM_TRIG_ADDR_MASK_MASK__VI 0x0000ffffL
#define SRBM_DSM_TRIG_MASK0__DSM_TRIG_OP_MASK_MASK__VI 0x00010000L
#define SRBM_DSM_TRIG_MASK1__DSM_TRIG_WD_MASK_MASK__VI 0xffffffffL
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_ADDRESS_MASK__VI 0x0003fffcL
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_VFID_MASK__VI 0x00f00000L
#define SRBM_FIREWALL_ERROR_ADDR__ACCESS_VF_MASK__VI 0x00080000L
#define SRBM_FIREWALL_ERROR_ADDR__FIREWALL_VIOLATION_MASK__VI 0x80000000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_ACP_MASK__VI 0x00000002L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_BIFHYP_MASK__VI 0x00100000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_BIF_MASK__VI 0x00000001L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_CPU_MASK__VI 0x00008000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_DRM_MASK__VI 0x00000010L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_GRBM_MASK__VI 0x00001000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_ISP_MASK__VI 0x00010000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_PEER_MASK__VI 0x00004000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_RLCHYP_MASK__VI 0x00040000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SAMMSP_MASK__VI 0x00000008L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SAMSCP_MASK__VI 0x00000004L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA0_MASK__VI 0x00000200L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA1_MASK__VI 0x00000100L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA2_MASK__VI 0x00000080L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SDMA3_MASK__VI 0x00000040L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SMUHYP_MASK__VI 0x00080000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_SMU_MASK__VI 0x00002000L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_TST_MASK__VI 0x00000020L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_UVD_MASK__VI 0x00000400L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_VCE0_MASK__VI 0x00000800L
#define SRBM_FIREWALL_ERROR_SRC__ACCESS_REQUESTER_VCE1_MASK__VI 0x00020000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_BIF_ADDR_OVERFLOW_MASK__VI 0x04000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_FIREWALL_VIOLATION_MASK__VI 0x01000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_HAR_REGIONSIZE_OVERFLOW_MASK__VI 0x02000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_P2SRP_FIREWALL_VIOLATION_MASK__VI 0x10000000L
#define SRBM_FIREWALL_ERROR_SRC__RAERR_P2SRP_REGIONSIZE_OVERFLOW_MASK__VI 0x08000000L
#define SRBM_GFX_CNTL_DATA__MEID_MASK__VI 0x0000000cL
#define SRBM_GFX_CNTL_DATA__PIPEID_MASK__VI 0x00000003L
#define SRBM_GFX_CNTL_DATA__QUEUEID_MASK__VI 0x00000700L
#define SRBM_GFX_CNTL_DATA__VMID_MASK__VI 0x000000f0L
#define SRBM_GFX_CNTL_SELECT__SRBM_GFX_CNTL_SEL_MASK__VI 0x0000000fL
#define SRBM_GRBM_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_GRBM_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_GRBM_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_INT_ACK__RAERR_INT_ACK_MASK__VI 0x00000002L
#define SRBM_INT_CNTL__RAERR_INT_MASK_MASK__VI 0x00000002L
#define SRBM_INT_STATUS__RAERR_INT_STAT_MASK__VI 0x00000002L
#define SRBM_ISP_CLKEN_CNTL__POST_DELAY_CNT_MASK__VI 0x00001f00L
#define SRBM_ISP_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__VI 0x0000000fL
#define SRBM_ISP_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_ISP_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_ISP_DOMAIN_ADDR1__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_ISP_DOMAIN_ADDR1__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_ISP_DOMAIN_ADDR2__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_ISP_DOMAIN_ADDR2__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR1__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR1__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR2__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR2__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR3__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR3__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR4__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR4__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR5__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR5__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_MC_DOMAIN_ADDR6__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_MC_DOMAIN_ADDR6__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_PEER_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_PEER_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_PEER_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_PEER_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_PEER_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_PEER_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_PEER_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_PEER_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_PEER_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_PEER_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_PEER_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_PEER_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_PEER_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_PEER_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_PEER_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_PEER_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_PEER_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_PEER_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_PEER_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_PEER_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_PEER_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_PEER_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_PEER_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_PEER_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_PEER_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_PEER_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_PEER_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_PF_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_PF_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_PF_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_PF_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_PF_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_PF_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_PF_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_PF_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_PF_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_PF_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_PF_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_PF_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_PF_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_PF_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_PF_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_PF_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_PF_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_PF_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_PF_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_PF_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_PF_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_PF_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_PF_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_PF_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_PF_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_PF_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_PF_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_PF_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_PF_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_PF_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_PF_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_PF_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_PF_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_PF_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_PF_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_PF_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_PF_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_PF_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_PF_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_PF_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_PF_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_PF_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_PF_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_PF_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_PF_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_PF_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_PF_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_PF_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_PF_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_PF_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_READ_CNTL__READ_TIMEOUT_MASK__VI 0x00ffffffL
#define SRBM_READ_ERROR2__READ_REQUESTER_ACP_MASK__VI 0x00000001L
#define SRBM_READ_ERROR2__READ_REQUESTER_ISP_MASK__VI 0x00000002L
#define SRBM_READ_ERROR2__READ_REQUESTER_VCE1_MASK__VI 0x00000004L
#define SRBM_READ_ERROR2__READ_VFID_MASK__VI 0x0f000000L
#define SRBM_READ_ERROR2__READ_VF_MASK__VI 0x00800000L
#define SRBM_READ_ERROR__READ_REQUESTER_SAMMSP_MASK__VI 0x00800000L
#define SRBM_READ_ERROR__READ_REQUESTER_SAMSCP_MASK__VI 0x08000000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA2_MASK__VI 0x00080000L
#define SRBM_READ_ERROR__READ_REQUESTER_SDMA3_MASK__VI 0x00040000L
#define SRBM_READ_ERROR__READ_REQUESTER_VCE0_MASK__VI 0x00100000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_SDMA0_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_SDMA0_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_SDMA_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR1__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR1__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR2__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR2__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SDMA_DOMAIN_ADDR3__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SDMA_DOMAIN_ADDR3__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SMU_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_SMU_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_SMU_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_SMU_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_SMU_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_SMU_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_SMU_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_SMU_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_SMU_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_SMU_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_SMU_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_SMU_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_SMU_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_SMU_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_SMU_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_SMU_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_SMU_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_SMU_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_SMU_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_SMU_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_SMU_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_SMU_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_SMU_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_SMU_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_SMU_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_SMU_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_SMU_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_SOFT_RESET__SOFT_RESET_ATCL2_MASK__VI 0x00000001L
#define SRBM_SOFT_RESET__SOFT_RESET_ESRAM_MASK__VI 0x00002000L
#define SRBM_SOFT_RESET__SOFT_RESET_GIONB_MASK__VI 0x00000010L
#define SRBM_SOFT_RESET__SOFT_RESET_GRN_MASK__VI 0x20000000L
#define SRBM_SOFT_RESET__SOFT_RESET_ISP_MASK__VI 0x40000000L
#define SRBM_SOFT_RESET__SOFT_RESET_ODE_MASK__VI 0x00800000L
#define SRBM_SOFT_RESET__SOFT_RESET_SAMMSP_MASK__VI 0x08000000L
#define SRBM_SOFT_RESET__SOFT_RESET_SAMSCP_MASK__VI 0x10000000L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA2_MASK__VI 0x00000008L
#define SRBM_SOFT_RESET__SOFT_RESET_SDMA3_MASK__VI 0x00000004L
#define SRBM_SOFT_RESET__SOFT_RESET_VCE0_MASK__VI 0x01000000L
#define SRBM_SOFT_RESET__SOFT_RESET_VCE1_MASK__VI 0x80000000L
#define SRBM_SOFT_RESET__SOFT_RESET_VP8_MASK__VI 0x00080000L
#define SRBM_STATUS2__ISP_BUSY_MASK__VI 0x00002000L
#define SRBM_STATUS2__ISP_RQ_PENDING_MASK__VI 0x00080000L
#define SRBM_STATUS2__ODE_BUSY_MASK__VI 0x00008000L
#define SRBM_STATUS2__SAMSCP_BUSY_MASK__VI 0x00001000L
#define SRBM_STATUS2__SAMSCP_RQ_PENDING_MASK__VI 0x00040000L
#define SRBM_STATUS2__SDMA2_BUSY_MASK__VI 0x00000400L
#define SRBM_STATUS2__SDMA2_RQ_PENDING_MASK__VI 0x00010000L
#define SRBM_STATUS2__SDMA3_BUSY_MASK__VI 0x00000800L
#define SRBM_STATUS2__SDMA3_RQ_PENDING_MASK__VI 0x00020000L
#define SRBM_STATUS2__VCE0_BUSY_MASK__VI 0x00000080L
#define SRBM_STATUS2__VCE0_RQ_PENDING_MASK__VI 0x00000008L
#define SRBM_STATUS2__VCE1_BUSY_MASK__VI 0x00004000L
#define SRBM_STATUS2__VCE1_RQ_PENDING_MASK__VI 0x00100000L
#define SRBM_STATUS2__VP8_BUSY_MASK__VI 0x00000010L
#define SRBM_STATUS3__MCC0_BUSY_MASK__VI 0x00000001L
#define SRBM_STATUS3__MCC1_BUSY_MASK__VI 0x00000002L
#define SRBM_STATUS3__MCC2_BUSY_MASK__VI 0x00000004L
#define SRBM_STATUS3__MCC3_BUSY_MASK__VI 0x00000008L
#define SRBM_STATUS3__MCC4_BUSY_MASK__VI 0x00000010L
#define SRBM_STATUS3__MCC5_BUSY_MASK__VI 0x00000020L
#define SRBM_STATUS3__MCC6_BUSY_MASK__VI 0x00000040L
#define SRBM_STATUS3__MCC7_BUSY_MASK__VI 0x00000080L
#define SRBM_STATUS3__MCD0_BUSY_MASK__VI 0x00000100L
#define SRBM_STATUS3__MCD1_BUSY_MASK__VI 0x00000200L
#define SRBM_STATUS3__MCD2_BUSY_MASK__VI 0x00000400L
#define SRBM_STATUS3__MCD3_BUSY_MASK__VI 0x00000800L
#define SRBM_STATUS3__MCD4_BUSY_MASK__VI 0x00001000L
#define SRBM_STATUS3__MCD5_BUSY_MASK__VI 0x00002000L
#define SRBM_STATUS3__MCD6_BUSY_MASK__VI 0x00004000L
#define SRBM_STATUS3__MCD7_BUSY_MASK__VI 0x00008000L
#define SRBM_STATUS3__SECURE_MODE_MASK__VI 0x00010000L
#define SRBM_STATUS__GCATCL2_BUSY_MASK__VI 0x00200000L
#define SRBM_STATUS__OSATCL2_BUSY_MASK__VI 0x00400000L
#define SRBM_STATUS__SAMMSP_BUSY_MASK__VI 0x00100000L
#define SRBM_STATUS__SAMMSP_RQ_PENDING_MASK__VI 0x00000004L
#define SRBM_STATUS__VMC1_BUSY_MASK__VI 0x00002000L
#define SRBM_SYS_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR1__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR1__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR2__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR2__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR3__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR3__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR4__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR4__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR5__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR5__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_SYS_DOMAIN_ADDR6__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_SYS_DOMAIN_ADDR6__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_TST_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_TST_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_TST_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_TST_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_TST_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_TST_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_TST_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_TST_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_TST_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_TST_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_TST_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_TST_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_TST_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_TST_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_TST_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_TST_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_TST_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_TST_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_TST_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_TST_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_TST_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_TST_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_TST_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_TST_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_TST_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_TST_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_TST_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_TST_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_TST_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_TST_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_TST_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_TST_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_TST_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_TST_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_TST_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_TST_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_TST_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_TST_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_TST_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_TST_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_TST_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_TST_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_TST_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_TST_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_TST_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_TST_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_TST_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_TST_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_TST_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_TST_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_TST_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_UVD_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_UVD_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_UVD_DOMAIN_ADDR1__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_UVD_DOMAIN_ADDR1__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_UVD_DOMAIN_ADDR2__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_UVD_DOMAIN_ADDR2__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_VCE_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_VCE_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_VCE_DOMAIN_ADDR1__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_VCE_DOMAIN_ADDR1__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_VCE_DOMAIN_ADDR2__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_VCE_DOMAIN_ADDR2__ADDR_LO_MASK__VI 0x0000ffffL
#define SRBM_VF_ENABLE__VF_ENABLE_MASK__VI 0x00000001L
#define SRBM_VF_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_VF_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_VF_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_VF_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_VF_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_VF_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_VF_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_VF_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_VF_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_VF_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_VF_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_VF_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_VF_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_VF_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_VF_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_VF_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_VF_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_VF_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_VF_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_VF_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_VF_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_VF_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_VF_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_VF_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_VF_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_VF_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_VF_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_VF_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_VF_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_VF_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_VF_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_VF_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_VF_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_VF_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_VF_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_VF_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_VF_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_VF_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_VF_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_VF_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_VF_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_VF_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_VF_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_VF_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_VF_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_VF_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_VF_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_VF_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_VF_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_VF_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_VF_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE0_MASK__VI 0x00000001L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE10_MASK__VI 0x00000400L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE11_MASK__VI 0x00000800L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE12_MASK__VI 0x00001000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE13_MASK__VI 0x00002000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE14_MASK__VI 0x00004000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE15_MASK__VI 0x00008000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE16_MASK__VI 0x00010000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE17_MASK__VI 0x00020000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE18_MASK__VI 0x00040000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE19_MASK__VI 0x00080000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE1_MASK__VI 0x00000002L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE20_MASK__VI 0x00100000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE21_MASK__VI 0x00200000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE22_MASK__VI 0x00400000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE23_MASK__VI 0x00800000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE24_MASK__VI 0x01000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE25_MASK__VI 0x02000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE26_MASK__VI 0x04000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE27_MASK__VI 0x08000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE28_MASK__VI 0x10000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE29_MASK__VI 0x20000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE2_MASK__VI 0x00000004L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE30_MASK__VI 0x40000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE31_MASK__VI 0x80000000L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE3_MASK__VI 0x00000008L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE4_MASK__VI 0x00000010L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE5_MASK__VI 0x00000020L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE6_MASK__VI 0x00000040L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE7_MASK__VI 0x00000080L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE8_MASK__VI 0x00000100L
#define SRBM_VIRHYP_PLT0__PERMISSION_PAGE9_MASK__VI 0x00000200L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE32_MASK__VI 0x00000001L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE33_MASK__VI 0x00000002L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE34_MASK__VI 0x00000004L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE35_MASK__VI 0x00000008L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE36_MASK__VI 0x00000010L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE37_MASK__VI 0x00000020L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE38_MASK__VI 0x00000040L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE39_MASK__VI 0x00000080L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE40_MASK__VI 0x00000100L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE41_MASK__VI 0x00000200L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE42_MASK__VI 0x00000400L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE43_MASK__VI 0x00000800L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE44_MASK__VI 0x00001000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE45_MASK__VI 0x00002000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE46_MASK__VI 0x00004000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE47_MASK__VI 0x00008000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE48_MASK__VI 0x00010000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE49_MASK__VI 0x00020000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE50_MASK__VI 0x00040000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE51_MASK__VI 0x00080000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE52_MASK__VI 0x00100000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE53_MASK__VI 0x00200000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE54_MASK__VI 0x00400000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE55_MASK__VI 0x00800000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE56_MASK__VI 0x01000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE57_MASK__VI 0x02000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE58_MASK__VI 0x04000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE59_MASK__VI 0x08000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE60_MASK__VI 0x10000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE61_MASK__VI 0x20000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE62_MASK__VI 0x40000000L
#define SRBM_VIRHYP_PLT1__PERMISSION_PAGE63_MASK__VI 0x80000000L
#define SRBM_VIRT_CNTL__VF_WRITE_ENABLE_MASK__VI 0x00000001L
#define SRBM_VIRT_RESET_REQ__PF_MASK__VI 0x80000000L
#define SRBM_VIRT_RESET_REQ__VF_MASK__VI 0x0000ffffL
#define SRBM_VP8_CLKEN_CNTL__POST_DELAY_CNT_MASK__VI 0x00001f00L
#define SRBM_VP8_CLKEN_CNTL__PREFIX_DELAY_CNT_MASK__VI 0x0000000fL
#define SRBM_VP8_DOMAIN_ADDR0__ADDR_HI_MASK__VI 0xffff0000L
#define SRBM_VP8_DOMAIN_ADDR0__ADDR_LO_MASK__VI 0x0000ffffL
#define SWRST_COMMAND_0__BIF0_CALIB_RESET_MASK__VI 0x00020000L
#define SWRST_COMMAND_0__BIF0_CONFIG_RESET_MASK__VI 0x00400000L
#define SWRST_COMMAND_0__BIF0_CORE_RESET_MASK__VI 0x00040000L
#define SWRST_COMMAND_0__BIF0_GLOBAL_RESET_MASK__VI 0x00010000L
#define SWRST_COMMAND_0__BIF0_PHY_RESET_MASK__VI 0x00100000L
#define SWRST_COMMAND_0__BIF0_REGISTER_RESET_MASK__VI 0x00080000L
#define SWRST_COMMAND_0__BIF0_STICKY_RESET_MASK__VI 0x00200000L
#define SWRST_COMMAND_0__BIF_STRAPREG_RESET_MASK__VI 0x00008000L
#define SWRST_COMMAND_1__CMDCFGEN_MASK__VI 0x20000000L
#define SWRST_COMMAND_1__RESETCPM_MASK__VI 0x00008000L
#define SWRST_COMMAND_1__RESETHLTR_MASK__VI 0x00004000L
#define SWRST_COMMAND_1__RESETIMPARB0_MASK__VI 0x00100000L
#define SWRST_COMMAND_1__RESETIMPARB1_MASK__VI 0x00200000L
#define SWRST_COMMAND_1__RESETLANEMUX_MASK__VI 0x00000004L
#define SWRST_COMMAND_1__RESETLC_MASK__VI 0x00000040L
#define SWRST_COMMAND_1__RESETMNTR_MASK__VI 0x00002000L
#define SWRST_COMMAND_1__RESETPHY0_MASK__VI 0x01000000L
#define SWRST_COMMAND_1__RESETPHY1_MASK__VI 0x02000000L
#define SWRST_COMMAND_1__RESETPIF0_MASK__VI 0x00010000L
#define SWRST_COMMAND_1__RESETPIF1_MASK__VI 0x00020000L
#define SWRST_COMMAND_1__RESETPRBS_MASK__VI 0x00000002L
#define SWRST_COMMAND_1__RESETSRBM0_MASK__VI 0x00000010L
#define SWRST_COMMAND_1__RESETSRBM1_MASK__VI 0x00000020L
#define SWRST_COMMAND_1__RESETWRAPREGS_MASK__VI 0x00000008L
#define SWRST_COMMAND_1__SWITCHCLK_MASK__VI 0x00000001L
#define SWRST_COMMAND_1__SYNCIDLEPIF0_MASK__VI 0x00000100L
#define SWRST_COMMAND_1__SYNCIDLEPIF1_MASK__VI 0x00000200L
#define SWRST_COMMAND_1__TOGGLESTRAP_MASK__VI 0x10000000L
#define SWRST_COMMAND_STATUS__ATOMIC_RESET_MASK__VI 0x00000002L
#define SWRST_COMMAND_STATUS__RECONFIGURE_MASK__VI 0x00000001L
#define SWRST_COMMAND_STATUS__RESET_COMPLETE_MASK__VI 0x00010000L
#define SWRST_COMMAND_STATUS__WAIT_STATE_MASK__VI 0x00020000L
#define SWRST_CONTROL_0__BIF0_CALIB_RESETRCEN_MASK__VI 0x00020000L
#define SWRST_CONTROL_0__BIF0_CONFIG_RESETRCEN_MASK__VI 0x00400000L
#define SWRST_CONTROL_0__BIF0_CORE_RESETRCEN_MASK__VI 0x00040000L
#define SWRST_CONTROL_0__BIF0_GLOBAL_RESETRCEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_0__BIF0_PHY_RESETRCEN_MASK__VI 0x00100000L
#define SWRST_CONTROL_0__BIF0_REGISTER_RESETRCEN_MASK__VI 0x00080000L
#define SWRST_CONTROL_0__BIF0_STICKY_RESETRCEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_0__BIF_STRAPREG_RESETRCEN_MASK__VI 0x00008000L
#define SWRST_CONTROL_1__CMDCFG_RCEN_MASK__VI 0x20000000L
#define SWRST_CONTROL_1__RESETCPM_RCEN_MASK__VI 0x00008000L
#define SWRST_CONTROL_1__RESETHLTR_RCEN_MASK__VI 0x00004000L
#define SWRST_CONTROL_1__RESETIMPARB0_RCEN_MASK__VI 0x00100000L
#define SWRST_CONTROL_1__RESETIMPARB1_RCEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_1__RESETLANEMUX_RCEN_MASK__VI 0x00000004L
#define SWRST_CONTROL_1__RESETLC_RCEN_MASK__VI 0x00000040L
#define SWRST_CONTROL_1__RESETMNTR_RCEN_MASK__VI 0x00002000L
#define SWRST_CONTROL_1__RESETPHY0_RCEN_MASK__VI 0x01000000L
#define SWRST_CONTROL_1__RESETPHY1_RCEN_MASK__VI 0x02000000L
#define SWRST_CONTROL_1__RESETPIF0_RCEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_1__RESETPIF1_RCEN_MASK__VI 0x00020000L
#define SWRST_CONTROL_1__RESETPRBS_RCEN_MASK__VI 0x00000002L
#define SWRST_CONTROL_1__RESETSRBM0_RCEN_MASK__VI 0x00000010L
#define SWRST_CONTROL_1__RESETSRBM1_RCEN_MASK__VI 0x00000020L
#define SWRST_CONTROL_1__RESETWRAPREGS_RCEN_MASK__VI 0x00000008L
#define SWRST_CONTROL_1__STRAPVLD_RCEN_MASK__VI 0x10000000L
#define SWRST_CONTROL_1__SWITCHCLK_RCEN_MASK__VI 0x00000001L
#define SWRST_CONTROL_1__SYNCIDLEPIF0_RCEN_MASK__VI 0x00000100L
#define SWRST_CONTROL_1__SYNCIDLEPIF1_RCEN_MASK__VI 0x00000200L
#define SWRST_CONTROL_2__BIF0_CALIB_RESETATEN_MASK__VI 0x00020000L
#define SWRST_CONTROL_2__BIF0_CONFIG_RESETATEN_MASK__VI 0x00400000L
#define SWRST_CONTROL_2__BIF0_CORE_RESETATEN_MASK__VI 0x00040000L
#define SWRST_CONTROL_2__BIF0_GLOBAL_RESETATEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_2__BIF0_PHY_RESETATEN_MASK__VI 0x00100000L
#define SWRST_CONTROL_2__BIF0_REGISTER_RESETATEN_MASK__VI 0x00080000L
#define SWRST_CONTROL_2__BIF0_STICKY_RESETATEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_2__BIF_STRAPREG_RESETATEN_MASK__VI 0x00008000L
#define SWRST_CONTROL_3__CMDCFG_ATEN_MASK__VI 0x20000000L
#define SWRST_CONTROL_3__RESETCPM_ATEN_MASK__VI 0x00008000L
#define SWRST_CONTROL_3__RESETHLTR_ATEN_MASK__VI 0x00004000L
#define SWRST_CONTROL_3__RESETIMPARB0_ATEN_MASK__VI 0x00100000L
#define SWRST_CONTROL_3__RESETIMPARB1_ATEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_3__RESETLANEMUX_ATEN_MASK__VI 0x00000004L
#define SWRST_CONTROL_3__RESETLC_ATEN_MASK__VI 0x00000040L
#define SWRST_CONTROL_3__RESETMNTR_ATEN_MASK__VI 0x00002000L
#define SWRST_CONTROL_3__RESETPHY0_ATEN_MASK__VI 0x01000000L
#define SWRST_CONTROL_3__RESETPHY1_ATEN_MASK__VI 0x02000000L
#define SWRST_CONTROL_3__RESETPIF0_ATEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_3__RESETPIF1_ATEN_MASK__VI 0x00020000L
#define SWRST_CONTROL_3__RESETPRBS_ATEN_MASK__VI 0x00000002L
#define SWRST_CONTROL_3__RESETSRBM0_ATEN_MASK__VI 0x00000010L
#define SWRST_CONTROL_3__RESETSRBM1_ATEN_MASK__VI 0x00000020L
#define SWRST_CONTROL_3__RESETWRAPREGS_ATEN_MASK__VI 0x00000008L
#define SWRST_CONTROL_3__STRAPVLD_ATEN_MASK__VI 0x10000000L
#define SWRST_CONTROL_3__SWITCHCLK_ATEN_MASK__VI 0x00000001L
#define SWRST_CONTROL_3__SYNCIDLEPIF0_ATEN_MASK__VI 0x00000100L
#define SWRST_CONTROL_3__SYNCIDLEPIF1_ATEN_MASK__VI 0x00000200L
#define SWRST_CONTROL_4__BIF0_CALIB_WRRESETEN_MASK__VI 0x00020000L
#define SWRST_CONTROL_4__BIF0_CONFIG_WRRESETEN_MASK__VI 0x00400000L
#define SWRST_CONTROL_4__BIF0_CORE_WRRESETEN_MASK__VI 0x00040000L
#define SWRST_CONTROL_4__BIF0_GLOBAL_WRRESETEN_MASK__VI 0x00010000L
#define SWRST_CONTROL_4__BIF0_PHY_WRRESETEN_MASK__VI 0x00100000L
#define SWRST_CONTROL_4__BIF0_REGISTER_WRRESETEN_MASK__VI 0x00080000L
#define SWRST_CONTROL_4__BIF0_STICKY_WRRESETEN_MASK__VI 0x00200000L
#define SWRST_CONTROL_4__BIF_STRAPREG_WRRESETEN_MASK__VI 0x00004000L
#define SWRST_CONTROL_5__WRCMDCFG_EN_MASK__VI 0x20000000L
#define SWRST_CONTROL_5__WRRESETCPM_EN_MASK__VI 0x00008000L
#define SWRST_CONTROL_5__WRRESETHLTR_EN_MASK__VI 0x00004000L
#define SWRST_CONTROL_5__WRRESETIMPARB0_EN_MASK__VI 0x00100000L
#define SWRST_CONTROL_5__WRRESETIMPARB1_EN_MASK__VI 0x00200000L
#define SWRST_CONTROL_5__WRRESETLANEMUX_EN_MASK__VI 0x00000004L
#define SWRST_CONTROL_5__WRRESETLC_EN_MASK__VI 0x00000040L
#define SWRST_CONTROL_5__WRRESETMNTR_EN_MASK__VI 0x00002000L
#define SWRST_CONTROL_5__WRRESETPHY0_EN_MASK__VI 0x01000000L
#define SWRST_CONTROL_5__WRRESETPHY1_EN_MASK__VI 0x02000000L
#define SWRST_CONTROL_5__WRRESETPIF0_EN_MASK__VI 0x00010000L
#define SWRST_CONTROL_5__WRRESETPIF1_EN_MASK__VI 0x00020000L
#define SWRST_CONTROL_5__WRRESETPRBS_EN_MASK__VI 0x00000002L
#define SWRST_CONTROL_5__WRRESETSRBM0_EN_MASK__VI 0x00000010L
#define SWRST_CONTROL_5__WRRESETSRBM1_EN_MASK__VI 0x00000020L
#define SWRST_CONTROL_5__WRRESETWRAPREGS_EN_MASK__VI 0x00000008L
#define SWRST_CONTROL_5__WRSTRAPVLD_EN_MASK__VI 0x10000000L
#define SWRST_CONTROL_5__WRSWITCHCLK_EN_MASK__VI 0x00000001L
#define SWRST_CONTROL_5__WRSYNCIDLEPIF0_EN_MASK__VI 0x00000100L
#define SWRST_CONTROL_5__WRSYNCIDLEPIF1_EN_MASK__VI 0x00000200L
#define SWRST_CONTROL_6__CONNECTWITHWRAPREGS_EN_MASK__VI 0x00000100L
#define SWRST_CONTROL_6__WARMRESET_EN_MASK__VI 0x00000001L
#define SWRST_EP_COMMAND_0__EP_CFG_RESET_ONLY_MASK__VI 0x00000001L
#define SWRST_EP_COMMAND_0__EP_DRV_RESET_MASK__VI 0x00000004L
#define SWRST_EP_COMMAND_0__EP_FLR0_RESET_MASK__VI 0x00010000L
#define SWRST_EP_COMMAND_0__EP_FLR1_RESET_MASK__VI 0x00020000L
#define SWRST_EP_COMMAND_0__EP_FLR2_RESET_MASK__VI 0x00040000L
#define SWRST_EP_COMMAND_0__EP_HOT_RESET_MASK__VI 0x00000100L
#define SWRST_EP_COMMAND_0__EP_LNKDIS_RESET_MASK__VI 0x00000400L
#define SWRST_EP_COMMAND_0__EP_LNKDWN_RESET_MASK__VI 0x00000200L
#define SWRST_EP_COMMAND_0__EP_SOFT_RESET_MASK__VI 0x00000002L
#define SWRST_EP_CONTROL_0__EP_CFG_RESET_ONLY_EN_MASK__VI 0x00000001L
#define SWRST_EP_CONTROL_0__EP_CFG_WR_RESET_EN_MASK__VI 0x00080000L
#define SWRST_EP_CONTROL_0__EP_DRV_RESET_EN_MASK__VI 0x00000004L
#define SWRST_EP_CONTROL_0__EP_FLR0_RESET_EN_MASK__VI 0x00010000L
#define SWRST_EP_CONTROL_0__EP_FLR1_RESET_EN_MASK__VI 0x00020000L
#define SWRST_EP_CONTROL_0__EP_FLR2_RESET_EN_MASK__VI 0x00040000L
#define SWRST_EP_CONTROL_0__EP_FLR_DISABLE_CFG_RST_MASK__VI 0x00f00000L
#define SWRST_EP_CONTROL_0__EP_HOT_RESET_EN_MASK__VI 0x00000100L
#define SWRST_EP_CONTROL_0__EP_LNKDIS_RESET_EN_MASK__VI 0x00000400L
#define SWRST_EP_CONTROL_0__EP_LNKDWN_RESET_EN_MASK__VI 0x00000200L
#define SWRST_EP_CONTROL_0__EP_SOFT_RESET_EN_MASK__VI 0x00000002L
#define SWRST_GENERAL_CONTROL__ATOMIC_RESET_EN_MASK__VI 0x00000002L
#define SWRST_GENERAL_CONTROL__BLOCK_ON_IDLE_MASK__VI 0x00000400L
#define SWRST_GENERAL_CONTROL__BYPASS_HOLD_MASK__VI 0x00010000L
#define SWRST_GENERAL_CONTROL__BYPASS_PIF_HOLD_MASK__VI 0x00020000L
#define SWRST_GENERAL_CONTROL__CONFIG_XFER_MODE_MASK__VI 0x00001000L
#define SWRST_GENERAL_CONTROL__EP_COMPLT_CHK_EN_MASK__VI 0x10000000L
#define SWRST_GENERAL_CONTROL__EP_COMPLT_WAIT_TMR_MASK__VI 0x60000000L
#define SWRST_GENERAL_CONTROL__FORCE_REGIDLE_MASK__VI 0x00000200L
#define SWRST_GENERAL_CONTROL__HLDTRAIN_XFER_MODE_MASK__VI 0x00004000L
#define SWRST_GENERAL_CONTROL__MUXSEL_XFER_MODE_MASK__VI 0x00002000L
#define SWRST_GENERAL_CONTROL__RECONFIGURE_EN_MASK__VI 0x00000001L
#define SWRST_GENERAL_CONTROL__RESET_PERIOD_MASK__VI 0x0000001cL
#define SWRST_GENERAL_CONTROL__WAIT_LINKUP_MASK__VI 0x00000100L
#define SX_BLEND_OPT_CONTROL__MRT0_ALPHA_OPT_DISABLE_MASK__VI 0x00000002L
#define SX_BLEND_OPT_CONTROL__MRT0_COLOR_OPT_DISABLE_MASK__VI 0x00000001L
#define SX_BLEND_OPT_CONTROL__MRT1_ALPHA_OPT_DISABLE_MASK__VI 0x00000020L
#define SX_BLEND_OPT_CONTROL__MRT1_COLOR_OPT_DISABLE_MASK__VI 0x00000010L
#define SX_BLEND_OPT_CONTROL__MRT2_ALPHA_OPT_DISABLE_MASK__VI 0x00000200L
#define SX_BLEND_OPT_CONTROL__MRT2_COLOR_OPT_DISABLE_MASK__VI 0x00000100L
#define SX_BLEND_OPT_CONTROL__MRT3_ALPHA_OPT_DISABLE_MASK__VI 0x00002000L
#define SX_BLEND_OPT_CONTROL__MRT3_COLOR_OPT_DISABLE_MASK__VI 0x00001000L
#define SX_BLEND_OPT_CONTROL__MRT4_ALPHA_OPT_DISABLE_MASK__VI 0x00020000L
#define SX_BLEND_OPT_CONTROL__MRT4_COLOR_OPT_DISABLE_MASK__VI 0x00010000L
#define SX_BLEND_OPT_CONTROL__MRT5_ALPHA_OPT_DISABLE_MASK__VI 0x00200000L
#define SX_BLEND_OPT_CONTROL__MRT5_COLOR_OPT_DISABLE_MASK__VI 0x00100000L
#define SX_BLEND_OPT_CONTROL__MRT6_ALPHA_OPT_DISABLE_MASK__VI 0x02000000L
#define SX_BLEND_OPT_CONTROL__MRT6_COLOR_OPT_DISABLE_MASK__VI 0x01000000L
#define SX_BLEND_OPT_CONTROL__MRT7_ALPHA_OPT_DISABLE_MASK__VI 0x20000000L
#define SX_BLEND_OPT_CONTROL__MRT7_COLOR_OPT_DISABLE_MASK__VI 0x10000000L
#define SX_BLEND_OPT_CONTROL__PIXEN_ZERO_OPT_DISABLE_MASK__VI 0x80000000L
#define SX_BLEND_OPT_EPSILON__MRT0_EPSILON_MASK__VI 0x0000000fL
#define SX_BLEND_OPT_EPSILON__MRT1_EPSILON_MASK__VI 0x000000f0L
#define SX_BLEND_OPT_EPSILON__MRT2_EPSILON_MASK__VI 0x00000f00L
#define SX_BLEND_OPT_EPSILON__MRT3_EPSILON_MASK__VI 0x0000f000L
#define SX_BLEND_OPT_EPSILON__MRT4_EPSILON_MASK__VI 0x000f0000L
#define SX_BLEND_OPT_EPSILON__MRT5_EPSILON_MASK__VI 0x00f00000L
#define SX_BLEND_OPT_EPSILON__MRT6_EPSILON_MASK__VI 0x0f000000L
#define SX_BLEND_OPT_EPSILON__MRT7_EPSILON_MASK__VI 0xf0000000L
#define SX_DEBUG_1__DEBUG_DATA_MASK__SI__CI 0xffffff80L
#define SX_DEBUG_1__DEBUG_DATA_MASK__VI 0xffffe000L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_BYPASS_MASK__VI 0x00000200L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DISCARD_PIXEL_MASK__VI 0x00000400L
#define SX_DEBUG_1__DISABLE_BLEND_OPT_DONT_RD_DST_MASK__VI 0x00000100L
#define SX_DEBUG_1__DISABLE_PIX_EN_ZERO_OPT_MASK__VI 0x00001000L
#define SX_DEBUG_1__DISABLE_QUAD_PAIR_OPT_MASK__VI 0x00000800L
#define SX_MRT0_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT0_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT0_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT0_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT0_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT0_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT1_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT1_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT1_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT1_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT1_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT1_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT2_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT2_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT2_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT2_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT2_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT2_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT3_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT3_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT3_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT3_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT3_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT3_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT4_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT4_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT4_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT4_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT4_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT4_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT5_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT5_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT5_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT5_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT5_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT5_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT6_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT6_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT6_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT6_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT6_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT6_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_MRT7_BLEND_OPT__ALPHA_COMB_FCN_MASK__VI 0x07000000L
#define SX_MRT7_BLEND_OPT__ALPHA_DST_OPT_MASK__VI 0x00700000L
#define SX_MRT7_BLEND_OPT__ALPHA_SRC_OPT_MASK__VI 0x00070000L
#define SX_MRT7_BLEND_OPT__COLOR_COMB_FCN_MASK__VI 0x00000700L
#define SX_MRT7_BLEND_OPT__COLOR_DST_OPT_MASK__VI 0x00000070L
#define SX_MRT7_BLEND_OPT__COLOR_SRC_OPT_MASK__VI 0x00000007L
#define SX_PS_DOWNCONVERT__MRT0_MASK__VI 0x0000000fL
#define SX_PS_DOWNCONVERT__MRT1_MASK__VI 0x000000f0L
#define SX_PS_DOWNCONVERT__MRT2_MASK__VI 0x00000f00L
#define SX_PS_DOWNCONVERT__MRT3_MASK__VI 0x0000f000L
#define SX_PS_DOWNCONVERT__MRT4_MASK__VI 0x000f0000L
#define SX_PS_DOWNCONVERT__MRT5_MASK__VI 0x00f00000L
#define SX_PS_DOWNCONVERT__MRT6_MASK__VI 0x0f000000L
#define SX_PS_DOWNCONVERT__MRT7_MASK__VI 0xf0000000L
#define SYS_GRBM_GFX_INDEX_DATA__INSTANCE_BROADCAST_WRITES_MASK__VI 0x40000000L
#define SYS_GRBM_GFX_INDEX_DATA__INSTANCE_INDEX_MASK__VI 0x000000ffL
#define SYS_GRBM_GFX_INDEX_DATA__SE_BROADCAST_WRITES_MASK__VI 0x80000000L
#define SYS_GRBM_GFX_INDEX_DATA__SE_INDEX_MASK__VI 0x00ff0000L
#define SYS_GRBM_GFX_INDEX_DATA__SH_BROADCAST_WRITES_MASK__VI 0x20000000L
#define SYS_GRBM_GFX_INDEX_DATA__SH_INDEX_MASK__VI 0x0000ff00L
#define SYS_GRBM_GFX_INDEX_SELECT__SYS_GRBM_GFX_INDEX_SEL_MASK__VI 0x0000000fL
#define TA_CNTL_AUX__ANISO_MIP_ADJ_MODE_MASK__VI 0x00080000L
#define TA_CNTL_AUX__ANISO_RATIO_LUT_MASK__VI 0x00020000L
#define TA_CNTL_AUX__ANISO_TAP_MASK__VI 0x00040000L
#define TA_CNTL_AUX__D16_PACK_DISABLE_MASK__VI 0x00000010L
#define TA_CNTL_AUX__RESERVED_MASK__VI 0x0000000eL
#define TA_CNTL_AUX__SCOAL_DSWIZZLE_N_MASK__VI 0x00000001L
#define TA_CNTL__FX_XNACK_CREDIT_MASK__VI 0x0000007fL
#define TA_CNTL__SQ_XNACK_CREDIT_MASK__VI 0x00001e00L
#define TCC_CTRL__MDC_SECTOR_SIZE_MASK__VI 0x0c000000L
#define TCC_CTRL__MDC_SIDEBAND_FIFO_SIZE_MASK__VI 0xf0000000L
#define TCC_CTRL__MDC_SIZE_MASK__VI 0x03000000L
#define TCC_CTRL__METADATA_LATENCY_FIFO_SIZE_MASK__VI 0x00000f00L
#define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK__VI 0x00000003L
#define TCC_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK__VI 0x00000004L
#define TCC_EDC_CNT__DED_COUNT_MASK__VI 0x00ff0000L
#define TCC_EDC_CNT__SEC_COUNT_MASK__VI 0x000000ffL
#define TCC_EXE_DISABLE__EXE_DISABLE_MASK__VI 0x00000002L
#define TCC_EXE_DISABLE__WRITE_DIS_MASK__VI 0x00000001L
#define TCP_ATC_EDC_GATCL1_CNT__DATA_SEC_MASK__VI 0x000000ffL
#define TCP_CNTL2__LS_DISABLE_CLOCKS_MASK__VI 0x000000ffL
#define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_DATA_SEL_MASK__VI 0x00000003L
#define TCP_DSM_CNTL__CACHE_RAM_IRRITATOR_SINGLE_WRITE_MASK__VI 0x00000004L
#define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_DATA_SEL_MASK__VI 0x00000018L
#define TCP_DSM_CNTL__LFIFO_RAM_IRRITATOR_SINGLE_WRITE_MASK__VI 0x00000020L
#define TCP_EDC_CNT__DED_COUNT_MASK__VI 0x00ff0000L
#define TCP_EDC_CNT__LFIFO_SED_COUNT_MASK__VI 0x0000ff00L
#define TCP_EDC_CNT__SEC_COUNT_MASK__VI 0x000000ffL
#define TCP_EDC_CNT__UNUSED_MASK__VI 0xff000000L
#define TCP_GATCL1_CNTL__FORCE_IN_ORDER_MASK__VI 0x08000000L
#define TCP_GATCL1_CNTL__FORCE_MISS_MASK__VI 0x04000000L
#define TCP_GATCL1_CNTL__INVALIDATE_ALL_VMID_MASK__VI 0x02000000L
#define TCP_GATCL1_CNTL__REDUCE_CACHE_SIZE_BY_2_MASK__VI 0xc0000000L
#define TCP_GATCL1_CNTL__REDUCE_FIFO_DEPTH_BY_2_MASK__VI 0x30000000L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A0_MASK__VI 0x00000001L
#define TCP_GATCL1_DSM_CNTL__SEL_DSM_TCP_GATCL1_IRRITATOR_DATA_A1_MASK__VI 0x00000002L
#define TCP_GATCL1_DSM_CNTL__TCP_GATCL1_ENABLE_SINGLE_WRITE_A_MASK__VI 0x00000004L
#define TCP_STATUS__ADRS_BUSY_MASK__VI 0x00000004L
#define TCP_STATUS__CNTRL_BUSY_MASK__VI 0x00000010L
#define TCP_STATUS__FORMAT_BUSY_MASK__VI 0x00000080L
#define TCP_STATUS__INPUT_BUSY_MASK__VI 0x00000002L
#define TCP_STATUS__LFIFO_BUSY_MASK__VI 0x00000020L
#define TCP_STATUS__READ_BUSY_MASK__VI 0x00000040L
#define TCP_STATUS__TAGRAMS_BUSY_MASK__VI 0x00000008L
#define TCP_WATCH0_CNTL__ATC_MASK__VI 0x10000000L
#define TCP_WATCH1_CNTL__ATC_MASK__VI 0x10000000L
#define TCP_WATCH2_CNTL__ATC_MASK__VI 0x10000000L
#define TCP_WATCH3_CNTL__ATC_MASK__VI 0x10000000L
#define TD_CNTL__DISABLE_2BIT_SIGNED_FORMAT_MASK__VI 0x00800000L
#define TD_CNTL__DISABLE_D16_PACKING_MASK__VI 0x00400000L
#define TD_CNTL__ENABLE_ROUND_TO_ZERO_MASK__VI 0x00200000L
#define TD_DSM_CNTL__EN_SINGLE_WR_SEDB_MASK__VI 0x00000004L
#define TD_DSM_CNTL__FORCE_SEDB_0_MASK__VI 0x00000001L
#define TD_DSM_CNTL__FORCE_SEDB_1_MASK__VI 0x00000002L
#define VGT_CACHE_INVALIDATION__DIS_INSTANCING_OPT_MASK__VI 0x00000010L
#define VGT_DEBUG_REG36__VGT_PA_clipp_eop_MASK__VI 0xffffffffL
#define VGT_DISPATCH_DRAW_INDEX__MATCH_INDEX_MASK__VI 0xffffffffL
#define VGT_DMA_DATA_FIFO_DEPTH__DMA2DRAW_FIFO_DEPTH_MASK__VI 0x0007fe00L
#define VGT_DMA_INDEX_TYPE__MTYPE_MASK__VI 0x00001800L
#define VGT_DMA_INDEX_TYPE__RDREQ_POLICY_MASK__VI 0x00000040L
#define VGT_FIFO_DEPTHS__HSINPUT_FIFO_DEPTH_MASK__VI 0x0fc00000L
#define VGT_GS_MODE__RESERVED_3_MASK__VI 0x00004000L
#define VGT_GS_MODE__RESERVED_4_MASK__VI 0x00008000L
#define VGT_GS_MODE__RESERVED_5_MASK__VI 0x00010000L
#define VGT_SHADER_STAGES_EN__DISPATCH_DRAW_EN_MASK__VI 0x00000200L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_0_MASK__VI 0x00000400L
#define VGT_SHADER_STAGES_EN__DIS_DEALLOC_ACCUM_1_MASK__VI 0x00000800L
#define VGT_SHADER_STAGES_EN__VS_WAVE_ID_EN_MASK__VI 0x00001000L
#define VGT_TESS_DISTRIBUTION__ACCUM_ISOLINE_MASK__VI 0x000000ffL
#define VGT_TESS_DISTRIBUTION__ACCUM_QUAD_MASK__VI 0x00ff0000L
#define VGT_TESS_DISTRIBUTION__ACCUM_TRI_MASK__VI 0x0000ff00L
#define VGT_TESS_DISTRIBUTION__DONUT_SPLIT_MASK__VI 0xff000000L
#define VGT_TF_PARAM__DISTRIBUTION_MODE_MASK__VI 0x00060000L
#define VGT_TF_PARAM__MTYPE_MASK__VI 0x00180000L
#define VGT_TF_PARAM__RDREQ_POLICY_MASK__VI 0x00008000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__VI 0x00400000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__VI 0x00200000L
#define VM_CONTEXT0_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_SAVE_MASK__VI 0x00800000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__SI__CI 0x000ff000L
#define VM_CONTEXT0_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__VI 0x001ff000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT_MASK__VI 0x00400000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK__VI 0x00200000L
#define VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_SAVE_MASK__VI 0x00800000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__SI__CI 0x000ff000L
#define VM_CONTEXT1_PROTECTION_FAULT_STATUS__MEMORY_CLIENT_ID_MASK__VI 0x001ff000L
#define VM_INIT_STATUS__VM_INIT_STATUS_MASK__VI 0x00000001L
#define VM_L2_BANK_SELECT_MASKB__BANK_SELECT_MASK_MASK__SI__CI 0x000000ffL
#define VM_L2_BANK_SELECT_MASKB__BANK_SELECT_MASK_MASK__VI 0x0000007fL
#define VM_L2_CG__OVERRIDE_MASK__VI 0x00100000L
#define VM_L2_CNTL4__L2_CACHE_4K_PARTITION_COUNT_MASK__VI 0x0000003fL
#define VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_PHYSICAL_MASK__VI 0x00000040L
#define VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_SHARED_MASK__VI 0x00000080L
#define VM_L2_CNTL4__VMC_TAP_PDE_REQUEST_SNOOP_MASK__VI 0x00000100L
#define VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_PHYSICAL_MASK__VI 0x00000200L
#define VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_SHARED_MASK__VI 0x00000400L
#define VM_L2_CNTL4__VMC_TAP_PTE_REQUEST_SNOOP_MASK__VI 0x00000800L
#define WD_DEBUG_REG10__donut_en_p1_q_MASK__VI 0x00000100L
#define WD_DEBUG_REG10__donut_se_switch_p2_MASK__VI 0x00000200L
#define WD_DEBUG_REG10__eop_p1_q_MASK__VI 0x00008000L
#define WD_DEBUG_REG10__eopg_p1_q_MASK__VI 0x00004000L
#define WD_DEBUG_REG10__is_event_p1_q_MASK__VI 0x00002000L
#define WD_DEBUG_REG10__last_donut_of_patch_p2_MASK__VI 0x00001000L
#define WD_DEBUG_REG10__last_donut_switch_p2_MASK__VI 0x00000800L
#define WD_DEBUG_REG10__patch_accum_q_MASK__VI 0x00ff0000L
#define WD_DEBUG_REG10__patch_se_switch_p2_MASK__VI 0x00000400L
#define WD_DEBUG_REG10__pipe0_dr_MASK__VI 0x00000010L
#define WD_DEBUG_REG10__pipe0_rtr_MASK__VI 0x00000040L
#define WD_DEBUG_REG10__pipe1_dr_MASK__VI 0x00000020L
#define WD_DEBUG_REG10__pipe1_rtr_MASK__VI 0x00000080L
#define WD_DEBUG_REG10__ttp_pd_eop_MASK__VI 0x00000008L
#define WD_DEBUG_REG10__ttp_pd_eopg_MASK__VI 0x00000004L
#define WD_DEBUG_REG10__ttp_pd_is_event_MASK__VI 0x00000002L
#define WD_DEBUG_REG10__ttp_pd_patch_rts_MASK__VI 0x00000001L
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_empty_MASK__VI 0x02000000L
#define WD_DEBUG_REG10__wd_te11_out_se0_fifo_full_MASK__VI 0x01000000L
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_empty_MASK__VI 0x08000000L
#define WD_DEBUG_REG10__wd_te11_out_se1_fifo_full_MASK__VI 0x04000000L
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_empty_MASK__VI 0x20000000L
#define WD_DEBUG_REG10__wd_te11_out_se2_fifo_full_MASK__VI 0x10000000L
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_empty_MASK__VI 0x80000000L
#define WD_DEBUG_REG10__wd_te11_out_se3_fifo_full_MASK__VI 0x40000000L
#define WD_DEBUG_REG6__WD_IA_draw_eop_MASK__VI 0xffffffffL
#define WD_DEBUG_REG7__SE0VGT_WD_thdgrp_send_in_MASK__VI 0x00000001L
#define WD_DEBUG_REG7__SE1VGT_WD_thdgrp_send_in_MASK__VI 0x00000010L
#define WD_DEBUG_REG7__SPARE1_MASK__VI 0x00000f00L
#define WD_DEBUG_REG7__SPARE2_MASK__VI 0x0000f000L
#define WD_DEBUG_REG7__SPARE5_MASK__VI 0x00080000L
#define WD_DEBUG_REG7__SPARE6_MASK__VI 0x0f000000L
#define WD_DEBUG_REG7__arb_tfreq_tgroup_event_MASK__VI 0x40000000L
#define WD_DEBUG_REG7__arb_tfreq_tgroup_rts_MASK__VI 0x20000000L
#define WD_DEBUG_REG7__se0_thdgrp_eop_MASK__VI 0x00200000L
#define WD_DEBUG_REG7__se0_thdgrp_is_event_MASK__VI 0x00100000L
#define WD_DEBUG_REG7__se1_thdgrp_eop_MASK__VI 0x00800000L
#define WD_DEBUG_REG7__se1_thdgrp_is_event_MASK__VI 0x00400000L
#define WD_DEBUG_REG7__te11_arb_busy_MASK__VI 0x80000000L
#define WD_DEBUG_REG7__te11_arb_state_q_MASK__VI 0x00070000L
#define WD_DEBUG_REG7__tfreq_arb_tgroup_rtr_MASK__VI 0x10000000L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_empty_MASK__VI 0x00000004L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_full_MASK__VI 0x00000008L
#define WD_DEBUG_REG7__wd_arb_se0_input_fifo_re_MASK__VI 0x00000002L
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_empty_MASK__VI 0x00000040L
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_full_MASK__VI 0x00000080L
#define WD_DEBUG_REG7__wd_arb_se1_input_fifo_re_MASK__VI 0x00000020L
#define WD_DEBUG_REG8__TC_WD_rdret_valid_in_MASK__VI 0x80000000L
#define WD_DEBUG_REG8__WD_TC_rdnfo_stall_out_MASK__VI 0x40000000L
#define WD_DEBUG_REG8__WD_TC_rdreq_send_out_MASK__VI 0x20000000L
#define WD_DEBUG_REG8__event_flag_p1_q_MASK__VI 0x00040000L
#define WD_DEBUG_REG8__first_req_of_tg_p1_q_MASK__VI 0x10000000L
#define WD_DEBUG_REG8__last_req_of_tg_p2_MASK__VI 0x00000800L
#define WD_DEBUG_REG8__null_flag_p1_q_MASK__VI 0x00080000L
#define WD_DEBUG_REG8__pipe0_dr_MASK__VI 0x00000001L
#define WD_DEBUG_REG8__pipe0_rtr_MASK__VI 0x00000004L
#define WD_DEBUG_REG8__pipe1_dr_MASK__VI 0x00000002L
#define WD_DEBUG_REG8__pipe1_rtr_MASK__VI 0x00000008L
#define WD_DEBUG_REG8__se0spi_wd_hs_done_cnt_q_MASK__VI 0x0003f000L
#define WD_DEBUG_REG8__second_tf_ret_data_q_MASK__VI 0x08000000L
#define WD_DEBUG_REG8__tf_data_fifo_busy_q_MASK__VI 0x00000040L
#define WD_DEBUG_REG8__tf_data_fifo_cnt_q_MASK__VI 0x07f00000L
#define WD_DEBUG_REG8__tf_data_fifo_rtr_q_MASK__VI 0x00000080L
#define WD_DEBUG_REG8__tf_skid_fifo_empty_MASK__VI 0x00000100L
#define WD_DEBUG_REG8__tf_skid_fifo_full_MASK__VI 0x00000200L
#define WD_DEBUG_REG8__tfreq_tg_fifo_empty_MASK__VI 0x00000010L
#define WD_DEBUG_REG8__tfreq_tg_fifo_full_MASK__VI 0x00000020L
#define WD_DEBUG_REG8__wd_tc_rdreq_rtr_q_MASK__VI 0x00000400L
#define WD_DEBUG_REG9__SPARE0_MASK__VI 0x0000f800L
#define WD_DEBUG_REG9__SPARE1_MASK__VI 0x08000000L
#define WD_DEBUG_REG9__SPARE2_MASK__VI 0x30000000L
#define WD_DEBUG_REG9__dynamic_hs_p0_q_MASK__VI 0x01000000L
#define WD_DEBUG_REG9__event_or_null_flags_p0_q_MASK__VI 0x00000008L
#define WD_DEBUG_REG9__first_fetch_of_tg_p0_q_MASK__VI 0x02000000L
#define WD_DEBUG_REG9__last_patch_of_tg_MASK__VI 0x00080000L
#define WD_DEBUG_REG9__mem_is_even_MASK__VI 0x04000000L
#define WD_DEBUG_REG9__pipe0_dr_MASK__VI 0x00000001L
#define WD_DEBUG_REG9__pipe0_rtr_MASK__VI 0x00000010L
#define WD_DEBUG_REG9__pipe1_rtr_MASK__VI 0x00000020L
#define WD_DEBUG_REG9__pipe2_dr_MASK__VI 0x00000004L
#define WD_DEBUG_REG9__pipe2_rtr_MASK__VI 0x00000080L
#define WD_DEBUG_REG9__pipe4_dr_MASK__VI 0x40000000L
#define WD_DEBUG_REG9__pipe4_rtr_MASK__VI 0x80000000L
#define WD_DEBUG_REG9__pipec_tf_dr_MASK__VI 0x00000002L
#define WD_DEBUG_REG9__pipec_tf_rtr_MASK__VI 0x00000040L
#define WD_DEBUG_REG9__tf_fetch_state_q_MASK__VI 0x00070000L
#define WD_DEBUG_REG9__tf_pointer_p0_q_MASK__VI 0x00f00000L
#define WD_DEBUG_REG9__ttp_patch_fifo_empty_MASK__VI 0x00000200L
#define WD_DEBUG_REG9__ttp_patch_fifo_full_MASK__VI 0x00000100L
#define WD_DEBUG_REG9__ttp_tf_fifo_empty_MASK__VI 0x00000400L
#define WD_QOS__DRAW_STALL_MASK__VI 0x00000001L

#endif  // SI_CI_VI_merged_mask_HEADER
