<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="Akira Jinguji's publications, conference papers, awards, and research grants.">
    <title>神宮司明良 (AKIRA JINGUJI)</title>
    <link rel="icon" href="../assets/logo.png">
    <link rel="stylesheet" href="../assets/css/css.css">
    <script src="../assets/js/js.js" defer></script>
  </head>
  <body>
    <a class="skip-link" href="#main">Skip to content</a>
    <header class="site-header">
      <div class="header-inner">
        <a class="brand" href="index.html">
          <img src="../assets/kaojyashin.jpg" alt="Portrait of Akira Jinguji">
          <span>AKIRA JINGUJI</span>
        </a>
        <nav class="site-nav" id="primary-navigation" aria-label="Global navigation">
          <a href="index.html">Home</a>
          <a href="publications.html" aria-current="page">Publications</a>
          <div class="lang-toggle" role="group" aria-label="Language toggle">
            <a class="lang-option" href="../jp/publications.html" lang="ja">JP</a>
            <span class="lang-separator">/</span>
            <span class="lang-option is-active" aria-current="true">EN</span>
          </div>
        </nav>
      </div>
    </header>

    <main id="main">
      <section class="section pub-section" id="journals">
        <h2>Journals (peer-reviewed)</h2>
        <ol class="pub-entries">
          <li>
            <span class="pub-line">T. Senoo, A. Jinguji, R. Kuramochi, H. Nakahara,</span>
            <span class="pub-line">"A Multilayer Perceptron Training Accelerator using Systolic Array"</span>
            <span class="pub-line">IEICE Transactions on Information and Systems, Vol. E105-D, No. 12, pp.2048-2056, December 2022.</span>
          </li>
          <li>
            <span class="pub-line">A. Jinguji, S. Sato, H. Nakahara,</span>
            <span class="pub-line">"Weight Sparseness for a Feature-Map-Split-CNN Toward Low-Cost Embedded FPGAs"</span>
            <span class="pub-line">IEICE Transactions on Information and Systems, Vol. E104-D, No. 12, pp. 2040-2047, December 2021.</span>
          </li>
          <li>
            <span class="pub-line">A. Jinguji, S. Sato, H. Nakahara,</span>
            <span class="pub-line">"An FPGA Realization of a Random Forest with k-means Clustering using a High-level Synthesis Design"</span>
            <span class="pub-line">IEICE Transactions on Information and Systems, Vol. E101-D, No. 2, pp. 354-362, February 2018.</span>
          </li>
        </ol>
      </section>

      <section class="section pub-section" id="international">
        <h2>International Conferences (peer-reviewed)</h2>
        <ol class="pub-entries">
          <li>
            <span class="pub-line">A. Jinguji, K. Sano,</span>
            <span class="pub-line">"A Comparative Survey of GPUs and ASICs for AI Acceleration"</span>
            <span class="pub-line">R-CCS Symposium 2025 (Poster).</span>
          </li>
          <li>
            <span class="pub-line">A. Jinguji, Collaborators,</span>
            <span class="pub-line">"A Many-core Architecture for an Ensemble Ternary Neural Network Toward High-Throughput Inference"</span>
            <span class="pub-line">(TBA)</span>
          </li>
          <li>
            <span class="pub-line">T. Senoo, R. Kayanoma, A. Jinguji, and H. Nakahara,</span>
            <span class="pub-line">"A Light-weight Vision Transformer toward Near-Memory Computation on an FPGA"</span>
            <span class="pub-line">Applied Reconfigurable Computing International Symposium, (ARC 2023), pp. 338-353, September 2023.</span>
          </li>
          <li>
            <span class="pub-line">T. Senoo, A. Jinguji, R. Kuramochi, H. Nakahara,</span>
            <span class="pub-line">"A Multilayer Perceptron Training Accelerator using Systolic Array"</span>
            <span class="pub-line">IEEE Asia Pacific Conf. on Circuits and Systems (APCCAS2021), pp. 77-80, Online, November 2021.</span>
          </li>
          <li>
            <span class="pub-line">Y. Sada, N. Soga, M. Shimoda, A. Jinguji, S. Sato, H. Nakahara,</span>
            <span class="pub-line">"Fast Monocular Depth Estimation on an FPGA"</span>
            <span class="pub-line">IEEE International Parallel and Distributed Processing Symposium Workshops (RAW2020), pp. 143-146, Online, May, 2020.</span>
          </li>
          <li>
            <span class="pub-line">A. Jinguji, S. Sato, H. Nakahara,</span>
            <span class="pub-line">"Tiny On-Chip Memory Realization of Weight Sparseness Split-CNNs on Low-end FPGAs"</span>
            <span class="pub-line">IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM2020), p. 229, Online, May 2020.</span>
          </li>
          <li>
            <span class="pub-line">H. Nakahara, Q. Zhiqiang, A. Jinguji, W. Luk,</span>
            <span class="pub-line">"R2CNN: Recurrent Residual Convolutional Neural Network on FPGA"</span>
            <span class="pub-line">ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA2020), p. 319, Seaside, California, USA, February 2020.</span>
          </li>
          <li>
            <span class="pub-line">Y. Sada, M. Shimoda, A. Jinguji, H. Nakahara,</span>
            <span class="pub-line">"A Dataflow Pipelining Architecture for Tile Segmentation with a Sparse MobileNet on an FPGA"</span>
            <span class="pub-line">International Conference on Field-Programmable Technology (FPT2019), pp. 267-270, Tianjin, China, December 2019.</span>
          </li>
          <li>
            <span class="pub-line">A. Jinguji, Y. Sada, H. Nakahara,</span>
            <span class="pub-line">"Real-Time Multi-Pedestrian Detection in Surveillance Camera using FPGA"</span>
            <span class="pub-line">International Conference on Field-Programmable Logic and Applications (FPL2019), pp. 424-425, Barcelona, Spain, September 2019.</span>
          </li>
          <li>
            <span class="pub-line">H. Nakahara, Y. Sada, M. Shimoda, K. Sayama, A. Jinguji, S. Sato,</span>
            <span class="pub-line">"FPGA-based Training Accelerator Utilizing Sparseness of Convolutional Neural Network"</span>
            <span class="pub-line">International Conference on Field-Programmable Logic and Applications (FPL2019), pp. 180-186, Barcelona, Spain, September 2019.</span>
          </li>
          <li>
            <span class="pub-line">H. Nakahara, A. Jinguji, M. Shimoda, S. Sato,</span>
            <span class="pub-line">"An FPGA-based Fine-Tuning Accelerator for a Sparse CNN"</span>
            <span class="pub-line">ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA2019), p. 186, Seaside, California, USA, February 2019.</span>
          </li>
          <li>
            <span class="pub-line">A. Jinguji, T. Fujii, S. Sato, H. Nakahara,</span>
            <span class="pub-line">"An FPGA Realization of OpenPose based on a Sparse Weight Convolutional Neural Network"</span>
            <span class="pub-line">International Conference on Field-Programmable Technology (FPT2018), pp. 313-316, Naha, Okinawa, Japan, December 2018.</span>
          </li>
          <li>
            <span class="pub-line">H. Nakahara, A. Jinguji, S. Sato, T. Sasao,</span>
            <span class="pub-line">"A Random Forest using a Multi-valued Decision Diagram on an FPGA"</span>
            <span class="pub-line">IEEE International Symposium on Multiple-Valued Logic (ISMVL2017), pp. 266-271, Novi Sad, Serbia, May 2017.</span>
          </li>
          <li>
            <span class="pub-line">H. Nakahara, A. Jinguji, T. Fujii, S. Sato,</span>
            <span class="pub-line">"An Acceleration of a Random Forest Classification using Altera SDK for OpenCL"</span>
            <span class="pub-line">International Conference on Field-Programmable Technology (FPT2016), pp. 285-288, Xian, China, December 2016.</span>
          </li>
        </ol>
      </section>

      <section class="section pub-section" id="awards">
        <h2>Awards</h2>
        <ol class="pub-entries">
          <li>
            <span class="pub-line">IEICE Technical Committee on Reconfigurable Systems, Young Researcher Award,</span>
            <span class="pub-line">"FPGA Implementation of Multi-core Neural Networks via High-level Synthesis"</span>
            <span class="pub-line">Institute of Electronics, Information and Communication Engineers, January 2022.</span>
          </li>
          <li>
            <span class="pub-line">Design Gaia Outstanding Poster Presentation Award,</span>
            <span class="pub-line">"FPGA Accelerator for Image Recognition Using gMLP"</span>
            <span class="pub-line">IEICE Design Gaia Poster Award Selection Committee, December 2021.</span>
          </li>
          <li>
            <span class="pub-line">IEICE Technical Committee on Reconfigurable Systems, Young Researcher Award,</span>
            <span class="pub-line">"Feature-Map Separable Convolution for Memory-Efficient FPGA Image Recognition"</span>
            <span class="pub-line">Institute of Electronics, Information and Communication Engineers, January 2019.</span>
          </li>
        </ol>
      </section>

      <section class="section pub-section" id="grants">
        <h2>Research Grants</h2>
        <ol class="pub-entries">
          <li>
            <span class="pub-line">Google Silicon Research Grant, Co-Principal Investigator (Takuya Kojima, Akira Jinguji), FY2024–FY2025 (Reiwa 6–7),</span>
            <span class="pub-line">"Sparsity-aware Coarse-grained Reconfigurable Accelerator"</span>
            <span class="pub-line">Award total: USD 30,000.</span>
          </li>
          <li>
            <span class="pub-line">KAKENHI Grant-in-Aid for Scientific Research (B), Co-Investigator (Hiroki Nakahara, Akira Jinguji), FY2024–FY2028 (Reiwa 6–10),</span>
            <span class="pub-line">"Dedicated Hardware for Binary Vision Transformers"</span>
            <span class="pub-line">Award total: JPY 13,000,000.</span>
          </li>
          <li>
            <span class="pub-line">Industry-sponsored collaborative research (NDA),</span>
            <span class="pub-line">"April 2023 – March 2024"</span>
            <span class="pub-line">Scope and funding confidential under non-disclosure agreement.</span>
          </li>
          <li>
            <span class="pub-line">Tokyo Tech School of Engineering Assistant Professor Incentive Research Fund, Principal Investigator,</span>
            <span class="pub-line">"Designing High-efficiency Sparse Matrix Engines for Deep Learning"</span>
            <span class="pub-line">Total budget: JPY 550,000, October 2022 – March 2023.</span>
          </li>
          <li>
            <span class="pub-line">Industry-sponsored collaborative research (NDA),</span>
            <span class="pub-line">"April 2022 – March 2023"</span>
            <span class="pub-line">Scope and funding confidential under non-disclosure agreement.</span>
          </li>
          <li>
            <span class="pub-line">JSPS Research Fellowship (DC1) Grant, Principal Investigator,</span>
            <span class="pub-line">"Realizing Fast CNN Systems through Combined Static and Dynamic Pruning"</span>
            <span class="pub-line">Total budget: JPY 3,100,000, April 2020 – March 2022.</span>
          </li>
        </ol>
      </section>
    </main>
    <footer>
      &copy; 2025 Akira Jinguji
    </footer>
  </body>
</html>
