18:57:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
18:57:09 INFO  : XSCT server has started successfully.
18:57:09 INFO  : plnx-install-location is set to ''
18:57:09 INFO  : Successfully done setting XSCT server connection channel  
18:57:09 INFO  : Successfully done query RDI_DATADIR 
18:57:09 INFO  : Successfully done setting workspace for the tool. 
18:57:12 INFO  : Registering command handlers for Vitis TCF services
16:53:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
16:53:43 INFO  : XSCT server has started successfully.
16:53:43 INFO  : plnx-install-location is set to ''
16:53:43 INFO  : Successfully done setting XSCT server connection channel  
16:53:43 INFO  : Successfully done setting workspace for the tool. 
16:54:00 INFO  : Registering command handlers for Vitis TCF services
16:54:09 INFO  : Successfully done query RDI_DATADIR 
16:31:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
16:31:45 INFO  : XSCT server has started successfully.
16:31:45 INFO  : plnx-install-location is set to ''
16:31:45 INFO  : Successfully done setting XSCT server connection channel  
16:31:45 INFO  : Successfully done setting workspace for the tool. 
16:32:11 INFO  : Registering command handlers for Vitis TCF services
16:32:46 INFO  : Successfully done query RDI_DATADIR 
14:53:50 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
14:56:49 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
14:58:26 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
15:00:26 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
15:03:13 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
15:05:55 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
15:08:32 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
23:15:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
23:16:06 INFO  : XSCT server has started successfully.
23:16:08 INFO  : plnx-install-location is set to ''
23:16:08 INFO  : Successfully done setting XSCT server connection channel  
23:16:31 INFO  : Registering command handlers for Vitis TCF services
23:17:19 INFO  : Successfully done query RDI_DATADIR 
23:17:19 INFO  : Successfully done setting workspace for the tool. 
03:36:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
03:36:28 INFO  : XSCT server has started successfully.
03:36:28 INFO  : plnx-install-location is set to ''
03:36:28 INFO  : Successfully done setting XSCT server connection channel  
03:36:28 INFO  : Successfully done setting workspace for the tool. 
03:36:42 INFO  : Registering command handlers for Vitis TCF services
03:37:03 INFO  : Successfully done query RDI_DATADIR 
04:02:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
04:02:27 INFO  : XSCT server has started successfully.
04:02:27 INFO  : plnx-install-location is set to ''
04:02:27 INFO  : Successfully done setting XSCT server connection channel  
04:02:27 INFO  : Successfully done setting workspace for the tool. 
04:02:40 INFO  : Registering command handlers for Vitis TCF services
04:02:48 INFO  : Successfully done query RDI_DATADIR 
04:04:39 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
04:07:34 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
04:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:08:29 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
04:08:29 INFO  : 'jtag frequency' command is executed.
04:08:29 INFO  : Context for 'APU' is selected.
04:08:30 INFO  : System reset is completed.
04:08:33 INFO  : 'after 3000' command is executed.
04:08:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
04:08:35 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
04:08:35 INFO  : Context for 'APU' is selected.
04:08:35 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
04:08:35 INFO  : 'configparams force-mem-access 1' command is executed.
04:08:35 INFO  : Context for 'APU' is selected.
04:08:36 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
04:08:36 INFO  : 'ps7_init' command is executed.
04:08:36 INFO  : 'ps7_post_config' command is executed.
04:08:36 INFO  : 'configparams force-mem-access 0' command is executed.
04:08:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

04:08:36 INFO  : Disconnected from the channel tcfchan#2.
04:13:49 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:17:25 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:41:16 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:43:08 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:43:58 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:44:57 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:48:40 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
04:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
04:55:04 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
04:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:57:48 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
04:57:48 INFO  : 'jtag frequency' command is executed.
04:57:48 INFO  : Context for 'APU' is selected.
04:57:48 INFO  : System reset is completed.
04:57:51 INFO  : 'after 3000' command is executed.
04:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
04:57:54 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
04:57:54 INFO  : Context for 'APU' is selected.
04:57:54 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
04:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
04:57:54 INFO  : Context for 'APU' is selected.
04:57:54 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
04:57:55 INFO  : 'ps7_init' command is executed.
04:57:55 INFO  : 'ps7_post_config' command is executed.
04:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:55 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
04:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

04:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:56 INFO  : 'con' command is executed.
04:57:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:57:56 INFO  : Disconnected from the channel tcfchan#3.
05:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:00:10 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
05:00:10 INFO  : 'jtag frequency' command is executed.
05:00:10 INFO  : Context for 'APU' is selected.
05:00:10 INFO  : System reset is completed.
05:00:13 INFO  : 'after 3000' command is executed.
05:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
05:00:15 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
05:00:15 INFO  : Context for 'APU' is selected.
05:00:15 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
05:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
05:00:15 INFO  : Context for 'APU' is selected.
05:00:15 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
05:00:16 INFO  : 'ps7_init' command is executed.
05:00:16 INFO  : 'ps7_post_config' command is executed.
05:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:17 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
05:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

05:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:17 INFO  : 'con' command is executed.
05:00:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:00:17 INFO  : Disconnected from the channel tcfchan#4.
05:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:03:01 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
05:03:01 INFO  : 'jtag frequency' command is executed.
05:03:01 INFO  : Context for 'APU' is selected.
05:03:01 INFO  : System reset is completed.
05:03:04 INFO  : 'after 3000' command is executed.
05:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
05:03:07 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
05:03:07 INFO  : Context for 'APU' is selected.
05:03:07 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
05:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
05:03:07 INFO  : Context for 'APU' is selected.
05:03:07 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
05:03:07 INFO  : 'ps7_init' command is executed.
05:03:07 INFO  : 'ps7_post_config' command is executed.
05:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:08 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
05:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:08 INFO  : 'con' command is executed.
05:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:03:08 INFO  : Disconnected from the channel tcfchan#5.
05:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:03:49 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
05:03:49 INFO  : 'jtag frequency' command is executed.
05:03:49 INFO  : Context for 'APU' is selected.
05:03:49 INFO  : System reset is completed.
05:03:52 INFO  : 'after 3000' command is executed.
05:03:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
05:03:55 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
05:03:55 INFO  : Context for 'APU' is selected.
05:03:55 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
05:03:55 INFO  : 'configparams force-mem-access 1' command is executed.
05:03:55 INFO  : Context for 'APU' is selected.
05:03:55 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
05:03:55 INFO  : 'ps7_init' command is executed.
05:03:55 INFO  : 'ps7_post_config' command is executed.
05:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:56 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

05:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:03:56 INFO  : 'con' command is executed.
05:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:03:56 INFO  : Disconnected from the channel tcfchan#6.
05:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:05:57 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
05:05:57 INFO  : 'jtag frequency' command is executed.
05:05:57 INFO  : Context for 'APU' is selected.
05:05:57 INFO  : System reset is completed.
05:06:00 INFO  : 'after 3000' command is executed.
05:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
05:06:03 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
05:06:03 INFO  : Context for 'APU' is selected.
05:06:03 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
05:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
05:06:03 INFO  : Context for 'APU' is selected.
05:06:03 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
05:06:04 INFO  : 'ps7_init' command is executed.
05:06:04 INFO  : 'ps7_post_config' command is executed.
05:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:04 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:06:04 INFO  : 'configparams force-mem-access 0' command is executed.
05:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

05:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:04 INFO  : 'con' command is executed.
05:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:06:04 INFO  : Disconnected from the channel tcfchan#7.
01:46:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\paper_routing\hopfield_vitis\hopfield_vivado\temp_xsdb_launch_script.tcl
01:47:00 INFO  : XSCT server has started successfully.
01:47:00 INFO  : plnx-install-location is set to ''
01:47:00 INFO  : Successfully done setting XSCT server connection channel  
01:47:00 INFO  : Successfully done setting workspace for the tool. 
01:47:19 INFO  : Registering command handlers for Vitis TCF services
01:47:21 INFO  : Successfully done query RDI_DATADIR 
01:48:30 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
01:49:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571]
01:49:09 ERROR : (XSDB Server) The design file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

01:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:36 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
01:49:36 INFO  : 'jtag frequency' command is executed.
01:49:36 INFO  : Context for 'APU' is selected.
01:49:36 INFO  : System reset is completed.
01:49:39 INFO  : 'after 3000' command is executed.
01:49:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
01:49:41 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
01:49:42 INFO  : Context for 'APU' is selected.
01:49:42 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:42 INFO  : Context for 'APU' is selected.
01:49:42 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
01:49:43 INFO  : 'ps7_init' command is executed.
01:49:43 INFO  : 'ps7_post_config' command is executed.
01:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:43 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:44 INFO  : 'con' command is executed.
01:49:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:49:44 INFO  : Disconnected from the channel tcfchan#2.
01:54:42 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
01:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

01:55:38 INFO  : Checking for BSP changes to sync application flags for project 'hopfield_vitis'...
01:55:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

01:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:14 INFO  : Jtag cable 'Digilent Zed 210248AA56D1' is selected.
01:56:14 INFO  : 'jtag frequency' command is executed.
01:56:14 INFO  : Context for 'APU' is selected.
01:56:14 INFO  : System reset is completed.
01:56:17 INFO  : 'after 3000' command is executed.
01:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1' command is executed.
01:56:20 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit"
01:56:20 INFO  : Context for 'APU' is selected.
01:56:20 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:20 INFO  : Context for 'APU' is selected.
01:56:20 INFO  : Sourcing of 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl' is done.
01:56:21 INFO  : 'ps7_init' command is executed.
01:56:21 INFO  : 'ps7_post_config' command is executed.
01:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:22 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA56D1" && level==0} -index 1
fpga -file C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/hopfield_vitis/Debug/hopfield_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:22 INFO  : 'con' command is executed.
01:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:56:22 INFO  : Disconnected from the channel tcfchan#5.
