#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa789e064b0 .scope module, "Testbench" "Testbench" 2 52;
 .timescale 0 0;
v0x7fa789e1da80_0 .var "CLK", 0 0;
v0x7fa789e1db10_0 .var "IN", 7 0;
v0x7fa789e1dba0_0 .var "INADDRESS", 2 0;
v0x7fa789e1dc50_0 .net "OUT1", 7 0, v0x7fa789e1d3b0_0;  1 drivers
v0x7fa789e1dd00_0 .var "OUT1ADDRESS", 2 0;
v0x7fa789e1ddd0_0 .net "OUT2", 7 0, v0x7fa789e1d550_0;  1 drivers
v0x7fa789e1de80_0 .var "OUT2ADDRESS", 2 0;
v0x7fa789e1df30_0 .var "RESET", 0 0;
v0x7fa789e1dfe0_0 .var "WRITE", 0 0;
S_0x7fa789e0d100 .scope module, "reg_f" "reg_file" 2 62, 2 2 0, S_0x7fa789e064b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fa789e0d340_0 .net "CLK", 0 0, v0x7fa789e1da80_0;  1 drivers
v0x7fa789e1d240_0 .net "IN", 7 0, v0x7fa789e1db10_0;  1 drivers
v0x7fa789e1d2f0_0 .net "INADDRESS", 2 0, v0x7fa789e1dba0_0;  1 drivers
v0x7fa789e1d3b0_0 .var "OUT1", 7 0;
v0x7fa789e1d460_0 .net "OUT1ADDRESS", 2 0, v0x7fa789e1dd00_0;  1 drivers
v0x7fa789e1d550_0 .var "OUT2", 7 0;
v0x7fa789e1d600_0 .net "OUT2ADDRESS", 2 0, v0x7fa789e1de80_0;  1 drivers
v0x7fa789e1d6b0_0 .net "RESET", 0 0, v0x7fa789e1df30_0;  1 drivers
v0x7fa789e1d750_0 .net "WRITE", 0 0, v0x7fa789e1dfe0_0;  1 drivers
v0x7fa789e1d860_0 .var/i "i", 31 0;
v0x7fa789e1d900 .array "registers", 0 7, 7 0;
E_0x7fa789e06610 .event edge, v0x7fa789e1d750_0, v0x7fa789e1d6b0_0, v0x7fa789e1d600_0, v0x7fa789e1d460_0;
E_0x7fa789e06a50 .event posedge, v0x7fa789e0d340_0;
    .scope S_0x7fa789e0d100;
T_0 ;
    %wait E_0x7fa789e06a50;
    %load/vec4 v0x7fa789e1d6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa789e1d860_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fa789e1d860_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fa789e1d860_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fa789e1d900, 0, 4;
    %load/vec4 v0x7fa789e1d860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa789e1d860_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0x7fa789e1d6b0_0;
    %nor/r;
    %load/vec4 v0x7fa789e1d750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fa789e1d240_0;
    %load/vec4 v0x7fa789e1d2f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fa789e1d900, 0, 4;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa789e0d100;
T_1 ;
    %wait E_0x7fa789e06610;
    %load/vec4 v0x7fa789e1d750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa789e1d460_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa789e1d900, 4;
    %assign/vec4 v0x7fa789e1d3b0_0, 2;
    %load/vec4 v0x7fa789e1d600_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa789e1d900, 4;
    %assign/vec4 v0x7fa789e1d550_0, 2;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa789e064b0;
T_2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1df30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x7fa789e1db10_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa789e1dba0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa789e1dd00_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa789e1de80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa789e1dd00_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa789e1de80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fa789e1dd00_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fa789e1de80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa789e1dd00_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa789e1de80_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa789e1da80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa789e1dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa789e1dd00_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa789e1de80_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_0x7fa789e064b0;
T_3 ;
    %vpi_call 2 109 "$monitor", "%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d", $time, v0x7fa789e1db10_0, v0x7fa789e1dba0_0, v0x7fa789e1dd00_0, v0x7fa789e1de80_0, v0x7fa789e1dfe0_0, v0x7fa789e1da80_0, v0x7fa789e1df30_0, v0x7fa789e1dc50_0, v0x7fa789e1ddd0_0 {0 0 0};
    %vpi_call 2 111 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Part2.v";
