INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab1/CMcnally_Lab1_FSM/CMcnally_Lab1_FSM.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab1/CMcnally_Lab1_FSM/CMcnally_Lab1_FSM.srcs/sim_1/new/counter_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_testbench
