vhdl work "Secuenciador.vhd"
vhdl work "Memoria.vhd"
vhdl work "MUX_4_1.vhd"
vhdl work "Logica.vhd"
verilog work "REG_3ER_ESTADO.v"
vhdl work "ACC.vhd"
verilog work "TRANSEIVER.v"
verilog work "ArquitecturaCompuesta.vf"
verilog work "UCC_ACC.vf"
verilog work "SIM_23.tfw"
verilog work "C:/Xilinx/verilog/src/glbl.v"
