# Web FPGA Team 2

<center>
<img src ="Documents\ReadmeExtensions\3000px_Bleu.jpg" width=auto height="300">
</center>


## üñ•Ô∏è‚ö°Overview
We develop a web interface for an FPGA Simulator. This web interface will be used to teach people how the signals propagate inside an FPGA.

<br>
<details>

<summary><b> üë§ Contributor </b></summary>
<br>

| Photo                                                                                                           | Role               | Name              | Contact                                                                                                                                                                                                                                                                                                     |
| --------------------------------------------------------------------------------------------------------------- | ------------------ | ----------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| <img src="https://ca.slack-edge.com/T07N4K3NA3Z-U07NK6MCR0A-g4cac1c20a04-192" width="100px" height="100">       | Project Manager    | Enoal ADAM        | [![GitHub](https://img.shields.io/badge/-GitHub-181717?logo=github&logoColor=white&style=flat-square)](https://github.com/EnoGame29)[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?logo=linkedin&logoColor=white&style=flat-square)](https://www.linkedin.com/in/enoal-adam-02552932a/)         |
| <img src="https://gravatar.com/avatar/fbb2631ed2b14d85006ea91fcf223680?size=128&d=mp" width="100" height="100"> | Program Manager    | Salaheddine NAMIR | [![GitHub](https://img.shields.io/badge/-GitHub-181717?logo=github&logoColor=white&style=flat-square)](https://github.com/T3rryc)[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?logo=linkedin&logoColor=white&style=flat-square)](https://www.linkedin.com/in/salaheddine-namir-3402471b8/)     |
| <img src="https://ca.slack-edge.com/T019N8PRR7W-U07DQ644220-32f6fb88c2d8-192" width="100" height="100">         | Tech Lead          | L√©na De GERMAIN   | [![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github&logoColor=white)](https://github.com/lenadg18)[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/lena-degermain-5535a032a/)                      |
| <img src="https://avatars.githubusercontent.com/u/146005340?v=4" width=100 height="100">                        | Software Developer | Ian LAURENT       | [![GitHub](https://img.shields.io/badge/-GitHub-181717?logo=github&logoColor=white&style=flat-square)](https://github.com/Ianlaur)[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?logo=linkedin&logoColor=white&style=flat-square)](https://www.linkedin.com/in/ian-h-laurent/)                  |
| <img src="https://gravatar.com/avatar/dc3a8fc938e413abe9fb0053201896e7?size=128&d=mp" width=100 height="100">   | Software Developer | Lucas AUBARD      | [![GitHub](https://img.shields.io/badge/-GitHub-181717?logo=github&logoColor=white&style=flat-square)](https://github.com/LucasAub)[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?logo=linkedin&logoColor=white&style=flat-square)](https://www.linkedin.com/in/lucas-aubard-596b37251/)        |
| <img src="https://ca.slack-edge.com/T019N8PRR7W-U05T1QGDPGC-5b740608e738-192" width="100" height="100">         | Quality Assurance  | Matt√©o LEFIN      | [![GitHub](https://img.shields.io/badge/-GitHub-181717?logo=github&logoColor=white&style=flat-square)](https://github.com/Mattstar64)[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?logo=linkedin&logoColor=white&style=flat-square)](https://www.linkedin.com/in/matt%C3%A9o-lefin-380272293/) |



</details>
 
## üõ†Ô∏èüßë‚Äçüíª What's a FPGA ?
An FPGA is a reprogrammable electronic chip that allows users to create custom circuits. Unlike traditional processors (CPUs) that execute instructions, an FPGA can be configured to function as a specialized circuit optimized for a specific task. It is widely used in fields like aerospace, automotive, and telecommunications because it offers high flexibility and speed.

## üîë Requirements to Access the Website

To access our website, you need a Chromium-based browser (Edge, Chrome, Opera, etc... ).

## üåü Key Features
| Feature | Description |
| ------- | ----------- |
|         |             |


## üìñ How to Use It ?


## üìÇ Project Document

üìÑ [**Functional Specifications**](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/TestPlan/testPlan.mdDocuments/Functional/functionalSpecification.md) <br>
‚öôÔ∏è [**Technical Specifications** ](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/Technical/technicalSpecification.md) <br>
üß™ [**Test Plan** ](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/TestPlan/testPlan.md) <br>
‚úÖ [**Test Cases Rules**](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/TestPlan/testCaseRules.md) <br>
üìë [ **Project Charter**](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/Management/projectCharter.md) <br>
üìÜ [ **Weekly Reports** ](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/Management/WeeklyReports) <br>
üìå [ **Post Mortem** ](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/Documents/Management/postMortem.md) <br>    

## ‚öñÔ∏è License

This project is under license MIT - see the [LICENSE](https://github.com/algosup/2024-2025-project-4-web-fpga-team-2/blob/main/LICENSE) file for more information.
