###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          314   # Number of WRITE/WRITEP commands
num_reads_done                 =       220728   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       198964   # Number of read row buffer hits
num_read_cmds                  =       220727   # Number of READ/READP commands
num_writes_done                =          317   # Number of read requests issued
num_write_row_hits             =          153   # Number of write row buffer hits
num_act_cmds                   =        21955   # Number of ACT commands
num_pre_cmds                   =        21938   # Number of PRE commands
num_ondemand_pres              =         4599   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8892499   # Cyles of rank active rank.0
rank_active_cycles.1           =      8422898   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1107501   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1577102   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       196804   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1130   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          235   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          164   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          271   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          523   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1168   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          656   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           33   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           25   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20036   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =           13   # Write cmd latency (cycles)
write_latency[100-119]         =           15   # Write cmd latency (cycles)
write_latency[120-139]         =            3   # Write cmd latency (cycles)
write_latency[140-159]         =            6   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            1   # Write cmd latency (cycles)
write_latency[200-]            =          269   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       134149   # Read request latency (cycles)
read_latency[40-59]            =        46587   # Read request latency (cycles)
read_latency[60-79]            =        14803   # Read request latency (cycles)
read_latency[80-99]            =         4433   # Read request latency (cycles)
read_latency[100-119]          =         2779   # Read request latency (cycles)
read_latency[120-139]          =         2009   # Read request latency (cycles)
read_latency[140-159]          =         1440   # Read request latency (cycles)
read_latency[160-179]          =         1322   # Read request latency (cycles)
read_latency[180-199]          =         1134   # Read request latency (cycles)
read_latency[200-]             =        12071   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.56749e+06   # Write energy
read_energy                    =  8.89971e+08   # Read energy
act_energy                     =  6.00689e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    5.316e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.57009e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.54892e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.25589e+09   # Active standby energy rank.1
average_read_latency           =      60.7332   # Average read request latency (cycles)
average_interarrival           =      45.2379   # Average request interarrival latency (cycles)
total_energy                   =  1.37497e+10   # Total energy (pJ)
average_power                  =      1374.97   # Average power (mW)
average_bandwidth              =      1.88625   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6680   # Number of WRITE/WRITEP commands
num_reads_done                 =       235579   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       209703   # Number of read row buffer hits
num_read_cmds                  =       235579   # Number of READ/READP commands
num_writes_done                =         6680   # Number of read requests issued
num_write_row_hits             =         5545   # Number of write row buffer hits
num_act_cmds                   =        27043   # Number of ACT commands
num_pre_cmds                   =        27022   # Number of PRE commands
num_ondemand_pres              =         9481   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8649241   # Cyles of rank active rank.0
rank_active_cycles.1           =      8603102   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1350759   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1396898   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       218406   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          855   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          172   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          129   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          294   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          526   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          591   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           26   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           31   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20065   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           38   # Write cmd latency (cycles)
write_latency[60-79]           =          119   # Write cmd latency (cycles)
write_latency[80-99]           =          256   # Write cmd latency (cycles)
write_latency[100-119]         =          242   # Write cmd latency (cycles)
write_latency[120-139]         =          233   # Write cmd latency (cycles)
write_latency[140-159]         =          246   # Write cmd latency (cycles)
write_latency[160-179]         =          227   # Write cmd latency (cycles)
write_latency[180-199]         =          204   # Write cmd latency (cycles)
write_latency[200-]            =         5099   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       133236   # Read request latency (cycles)
read_latency[40-59]            =        48054   # Read request latency (cycles)
read_latency[60-79]            =        19579   # Read request latency (cycles)
read_latency[80-99]            =         5659   # Read request latency (cycles)
read_latency[100-119]          =         3936   # Read request latency (cycles)
read_latency[120-139]          =         2996   # Read request latency (cycles)
read_latency[140-159]          =         1867   # Read request latency (cycles)
read_latency[160-179]          =         1664   # Read request latency (cycles)
read_latency[180-199]          =         1432   # Read request latency (cycles)
read_latency[200-]             =        17156   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.33466e+07   # Write energy
read_energy                    =  9.49855e+08   # Read energy
act_energy                     =  7.39896e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.48364e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.70511e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.39713e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.36834e+09   # Active standby energy rank.1
average_read_latency           =      70.3696   # Average read request latency (cycles)
average_interarrival           =      41.2759   # Average request interarrival latency (cycles)
total_energy                   =  1.38462e+10   # Total energy (pJ)
average_power                  =      1384.62   # Average power (mW)
average_bandwidth              =      2.06728   # Average bandwidth
