// Seed: 3017933740
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4
);
  assign id_6 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri id_3
);
  genvar id_5;
  assign id_2 = 1;
  module_0(
      id_0, id_0, id_0, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_2(
      id_8, id_6, id_4, id_4, id_4, id_4, id_4, id_4
  );
  logic [7:0] id_16, id_17, id_18, id_19, id_20;
  wire id_21 = id_1;
  assign id_17[1 : 1] = id_16[1];
  wire id_22;
  supply0 id_23 = 1;
  xnor (id_4, id_5, id_8, id_13, id_7, id_14, id_6, id_1, id_9, id_11);
  id_24(
      .id_0(1),
      .id_1(id_5),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_14),
      .id_6(1),
      .id_7(1'b0),
      .id_8(),
      .id_9(1)
  );
  assign id_2[1 : 1] = 1'b0;
endmodule
