GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":2)
Analyzing included file 'parameter.vh'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":25)
Back to file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":25)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\static_macro_define.v'
Compiling module 'fir_hilbert'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter_wrap.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
WARN  (EX2526) : Entry size ** at **:** does not match memory width **("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
WARN  (EX2412) : Illegal entry at **:** for index ** in range [**:**]("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
NOTE  (EX0101) : Current top module is "fir_hilbert"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "~adder_4input.fir_hilbert" instantiated to "gen_adder_tree_layer3[0].adder_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
WARN  (NL0002) : The module "~adder_4input.fir_hilbert" instantiated to "gen_adder_tree_layer4[0].adder_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
WARN  (NL0002) : The module "~delay.fir_hilbert" instantiated to "gen_spram_shift[42].data_buf_x_CHN1.delay_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
WARN  (NL0002) : The module "~delay.fir_hilbert" instantiated to "gen_spram_shift[43].data_buf_x_CHN1.delay_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.10.03_x64\IDE\ipcore\ADVANCED_FIR\data\advanced_fir_filter.v":5382)
[95%] Generate netlist file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\ADVANCED_FIR\fir_hilbert.vg" completed
Generate template file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\ADVANCED_FIR\fir_hilbert_tmp.v" completed
[100%] Generate report file "C:\Users\Martin Stoyanov\IdeaProjects\va3aui\verilog\rx\src\temp\ADVANCED_FIR\fir_hilbert_syn.rpt.html" completed
GowinSynthesis finish
