irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Nov 20, 2023 at 17:07:59 IST
irun
	defines.sv
	+access+rw
	+gui
	+nccoverage+all
	-sv
file: defines.sv
generator gen;
        |
ncvlog: *E,NOIPRT (environment.sv,3|8): Unrecognized declaration 'generator' could be an unsupported keyword, a spelling mistake or missing instance port list '()' [SystemVerilog].
(`include file: environment.sv line 3, file: defines.sv line 1)
driver drv;
     |
ncvlog: *E,NOIPRT (environment.sv,5|5): Unrecognized declaration 'driver' could be an unsupported keyword, a spelling mistake or missing instance port list '()' [SystemVerilog].
(`include file: environment.sv line 5, file: defines.sv line 1)
 monitor mon;
       |
ncvlog: *E,NOIPRT (environment.sv,6|7): Unrecognized declaration 'monitor' could be an unsupported keyword, a spelling mistake or missing instance port list '()' [SystemVerilog].
(`include file: environment.sv line 6, file: defines.sv line 1)
scoreboard scb;
         |
ncvlog: *E,NOIPRT (environment.sv,8|9): Unrecognized declaration 'scoreboard' could be an unsupported keyword, a spelling mistake or missing instance port list '()' [SystemVerilog].
(`include file: environment.sv line 8, file: defines.sv line 1)
drv.main();
  |
ncvlog: *E,EXPSMC (environment.sv,31|2): expecting a semicolon (';') [10.2.2][10.2(IEEE)].
(`include file: environment.sv line 31, file: defines.sv line 1)
rand transaction trans;
               |
ncvlog: *E,NOIPRT (generator.sv,5|15): Unrecognized declaration 'transaction' could be an unsupported keyword, a spelling mistake or missing instance port list '()' [SystemVerilog].
(`include file: generator.sv line 5, file: defines.sv line 3)
trans new();
        |
ncvlog: *E,MISEXX (generator.sv,21|8): expecting an '=' or '<=' sign in an assignment [9.2(IEEE)].
(`include file: generator.sv line 21, file: defines.sv line 3)
trans new();
          |
ncvlog: *E,NOTSTT (generator.sv,21|10): expecting a statement [9(IEEE)].
(`include file: generator.sv line 21, file: defines.sv line 3)
environment env;
              |
ncvlog: *E,ILLPDL (test.sv,2|14): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: test.sv line 2, file: defines.sv line 5)
	program worklib.test:sv
		errors: 1, warnings: 0
transaction trans;
          |
ncvlog: *E,SVNOTY (driver.sv,29|10): Syntactically this identifier appears to begin a datatype but it does not refer to a visible datatype in the current scope.
(`include file: driver.sv line 29, file: defines.sv line 8)
transaction trans;
          |
ncvlog: *E,SVNOTY (monitor.sv,18|10): Syntactically this identifier appears to begin a datatype but it does not refer to a visible datatype in the current scope.
(`include file: monitor.sv line 18, file: defines.sv line 9)
endfunction
          |
ncvlog: *E,MISMUL (scoreboard.sv,14|10): Missing "begin" in [SystemVerilog] task/function.
(`include file: scoreboard.sv line 14, file: defines.sv line 10)
transaction trans;
          |
ncvlog: *E,SVNOTY (scoreboard.sv,18|10): Syntactically this identifier appears to begin a datatype but it does not refer to a visible datatype in the current scope.
(`include file: scoreboard.sv line 18, file: defines.sv line 10)
	Total errors/warnings found outside modules and primitives:
		errors: 12, warnings: 0
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	irun(64)	15.20-s086: Exiting on Nov 20, 2023 at 17:07:59 IST  (total: 00:00:00)
