// Seed: 4123051768
module module_0;
  module_2();
endmodule
module module_1;
  wire id_1;
  wire id_3;
  reg  id_4;
  module_0();
  final id_4 <= 1;
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    output tri id_0,
    input tri id_1,
    input wire id_2,
    output supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input logic id_8,
    input wor id_9,
    output supply0 id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input wand id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    output logic id_20,
    input wire id_21,
    output wand id_22,
    output tri0 id_23,
    output tri0 id_24,
    input tri id_25,
    input supply1 id_26,
    input supply1 id_27
);
  always if (id_19) id_20 <= id_8;
  module_2();
  assign id_7 = 1 == id_19;
  xnor (
      id_0,
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_25,
      id_26,
      id_27,
      id_5,
      id_6,
      id_8,
      id_9
  );
endmodule
