# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P6 {F:/Work/FPGA/Board/Lab8/P6/muxer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:46:48 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P6" F:/Work/FPGA/Board/Lab8/P6/muxer.v 
# -- Compiling module muxer
# 
# Top level modules:
# 	muxer
# End time: 05:46:48 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P6 {F:/Work/FPGA/Board/Lab8/P6/p6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:46:48 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P6" F:/Work/FPGA/Board/Lab8/P6/p6.v 
# -- Compiling module p6
# -- Compiling module testRam
# 
# Top level modules:
# 	testRam
# End time: 05:46:48 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P6 {F:/Work/FPGA/Board/Lab8/P6/ramlpm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:46:48 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P6" F:/Work/FPGA/Board/Lab8/P6/ramlpm.v 
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# End time: 05:46:48 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P6 {F:/Work/FPGA/Board/Lab8/P6/HexaBCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:46:48 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P6" F:/Work/FPGA/Board/Lab8/P6/HexaBCD.v 
# -- Compiling module HexaBCD
# 
# Top level modules:
# 	HexaBCD
# End time: 05:46:48 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P6 {F:/Work/FPGA/Board/Lab8/P6/secondsCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:46:48 on Apr 25,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P6" F:/Work/FPGA/Board/Lab8/P6/secondsCounter.v 
# -- Compiling module secondsCounter
# 
# Top level modules:
# 	secondsCounter
# End time: 05:46:48 on Apr 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.testRam -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.testRam -Lf altera_mf_ver 
# Start time: 05:47:00 on Apr 25,2017
# Loading work.testRam
# Loading work.p6
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading work.muxer
# Loading work.HexaBCD
# Loading work.secondsCounter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/testRam/DATA
add wave -position end  sim:/testRam/ADDRESS
add wave -position end  sim:/testRam/WE
add wave -position end  sim:/testRam/CLK
add wave -position end  sim:/testRam/RESET
add wave -position end  sim:/testRam/SCROLL
add wave -position end  sim:/testRam/DISP
add wave -position end  sim:/testRam/Q
run -all
# ** Note: $finish    : F:/Work/FPGA/Board/Lab8/P6/p6.v(112)
#    Time: 602 ps  Iteration: 0  Instance: /testRam
# 1
# Break in Module testRam at F:/Work/FPGA/Board/Lab8/P6/p6.v line 112
# End time: 05:50:40 on Apr 25,2017, Elapsed time: 0:03:40
# Errors: 0, Warnings: 0
