Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Feb 28 20:36:16 2024
| Host         : linrack12.bioeelocal running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k410t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3884 register/latch pins with no clock driven by root clock pin: FPGA_JESD_CLKP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/frontpanel_1/inst/ti40/ep_trigger_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10569 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.648        0.000                      0                11318        0.038        0.000                      0                11276        2.960        0.000                       0                  6137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                     ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                {0.000 16.500}       33.000          30.303          
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.069}        8.138           122.880         
design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.069}        8.138           122.880         
okUH0                                                                                                                                                                                     {0.000 4.960}        9.920           100.806         
  mmcm0_clk0                                                                                                                                                                              {1.488 6.448}        9.920           100.806         
    dnaclkdiv32                                                                                                                                                                           {1.488 160.208}      317.440         3.150           
  mmcm0_clkfb                                                                                                                                                                             {0.000 4.960}        9.920           100.806         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.910        0.000                      0                  928        0.064        0.000                      0                  928       15.590        0.000                       0                   483  
okUH0                                                                                                                                                                                                                                         2.960        0.000                       0                     1  
  mmcm0_clk0                                                                                      3.642        0.000                      0                 9961        0.038        0.000                      0                 9961        3.520        0.000                       0                  5649  
    dnaclkdiv32                                                                                                                                                                                                                             307.440        0.000                       0                     1  
  mmcm0_clkfb                                                                                                                                                                                                                                 8.320        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.170        0.000                      0                    8                                                                        
mmcm0_clk0                                                                                  okUH0                                                                                             5.136        0.000                      0                   35        0.419        0.000                      0                   35  
                                                                                            mmcm0_clk0                                                                                      999.210        0.000                      0                   13                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  mmcm0_clk0                                                                                       32.164        0.000                      0                    8                                                                        
okUH0                                                                                       mmcm0_clk0                                                                                        0.648        0.000                      0                   36        0.884        0.000                      0                   36  
dnaclkdiv32                                                                                 mmcm0_clk0                                                                                        3.488        0.000                      0                    1        3.058        0.000                      0                    1  
mmcm0_clk0                                                                                  dnaclkdiv32                                                                                       3.114        0.000                      0                    2        0.202        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.570        0.000                      0                  100        0.306        0.000                      0                  100  
**async_default**                                                                           mmcm0_clk0                                                                                  mmcm0_clk0                                                                                        7.235        0.000                      0                  213        0.246        0.000                      0                  213  
**default**                                                                                 mmcm0_clk0                                                                                                                                                                                    8.992        0.000                      0                   13                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.095ns (26.704%)  route 3.006ns (73.296%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 38.138 - 33.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.839     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.246     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.164     7.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.676     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.168     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.588     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I1_O)        0.056     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.719     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I1_O)        0.170     9.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728    38.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.664    38.802    
                         clock uncertainty           -0.035    38.766    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.071    38.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 28.910    

Slack (MET) :             28.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.095ns (26.724%)  route 3.003ns (73.276%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 38.138 - 33.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.839     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.246     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.164     7.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.676     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.168     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.588     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I1_O)        0.056     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.716     9.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I1_O)        0.170     9.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728    38.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.664    38.802    
                         clock uncertainty           -0.035    38.766    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.072    38.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 28.914    

Slack (MET) :             28.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.095ns (26.908%)  route 2.974ns (73.092%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 38.138 - 33.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.839     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.246     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.164     7.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.676     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.168     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.588     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I1_O)        0.056     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.688     9.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X55Y79         LUT6 (Prop_lut6_I2_O)        0.170     9.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.728    38.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.689    38.827    
                         clock uncertainty           -0.035    38.791    
    SLICE_X55Y79         FDRE (Setup_fdre_C_D)        0.034    38.825    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 28.929    

Slack (MET) :             28.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.975ns (23.870%)  route 3.110ns (76.130%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 38.139 - 33.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.839     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.246     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.164     7.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.676     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.168     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.839     9.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.053     9.286 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.572     9.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.053     9.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X54Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.729    38.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.670    38.809    
                         clock uncertainty           -0.035    38.773    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.071    38.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 28.933    

Slack (MET) :             28.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.095ns (27.501%)  route 2.887ns (72.499%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 38.139 - 33.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.839     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.246     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.164     7.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.676     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.168     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.588     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I1_O)        0.056     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.601     9.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.170     9.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X53Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.729    38.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.664    38.803    
                         clock uncertainty           -0.035    38.767    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)        0.034    38.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                 28.993    

Slack (MET) :             29.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.095ns (28.577%)  route 2.737ns (71.423%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 38.139 - 33.000 ) 
    Source Clock Delay      (SCD):    5.827ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.839     5.827    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.246     6.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.022     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.164     7.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.676     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X59Y78         LUT6 (Prop_lut6_I4_O)        0.168     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     8.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.394 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.588     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I1_O)        0.056     9.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.451     9.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X53Y80         LUT3 (Prop_lut3_I1_O)        0.170     9.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X53Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.729    38.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.664    38.803    
                         clock uncertainty           -0.035    38.767    
    SLICE_X53Y80         FDRE (Setup_fdre_C_D)        0.035    38.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 29.144    

Slack (MET) :             29.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.375ns (10.744%)  route 3.115ns (89.256%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 38.212 - 33.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.847     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X61Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.269     6.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.296     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.053     7.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.940     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.053     8.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.879     9.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.802    38.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.664    38.876    
                         clock uncertainty           -0.035    38.840    
    SLICE_X38Y81         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 29.146    

Slack (MET) :             29.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.375ns (10.744%)  route 3.115ns (89.256%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 38.212 - 33.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.847     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X61Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.269     6.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.296     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.053     7.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.940     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.053     8.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.879     9.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.802    38.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.664    38.876    
                         clock uncertainty           -0.035    38.840    
    SLICE_X38Y81         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 29.146    

Slack (MET) :             29.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.375ns (10.744%)  route 3.115ns (89.256%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 38.212 - 33.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.847     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X61Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.269     6.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.296     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.053     7.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.940     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.053     8.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.879     9.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.802    38.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.664    38.876    
                         clock uncertainty           -0.035    38.840    
    SLICE_X38Y81         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 29.146    

Slack (MET) :             29.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.375ns (10.744%)  route 3.115ns (89.256%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 38.212 - 33.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.847     5.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X61Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.269     6.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.296     7.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I0_O)        0.053     7.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.940     8.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.053     8.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.879     9.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.802    38.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.664    38.876    
                         clock uncertainty           -0.035    38.840    
    SLICE_X38Y81         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    38.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 29.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.720     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.100     2.706 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.107     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.527     2.617    
    SLICE_X38Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.217%)  route 0.112ns (52.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.718     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.100     2.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.112     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.957     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.527     2.615    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.107%)  route 0.112ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.100     2.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.112     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X38Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     3.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.527     2.616    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.719     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.100     2.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.101     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.958     3.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.527     2.616    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.545%)  route 0.067ns (34.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.682     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X63Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.100     2.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.067     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.028     2.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     2.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X62Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.923     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X62Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.529     2.579    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.087     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.091ns (43.307%)  route 0.119ns (56.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.720     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.091     2.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.119     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X38Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.527     2.617    
    SLICE_X38Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.100     2.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X33Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.961     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.539     2.607    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.047     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.961     3.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.539     2.607    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.047     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.100     2.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X45Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.955     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X45Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.538     2.602    
    SLICE_X45Y81         FDCE (Hold_fdce_C_D)         0.047     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.716     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDPE (Prop_fdpe_C_Q)         0.100     2.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X49Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.955     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.538     2.602    
    SLICE_X49Y83         FDPE (Hold_fdpe_C_D)         0.047     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X60Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X57Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X57Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X61Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X56Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X38Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { host_interface_okuh[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.863ns  (logic 2.552ns (43.525%)  route 3.311ns (56.475%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 9.826 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.066     4.617 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.537     5.154    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.795     9.826    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]/C
                         clock pessimism             -0.601     9.225    
                         clock uncertainty           -0.073     9.152    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.356     8.796    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[16]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.863ns  (logic 2.552ns (43.525%)  route 3.311ns (56.475%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 9.826 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.066     4.617 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.537     5.154    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.795     9.826    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]/C
                         clock pessimism             -0.601     9.225    
                         clock uncertainty           -0.073     9.152    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.356     8.796    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[17]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.863ns  (logic 2.552ns (43.525%)  route 3.311ns (56.475%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 9.826 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.066     4.617 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.537     5.154    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.795     9.826    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]/C
                         clock pessimism             -0.601     9.225    
                         clock uncertainty           -0.073     9.152    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.356     8.796    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[18]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.863ns  (logic 2.552ns (43.525%)  route 3.311ns (56.475%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 9.826 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.066     4.617 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1/O
                         net (fo=4, routed)           0.537     5.154    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.795     9.826    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y71         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]/C
                         clock pessimism             -0.601     9.225    
                         clock uncertainty           -0.073     9.152    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.356     8.796    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[19]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.880ns  (logic 2.539ns (43.181%)  route 3.341ns (56.819%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.053     4.604 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.566     5.171    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]/C
                         clock pessimism             -0.601     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.244     8.909    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[10]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.880ns  (logic 2.539ns (43.181%)  route 3.341ns (56.819%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.053     4.604 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.566     5.171    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]/C
                         clock pessimism             -0.601     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.244     8.909    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[11]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.880ns  (logic 2.539ns (43.181%)  route 3.341ns (56.819%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.053     4.604 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.566     5.171    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]/C
                         clock pessimism             -0.601     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.244     8.909    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[13]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.880ns  (logic 2.539ns (43.181%)  route 3.341ns (56.819%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.053     4.604 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.566     5.171    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]/C
                         clock pessimism             -0.601     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.244     8.909    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[15]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.880ns  (logic 2.539ns (43.181%)  route 3.341ns (56.819%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.053     4.604 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.566     5.171    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]/C
                         clock pessimism             -0.601     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.244     8.909    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[8]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        5.880ns  (logic 2.539ns (43.181%)  route 3.341ns (56.819%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.197ns = ( -0.709 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.867    -0.709    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.080     1.371 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.088     2.458    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRC0
    SLICE_X62Y69         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.063     2.521 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.573     3.094    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X63Y70         LUT5 (Prop_lut5_I0_O)        0.175     3.269 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.710     3.979    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X61Y71         LUT5 (Prop_lut5_I1_O)        0.168     4.147 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2/O
                         net (fo=2, routed)           0.404     4.551    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_2_n_0
    SLICE_X59Y71         LUT5 (Prop_lut5_I4_O)        0.053     4.604 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1/O
                         net (fo=8, routed)           0.566     5.171    design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X48Y70         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[9]/C
                         clock pessimism             -0.601     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X48Y70         FDRE (Setup_fdre_C_CE)      -0.244     8.909    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l885bbeb94996347da66a8546671e4990_reg[9]
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.076%)  route 0.162ns (55.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns = ( 0.833 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.776ns = ( 0.712 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.623     0.712    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X177Y199       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y199       FDCE (Prop_fdce_C_Q)         0.100     0.812 r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/Q
                         net (fo=4, routed)           0.162     0.975    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
    SLICE_X177Y200       LUT6 (Prop_lut6_I3_O)        0.028     1.003 r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_i_1/O
                         net (fo=1, routed)           0.000     1.003    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_i_1_n_0
    SLICE_X177Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.815     0.833    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X177Y200       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.071     0.904    
    SLICE_X177Y200       FDCE (Hold_fdce_C_D)         0.060     0.964    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][46]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.729%)  route 0.100ns (48.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns = ( 0.954 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 0.771 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.682     0.771    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X8Y111         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.107     0.878 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][46]/Q
                         net (fo=1, routed)           0.100     0.978    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.936     0.954    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.138     0.816    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.119     0.935    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][142]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.900%)  route 0.103ns (49.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 1.028 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 0.822 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.733     0.822    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X22Y59         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.107     0.929 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][142]/Q
                         net (fo=1, routed)           0.103     1.033    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[3]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.010     1.028    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.158     0.870    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.119     0.989    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.143%)  route 0.102ns (48.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns = ( 0.954 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 0.771 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.682     0.771    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X8Y111         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.107     0.878 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][44]/Q
                         net (fo=1, routed)           0.102     0.981    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[4]
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.936     0.954    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.138     0.816    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119     0.935    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][101]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.365%)  route 0.101ns (48.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 1.014 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 0.811 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.722     0.811    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X22Y73         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_fdre_C_Q)         0.107     0.918 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][101]/Q
                         net (fo=1, routed)           0.101     1.020    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.996     1.014    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.158     0.856    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.117     0.973    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns = ( 0.976 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.678ns = ( 0.810 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.721     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y84         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.100     0.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.107     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X42Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.958     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y84         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.137     0.839    
    SLICE_X42Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.229ns  (logic 0.107ns (46.695%)  route 0.122ns (53.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns = ( 1.017 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.678ns = ( 0.810 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.721     0.810    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X22Y75         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_fdre_C_Q)         0.107     0.917 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           0.122     1.039    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[0]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.999     1.017    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.158     0.859    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.119     0.978    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.655%)  route 0.146ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns = ( 1.022 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.672ns = ( 0.816 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.727     0.816    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X22Y81         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.118     0.934 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.146     1.081    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.004     1.022    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X1Y16         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.158     0.864    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.019    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.487%)  route 0.147ns (55.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns = ( 1.017 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.677ns = ( 0.811 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.722     0.811    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X22Y76         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.118     0.929 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=1, routed)           0.147     1.077    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.999     1.017    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.158     0.859    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.014    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.996%)  route 0.144ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns = ( 0.954 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.717ns = ( 0.771 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.682     0.771    design_1_i/ila_0/inst/ila_core_inst/out
    SLICE_X8Y111         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.118     0.889 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][42]/Q
                         net (fo=1, routed)           0.144     1.034    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[2]
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.936     0.954    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X0Y22         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.138     0.816    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.971    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y7  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt0_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y6  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt1_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y5  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt2_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         9.920       3.520      GTXE2_CHANNEL_X0Y4  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/gt3_design_1_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB36_X1Y14        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB36_X1Y14        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB36_X2Y12        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB36_X2Y12        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         9.920       7.425      RAMB36_X2Y15        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         9.920       7.425      RAMB36_X2Y15        design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2     design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X42Y83        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X42Y83        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.910         4.960       4.050      SLICE_X46Y84        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X42Y83        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         4.960       4.050      SLICE_X42Y83        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  dnaclkdiv32

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      307.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dnaclkdiv32
Waveform(ns):       { 1.488 160.208 }
Period(ns):         317.440
Sources:            { design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     DNA_PORT/CLK  n/a            10.000        317.440     307.440    DNA_PORT_X0Y0  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         9.920       8.320      BUFGCTRL_X0Y2    design_1_i/frontpanel_1/inst/okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y2  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.170ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.023%)  route 0.384ns (60.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.384     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y81         FDCE (Setup_fdce_C_D)       -0.120     9.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  9.170    

Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.702ns  (logic 0.269ns (38.302%)  route 0.433ns (61.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.433     0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X32Y80         FDCE (Setup_fdce_C_D)       -0.022     9.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.898    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.196    

Slack (MET) :             9.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.584ns  (logic 0.246ns (42.115%)  route 0.338ns (57.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.338     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y81         FDCE (Setup_fdce_C_D)       -0.119     9.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  9.217    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.654ns  (logic 0.269ns (41.155%)  route 0.385ns (58.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X34Y82         FDCE (Setup_fdce_C_D)       -0.018     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             9.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.640ns  (logic 0.269ns (42.037%)  route 0.371ns (57.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.371     0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y80         FDCE (Setup_fdce_C_D)       -0.018     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  9.262    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.633ns  (logic 0.269ns (42.503%)  route 0.364ns (57.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.364     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X45Y80         FDCE (Setup_fdce_C_D)       -0.019     9.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  9.268    

Slack (MET) :             9.277ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.624ns  (logic 0.269ns (43.126%)  route 0.355ns (56.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X34Y80         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.355     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)       -0.019     9.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  9.277    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.608ns  (logic 0.269ns (44.231%)  route 0.339ns (55.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.339     0.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X33Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X33Y80         FDCE (Setup_fdce_C_D)       -0.018     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  9.294    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        5.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.636ns  (logic 1.636ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 0.977 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.959     0.977    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y129        FDRE (Prop_fdre_C_Q)         0.221     1.198 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regout0/Q
                         net (fo=1, routed)           0.000     1.198    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/I
    B21                  OBUFT (Prop_obuft_I_O)       1.415     2.613 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.613    host_interface_okuhu[0]
    B21                                                               r  host_interface_okuhu[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[3]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.625ns  (logic 1.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.963     0.981    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y133        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/I
    A20                  OBUFT (Prop_obuft_I_O)       1.404     2.606 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.606    host_interface_okuhu[3]
    A20                                                               r  host_interface_okuhu[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.626ns  (logic 1.626ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 0.977 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.959     0.977    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.221     1.198 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regout0/Q
                         net (fo=1, routed)           0.000     1.198    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/I
    C21                  OBUFT (Prop_obuft_I_O)       1.405     2.603 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.603    host_interface_okuhu[1]
    C21                                                               r  host_interface_okuhu[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[4]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.616ns  (logic 1.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.963     0.981    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/I
    B20                  OBUFT (Prop_obuft_I_O)       1.395     2.597 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.597    host_interface_okuhu[4]
    B20                                                               r  host_interface_okuhu[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[12].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.603ns  (logic 1.603ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.968     0.986    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y145        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[12].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        FDRE (Prop_fdre_C_Q)         0.221     1.207 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[12].regout0/Q
                         net (fo=1, routed)           0.000     1.207    design_1_i/frontpanel_1/inst/okHI/iob_regs[12].iobf0/I
    A22                  OBUFT (Prop_obuft_I_O)       1.382     2.589 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.589    host_interface_okuhu[12]
    A22                                                               r  host_interface_okuhu[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[5]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.605ns  (logic 1.605ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.963     0.981    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        FDRE (Prop_fdre_C_Q)         0.221     1.202 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regout0/Q
                         net (fo=1, routed)           0.000     1.202    design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/I
    C22                  OBUFT (Prop_obuft_I_O)       1.384     2.587 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.587    host_interface_okuhu[5]
    C22                                                               r  host_interface_okuhu[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[14].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.597ns  (logic 1.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.969     0.987    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y147        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[14].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        FDRE (Prop_fdre_C_Q)         0.221     1.208 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[14].regout0/Q
                         net (fo=1, routed)           0.000     1.208    design_1_i/frontpanel_1/inst/okHI/iob_regs[14].iobf0/I
    A25                  OBUFT (Prop_obuft_I_O)       1.376     2.584 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.584    host_interface_okuhu[14]
    A25                                                               r  host_interface_okuhu[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[10].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.967     0.985    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y141        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[10].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        FDRE (Prop_fdre_C_Q)         0.221     1.206 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[10].regout0/Q
                         net (fo=1, routed)           0.000     1.206    design_1_i/frontpanel_1/inst/okHI/iob_regs[10].iobf0/I
    A24                  OBUFT (Prop_obuft_I_O)       1.378     2.584 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.584    host_interface_okuhu[10]
    A24                                                               r  host_interface_okuhu[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[29].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[29]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.598ns  (logic 1.598ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.967     0.985    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y143        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[29].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y143        FDRE (Prop_fdre_C_Q)         0.221     1.206 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[29].regout0/Q
                         net (fo=1, routed)           0.000     1.206    design_1_i/frontpanel_1/inst/okHI/iob_regs[29].iobf0/I
    B26                  OBUFT (Prop_obuft_I_O)       1.377     2.583 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[29].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.583    host_interface_okuhu[29]
    B26                                                               r  host_interface_okuhu[29] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regout0/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Fast Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.604ns  (logic 1.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        0.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.961     0.979    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regout0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y132        FDRE (Prop_fdre_C_Q)         0.221     1.200 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regout0/Q
                         net (fo=1, routed)           0.000     1.200    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/I
    E21                  OBUFT (Prop_obuft_I_O)       1.383     2.583 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     2.583    host_interface_okuhu[18]
    E21                                                               r  host_interface_okuhu[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[17]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.629ns = ( -0.141 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.748    -0.141    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y125        FDRE (Prop_fdre_C_Q)         0.421     0.280 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regvalid/Q
                         net (fo=1, routed)           0.000     0.280    design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/T
    E23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.090 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.090    host_interface_okuhu[17]
    E23                                                               r  host_interface_okuhu[17] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[20]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.750    -0.139    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y128        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/T
    D23                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[20]
    D23                                                               r  host_interface_okuhu[20] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[23].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[23]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.750    -0.139    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y127        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[23].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y127        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[23].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_1/inst/okHI/iob_regs[23].iobf0/T
    D24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[23].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[23]
    D24                                                               r  host_interface_okuhu[23] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[26]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.750    -0.139    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        FDRE (Prop_fdre_C_Q)         0.421     0.282 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regvalid/Q
                         net (fo=1, routed)           0.000     0.282    design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/T
    F24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.092 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.092    host_interface_okuhu[26]
    F24                                                               r  host_interface_okuhu[26] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[0]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.751    -0.138    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y129        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/T
    B21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[0]
    B21                                                               r  host_interface_okuhu[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[1]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.751    -0.138    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/T
    C21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[1]
    C21                                                               r  host_interface_okuhu[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[27]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.751    -0.138    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        FDRE (Prop_fdre_C_Q)         0.421     0.283 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regvalid/Q
                         net (fo=1, routed)           0.000     0.283    design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/T
    D25                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.093 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.093    host_interface_okuhu[27]
    D25                                                               r  host_interface_okuhu[27] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[18]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.754    -0.135    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y132        FDRE (Prop_fdre_C_Q)         0.421     0.286 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regvalid/Q
                         net (fo=1, routed)           0.000     0.286    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/T
    E21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.096 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.096    host_interface_okuhu[18]
    E21                                                               r  host_interface_okuhu[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[2]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.754    -0.135    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y131        FDRE (Prop_fdre_C_Q)         0.421     0.286 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regvalid/Q
                         net (fo=1, routed)           0.000     0.286    design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/T
    E22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.096 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.096    host_interface_okuhu[2]
    E22                                                               r  host_interface_okuhu[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/iob_regs[31].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            host_interface_okuhu[31]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Slow Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.231ns  (logic 1.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845     2.333 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149     3.482    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488    -4.006 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004    -2.002    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -1.889 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.756    -0.133    design_1_i/frontpanel_1/inst/okHI/okClk
    OLOGIC_X0Y115        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[31].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        FDRE (Prop_fdre_C_Q)         0.421     0.288 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[31].regvalid/Q
                         net (fo=1, routed)           0.000     0.288    design_1_i/frontpanel_1/inst/okHI/iob_regs[31].iobf0/T
    E26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.810     1.098 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[31].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.098    host_interface_okuhu[31]
    E26                                                               r  host_interface_okuhu[31] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack      999.210ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.210ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.704ns  (logic 0.246ns (34.947%)  route 0.458ns (65.053%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X17Y102        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.458     0.704    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X16Y102        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)       -0.086   999.914    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.914    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                999.210    

Slack (MET) :             999.245ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.675ns  (logic 0.246ns (36.435%)  route 0.429ns (63.565%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X17Y102        FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.429     0.675    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X16Y102        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y102        FDRE (Setup_fdre_C_D)       -0.080   999.920    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.920    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                999.245    

Slack (MET) :             999.251ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.627ns  (logic 0.282ns (44.943%)  route 0.345ns (55.057%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.345     0.627    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X19Y101        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y101        FDRE (Setup_fdre_C_D)       -0.122   999.878    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.878    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                999.251    

Slack (MET) :             999.265ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.653ns  (logic 0.282ns (43.182%)  route 0.371ns (56.818%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371     0.653    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X20Y99         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y99         FDRE (Setup_fdre_C_D)       -0.082   999.918    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.918    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                999.265    

Slack (MET) :             999.281ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.632ns  (logic 0.246ns (38.914%)  route 0.386ns (61.086%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.386     0.632    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y98         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)       -0.087   999.913    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.913    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                999.281    

Slack (MET) :             999.369ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.649ns  (logic 0.308ns (47.463%)  route 0.341ns (52.537%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.341     0.649    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X20Y97         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y97         FDRE (Setup_fdre_C_D)        0.018  1000.018    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.018    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                999.369    

Slack (MET) :             999.375ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.607ns  (logic 0.269ns (44.322%)  route 0.338ns (55.678%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.338     0.607    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X21Y99         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y99         FDRE (Setup_fdre_C_D)       -0.018   999.982    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.982    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                999.375    

Slack (MET) :             999.397ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.523ns  (logic 0.282ns (53.969%)  route 0.241ns (46.031%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.241     0.523    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X20Y97         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X20Y97         FDRE (Setup_fdre_C_D)       -0.081   999.919    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.919    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                999.397    

Slack (MET) :             999.440ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.542ns  (logic 0.308ns (56.844%)  route 0.234ns (43.156%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.234     0.542    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X15Y102        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y102        FDRE (Setup_fdre_C_D)       -0.018   999.982    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                        999.982    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                999.440    

Slack (MET) :             999.440ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.542ns  (logic 0.308ns (56.844%)  route 0.234ns (43.156%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y101        FDRE                         0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X20Y101        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.234     0.542    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X21Y101        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X21Y101        FDRE (Setup_fdre_C_D)       -0.018   999.982    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.982    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                999.440    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       32.164ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.717ns  (logic 0.246ns (34.310%)  route 0.471ns (65.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.471     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)       -0.119    32.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.881    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 32.164    

Slack (MET) :             32.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.726ns  (logic 0.269ns (37.036%)  route 0.457ns (62.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 32.256    

Slack (MET) :             32.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.618ns  (logic 0.246ns (39.838%)  route 0.372ns (60.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y81         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.372     0.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y80         FDCE (Setup_fdce_C_D)       -0.120    32.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.880    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                 32.262    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.269ns (37.724%)  route 0.444ns (62.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.444     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X47Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y80         FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.586ns  (logic 0.246ns (41.968%)  route 0.340ns (58.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.340     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X47Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y80         FDCE (Setup_fdce_C_D)       -0.122    32.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.878    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 32.292    

Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.582ns  (logic 0.246ns (42.249%)  route 0.336ns (57.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.336     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X34Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)       -0.120    32.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.880    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 32.298    

Slack (MET) :             32.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.647ns  (logic 0.269ns (41.592%)  route 0.378ns (58.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.378     0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X35Y82         FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                 32.335    

Slack (MET) :             32.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.606ns  (logic 0.269ns (44.387%)  route 0.337ns (55.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.337     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X34Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y81         FDCE (Setup_fdce_C_D)       -0.018    32.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.982    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 32.376    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 host_interface_okuhu[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.953ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B21                                               0.000     8.000 r  host_interface_okuhu[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/IO
    B21                  IBUF (Prop_ibuf_I_O)         0.953     8.953 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.953    design_1_i/frontpanel_1/inst/okHI/iobf0_o_0
    ILOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.751     9.782    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y129        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y129        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_1/inst/okHI/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 host_interface_okuhu[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.943ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C21                                               0.000     8.000 r  host_interface_okuhu[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/IO
    C21                  IBUF (Prop_ibuf_I_O)         0.943     8.943 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.943    design_1_i/frontpanel_1/inst/okHI/iobf0_o_1
    ILOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.751     9.782    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y130        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y130        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_1/inst/okHI/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 host_interface_okuhu[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.942ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    A20                                               0.000     8.000 r  host_interface_okuhu[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/IO
    A20                  IBUF (Prop_ibuf_I_O)         0.942     8.942 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.942    design_1_i/frontpanel_1/inst/okHI/iobf0_o_3
    ILOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.756     9.787    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y133        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.171     9.616    
    ILOGIC_X0Y133        FDRE (Setup_fdre_C_D)       -0.010     9.606    design_1_i/frontpanel_1/inst/okHI/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 host_interface_okuhu[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.933ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( -0.133 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B20                                               0.000     8.000 r  host_interface_okuhu[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/IO
    B20                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.933    design_1_i/frontpanel_1/inst/okHI/iobf0_o_4
    ILOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.756     9.787    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y134        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.171     9.616    
    ILOGIC_X0Y134        FDRE (Setup_fdre_C_D)       -0.010     9.606    design_1_i/frontpanel_1/inst/okHI/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 host_interface_okuhu[17]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.919ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( -0.141 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E23                                               0.000     8.000 r  host_interface_okuhu[17] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/IO
    E23                  IBUF (Prop_ibuf_I_O)         0.919     8.919 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.919    design_1_i/frontpanel_1/inst/okHI/iobf0_o_17
    ILOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.748     9.779    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y125        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0/C
                         clock pessimism              0.000     9.779    
                         clock uncertainty           -0.171     9.608    
    ILOGIC_X0Y125        FDRE (Setup_fdre_C_D)       -0.010     9.598    design_1_i/frontpanel_1/inst/okHI/iob_regs[17].regin0
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 host_interface_okuhu[18]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E21                                               0.000     8.000 r  host_interface_okuhu[18] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/IO
    E21                  IBUF (Prop_ibuf_I_O)         0.921     8.921 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.921    design_1_i/frontpanel_1/inst/okHI/iobf0_o_18
    ILOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.754     9.785    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y132        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0/C
                         clock pessimism              0.000     9.785    
                         clock uncertainty           -0.171     9.614    
    ILOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.010     9.604    design_1_i/frontpanel_1/inst/okHI/iob_regs[18].regin0
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 host_interface_okuhu[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.921ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( -0.135 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    E22                                               0.000     8.000 r  host_interface_okuhu[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/IO
    E22                  IBUF (Prop_ibuf_I_O)         0.921     8.921 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.921    design_1_i/frontpanel_1/inst/okHI/iobf0_o_2
    ILOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.754     9.785    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y131        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.785    
                         clock uncertainty           -0.171     9.614    
    ILOGIC_X0Y131        FDRE (Setup_fdre_C_D)       -0.010     9.604    design_1_i/frontpanel_1/inst/okHI/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 host_interface_okuhu[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.922ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( -0.132 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  host_interface_okuhu[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/IO
    C22                  IBUF (Prop_ibuf_I_O)         0.922     8.922 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.922    design_1_i/frontpanel_1/inst/okHI/iobf0_o_5
    ILOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.757     9.788    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y135        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.788    
                         clock uncertainty           -0.171     9.617    
    ILOGIC_X0Y135        FDRE (Setup_fdre_C_D)       -0.010     9.607    design_1_i/frontpanel_1/inst/okHI/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 host_interface_okuhu[20]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.912ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( -0.139 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D23                                               0.000     8.000 r  host_interface_okuhu[20] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/IO
    D23                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.912    design_1_i/frontpanel_1/inst/okHI/iobf0_o_20
    ILOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.750     9.781    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y128        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0/C
                         clock pessimism              0.000     9.781    
                         clock uncertainty           -0.171     9.610    
    ILOGIC_X0Y128        FDRE (Setup_fdre_C_D)       -0.010     9.600    design_1_i/frontpanel_1/inst/okHI/iob_regs[20].regin0
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 host_interface_okuhu[27]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( -0.138 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D25                                               0.000     8.000 r  host_interface_okuhu[27] (INOUT)
                         net (fo=1, unset)            0.000     8.000    design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/IO
    D25                  IBUF (Prop_ibuf_I_O)         0.913     8.913 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     8.913    design_1_i/frontpanel_1/inst/okHI/iobf0_o_27
    ILOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.751     9.782    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y119        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.171     9.611    
    ILOGIC_X0Y119        FDRE (Setup_fdre_C_D)       -0.010     9.601    design_1_i/frontpanel_1/inst/okHI/iob_regs[27].regin0
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 host_interface_okuhu[24]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.115ns  (logic 0.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns = ( 0.987 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    K23                                               0.000    11.920 r  host_interface_okuhu[24] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[24].iobf0/IO
    K23                  IBUF (Prop_ibuf_I_O)         0.115    12.035 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[24].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.035    design_1_i/frontpanel_1/inst/okHI/iobf0_o_24
    ILOGIC_X0Y102        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.969    10.907    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y102        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0/C
                         clock pessimism              0.000    10.907    
                         clock uncertainty            0.171    11.078    
    ILOGIC_X0Y102        FDRE (Hold_fdre_C_D)         0.073    11.151    design_1_i/frontpanel_1/inst/okHI/iob_regs[24].regin0
  -------------------------------------------------------------------
                         required time                        -11.151    
                         arrival time                          12.035    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 host_interface_okuhu[22]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.117ns  (logic 0.117ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 0.986 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    K22                                               0.000    11.920 r  host_interface_okuhu[22] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[22].iobf0/IO
    K22                  IBUF (Prop_ibuf_I_O)         0.117    12.037 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[22].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.037    design_1_i/frontpanel_1/inst/okHI/iobf0_o_22
    ILOGIC_X0Y103        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.968    10.906    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y103        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0/C
                         clock pessimism              0.000    10.906    
                         clock uncertainty            0.171    11.077    
    ILOGIC_X0Y103        FDRE (Hold_fdre_C_D)         0.073    11.150    design_1_i/frontpanel_1/inst/okHI/iob_regs[22].regin0
  -------------------------------------------------------------------
                         required time                        -11.150    
                         arrival time                          12.037    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 host_interface_okuhu[21]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.128ns  (logic 0.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    J21                                               0.000    11.920 r  host_interface_okuhu[21] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[21].iobf0/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.128    12.048 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[21].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/frontpanel_1/inst/okHI/iobf0_o_21
    ILOGIC_X0Y108        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.967    10.905    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y108        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y108        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_1/inst/okHI/iob_regs[21].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 host_interface_okuhu[28]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.128ns  (logic 0.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    J24                                               0.000    11.920 r  host_interface_okuhu[28] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[28].iobf0/IO
    J24                  IBUF (Prop_ibuf_I_O)         0.128    12.048 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[28].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/frontpanel_1/inst/okHI/iobf0_o_28
    ILOGIC_X0Y106        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.967    10.905    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y106        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y106        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_1/inst/okHI/iob_regs[28].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 host_interface_okuhu[25]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.128ns  (logic 0.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    H24                                               0.000    11.920 r  host_interface_okuhu[25] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[25].iobf0/IO
    H24                  IBUF (Prop_ibuf_I_O)         0.128    12.048 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[25].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.048    design_1_i/frontpanel_1/inst/okHI/iobf0_o_25
    ILOGIC_X0Y109        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.966    10.904    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y109        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y109        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_1/inst/okHI/iob_regs[25].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.048    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 host_interface_okuhu[19]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns = ( 0.985 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    H22                                               0.000    11.920 r  host_interface_okuhu[19] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[19].iobf0/IO
    H22                  IBUF (Prop_ibuf_I_O)         0.130    12.050 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[19].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.050    design_1_i/frontpanel_1/inst/okHI/iobf0_o_19
    ILOGIC_X0Y107        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.967    10.905    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y107        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0/C
                         clock pessimism              0.000    10.905    
                         clock uncertainty            0.171    11.076    
    ILOGIC_X0Y107        FDRE (Hold_fdre_C_D)         0.073    11.149    design_1_i/frontpanel_1/inst/okHI/iob_regs[19].regin0
  -------------------------------------------------------------------
                         required time                        -11.149    
                         arrival time                          12.050    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 host_interface_okuhu[16]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.134ns  (logic 0.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    G21                                               0.000    11.920 r  host_interface_okuhu[16] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[16].iobf0/IO
    G21                  IBUF (Prop_ibuf_I_O)         0.134    12.054 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[16].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.054    design_1_i/frontpanel_1/inst/okHI/iobf0_o_16
    ILOGIC_X0Y111        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.966    10.904    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y111        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y111        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_1/inst/okHI/iob_regs[16].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.054    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 host_interface_okuhu[30]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.147ns  (logic 0.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 0.981 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    H26                                               0.000    11.920 r  host_interface_okuhu[30] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[30].iobf0/IO
    H26                  IBUF (Prop_ibuf_I_O)         0.147    12.067 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[30].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.067    design_1_i/frontpanel_1/inst/okHI/iobf0_o_30
    ILOGIC_X0Y113        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.963    10.901    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y113        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0/C
                         clock pessimism              0.000    10.901    
                         clock uncertainty            0.171    11.072    
    ILOGIC_X0Y113        FDRE (Hold_fdre_C_D)         0.073    11.145    design_1_i/frontpanel_1/inst/okHI/iob_regs[30].regin0
  -------------------------------------------------------------------
                         required time                        -11.145    
                         arrival time                          12.067    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 host_interface_okuhu[26]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.149ns  (logic 0.149ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns = ( 0.976 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    F24                                               0.000    11.920 r  host_interface_okuhu[26] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/IO
    F24                  IBUF (Prop_ibuf_I_O)         0.149    12.069 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.069    design_1_i/frontpanel_1/inst/okHI/iobf0_o_26
    ILOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.958    10.896    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y121        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0/C
                         clock pessimism              0.000    10.896    
                         clock uncertainty            0.171    11.067    
    ILOGIC_X0Y121        FDRE (Hold_fdre_C_D)         0.073    11.140    design_1_i/frontpanel_1/inst/okHI/iob_regs[26].regin0
  -------------------------------------------------------------------
                         required time                        -11.140    
                         arrival time                          12.069    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 host_interface_okuhu[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.162ns  (logic 0.162ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns = ( 0.984 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    D26                                               0.000    11.920 r  host_interface_okuhu[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    design_1_i/frontpanel_1/inst/okHI/iob_regs[9].iobf0/IO
    D26                  IBUF (Prop_ibuf_I_O)         0.162    12.082 r  design_1_i/frontpanel_1/inst/okHI/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.082    design_1_i/frontpanel_1/inst/okHI/iobf0_o_9
    ILOGIC_X0Y140        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434    11.842 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553    12.395    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357     9.038 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870     9.908    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     9.938 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.966    10.904    design_1_i/frontpanel_1/inst/okHI/okClk
    ILOGIC_X0Y140        FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.904    
                         clock uncertainty            0.171    11.075    
    ILOGIC_X0Y140        FDRE (Hold_fdre_C_D)         0.073    11.148    design_1_i/frontpanel_1/inst/okHI/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -11.148    
                         arrival time                          12.082    
  -------------------------------------------------------------------
                         slack                                  0.934    





---------------------------------------------------------------------------------------------------
From Clock:  dnaclkdiv32
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        3.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        5.562ns  (logic 3.214ns (57.781%)  route 2.348ns (42.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 9.827 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.489ns = ( -0.001 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.710    -0.866    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.269    -0.597 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.596    -0.001    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     3.213 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           2.348     5.561    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X36Y75         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.796     9.827    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y75         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism             -0.687     9.140    
                         clock uncertainty           -0.073     9.067    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)       -0.018     9.049    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  3.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.058ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - dnaclkdiv32 rise@1.488ns)
  Data Path Delay:        2.977ns  (logic 1.862ns (62.537%)  route 1.115ns (37.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 0.970 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.334ns = ( 1.154 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.660     0.749    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.100     0.849 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.305     1.154    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      1.862     3.016 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/DOUT
                         net (fo=1, routed)           1.115     4.132    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l8076d38236291f11e4e55f86212b07bb
    SLICE_X36Y75         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.952     0.970    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X36Y75         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]/C
                         clock pessimism              0.071     1.041    
    SLICE_X36Y75         FDCE (Hold_fdce_C_D)         0.032     1.073    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           4.132    
  -------------------------------------------------------------------
                         slack                                  3.058    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  dnaclkdiv32

Setup :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        2.005ns  (logic 0.269ns (13.414%)  route 1.736ns (86.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 317.888 - 318.928 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 306.652 - 309.008 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    F22                                               0.000   309.008 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   309.008    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922   309.930 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230   311.160    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439   302.721 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103   304.824    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   304.944 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.708   306.652    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y124        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.269   306.921 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           1.736   308.658    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    F22                                               0.000   318.928 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   318.928    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845   319.773 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149   320.922    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488   313.434 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004   315.438    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   315.551 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.602   317.153    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.216   317.369 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.519   317.888    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism             -0.687   317.201    
                         clock uncertainty           -0.073   317.128    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.356   311.772    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        311.772    
                         arrival time                        -308.658    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (dnaclkdiv32 rise@318.928ns - mmcm0_clk0 rise@309.008ns)
  Data Path Delay:        1.951ns  (logic 0.269ns (13.790%)  route 1.682ns (86.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 317.888 - 318.928 ) 
    Source Clock Delay      (SCD):    -2.356ns = ( 306.652 - 309.008 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                    309.008   309.008 r  
    F22                                               0.000   309.008 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   309.008    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922   309.930 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230   311.160    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439   302.721 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103   304.824    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   304.944 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.708   306.652    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y124        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.269   306.921 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           1.682   308.603    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                    318.928   318.928 r  
    F22                                               0.000   318.928 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000   318.928    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845   319.773 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149   320.922    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488   313.434 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004   315.438    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   315.551 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.602   317.153    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.216   317.369 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.519   317.888    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism             -0.687   317.201    
                         clock uncertainty           -0.073   317.128    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356   311.772    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                        311.772    
                         arrival time                        -308.603    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.894ns  (logic 0.100ns (11.189%)  route 0.794ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.119ns = ( 1.369 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 0.748 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.659     0.748    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y124        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.848 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/Q
                         net (fo=2, routed)           0.794     1.642    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/READ
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.879     0.897    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.124     1.021 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.348     1.369    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.071     1.440    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_READ)
                                                      0.000     1.440    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by dnaclkdiv32  {rise@1.488ns fall@160.208ns period=317.440ns})
  Path Group:             dnaclkdiv32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dnaclkdiv32 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.905ns  (logic 0.100ns (11.045%)  route 0.805ns (88.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.119ns = ( 1.369 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 0.748 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.659     0.748    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y124        FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.848 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/Q
                         net (fo=2, routed)           0.805     1.654    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock dnaclkdiv32 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.879     0.897    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.124     1.021 r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q
                         net (fo=7, routed)           0.348     1.369    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/l380f95c05ffaf9f64e84defb5d30e949
    DNA_PORT_X0Y0        DNA_PORT                                     r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0/CLK
                         clock pessimism              0.071     1.440    
    DNA_PORT_X0Y0        DNA_PORT (Hold_dna_port_CLK_SHIFT)
                                                      0.000     1.440    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/dna0
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.467ns (14.668%)  route 2.717ns (85.332%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 38.146 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     9.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.664    38.810    
                         clock uncertainty           -0.035    38.774    
    SLICE_X60Y89         FDCE (Recov_fdce_C_CLR)     -0.192    38.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.467ns (14.668%)  route 2.717ns (85.332%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 38.146 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     9.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.664    38.810    
                         clock uncertainty           -0.035    38.774    
    SLICE_X60Y89         FDCE (Recov_fdce_C_CLR)     -0.192    38.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.467ns (14.668%)  route 2.717ns (85.332%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 38.146 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     9.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.664    38.810    
                         clock uncertainty           -0.035    38.774    
    SLICE_X60Y89         FDCE (Recov_fdce_C_CLR)     -0.192    38.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.467ns (14.668%)  route 2.717ns (85.332%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 38.146 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.735     9.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.736    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.664    38.810    
                         clock uncertainty           -0.035    38.774    
    SLICE_X60Y89         FDCE (Recov_fdce_C_CLR)     -0.192    38.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 29.570    

Slack (MET) :             29.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.467ns (15.745%)  route 2.499ns (84.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 38.143 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     8.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733    38.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.664    38.807    
                         clock uncertainty           -0.035    38.771    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.228    38.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 29.749    

Slack (MET) :             29.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.467ns (15.745%)  route 2.499ns (84.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 38.143 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     8.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733    38.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.664    38.807    
                         clock uncertainty           -0.035    38.771    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.228    38.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 29.749    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.467ns (15.745%)  route 2.499ns (84.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 38.143 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     8.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733    38.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.664    38.807    
                         clock uncertainty           -0.035    38.771    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.192    38.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 29.785    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.467ns (15.745%)  route 2.499ns (84.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 38.143 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     8.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733    38.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.664    38.807    
                         clock uncertainty           -0.035    38.771    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.192    38.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 29.785    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.467ns (15.745%)  route 2.499ns (84.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 38.143 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     8.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733    38.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.664    38.807    
                         clock uncertainty           -0.035    38.771    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.192    38.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 29.785    

Slack (MET) :             29.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.467ns (15.745%)  route 2.499ns (84.255%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 38.143 - 33.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.868     3.868    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.841     5.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.308     6.137 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.601     6.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I3_O)        0.053     6.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.699     7.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.053     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.681     8.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.053     8.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.517     8.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X60Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.297    36.297    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.733    38.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.664    38.807    
                         clock uncertainty           -0.035    38.771    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.192    38.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 29.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.340%)  route 0.148ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.721     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X41Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.100     2.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.959     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.526     2.618    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.772%)  route 0.164ns (58.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.715     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.118     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.164     2.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X45Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.507     2.634    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.069     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.772%)  route 0.164ns (58.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.715     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.118     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.164     2.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X45Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.507     2.634    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.069     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.427%)  route 0.167ns (58.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.860     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.715     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.118     2.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.167     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X44Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.155     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.956     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X44Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.507     2.634    
    SLICE_X44Y82         FDCE (Remov_fdce_C_CLR)     -0.069     2.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        7.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.210ns  (logic 0.334ns (15.113%)  route 1.876ns (84.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 9.824 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.468     1.543    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X43Y75         FDCE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.793     9.824    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X43Y75         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism             -0.601     9.223    
                         clock uncertainty           -0.073     9.150    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.372     8.778    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.014ns  (logic 0.334ns (16.585%)  route 1.680ns (83.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.272     1.347    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X45Y71         FDCE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y71         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X45Y71         FDCE (Recov_fdce_C_CLR)     -0.372     8.782    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.016ns  (logic 0.334ns (16.566%)  route 1.682ns (83.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.274     1.349    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X44Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[18]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.016ns  (logic 0.334ns (16.566%)  route 1.682ns (83.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.274     1.349    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X44Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[19]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.016ns  (logic 0.334ns (16.566%)  route 1.682ns (83.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.274     1.349    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X44Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.016ns  (logic 0.334ns (16.566%)  route 1.682ns (83.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.274     1.349    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X44Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X44Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X44Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.014ns  (logic 0.334ns (16.585%)  route 1.680ns (83.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.272     1.347    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X45Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X45Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.014ns  (logic 0.334ns (16.585%)  route 1.680ns (83.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.272     1.347    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X45Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X45Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.014ns  (logic 0.334ns (16.585%)  route 1.680ns (83.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 9.828 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.272     1.347    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X45Y71         FDPE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.797     9.828    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y71         FDPE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism             -0.601     9.227    
                         clock uncertainty           -0.073     9.154    
    SLICE_X45Y71         FDPE (Recov_fdpe_C_PRE)     -0.334     8.820    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                          8.820    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        1.892ns  (logic 0.334ns (17.650%)  route 1.558ns (82.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 9.826 - 11.408 ) 
    Source Clock Delay      (SCD):    -2.155ns = ( -0.667 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.922     2.410 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.230     3.640    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.439    -4.799 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.103    -2.696    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.576 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.909    -0.667    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X39Y78         FDRE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.269    -0.398 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.408     0.010    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.065     0.075 f  design_1_i/frontpanel_1/inst/okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.151     1.226    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X45Y73         FDCE                                         f  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    F22                                               0.000    11.408 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000    11.408    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.845    12.253 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           1.149    13.402    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.488     5.914 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           2.004     7.918    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.031 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        1.795     9.826    design_1_i/frontpanel_1/inst/okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X45Y73         FDCE                                         r  design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]/C
                         clock pessimism             -0.601     9.225    
                         clock uncertainty           -0.073     9.152    
    SLICE_X45Y73         FDCE (Recov_fdce_C_CLR)     -0.372     8.780    design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[12]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.393ns  (logic 0.118ns (30.055%)  route 0.275ns (69.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 0.842 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y200       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y200       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.275     1.090    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X177Y199       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.824     0.842    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X177Y199       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.071     0.913    
    SLICE_X177Y199       FDCE (Remov_fdce_C_CLR)     -0.069     0.844    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.393ns  (logic 0.118ns (30.055%)  route 0.275ns (69.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns = ( 0.842 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.608     0.697    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X172Y200       FDRE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y200       FDRE (Prop_fdre_C_Q)         0.118     0.815 f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.275     1.090    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X177Y199       FDCE                                         f  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.824     0.842    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X177Y199       FDCE                                         r  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.071     0.913    
    SLICE_X177Y199       FDCE (Remov_fdce_C_CLR)     -0.069     0.844    design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.746%)  route 0.158ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 0.807 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.718     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.100     0.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.961     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.137     0.842    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.069     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.746%)  route 0.158ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 0.807 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.718     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.100     0.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X34Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.961     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.137     0.842    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.069     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.746%)  route 0.158ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 0.807 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.718     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.100     0.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.961     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.137     0.842    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.069     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.746%)  route 0.158ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 0.807 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.718     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.100     0.907 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X34Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.961     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.137     0.842    
    SLICE_X34Y80         FDCE (Remov_fdce_C_CLR)     -0.069     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.407%)  route 0.167ns (58.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 0.941 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 0.772 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.683     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDCE (Prop_fdce_C_Q)         0.118     0.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.167     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X52Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.923     0.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X52Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.137     0.804    
    SLICE_X52Y83         FDCE (Remov_fdce_C_CLR)     -0.050     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.576%)  route 0.189ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X53Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.100     0.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.189     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.050     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.576%)  route 0.189ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X53Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.100     0.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.189     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.050     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.576%)  route 0.189ns (65.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 0.943 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.715ns = ( 0.773 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.185     1.673 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.503     2.176    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.916    -0.740 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.803     0.063    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.089 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.684     0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X53Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.100     0.873 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.189     1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    F22                                               0.000     1.488 r  host_interface_okuh[0] (IN)
                         net (fo=0)                   0.000     1.488    design_1_i/frontpanel_1/inst/okHI/okUH[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.434     1.922 r  design_1_i/frontpanel_1/inst/okHI/hi_clk_bufg/O
                         net (fo=1, routed)           0.553     2.475    design_1_i/frontpanel_1/inst/okHI/okUH0_ibufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.357    -0.882 r  design_1_i/frontpanel_1/inst/okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.870    -0.012    design_1_i/frontpanel_1/inst/okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.018 r  design_1_i/frontpanel_1/inst/okHI/mmcm0_bufg/O
                         net (fo=5647, routed)        0.925     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.137     0.806    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.050     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm0_clk0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.992ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.810ns  (logic 0.282ns (34.814%)  route 0.528ns (65.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.528     0.810    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X13Y100        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)       -0.118     9.802    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  8.992    

Slack (MET) :             9.090ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.747ns  (logic 0.282ns (37.767%)  route 0.465ns (62.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.465     0.747    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X12Y100        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)       -0.083     9.837    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  9.090    

Slack (MET) :             9.155ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.679ns  (logic 0.282ns (41.558%)  route 0.397ns (58.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.397     0.679    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X12Y101        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)       -0.086     9.834    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  9.155    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.629ns  (logic 0.282ns (44.837%)  route 0.347ns (55.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.347     0.629    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y94         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.119     9.801    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  9.172    

Slack (MET) :             9.176ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.622ns  (logic 0.282ns (45.332%)  route 0.340ns (54.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.340     0.622    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y94         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.122     9.798    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  9.176    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.688ns  (logic 0.308ns (44.799%)  route 0.380ns (55.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.688    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y94         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.018     9.902    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.220ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.682ns  (logic 0.308ns (45.193%)  route 0.374ns (54.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.374     0.682    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X13Y94         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.018     9.902    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.232ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.706ns  (logic 0.308ns (43.600%)  route 0.398ns (56.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.398     0.706    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X12Y100        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.018     9.938    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  9.232    

Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.640ns  (logic 0.308ns (48.107%)  route 0.332ns (51.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100                                     0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.332     0.640    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X13Y100        FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)       -0.019     9.901    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.289ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (MaxDelay Path 9.920ns)
  Data Path Delay:        0.649ns  (logic 0.308ns (47.463%)  route 0.341ns (52.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.920ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94                                      0.000     0.000 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.341     0.649    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y95         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.920     9.920    
    SLICE_X12Y95         FDRE (Setup_fdre_C_D)        0.018     9.938    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  9.289    





