$date
	Thu Sep 25 08:24:26 2025
$end

$version
	Synopsys VCS version U-2023.03-SP2_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 0d57c414bf6b82c2 $end


$scope module $unit $end
$upscope $end


$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module intff $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 % d $end
$var reg 1 & q $end
$upscope $end


$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
0"
x(
x'
0#
0$
x%
x&
$end
#5
1!
1#
0%
0'
#10
0!
0#
#15
1!
1#
0(
0&
1%
1'
#20
0!
0#
#25
1!
1#
1(
1&
#30
0!
0#
#35
1!
1#
#40
0!
0#
#45
1!
1#
#50
0!
0#
#55
1!
1#
#60
0!
0#
#65
1!
1#
#70
0!
0#
#75
1!
1#
#80
0!
0#
#85
1!
1#
#90
0!
0#
#95
1!
1#
