{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669426807589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669426807589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 09:40:07 2022 " "Processing started: Sat Nov 26 09:40:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669426807589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669426807589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Run_Watch -c Run_Watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Run_Watch -c Run_Watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669426807589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1669426807769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/bcd_7_seg/rtl/bcd_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/bcd_7_seg/rtl/bcd_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_SEG " "Found entity 1: BCD_7_SEG" {  } { { "../../tools/BCD_7_SEG/rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/BCD_7_SEG/rtl/BCD_7_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/selector_8_1/rtl/selector_8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/selector_8_1/rtl/selector_8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_8_1 " "Found entity 1: Selector_8_1" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/decoder_3_8/rtl/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/decoder_3_8/rtl/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3_8 " "Found entity 1: Decoder_3_8" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/count_8/rtl/count_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/count_8/rtl/count_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_8 " "Found entity 1: Count_8" {  } { { "../../tools/Count_8/rtl/Count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_8/rtl/Count_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/count_6/rtl/count_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/count_6/rtl/count_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_6 " "Found entity 1: Count_6" {  } { { "../../tools/Count_6/rtl/Count_6.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_6/rtl/Count_6.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/tools/count_10/rtl/count_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/tools/count_10/rtl/count_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_10 " "Found entity 1: Count_10" {  } { { "../../tools/Count_10/rtl/Count_10.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_10/rtl/Count_10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7_class/rtl/run_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7_class/rtl/run_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Run_Watch " "Found entity 1: Run_Watch" {  } { { "../rtl/Run_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_7_class/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_7_class/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "BCD packed BCD_7_SEG.v(5) " "Verilog HDL Port Declaration warning at BCD_7_SEG.v(5): data type declaration for \"BCD\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/BCD_7_SEG/rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/BCD_7_SEG/rtl/BCD_7_SEG.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BCD BCD_7_SEG.v(3) " "HDL info at BCD_7_SEG.v(3): see declaration for object \"BCD\"" {  } { { "../../tools/BCD_7_SEG/rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/BCD_7_SEG/rtl/BCD_7_SEG.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEG packed BCD_7_SEG.v(6) " "Verilog HDL Port Declaration warning at BCD_7_SEG.v(6): data type declaration for \"SEG\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/BCD_7_SEG/rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/BCD_7_SEG/rtl/BCD_7_SEG.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEG BCD_7_SEG.v(4) " "HDL info at BCD_7_SEG.v(4): see declaration for object \"SEG\"" {  } { { "../../tools/BCD_7_SEG/rtl/BCD_7_SEG.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/BCD_7_SEG/rtl/BCD_7_SEG.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "SEL packed Selector_8_1.v(6) " "Verilog HDL Port Declaration warning at Selector_8_1.v(6): data type declaration for \"SEL\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SEL Selector_8_1.v(3) " "HDL info at Selector_8_1.v(3): see declaration for object \"SEL\"" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed Selector_8_1.v(7) " "Verilog HDL Port Declaration warning at Selector_8_1.v(7): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N Selector_8_1.v(5) " "HDL info at Selector_8_1.v(5): see declaration for object \"N\"" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Pout packed Decoder_3_8.v(10) " "Verilog HDL Port Declaration warning at Decoder_3_8.v(10): data type declaration for \"Pout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Pout Decoder_3_8.v(8) " "HDL info at Decoder_3_8.v(8): see declaration for object \"Pout\"" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "cnt packed Count_8.v(10) " "Verilog HDL Port Declaration warning at Count_8.v(10): data type declaration for \"cnt\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/Count_8/rtl/Count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_8/rtl/Count_8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "cnt Count_8.v(9) " "HDL info at Count_8.v(9): see declaration for object \"cnt\"" {  } { { "../../tools/Count_8/rtl/Count_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_8/rtl/Count_8.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Nout packed Count_6.v(13) " "Verilog HDL Port Declaration warning at Count_6.v(13): data type declaration for \"Nout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/Count_6/rtl/Count_6.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_6/rtl/Count_6.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Nout Count_6.v(12) " "HDL info at Count_6.v(12): see declaration for object \"Nout\"" {  } { { "../../tools/Count_6/rtl/Count_6.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_6/rtl/Count_6.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Nout packed Count_10.v(13) " "Verilog HDL Port Declaration warning at Count_10.v(13): data type declaration for \"Nout\" declares packed dimensions but the port declaration declaration does not" {  } { { "../../tools/Count_10/rtl/Count_10.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_10/rtl/Count_10.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Nout Count_10.v(12) " "HDL info at Count_10.v(12): see declaration for object \"Nout\"" {  } { { "../../tools/Count_10/rtl/Count_10.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Count_10/rtl/Count_10.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426807800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Run_Watch " "Elaborating entity \"Run_Watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669426807816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:U1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:U1\"" {  } { { "../rtl/Run_Watch.v" "U1" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_10 Count_10:U2 " "Elaborating entity \"Count_10\" for hierarchy \"Count_10:U2\"" {  } { { "../rtl/Run_Watch.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_6 Count_6:U5 " "Elaborating entity \"Count_6\" for hierarchy \"Count_6:U5\"" {  } { { "../rtl/Run_Watch.v" "U5" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_8 Count_8:U10 " "Elaborating entity \"Count_8\" for hierarchy \"Count_8:U10\"" {  } { { "../rtl/Run_Watch.v" "U10" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3_8 Decoder_3_8:U11 " "Elaborating entity \"Decoder_3_8\" for hierarchy \"Decoder_3_8:U11\"" {  } { { "../rtl/Run_Watch.v" "U11" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807832 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Pout Decoder_3_8.v(12) " "Verilog HDL Always Construct warning at Decoder_3_8.v(12): inferring latch(es) for variable \"Pout\", which holds its previous value in one or more paths through the always construct" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[0\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[0\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[1\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[1\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[2\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[2\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[3\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[3\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[4\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[4\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[5\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[5\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[6\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[6\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pout\[7\] Decoder_3_8.v(16) " "Inferred latch for \"Pout\[7\]\" at Decoder_3_8.v(16)" {  } { { "../../tools/Decoder_3_8/rtl/Decoder_3_8.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Decoder_3_8/rtl/Decoder_3_8.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Decoder_3_8:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector_8_1 Selector_8_1:U12 " "Elaborating entity \"Selector_8_1\" for hierarchy \"Selector_8_1:U12\"" {  } { { "../rtl/Run_Watch.v" "U12" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807832 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num0 Selector_8_1.v(12) " "Verilog HDL Always Construct warning at Selector_8_1.v(12): variable \"num0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num1 Selector_8_1.v(13) " "Verilog HDL Always Construct warning at Selector_8_1.v(13): variable \"num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num2 Selector_8_1.v(14) " "Verilog HDL Always Construct warning at Selector_8_1.v(14): variable \"num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num3 Selector_8_1.v(15) " "Verilog HDL Always Construct warning at Selector_8_1.v(15): variable \"num3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num4 Selector_8_1.v(16) " "Verilog HDL Always Construct warning at Selector_8_1.v(16): variable \"num4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num5 Selector_8_1.v(17) " "Verilog HDL Always Construct warning at Selector_8_1.v(17): variable \"num5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num6 Selector_8_1.v(18) " "Verilog HDL Always Construct warning at Selector_8_1.v(18): variable \"num6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num7 Selector_8_1.v(19) " "Verilog HDL Always Construct warning at Selector_8_1.v(19): variable \"num7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num1 Selector_8_1.v(20) " "Verilog HDL Always Construct warning at Selector_8_1.v(20): variable \"num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../tools/Selector_8_1/rtl/Selector_8_1.v" "" { Text "H:/code/digital-electronic-technology/lab/tools/Selector_8_1/rtl/Selector_8_1.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1669426807832 "|Run_Watch|Selector_8_1:U12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_SEG BCD_7_SEG:U13 " "Elaborating entity \"BCD_7_SEG\" for hierarchy \"BCD_7_SEG:U13\"" {  } { { "../rtl/Run_Watch.v" "U13" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669426807832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_SEG\[7\] VCC " "Pin \"LED_SEG\[7\]\" is stuck at VCC" {  } { { "../rtl/Run_Watch.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_7_class/rtl/Run_Watch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669426808019 "|Run_Watch|LED_SEG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669426808019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669426808113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669426808113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669426808144 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669426808144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669426808144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669426808144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669426808153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 09:40:08 2022 " "Processing ended: Sat Nov 26 09:40:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669426808153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669426808153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669426808153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669426808153 ""}
