Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 10 15:57:19 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_drc -file u96_v2_pop_ropuf_wrapper_drc_opted.rpt -pb u96_v2_pop_ropuf_wrapper_drc_opted.pb -rpx u96_v2_pop_ropuf_wrapper_drc_opted.rpx
| Design       : u96_v2_pop_ropuf_wrapper
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 257
+---------+----------+----------------------------+------------+
| Rule    | Severity | Description                | Violations |
+---------+----------+----------------------------+------------+
| LUTLP-2 | Warning  | Combinatorial Loop Allowed | 257        |
+---------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-2#1 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/data_out_s_i_2.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[0].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[100].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[101].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[102].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[103].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[104].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[105].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[106].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[107].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#11 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[108].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#12 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[109].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#13 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[10].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#14 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[110].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#15 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[111].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#16 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[112].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#17 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[113].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#18 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[114].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#19 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[115].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#20 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[116].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#21 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[117].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#22 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[118].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#23 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[119].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#24 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[11].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#25 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[120].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#26 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[121].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#27 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[122].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#28 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[123].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#29 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[124].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#30 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[125].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#31 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[126].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#32 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[127].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#33 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[12].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#34 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[13].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#35 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[14].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#36 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[15].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#37 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[16].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#38 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[17].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#39 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[18].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#40 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[19].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#41 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[1].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#42 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[20].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#43 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[21].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#44 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[22].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#45 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[23].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#46 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[24].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#47 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[25].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#48 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[26].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#49 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[27].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#50 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[28].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#51 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[29].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#52 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[2].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#53 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[30].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#54 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[31].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#55 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[32].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#56 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[33].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#57 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[34].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#58 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[35].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#59 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[36].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#60 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[37].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#61 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[38].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#62 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[39].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#63 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[3].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#64 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[40].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#65 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[41].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#66 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[42].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#67 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[43].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#68 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[44].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#69 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[45].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#70 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[46].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#71 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[47].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#72 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[48].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#73 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[49].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#74 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[4].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#75 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[50].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#76 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[51].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#77 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[52].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#78 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[53].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#79 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[54].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#80 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[55].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#81 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[56].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#82 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[57].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#83 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[58].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#84 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[59].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#85 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[5].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#86 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[60].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#87 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[61].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#88 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[62].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#89 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[63].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#90 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[64].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#91 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[65].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#92 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[66].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#93 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[67].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#94 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[68].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#95 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[69].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#96 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[6].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#97 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[70].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#98 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[71].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#99 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[72].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#100 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[73].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#101 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[74].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#102 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[75].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#103 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[76].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#104 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[77].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#105 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[78].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#106 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[79].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#107 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[7].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#108 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[80].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#109 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[81].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#110 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[82].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#111 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[83].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#112 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[84].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#113 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[85].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#114 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[86].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#115 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[87].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#116 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[88].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#117 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[89].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#118 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[8].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#119 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[90].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#120 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[91].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#121 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[92].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#122 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[93].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#123 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[94].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#124 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[95].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#125 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[96].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#126 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[97].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#127 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[98].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#128 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[99].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#129 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK1/RO_gen[9].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#130 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[0].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#131 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[100].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#132 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[101].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#133 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[102].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#134 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[103].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#135 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[104].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#136 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[105].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#137 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[106].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#138 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[107].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#139 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[108].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#140 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[109].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#141 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[10].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#142 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[110].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#143 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[111].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#144 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[112].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#145 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[113].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#146 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[114].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#147 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[115].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#148 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[116].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#149 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[117].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#150 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[118].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#151 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[119].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#152 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[11].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#153 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[120].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#154 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[121].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#155 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[122].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#156 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[123].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#157 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[124].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#158 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[125].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#159 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[126].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#160 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[127].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#161 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[12].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#162 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[13].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#163 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[14].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#164 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[15].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#165 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[16].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#166 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[17].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#167 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[18].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#168 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[19].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#169 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[1].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#170 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[20].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#171 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[21].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#172 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[22].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#173 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[23].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#174 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[24].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#175 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[25].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#176 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[26].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#177 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[27].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#178 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[28].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#179 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[29].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#180 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[2].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#181 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[30].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#182 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[31].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#183 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[32].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#184 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[33].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#185 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[34].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#186 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[35].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#187 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[36].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#188 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[37].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#189 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[38].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#190 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[39].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#191 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[3].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#192 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[40].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#193 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[41].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#194 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[42].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#195 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[43].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#196 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[44].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#197 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[45].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#198 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[46].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#199 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[47].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#200 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[48].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#201 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[49].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#202 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[4].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#203 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[50].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#204 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[51].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#205 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[52].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#206 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[53].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#207 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[54].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#208 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[55].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#209 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[56].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#210 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[57].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#211 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[58].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#212 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[59].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#213 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[5].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#214 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[60].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#215 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[61].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#216 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[62].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#217 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[63].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#218 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[64].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#219 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[65].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#220 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[66].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#221 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[67].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#222 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[68].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#223 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[69].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#224 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[6].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#225 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[70].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#226 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[71].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#227 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[72].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#228 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[73].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#229 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[74].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#230 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[75].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#231 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[76].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#232 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[77].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#233 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[78].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#234 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[79].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#235 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[7].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#236 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[80].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#237 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[81].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#238 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[82].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#239 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[83].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#240 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[84].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#241 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[85].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#242 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[86].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#243 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[87].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#244 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[88].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#245 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[89].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#246 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[8].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#247 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[90].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#248 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[91].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#249 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[92].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#250 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[93].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#251 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[94].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#252 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[95].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#253 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[96].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#254 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[97].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#255 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[98].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#256 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[99].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>

LUTLP-2#257 Warning
Combinatorial Loop Allowed  
21 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[10].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[11].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[12].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[13].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[14].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[1].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[1].U_i_1,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[2].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[3].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[4].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[5].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[6].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[7].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[8].U,
u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/BANK2/RO_gen[9].ro/Delay_cell[9].U
 (the first 15 of 21 listed).
Related violations: <none>


