<profile>

<section name = "Vitis HLS Report for 'Crypto'" level="0">
<item name = "Date">Wed Feb  5 12:49:49 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 5.104 ns, 1.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514">Crypto_Pipeline_PERMUTE_LOOP1, 4100, 4100, 28.700 us, 28.700 us, 4100, 4100, no</column>
<column name="grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615">Crypto_Pipeline_PERMUTE_LOOP, 4100, 4100, 28.700 us, 28.700 us, 4100, 4100, no</column>
<column name="grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716">Crypto_Pipeline_POLY_MUL_LOOP, 77826, 77826, 0.545 ms, 0.545 ms, 77826, 77826, no</column>
<column name="grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785">Crypto_Pipeline_POLY_SUB_LOOP, 8196, 8196, 57.372 us, 57.372 us, 8196, 8196, no</column>
<column name="grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854">Crypto_Pipeline_VITIS_LOOP_79_1, 20482, 20482, 0.143 ms, 0.143 ms, 20482, 20482, no</column>
<column name="grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923">Crypto_Pipeline_WRITE_TWIDDLE_LOOP, 2051, 2051, 14.357 us, 14.357 us, 2051, 2051, no</column>
<column name="grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995">Crypto_Pipeline_READ_DATA_LOOP, 4100, 4100, 28.700 us, 28.700 us, 4100, 4100, no</column>
<column name="grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066">Crypto_Pipeline_WRITE_DATA_LOOP, 4099, 4099, 28.693 us, 28.693 us, 4099, 4099, no</column>
<column name="grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137">Crypto_Pipeline_INTT_PERMUTE_LOOP, 4100, 4100, 28.700 us, 28.700 us, 4100, 4100, no</column>
<column name="grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190">Crypto_Pipeline_NTT_PERMUTE_LOOP, 4100, 4100, 28.700 us, 28.700 us, 4100, 4100, no</column>
<column name="grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243">Crypto_Pipeline_MUL_INV_LOOP, 77826, 77826, 0.545 ms, 0.545 ms, 77826, 77826, no</column>
<column name="grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282">Crypto_Pipeline_INTT_PE_LOOP, 4, 25769803756, 28.000 ns, 180.389 sec, 4, 25769803756, no</column>
<column name="grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343">Crypto_Pipeline_NTT_PE_LOOP, 4, 25769803756, 28.000 ns, 180.389 sec, 4, 25769803756, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- NTT_STAGE_LOOP">?, ?, ?, -, -, 12, no</column>
<column name=" + NTT_GROUP_LOOP">?, ?, 6 ~ 25769803758, -, -, ?, no</column>
<column name="- INTT_STAGE_LOOP">?, ?, ?, -, -, 12, no</column>
<column name=" + INTT_GROUP_LOOP">?, ?, 6 ~ 25769803758, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 564, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 36, 24569, 12777, -</column>
<column name="Memory">112, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 11802, -</column>
<column name="Register">-, -, 803, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">45, 16, 23, 47, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137">Crypto_Pipeline_INTT_PERMUTE_LOOP, 0, 0, 704, 198, 0</column>
<column name="grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282">Crypto_Pipeline_INTT_PE_LOOP, 0, 0, 3501, 2638, 0</column>
<column name="grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243">Crypto_Pipeline_MUL_INV_LOOP, 0, 12, 3335, 1662, 0</column>
<column name="grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190">Crypto_Pipeline_NTT_PERMUTE_LOOP, 0, 0, 704, 198, 0</column>
<column name="grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343">Crypto_Pipeline_NTT_PE_LOOP, 0, 0, 3501, 2638, 0</column>
<column name="grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615">Crypto_Pipeline_PERMUTE_LOOP, 0, 0, 1224, 272, 0</column>
<column name="grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514">Crypto_Pipeline_PERMUTE_LOOP1, 0, 0, 1224, 272, 0</column>
<column name="grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716">Crypto_Pipeline_POLY_MUL_LOOP, 0, 12, 3223, 1422, 0</column>
<column name="grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785">Crypto_Pipeline_POLY_SUB_LOOP, 0, 0, 1405, 542, 0</column>
<column name="grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995">Crypto_Pipeline_READ_DATA_LOOP, 0, 0, 1153, 240, 0</column>
<column name="grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854">Crypto_Pipeline_VITIS_LOOP_79_1, 0, 0, 1285, 784, 0</column>
<column name="grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066">Crypto_Pipeline_WRITE_DATA_LOOP, 0, 0, 74, 69, 0</column>
<column name="grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923">Crypto_Pipeline_WRITE_TWIDDLE_LOOP, 0, 0, 103, 64, 0</column>
<column name="grp_MUL_MOD_2_fu_1861">MUL_MOD_2, 0, 12, 1955, 832, 0</column>
<column name="control_s_axi_U">control_s_axi, 16, 0, 390, 442, 0</column>
<column name="mux_3_2_19_1_1_U639">mux_3_2_19_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_31_1_1_U637">mux_3_2_31_1_1, 0, 0, 0, 14, 0</column>
<column name="sdiv_15ns_32s_11_19_seq_1_U638">sdiv_15ns_32s_11_19_seq_1, 0, 0, 394, 238, 0</column>
<column name="sdiv_15ns_32s_11_19_seq_1_U640">sdiv_15ns_32s_11_19_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="BitReverseData_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_1_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_2_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_3_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_4_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_5_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_6_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_7_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_8_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_9_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_10_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_11_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_12_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_13_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_14_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="BitReverseData_15_U">BitReverseData_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_1_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_2_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_3_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_4_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_5_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_6_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_7_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_8_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_9_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_10_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_11_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_12_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_13_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_14_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_15_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_16_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_17_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_18_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_19_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_20_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_21_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_22_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_23_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_24_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_25_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_26_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_27_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_28_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_29_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_30_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="DataRAM_31_U">DataRAM_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="NTTTWiddleRAM_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_1_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_2_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_3_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_4_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_5_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_6_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_7_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_8_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_9_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_10_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_11_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_12_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_13_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_14_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="NTTTWiddleRAM_15_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_1_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_2_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_3_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_4_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_5_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_6_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_7_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_8_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_9_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_10_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_11_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_12_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_13_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_14_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="INTTTWiddleRAM_15_U">NTTTWiddleRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln119_fu_1692_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln153_fu_1569_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln115_1_fu_1624_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln115_fu_1599_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln149_1_fu_1501_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln149_fu_1476_p2">-, 0, 0, 39, 1, 32</column>
<column name="icmp_ln114_fu_1587_p2">icmp, 0, 0, 39, 32, 13</column>
<column name="icmp_ln119_fu_1676_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln148_fu_1452_p2">icmp, 0, 0, 39, 32, 13</column>
<column name="icmp_ln153_fu_1553_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state48_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="hf_1_fu_1520_p3">select, 0, 0, 32, 1, 32</column>
<column name="hf_fu_1643_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BitReverseData_10_address0">25, 5, 8, 40</column>
<column name="BitReverseData_10_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_10_d0">14, 3, 32, 96</column>
<column name="BitReverseData_10_we0">14, 3, 1, 3</column>
<column name="BitReverseData_11_address0">25, 5, 8, 40</column>
<column name="BitReverseData_11_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_11_d0">14, 3, 32, 96</column>
<column name="BitReverseData_11_we0">14, 3, 1, 3</column>
<column name="BitReverseData_12_address0">25, 5, 8, 40</column>
<column name="BitReverseData_12_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_12_d0">14, 3, 32, 96</column>
<column name="BitReverseData_12_we0">14, 3, 1, 3</column>
<column name="BitReverseData_13_address0">25, 5, 8, 40</column>
<column name="BitReverseData_13_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_13_d0">14, 3, 32, 96</column>
<column name="BitReverseData_13_we0">14, 3, 1, 3</column>
<column name="BitReverseData_14_address0">25, 5, 8, 40</column>
<column name="BitReverseData_14_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_14_d0">14, 3, 32, 96</column>
<column name="BitReverseData_14_we0">14, 3, 1, 3</column>
<column name="BitReverseData_15_address0">25, 5, 8, 40</column>
<column name="BitReverseData_15_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_15_d0">14, 3, 32, 96</column>
<column name="BitReverseData_15_we0">14, 3, 1, 3</column>
<column name="BitReverseData_1_address0">25, 5, 8, 40</column>
<column name="BitReverseData_1_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_1_d0">14, 3, 32, 96</column>
<column name="BitReverseData_1_we0">14, 3, 1, 3</column>
<column name="BitReverseData_2_address0">25, 5, 8, 40</column>
<column name="BitReverseData_2_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_2_d0">14, 3, 32, 96</column>
<column name="BitReverseData_2_we0">14, 3, 1, 3</column>
<column name="BitReverseData_3_address0">25, 5, 8, 40</column>
<column name="BitReverseData_3_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_3_d0">14, 3, 32, 96</column>
<column name="BitReverseData_3_we0">14, 3, 1, 3</column>
<column name="BitReverseData_4_address0">25, 5, 8, 40</column>
<column name="BitReverseData_4_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_4_d0">14, 3, 32, 96</column>
<column name="BitReverseData_4_we0">14, 3, 1, 3</column>
<column name="BitReverseData_5_address0">25, 5, 8, 40</column>
<column name="BitReverseData_5_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_5_d0">14, 3, 32, 96</column>
<column name="BitReverseData_5_we0">14, 3, 1, 3</column>
<column name="BitReverseData_6_address0">25, 5, 8, 40</column>
<column name="BitReverseData_6_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_6_d0">14, 3, 32, 96</column>
<column name="BitReverseData_6_we0">14, 3, 1, 3</column>
<column name="BitReverseData_7_address0">25, 5, 8, 40</column>
<column name="BitReverseData_7_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_7_d0">14, 3, 32, 96</column>
<column name="BitReverseData_7_we0">14, 3, 1, 3</column>
<column name="BitReverseData_8_address0">25, 5, 8, 40</column>
<column name="BitReverseData_8_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_8_d0">14, 3, 32, 96</column>
<column name="BitReverseData_8_we0">14, 3, 1, 3</column>
<column name="BitReverseData_9_address0">25, 5, 8, 40</column>
<column name="BitReverseData_9_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_9_d0">14, 3, 32, 96</column>
<column name="BitReverseData_9_we0">14, 3, 1, 3</column>
<column name="BitReverseData_address0">25, 5, 8, 40</column>
<column name="BitReverseData_ce0">25, 5, 1, 5</column>
<column name="BitReverseData_d0">14, 3, 32, 96</column>
<column name="BitReverseData_we0">14, 3, 1, 3</column>
<column name="DataIn_address0">14, 3, 12, 36</column>
<column name="DataIn_ce0">14, 3, 1, 3</column>
<column name="DataIn_we0">9, 2, 1, 2</column>
<column name="DataRAM_10_address0">65, 13, 8, 104</column>
<column name="DataRAM_10_address1">20, 4, 8, 32</column>
<column name="DataRAM_10_ce0">65, 13, 1, 13</column>
<column name="DataRAM_10_ce1">20, 4, 1, 4</column>
<column name="DataRAM_10_d0">53, 10, 32, 320</column>
<column name="DataRAM_10_d1">14, 3, 32, 96</column>
<column name="DataRAM_10_we0">53, 10, 1, 10</column>
<column name="DataRAM_10_we1">14, 3, 1, 3</column>
<column name="DataRAM_11_address0">65, 13, 8, 104</column>
<column name="DataRAM_11_address1">20, 4, 8, 32</column>
<column name="DataRAM_11_ce0">65, 13, 1, 13</column>
<column name="DataRAM_11_ce1">20, 4, 1, 4</column>
<column name="DataRAM_11_d0">53, 10, 32, 320</column>
<column name="DataRAM_11_d1">14, 3, 32, 96</column>
<column name="DataRAM_11_we0">53, 10, 1, 10</column>
<column name="DataRAM_11_we1">14, 3, 1, 3</column>
<column name="DataRAM_12_address0">65, 13, 8, 104</column>
<column name="DataRAM_12_address1">20, 4, 8, 32</column>
<column name="DataRAM_12_ce0">65, 13, 1, 13</column>
<column name="DataRAM_12_ce1">20, 4, 1, 4</column>
<column name="DataRAM_12_d0">53, 10, 32, 320</column>
<column name="DataRAM_12_d1">14, 3, 32, 96</column>
<column name="DataRAM_12_we0">53, 10, 1, 10</column>
<column name="DataRAM_12_we1">14, 3, 1, 3</column>
<column name="DataRAM_13_address0">65, 13, 8, 104</column>
<column name="DataRAM_13_address1">20, 4, 8, 32</column>
<column name="DataRAM_13_ce0">65, 13, 1, 13</column>
<column name="DataRAM_13_ce1">20, 4, 1, 4</column>
<column name="DataRAM_13_d0">53, 10, 32, 320</column>
<column name="DataRAM_13_d1">14, 3, 32, 96</column>
<column name="DataRAM_13_we0">53, 10, 1, 10</column>
<column name="DataRAM_13_we1">14, 3, 1, 3</column>
<column name="DataRAM_14_address0">65, 13, 8, 104</column>
<column name="DataRAM_14_address1">20, 4, 8, 32</column>
<column name="DataRAM_14_ce0">65, 13, 1, 13</column>
<column name="DataRAM_14_ce1">20, 4, 1, 4</column>
<column name="DataRAM_14_d0">53, 10, 32, 320</column>
<column name="DataRAM_14_d1">14, 3, 32, 96</column>
<column name="DataRAM_14_we0">53, 10, 1, 10</column>
<column name="DataRAM_14_we1">14, 3, 1, 3</column>
<column name="DataRAM_15_address0">65, 13, 8, 104</column>
<column name="DataRAM_15_address1">20, 4, 8, 32</column>
<column name="DataRAM_15_ce0">65, 13, 1, 13</column>
<column name="DataRAM_15_ce1">20, 4, 1, 4</column>
<column name="DataRAM_15_d0">53, 10, 32, 320</column>
<column name="DataRAM_15_d1">14, 3, 32, 96</column>
<column name="DataRAM_15_we0">53, 10, 1, 10</column>
<column name="DataRAM_15_we1">14, 3, 1, 3</column>
<column name="DataRAM_16_address0">65, 13, 8, 104</column>
<column name="DataRAM_16_address1">14, 3, 8, 24</column>
<column name="DataRAM_16_ce0">65, 13, 1, 13</column>
<column name="DataRAM_16_ce1">14, 3, 1, 3</column>
<column name="DataRAM_16_d0">37, 7, 32, 224</column>
<column name="DataRAM_16_d1">14, 3, 32, 96</column>
<column name="DataRAM_16_we0">37, 7, 1, 7</column>
<column name="DataRAM_16_we1">14, 3, 1, 3</column>
<column name="DataRAM_17_address0">65, 13, 8, 104</column>
<column name="DataRAM_17_address1">14, 3, 8, 24</column>
<column name="DataRAM_17_ce0">65, 13, 1, 13</column>
<column name="DataRAM_17_ce1">14, 3, 1, 3</column>
<column name="DataRAM_17_d0">37, 7, 32, 224</column>
<column name="DataRAM_17_d1">14, 3, 32, 96</column>
<column name="DataRAM_17_we0">37, 7, 1, 7</column>
<column name="DataRAM_17_we1">14, 3, 1, 3</column>
<column name="DataRAM_18_address0">65, 13, 8, 104</column>
<column name="DataRAM_18_address1">14, 3, 8, 24</column>
<column name="DataRAM_18_ce0">65, 13, 1, 13</column>
<column name="DataRAM_18_ce1">14, 3, 1, 3</column>
<column name="DataRAM_18_d0">37, 7, 32, 224</column>
<column name="DataRAM_18_d1">14, 3, 32, 96</column>
<column name="DataRAM_18_we0">37, 7, 1, 7</column>
<column name="DataRAM_18_we1">14, 3, 1, 3</column>
<column name="DataRAM_19_address0">65, 13, 8, 104</column>
<column name="DataRAM_19_address1">14, 3, 8, 24</column>
<column name="DataRAM_19_ce0">65, 13, 1, 13</column>
<column name="DataRAM_19_ce1">14, 3, 1, 3</column>
<column name="DataRAM_19_d0">37, 7, 32, 224</column>
<column name="DataRAM_19_d1">14, 3, 32, 96</column>
<column name="DataRAM_19_we0">37, 7, 1, 7</column>
<column name="DataRAM_19_we1">14, 3, 1, 3</column>
<column name="DataRAM_1_address0">65, 13, 8, 104</column>
<column name="DataRAM_1_address1">20, 4, 8, 32</column>
<column name="DataRAM_1_ce0">65, 13, 1, 13</column>
<column name="DataRAM_1_ce1">20, 4, 1, 4</column>
<column name="DataRAM_1_d0">53, 10, 32, 320</column>
<column name="DataRAM_1_d1">14, 3, 32, 96</column>
<column name="DataRAM_1_we0">53, 10, 1, 10</column>
<column name="DataRAM_1_we1">14, 3, 1, 3</column>
<column name="DataRAM_20_address0">65, 13, 8, 104</column>
<column name="DataRAM_20_address1">14, 3, 8, 24</column>
<column name="DataRAM_20_ce0">65, 13, 1, 13</column>
<column name="DataRAM_20_ce1">14, 3, 1, 3</column>
<column name="DataRAM_20_d0">37, 7, 32, 224</column>
<column name="DataRAM_20_d1">14, 3, 32, 96</column>
<column name="DataRAM_20_we0">37, 7, 1, 7</column>
<column name="DataRAM_20_we1">14, 3, 1, 3</column>
<column name="DataRAM_21_address0">65, 13, 8, 104</column>
<column name="DataRAM_21_address1">14, 3, 8, 24</column>
<column name="DataRAM_21_ce0">65, 13, 1, 13</column>
<column name="DataRAM_21_ce1">14, 3, 1, 3</column>
<column name="DataRAM_21_d0">37, 7, 32, 224</column>
<column name="DataRAM_21_d1">14, 3, 32, 96</column>
<column name="DataRAM_21_we0">37, 7, 1, 7</column>
<column name="DataRAM_21_we1">14, 3, 1, 3</column>
<column name="DataRAM_22_address0">65, 13, 8, 104</column>
<column name="DataRAM_22_address1">14, 3, 8, 24</column>
<column name="DataRAM_22_ce0">65, 13, 1, 13</column>
<column name="DataRAM_22_ce1">14, 3, 1, 3</column>
<column name="DataRAM_22_d0">37, 7, 32, 224</column>
<column name="DataRAM_22_d1">14, 3, 32, 96</column>
<column name="DataRAM_22_we0">37, 7, 1, 7</column>
<column name="DataRAM_22_we1">14, 3, 1, 3</column>
<column name="DataRAM_23_address0">65, 13, 8, 104</column>
<column name="DataRAM_23_address1">14, 3, 8, 24</column>
<column name="DataRAM_23_ce0">65, 13, 1, 13</column>
<column name="DataRAM_23_ce1">14, 3, 1, 3</column>
<column name="DataRAM_23_d0">37, 7, 32, 224</column>
<column name="DataRAM_23_d1">14, 3, 32, 96</column>
<column name="DataRAM_23_we0">37, 7, 1, 7</column>
<column name="DataRAM_23_we1">14, 3, 1, 3</column>
<column name="DataRAM_24_address0">65, 13, 8, 104</column>
<column name="DataRAM_24_address1">14, 3, 8, 24</column>
<column name="DataRAM_24_ce0">65, 13, 1, 13</column>
<column name="DataRAM_24_ce1">14, 3, 1, 3</column>
<column name="DataRAM_24_d0">37, 7, 32, 224</column>
<column name="DataRAM_24_d1">14, 3, 32, 96</column>
<column name="DataRAM_24_we0">37, 7, 1, 7</column>
<column name="DataRAM_24_we1">14, 3, 1, 3</column>
<column name="DataRAM_25_address0">65, 13, 8, 104</column>
<column name="DataRAM_25_address1">14, 3, 8, 24</column>
<column name="DataRAM_25_ce0">65, 13, 1, 13</column>
<column name="DataRAM_25_ce1">14, 3, 1, 3</column>
<column name="DataRAM_25_d0">37, 7, 32, 224</column>
<column name="DataRAM_25_d1">14, 3, 32, 96</column>
<column name="DataRAM_25_we0">37, 7, 1, 7</column>
<column name="DataRAM_25_we1">14, 3, 1, 3</column>
<column name="DataRAM_26_address0">65, 13, 8, 104</column>
<column name="DataRAM_26_address1">14, 3, 8, 24</column>
<column name="DataRAM_26_ce0">65, 13, 1, 13</column>
<column name="DataRAM_26_ce1">14, 3, 1, 3</column>
<column name="DataRAM_26_d0">37, 7, 32, 224</column>
<column name="DataRAM_26_d1">14, 3, 32, 96</column>
<column name="DataRAM_26_we0">37, 7, 1, 7</column>
<column name="DataRAM_26_we1">14, 3, 1, 3</column>
<column name="DataRAM_27_address0">65, 13, 8, 104</column>
<column name="DataRAM_27_address1">14, 3, 8, 24</column>
<column name="DataRAM_27_ce0">65, 13, 1, 13</column>
<column name="DataRAM_27_ce1">14, 3, 1, 3</column>
<column name="DataRAM_27_d0">37, 7, 32, 224</column>
<column name="DataRAM_27_d1">14, 3, 32, 96</column>
<column name="DataRAM_27_we0">37, 7, 1, 7</column>
<column name="DataRAM_27_we1">14, 3, 1, 3</column>
<column name="DataRAM_28_address0">65, 13, 8, 104</column>
<column name="DataRAM_28_address1">14, 3, 8, 24</column>
<column name="DataRAM_28_ce0">65, 13, 1, 13</column>
<column name="DataRAM_28_ce1">14, 3, 1, 3</column>
<column name="DataRAM_28_d0">37, 7, 32, 224</column>
<column name="DataRAM_28_d1">14, 3, 32, 96</column>
<column name="DataRAM_28_we0">37, 7, 1, 7</column>
<column name="DataRAM_28_we1">14, 3, 1, 3</column>
<column name="DataRAM_29_address0">65, 13, 8, 104</column>
<column name="DataRAM_29_address1">14, 3, 8, 24</column>
<column name="DataRAM_29_ce0">65, 13, 1, 13</column>
<column name="DataRAM_29_ce1">14, 3, 1, 3</column>
<column name="DataRAM_29_d0">37, 7, 32, 224</column>
<column name="DataRAM_29_d1">14, 3, 32, 96</column>
<column name="DataRAM_29_we0">37, 7, 1, 7</column>
<column name="DataRAM_29_we1">14, 3, 1, 3</column>
<column name="DataRAM_2_address0">65, 13, 8, 104</column>
<column name="DataRAM_2_address1">20, 4, 8, 32</column>
<column name="DataRAM_2_ce0">65, 13, 1, 13</column>
<column name="DataRAM_2_ce1">20, 4, 1, 4</column>
<column name="DataRAM_2_d0">53, 10, 32, 320</column>
<column name="DataRAM_2_d1">14, 3, 32, 96</column>
<column name="DataRAM_2_we0">53, 10, 1, 10</column>
<column name="DataRAM_2_we1">14, 3, 1, 3</column>
<column name="DataRAM_30_address0">65, 13, 8, 104</column>
<column name="DataRAM_30_address1">14, 3, 8, 24</column>
<column name="DataRAM_30_ce0">65, 13, 1, 13</column>
<column name="DataRAM_30_ce1">14, 3, 1, 3</column>
<column name="DataRAM_30_d0">37, 7, 32, 224</column>
<column name="DataRAM_30_d1">14, 3, 32, 96</column>
<column name="DataRAM_30_we0">37, 7, 1, 7</column>
<column name="DataRAM_30_we1">14, 3, 1, 3</column>
<column name="DataRAM_31_address0">65, 13, 8, 104</column>
<column name="DataRAM_31_address1">14, 3, 8, 24</column>
<column name="DataRAM_31_ce0">65, 13, 1, 13</column>
<column name="DataRAM_31_ce1">14, 3, 1, 3</column>
<column name="DataRAM_31_d0">37, 7, 32, 224</column>
<column name="DataRAM_31_d1">14, 3, 32, 96</column>
<column name="DataRAM_31_we0">37, 7, 1, 7</column>
<column name="DataRAM_31_we1">14, 3, 1, 3</column>
<column name="DataRAM_3_address0">65, 13, 8, 104</column>
<column name="DataRAM_3_address1">20, 4, 8, 32</column>
<column name="DataRAM_3_ce0">65, 13, 1, 13</column>
<column name="DataRAM_3_ce1">20, 4, 1, 4</column>
<column name="DataRAM_3_d0">53, 10, 32, 320</column>
<column name="DataRAM_3_d1">14, 3, 32, 96</column>
<column name="DataRAM_3_we0">53, 10, 1, 10</column>
<column name="DataRAM_3_we1">14, 3, 1, 3</column>
<column name="DataRAM_4_address0">65, 13, 8, 104</column>
<column name="DataRAM_4_address1">20, 4, 8, 32</column>
<column name="DataRAM_4_ce0">65, 13, 1, 13</column>
<column name="DataRAM_4_ce1">20, 4, 1, 4</column>
<column name="DataRAM_4_d0">53, 10, 32, 320</column>
<column name="DataRAM_4_d1">14, 3, 32, 96</column>
<column name="DataRAM_4_we0">53, 10, 1, 10</column>
<column name="DataRAM_4_we1">14, 3, 1, 3</column>
<column name="DataRAM_5_address0">65, 13, 8, 104</column>
<column name="DataRAM_5_address1">20, 4, 8, 32</column>
<column name="DataRAM_5_ce0">65, 13, 1, 13</column>
<column name="DataRAM_5_ce1">20, 4, 1, 4</column>
<column name="DataRAM_5_d0">53, 10, 32, 320</column>
<column name="DataRAM_5_d1">14, 3, 32, 96</column>
<column name="DataRAM_5_we0">53, 10, 1, 10</column>
<column name="DataRAM_5_we1">14, 3, 1, 3</column>
<column name="DataRAM_6_address0">65, 13, 8, 104</column>
<column name="DataRAM_6_address1">20, 4, 8, 32</column>
<column name="DataRAM_6_ce0">65, 13, 1, 13</column>
<column name="DataRAM_6_ce1">20, 4, 1, 4</column>
<column name="DataRAM_6_d0">53, 10, 32, 320</column>
<column name="DataRAM_6_d1">14, 3, 32, 96</column>
<column name="DataRAM_6_we0">53, 10, 1, 10</column>
<column name="DataRAM_6_we1">14, 3, 1, 3</column>
<column name="DataRAM_7_address0">65, 13, 8, 104</column>
<column name="DataRAM_7_address1">20, 4, 8, 32</column>
<column name="DataRAM_7_ce0">65, 13, 1, 13</column>
<column name="DataRAM_7_ce1">20, 4, 1, 4</column>
<column name="DataRAM_7_d0">53, 10, 32, 320</column>
<column name="DataRAM_7_d1">14, 3, 32, 96</column>
<column name="DataRAM_7_we0">53, 10, 1, 10</column>
<column name="DataRAM_7_we1">14, 3, 1, 3</column>
<column name="DataRAM_8_address0">65, 13, 8, 104</column>
<column name="DataRAM_8_address1">20, 4, 8, 32</column>
<column name="DataRAM_8_ce0">65, 13, 1, 13</column>
<column name="DataRAM_8_ce1">20, 4, 1, 4</column>
<column name="DataRAM_8_d0">53, 10, 32, 320</column>
<column name="DataRAM_8_d1">14, 3, 32, 96</column>
<column name="DataRAM_8_we0">53, 10, 1, 10</column>
<column name="DataRAM_8_we1">14, 3, 1, 3</column>
<column name="DataRAM_9_address0">65, 13, 8, 104</column>
<column name="DataRAM_9_address1">20, 4, 8, 32</column>
<column name="DataRAM_9_ce0">65, 13, 1, 13</column>
<column name="DataRAM_9_ce1">20, 4, 1, 4</column>
<column name="DataRAM_9_d0">53, 10, 32, 320</column>
<column name="DataRAM_9_d1">14, 3, 32, 96</column>
<column name="DataRAM_9_we0">53, 10, 1, 10</column>
<column name="DataRAM_9_we1">14, 3, 1, 3</column>
<column name="DataRAM_address0">65, 13, 8, 104</column>
<column name="DataRAM_address1">20, 4, 8, 32</column>
<column name="DataRAM_ce0">65, 13, 1, 13</column>
<column name="DataRAM_ce1">20, 4, 1, 4</column>
<column name="DataRAM_d0">53, 10, 32, 320</column>
<column name="DataRAM_d1">14, 3, 32, 96</column>
<column name="DataRAM_we0">53, 10, 1, 10</column>
<column name="DataRAM_we1">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_10_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_10_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_10_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_11_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_11_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_11_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_12_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_12_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_12_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_13_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_13_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_13_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_14_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_14_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_14_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_15_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_15_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_15_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_1_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_1_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_1_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_2_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_2_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_2_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_3_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_3_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_3_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_4_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_4_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_4_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_5_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_5_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_5_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_6_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_6_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_6_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_7_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_7_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_7_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_8_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_8_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_8_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_9_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_9_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_9_we0">9, 2, 1, 2</column>
<column name="INTTTWiddleRAM_address0">14, 3, 7, 21</column>
<column name="INTTTWiddleRAM_ce0">14, 3, 1, 3</column>
<column name="INTTTWiddleRAM_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_10_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_10_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_10_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_11_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_11_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_11_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_12_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_12_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_12_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_13_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_13_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_13_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_14_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_14_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_14_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_15_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_15_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_15_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_1_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_1_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_1_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_2_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_2_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_2_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_3_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_3_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_3_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_4_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_4_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_4_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_5_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_5_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_5_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_6_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_6_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_6_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_7_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_7_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_7_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_8_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_8_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_8_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_9_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_9_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_9_we0">9, 2, 1, 2</column>
<column name="NTTTWiddleRAM_address0">14, 3, 7, 21</column>
<column name="NTTTWiddleRAM_ce0">14, 3, 1, 3</column>
<column name="NTTTWiddleRAM_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">217, 50, 1, 50</column>
<column name="grp_MUL_MOD_2_fu_1861_MOD_INDEX">14, 3, 2, 6</column>
<column name="grp_MUL_MOD_2_fu_1861_input1_val">14, 3, 32, 96</column>
<column name="grp_MUL_MOD_2_fu_1861_input2_val">14, 3, 32, 96</column>
<column name="grp_fu_1404_p4">14, 3, 2, 6</column>
<column name="h_1_fu_466">9, 2, 31, 62</column>
<column name="h_fu_470">9, 2, 31, 62</column>
<column name="i_9_reg_492">9, 2, 64, 128</column>
<column name="i_reg_503">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP_read_reg_1707">32, 0, 32, 0</column>
<column name="add_ln119_reg_1856">64, 0, 64, 0</column>
<column name="add_ln153_reg_1802">64, 0, 64, 0</column>
<column name="ap_CS_fsm">49, 0, 49, 0</column>
<column name="empty_reg_1721">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg">1, 0, 1, 0</column>
<column name="h_1_fu_466">31, 0, 32, 1</column>
<column name="h_fu_470">31, 0, 32, 1</column>
<column name="hf_1_reg_1764">32, 0, 32, 0</column>
<column name="hf_reg_1818">32, 0, 32, 0</column>
<column name="i_9_reg_492">64, 0, 64, 0</column>
<column name="i_reg_503">64, 0, 64, 0</column>
<column name="lshr_ln115_1_reg_1813">31, 0, 31, 0</column>
<column name="lshr_ln149_1_reg_1759">31, 0, 31, 0</column>
<column name="n_inv_reg_1754">19, 0, 19, 0</column>
<column name="reg_1417">31, 0, 31, 0</column>
<column name="sext_ln119_reg_1833">63, 0, 64, 1</column>
<column name="sext_ln153_reg_1779">63, 0, 64, 1</column>
<column name="trunc_ln119_1_reg_1828">12, 0, 12, 0</column>
<column name="trunc_ln119_2_reg_1846">12, 0, 12, 0</column>
<column name="trunc_ln119_reg_1823">11, 0, 11, 0</column>
<column name="trunc_ln11_reg_1711">2, 0, 2, 0</column>
<column name="trunc_ln124_reg_1851">4, 0, 4, 0</column>
<column name="trunc_ln125_reg_1838">4, 0, 4, 0</column>
<column name="trunc_ln153_1_reg_1774">12, 0, 12, 0</column>
<column name="trunc_ln153_2_reg_1792">12, 0, 12, 0</column>
<column name="trunc_ln153_reg_1769">11, 0, 11, 0</column>
<column name="trunc_ln158_reg_1797">4, 0, 4, 0</column>
<column name="trunc_ln159_reg_1784">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 16, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 16, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Crypto, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Crypto, return value</column>
</table>
</item>
</section>
</profile>
