32 bit Pipelined MIPS CPU -- > 5 stage pipeline implementing R, I, and J type instructions with <br /> 

IF -- Instruction Fetch
ID -- Instruction Decode
EX -- Execute
MEM -- Memory
WB -- Write Back

Designed and implemented in HDL Designer and simulated using Mentor Modelsim. 
