0.7
2020.2
Sep  5 2024
15:23:16
C:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hdl/dma_wrapper.v,1731508572,verilog,,,,dma_wrapper,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_auto_pc_0/sim/dma_auto_pc_0.v,1731508575,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_auto_pc_1/sim/dma_auto_pc_1.v,,dma_auto_pc_0,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_auto_pc_1/sim/dma_auto_pc_1.v,1731508575,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_s01_mmu_0/sim/dma_s01_mmu_0.v,,dma_auto_pc_1,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_axi_dma_0_0/sim/dma_axi_dma_0_0.vhd,1731508574,vhdl,,,,dma_axi_dma_0_0,,,,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_axis_data_fifo_0_0/sim/dma_axis_data_fifo_0_0.v,1731508575,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/sim/dma.v,,dma_axis_data_fifo_0_0,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_processing_system7_0_0/sim/dma_processing_system7_0_0.v,1731508573,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_xbar_0/sim/dma_xbar_0.v,,dma_processing_system7_0_0,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_rst_ps7_0_50M_0/sim/dma_rst_ps7_0_50M_0.vhd,1731508574,vhdl,,,,dma_rst_ps7_0_50m_0,,,,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_s01_mmu_0/sim/dma_s01_mmu_0.v,1731508575,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.gen/sources_1/bd/dma/hdl/dma_wrapper.v,,dma_s01_mmu_0,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_xbar_0/sim/dma_xbar_0.v,1731508575,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_axis_data_fifo_0_0/sim/dma_axis_data_fifo_0_0.v,,dma_xbar_0,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/sim/dma.v,1731508572,verilog,,C:/Projects/ERN24004/Projects/DMA/DMA.ip_user_files/bd/dma/ip/dma_auto_pc_0/sim/dma_auto_pc_0.v,,dma;dma_axi_mem_intercon_0;dma_ps7_0_axi_periph_0;m00_couplers_imp_1EA4IN8;s00_couplers_imp_345CV4;s00_couplers_imp_7T634U;s01_couplers_imp_1HQQ1GB,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl;../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Projects/ERN24004/Projects/DMA/DMA.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,axi_vip_v1_1_18;processing_system7_vip_v1_0_20;uvm;xilinx_vip,,,,,,
