// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _up_sampling2d_fix16_HH_
#define _up_sampling2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_10ns_5ns_15_1_1.h"
#include "network_mac_muladd_8ns_5ns_4ns_12_1_1.h"
#include "network_mac_muladd_9ns_6ns_5ns_14_1_1.h"

namespace ap_rtl {

struct up_sampling2d_fix16 : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<5> > input_height;
    sc_in< sc_lv<5> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_in< sc_lv<6> > output_depth;
    sc_in< sc_lv<6> > output_height;
    sc_in< sc_lv<6> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    up_sampling2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(up_sampling2d_fix16);

    ~up_sampling2d_fix16();

    sc_trace_file* mVcdFile;

    network_mul_mul_10ns_5ns_15_1_1<1,1,10,5,15>* network_mul_mul_10ns_5ns_15_1_1_U112;
    network_mac_muladd_8ns_5ns_4ns_12_1_1<1,1,8,5,4,12>* network_mac_muladd_8ns_5ns_4ns_12_1_1_U113;
    network_mac_muladd_9ns_6ns_5ns_14_1_1<1,1,9,6,5,14>* network_mac_muladd_9ns_6ns_5ns_14_1_1_U114;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten31_reg_114;
    sc_signal< sc_lv<5> > out_d_0_reg_126;
    sc_signal< sc_lv<10> > indvar_flatten_reg_138;
    sc_signal< sc_lv<5> > out_h_0_reg_149;
    sc_signal< sc_lv<5> > out_w_0_reg_161;
    sc_signal< sc_lv<5> > empty_fu_173_p1;
    sc_signal< sc_lv<5> > empty_reg_490;
    sc_signal< sc_lv<10> > mul_ln6_fu_189_p2;
    sc_signal< sc_lv<10> > mul_ln6_reg_496;
    sc_signal< sc_lv<8> > zext_ln21_fu_195_p1;
    sc_signal< sc_lv<8> > zext_ln21_reg_502;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > zext_ln21_1_fu_199_p1;
    sc_signal< sc_lv<9> > zext_ln21_1_reg_508;
    sc_signal< sc_lv<14> > zext_ln21_3_cast_fu_202_p1;
    sc_signal< sc_lv<14> > zext_ln21_3_cast_reg_514;
    sc_signal< sc_lv<12> > empty_11_fu_209_p1;
    sc_signal< sc_lv<12> > empty_11_reg_519;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_460_p2;
    sc_signal< sc_lv<15> > mul_ln6_1_reg_524;
    sc_signal< sc_lv<1> > icmp_ln17_fu_220_p2;
    sc_signal< sc_lv<1> > icmp_ln17_reg_529;
    sc_signal< sc_lv<8> > mul_ln21_fu_229_p2;
    sc_signal< sc_lv<8> > mul_ln21_reg_534;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln14_fu_234_p2;
    sc_signal< sc_lv<1> > icmp_ln14_reg_540;
    sc_signal< sc_lv<1> > icmp_ln14_reg_540_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln14_reg_540_pp0_iter2_reg;
    sc_signal< sc_lv<5> > out_d_fu_239_p2;
    sc_signal< sc_lv<5> > out_d_reg_544;
    sc_signal< sc_lv<1> > icmp_ln15_fu_245_p2;
    sc_signal< sc_lv<1> > icmp_ln15_reg_551;
    sc_signal< sc_lv<1> > icmp_ln15_reg_551_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln15_1_fu_250_p2;
    sc_signal< sc_lv<10> > add_ln15_1_reg_564;
    sc_signal< sc_lv<4> > lshr_ln_reg_569;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<5> > select_ln21_fu_266_p3;
    sc_signal< sc_lv<5> > select_ln21_reg_574;
    sc_signal< sc_lv<8> > mul_ln21_2_fu_279_p2;
    sc_signal< sc_lv<8> > mul_ln21_2_reg_580;
    sc_signal< sc_lv<9> > mul_ln21_3_fu_284_p2;
    sc_signal< sc_lv<9> > mul_ln21_3_reg_586;
    sc_signal< sc_lv<9> > mul_ln21_3_reg_586_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln17_1_fu_289_p2;
    sc_signal< sc_lv<1> > icmp_ln17_1_reg_592;
    sc_signal< sc_lv<15> > add_ln14_fu_294_p2;
    sc_signal< sc_lv<15> > add_ln14_reg_597;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > select_ln21_5_fu_300_p3;
    sc_signal< sc_lv<1> > select_ln21_5_reg_602;
    sc_signal< sc_lv<5> > select_ln14_fu_305_p3;
    sc_signal< sc_lv<5> > select_ln14_reg_610;
    sc_signal< sc_lv<5> > out_h_fu_311_p2;
    sc_signal< sc_lv<5> > out_h_reg_615;
    sc_signal< sc_lv<10> > select_ln15_1_fu_316_p3;
    sc_signal< sc_lv<10> > select_ln15_1_reg_622;
    sc_signal< sc_lv<9> > mul_ln21_1_fu_326_p2;
    sc_signal< sc_lv<9> > mul_ln21_1_reg_627;
    sc_signal< sc_lv<8> > tmp_fu_334_p2;
    sc_signal< sc_lv<8> > tmp_reg_633;
    sc_signal< sc_lv<5> > select_ln21_6_fu_348_p3;
    sc_signal< sc_lv<5> > select_ln21_6_reg_638;
    sc_signal< sc_lv<8> > tmp_mid1_fu_369_p2;
    sc_signal< sc_lv<8> > tmp_mid1_reg_644;
    sc_signal< sc_lv<5> > select_ln15_fu_375_p3;
    sc_signal< sc_lv<5> > select_ln15_reg_649;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<4> > lshr_ln21_1_reg_654;
    sc_signal< sc_lv<9> > tmp2_fu_394_p2;
    sc_signal< sc_lv<9> > tmp2_reg_659;
    sc_signal< sc_lv<8> > select_ln21_7_fu_412_p3;
    sc_signal< sc_lv<8> > select_ln21_7_reg_664;
    sc_signal< sc_lv<9> > tmp2_mid1_fu_418_p2;
    sc_signal< sc_lv<9> > tmp2_mid1_reg_669;
    sc_signal< sc_lv<5> > out_w_fu_424_p2;
    sc_signal< sc_lv<9> > select_ln21_8_fu_437_p3;
    sc_signal< sc_lv<9> > select_ln21_8_reg_679;
    sc_signal< sc_lv<12> > grp_fu_466_p3;
    sc_signal< sc_lv<12> > add_ln21_reg_684;
    sc_signal< sc_lv<14> > grp_fu_473_p3;
    sc_signal< sc_lv<14> > add_ln21_1_reg_694;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > input_load_reg_699;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten31_phi_fu_118_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_out_d_0_phi_fu_130_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_142_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_153_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_165_p4;
    sc_signal< sc_lv<64> > zext_ln21_6_fu_449_p1;
    sc_signal< sc_lv<64> > zext_ln21_8_fu_456_p1;
    sc_signal< sc_lv<5> > empty_9_fu_177_p1;
    sc_signal< sc_lv<5> > mul_ln6_fu_189_p0;
    sc_signal< sc_lv<5> > mul_ln6_fu_189_p1;
    sc_signal< sc_lv<5> > empty_10_fu_205_p1;
    sc_signal< sc_lv<5> > mul_ln21_fu_229_p0;
    sc_signal< sc_lv<5> > mul_ln21_fu_229_p1;
    sc_signal< sc_lv<5> > mul_ln21_2_fu_279_p0;
    sc_signal< sc_lv<5> > mul_ln21_2_fu_279_p1;
    sc_signal< sc_lv<5> > mul_ln21_3_fu_284_p0;
    sc_signal< sc_lv<6> > mul_ln21_3_fu_284_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<5> > mul_ln21_1_fu_326_p0;
    sc_signal< sc_lv<6> > mul_ln21_1_fu_326_p1;
    sc_signal< sc_lv<8> > zext_ln21_4_fu_331_p1;
    sc_signal< sc_lv<1> > or_ln21_fu_344_p2;
    sc_signal< sc_lv<4> > lshr_ln21_mid1_fu_356_p4;
    sc_signal< sc_lv<8> > select_ln21_1_fu_339_p3;
    sc_signal< sc_lv<8> > zext_ln21_11_fu_365_p1;
    sc_signal< sc_lv<9> > zext_ln21_6_cast_fu_390_p1;
    sc_signal< sc_lv<8> > select_ln21_3_fu_404_p3;
    sc_signal< sc_lv<9> > select_ln21_2_fu_399_p3;
    sc_signal< sc_lv<9> > zext_ln21_6_cast_mid_fu_409_p1;
    sc_signal< sc_lv<9> > select_ln21_4_fu_429_p3;
    sc_signal< sc_lv<10> > mul_ln6_1_fu_460_p0;
    sc_signal< sc_lv<5> > mul_ln6_1_fu_460_p1;
    sc_signal< sc_lv<8> > grp_fu_466_p0;
    sc_signal< sc_lv<5> > grp_fu_466_p1;
    sc_signal< sc_lv<4> > grp_fu_466_p2;
    sc_signal< sc_lv<9> > grp_fu_473_p0;
    sc_signal< sc_lv<6> > grp_fu_473_p1;
    sc_signal< sc_lv<5> > grp_fu_473_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<12> > grp_fu_466_p00;
    sc_signal< sc_lv<12> > grp_fu_466_p20;
    sc_signal< sc_lv<14> > grp_fu_473_p00;
    sc_signal< sc_lv<14> > grp_fu_473_p20;
    sc_signal< sc_lv<9> > mul_ln21_1_fu_326_p00;
    sc_signal< sc_lv<8> > mul_ln21_2_fu_279_p00;
    sc_signal< sc_lv<9> > mul_ln21_3_fu_284_p00;
    sc_signal< sc_lv<8> > mul_ln21_fu_229_p00;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_460_p00;
    sc_signal< sc_lv<15> > mul_ln6_1_fu_460_p10;
    sc_signal< sc_lv<10> > mul_ln6_fu_189_p00;
    sc_signal< sc_lv<10> > mul_ln6_fu_189_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_fu_294_p2();
    void thread_add_ln15_1_fu_250_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state10_pp0_stage1_iter2();
    void thread_ap_block_state11_pp0_stage2_iter2();
    void thread_ap_block_state12_pp0_stage0_iter3();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter1_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten31_phi_fu_118_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_142_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_130_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_153_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_165_p4();
    void thread_ap_ready();
    void thread_empty_10_fu_205_p1();
    void thread_empty_11_fu_209_p1();
    void thread_empty_9_fu_177_p1();
    void thread_empty_fu_173_p1();
    void thread_grp_fu_466_p0();
    void thread_grp_fu_466_p00();
    void thread_grp_fu_466_p1();
    void thread_grp_fu_466_p2();
    void thread_grp_fu_466_p20();
    void thread_grp_fu_473_p0();
    void thread_grp_fu_473_p00();
    void thread_grp_fu_473_p1();
    void thread_grp_fu_473_p2();
    void thread_grp_fu_473_p20();
    void thread_icmp_ln14_fu_234_p2();
    void thread_icmp_ln15_fu_245_p2();
    void thread_icmp_ln17_1_fu_289_p2();
    void thread_icmp_ln17_fu_220_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_lshr_ln21_mid1_fu_356_p4();
    void thread_mul_ln21_1_fu_326_p0();
    void thread_mul_ln21_1_fu_326_p00();
    void thread_mul_ln21_1_fu_326_p1();
    void thread_mul_ln21_1_fu_326_p2();
    void thread_mul_ln21_2_fu_279_p0();
    void thread_mul_ln21_2_fu_279_p00();
    void thread_mul_ln21_2_fu_279_p1();
    void thread_mul_ln21_2_fu_279_p2();
    void thread_mul_ln21_3_fu_284_p0();
    void thread_mul_ln21_3_fu_284_p00();
    void thread_mul_ln21_3_fu_284_p1();
    void thread_mul_ln21_3_fu_284_p2();
    void thread_mul_ln21_fu_229_p0();
    void thread_mul_ln21_fu_229_p00();
    void thread_mul_ln21_fu_229_p1();
    void thread_mul_ln21_fu_229_p2();
    void thread_mul_ln6_1_fu_460_p0();
    void thread_mul_ln6_1_fu_460_p00();
    void thread_mul_ln6_1_fu_460_p1();
    void thread_mul_ln6_1_fu_460_p10();
    void thread_mul_ln6_fu_189_p0();
    void thread_mul_ln6_fu_189_p00();
    void thread_mul_ln6_fu_189_p1();
    void thread_mul_ln6_fu_189_p10();
    void thread_mul_ln6_fu_189_p2();
    void thread_or_ln21_fu_344_p2();
    void thread_out_d_fu_239_p2();
    void thread_out_h_fu_311_p2();
    void thread_out_w_fu_424_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln14_fu_305_p3();
    void thread_select_ln15_1_fu_316_p3();
    void thread_select_ln15_fu_375_p3();
    void thread_select_ln21_1_fu_339_p3();
    void thread_select_ln21_2_fu_399_p3();
    void thread_select_ln21_3_fu_404_p3();
    void thread_select_ln21_4_fu_429_p3();
    void thread_select_ln21_5_fu_300_p3();
    void thread_select_ln21_6_fu_348_p3();
    void thread_select_ln21_7_fu_412_p3();
    void thread_select_ln21_8_fu_437_p3();
    void thread_select_ln21_fu_266_p3();
    void thread_tmp2_fu_394_p2();
    void thread_tmp2_mid1_fu_418_p2();
    void thread_tmp_fu_334_p2();
    void thread_tmp_mid1_fu_369_p2();
    void thread_zext_ln21_11_fu_365_p1();
    void thread_zext_ln21_1_fu_199_p1();
    void thread_zext_ln21_3_cast_fu_202_p1();
    void thread_zext_ln21_4_fu_331_p1();
    void thread_zext_ln21_6_cast_fu_390_p1();
    void thread_zext_ln21_6_cast_mid_fu_409_p1();
    void thread_zext_ln21_6_fu_449_p1();
    void thread_zext_ln21_8_fu_456_p1();
    void thread_zext_ln21_fu_195_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
