// Seed: 2600213328
macromodule module_0 (
    input wire id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    output wor id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    input wand id_12,
    output uwire id_13,
    output wire id_14,
    input tri id_15
);
  assign id_5 = id_7 ? 1'b0 ^ 1'd0 : id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  supply0 id_5;
  module_0(
      id_3, id_2, id_5, id_3, id_0, id_1, id_0, id_5, id_3, id_5, id_2, id_1, id_3, id_0, id_0, id_5
  );
  assign id_5 = id_3;
endmodule
