
*** Running vivado
    with args -log pfm_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pfm_top_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44677
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2750.316 ; gain = 0.023 ; free physical = 24812 ; free virtual = 499945
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -part xcu280-fsvh2892-2L-e -reconfig_partitions pfm_top_i/dynamic_region
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: pfm_top_wrapper
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' for cell 'pfm_top_i/dynamic_region'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0/pfm_dynamic_axi_vip_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_mgntpf_0/pfm_dynamic_axi_vip_ctrl_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0.dcp' for cell 'pfm_top_i/dynamic_region/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0.dcp' for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_1_0/pfm_dynamic_krnl_vaddmul_1_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_2_0/pfm_dynamic_krnl_vaddmul_2_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_3_0/pfm_dynamic_krnl_vaddmul_3_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_vaddmul_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_0/pfm_dynamic_util_and2_hbm_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_hbm_ctrl_reset_0/pfm_dynamic_util_and2_hbm_ctrl_reset_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr0_0/pfm_dynamic_util_and2_slr0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_slr0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_util_and2_slr1_0/pfm_dynamic_util_and2_slr1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/util_and2_slr1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_xbar_2/pfm_dynamic_xbar_2.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_1_0/pfm_dynamic_freq_counter_1_0.dcp' for cell 'pfm_top_i/dynamic_region/slr2/frequency_counters/freq_counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17.dcp' for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_ebbe_lut_buffer_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_ebbe_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_42/bd_5dca_axi_apb_bridge_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/bd_5dca_hbm_inst_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_45/bd_5dca_util_vector_logic_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/util_vector_logic'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_29/bd_5dca_vip_S00_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S00'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/bd_5dca_vip_S01_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S01'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/bd_5dca_vip_S02_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S02'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/bd_5dca_vip_S03_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S03'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/bd_5dca_vip_S04_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S04'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_17/bd_5dca_vip_S05_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S05'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_20/bd_5dca_vip_S06_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S06'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_23/bd_5dca_vip_S07_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S07'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_26/bd_5dca_vip_S08_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S08'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_32/bd_5dca_vip_S09_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S09'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_35/bd_5dca_vip_S10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_38/bd_5dca_vip_S11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_41/bd_5dca_vip_S12_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/vip_S12'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_44/bd_5dca_init_reduce_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/init_logic/init_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/bd_5dca_interconnect1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/bd_5dca_interconnect2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_21/bd_5dca_interconnect7_10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_10_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice7_10'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_24/bd_5dca_interconnect8_11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_11_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/slice8_11'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_27/bd_5dca_interconnect0_12_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice0_12_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/slice0_12'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_9/bd_5dca_interconnect3_2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_30/bd_5dca_interconnect9_28_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice9_28_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/slice9_28'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_33/bd_5dca_interconnect10_29_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice10_29_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/slice10_29'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_12/bd_5dca_interconnect4_3_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_36/bd_5dca_interconnect11_30_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice11_30_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/slice11_30'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_39/bd_5dca_interconnect12_31_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice12_31_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/slice12_31'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_15/bd_5dca_interconnect5_8_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_8_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/slice5_8'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_18/bd_5dca_interconnect6_9_0.dcp' for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5010.785 ; gain = 38.000 ; free physical = 21728 ; free virtual = 496895
INFO: [Netlist 29-17] Analyzing 9894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/base_clocking/xmc_clk_ibuf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/iob_static/perst_n_out' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b45f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b45f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_4fbb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_4fbb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_4fbb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_3/bd_4fbb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_4fbb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_4fbb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_4fbb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_2/bd_4fbb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_4fbb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_4fbb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_4fbb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_8/ip/ip_1/bd_4fbb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_70ea_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_70ea_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_70ea_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_3/bd_70ea_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_70ea_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_70ea_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_70ea_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_2/bd_70ea_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_70ea_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_70ea_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_70ea_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_7/ip/ip_1/bd_70ea_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b45f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b45f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b45f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_3/bd_b45f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b45f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_2/bd_b45f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_074a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_074a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b45f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b45f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b45f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_6/ip/ip_1/bd_b45f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_744a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_744a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_744a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_3/bd_744a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_744a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_744a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_744a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_2/bd_744a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_744a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_744a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_744a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_5/ip/ip_1/bd_744a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_3/bd_7606_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_2/bd_7606_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_4/ip/ip_1/bd_7606_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_5abb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_5abb_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_863a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_863a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_863a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_3/bd_863a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_863a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_863a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_863a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_2/bd_863a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_863a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_863a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_863a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_13/ip/ip_1/bd_863a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_756b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_756b_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_756b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_3/bd_756b_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_756b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_756b_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_756b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_2/bd_756b_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_756b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_756b_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_756b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_12/ip/ip_1/bd_756b_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_5abb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_5abb_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_5abb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_3/bd_5abb_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_5abb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_2/bd_5abb_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_5abb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_5abb_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_5abb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_11/ip/ip_1/bd_5abb_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_d86a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_d86a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_d86a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_3/bd_d86a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_d86a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_d86a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_d86a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_2/bd_d86a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_d86a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_d86a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_d86a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_10/ip/ip_1/bd_d86a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_074a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_074a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_074a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_3/bd_074a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_074a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_074a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_074a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_2/bd_074a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_074a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_9/ip/ip_1/bd_074a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/interconnect0_12/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr1_0/pfm_dynamic_axi_gpio_null_slr1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null_slr1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr0_0/pfm_dynamic_axi_gpio_null_slr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null_slr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_3/bd_76e2_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_2/bd_76e2_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_3/ip/ip_1/bd_76e2_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_3/bd_b62f_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_2/bd_b62f_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_2/ip/ip_1/bd_b62f_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_3/bd_763a_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_2/bd_763a_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_1/ip/ip_1/bd_763a_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_2/bd_5dca_hbm_reset_sync_SLR2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_1/bd_5dca_hbm_reset_sync_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_reset_sync_SLR0/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/hdl/par/hbm_ip.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_early.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_slr2_0/pfm_dynamic_axi_gpio_null_slr2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null_slr2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_board.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [static_impl_early.xdc:183]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [static_impl_early.xdc:183]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y183:IOB_X0Y207 [static_impl_early.xdc:183]
resize_pblock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6277.594 ; gain = 102.523 ; free physical = 20550 ; free virtual = 495717
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
WARNING: [Vivado 12-4417] Setting CLOCK_DELAY_GROUP on net 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]' which is not driven by a global clock buffer. The resulting constraint will not have the desired effect. [ip_pcie4_uscale_plus_x1y0.xdc:220]
INFO: [Timing 38-35] Done setting XDC timing constraints. [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_hbm_aclk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 7459.430 ; gain = 1053.766 ; free physical = 19467 ; free virtual = 494634
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_kernel2_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_pcie_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7503.320 ; gain = 23.000 ; free physical = 19454 ; free virtual = 494621
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_scheduler_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 7506.320 ; gain = 3.000 ; free physical = 19450 ; free virtual = 494618
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clkwiz_sysclks_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 7507.320 ; gain = 1.000 ; free physical = 19451 ; free virtual = 494619
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem00_0.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem01_0.xdc:7]
INFO: [Timing 38-2] Deriving generated clocks
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 7537.320 ; gain = 30.000 ; free physical = 19435 ; free virtual = 494603
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y182:IOB_X0Y182
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_pcie_0_gt.xdc:373]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0'. [bs_switch.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1'. [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_switch.xdc:11]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:206]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:180]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:209]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_board_control_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:183]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:186]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:215]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:189]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_early.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *xdma_smartconnect/inst/s00_entry_pipeline}'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc:107]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/tcl_hooks/dynamic_impl.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [static_impl_normal.xdc:68]
INFO: [Timing 38-2] Deriving generated clocks [static_impl_normal.xdc:68]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 7672.211 ; gain = 0.000 ; free physical = 19511 ; free virtual = 494679
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:68]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:69]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [static_impl_normal.xdc:72]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper.xdc]
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7672.211 ; gain = 0.000 ; free physical = 19505 ; free virtual = 494674
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 7672.211 ; gain = 0.000 ; free physical = 19497 ; free virtual = 494666
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_21_clocks.xdc:18]
all_fanout: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7672.211 ; gain = 0.000 ; free physical = 19399 ; free virtual = 494568
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_21_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_22_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_16_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_17_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_18_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/interconnect_axilite_static_user/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1'. [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_auto_cc_19_clocks.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0'. [bs_mux.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0'. [bs_mux.xdc:16]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bs_mux.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_'. [bsip.xdc:12]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0'. [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-14' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [bsip.xdc:14]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [axi_jtag.xdc:17]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [axi_jtag.xdc:18]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked/pfm_top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7695.953 ; gain = 23.742 ; free physical = 19206 ; free virtual = 494421
Restored from archive | CPU: 13.530000 secs | Memory: 217.371925 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 7695.953 ; gain = 23.742 ; free physical = 19202 ; free virtual = 494416
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clk_wiz_0/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y265'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y72'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y194'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y273'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y79'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y243'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf' is LOCed to site 'BUFGCE_X0Y80'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/base_clocking/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U' is LOCed to site 'BUFGCE_X0Y280'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y198'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native' is LOCed to site 'BUFGCE_X0Y202'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X0Y75'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux' is LOCed to site 'BUFGCTRL_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y82'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y47'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y10'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y61'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y70'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y85'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y87'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y91'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y93'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y22'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y21'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y15'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y37'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y43'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y29'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y35'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y53'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y59'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y86'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y89'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y78'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y92'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y84'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X0Y196'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, VCC, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_0/pfm_dynamic_psreset_gate_pr_dataclk_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_15/pfm_dynamic_s00_regslice_15_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_3/pfm_dynamic_m00_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_3/pfm_dynamic_m02_regslice_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_1/pfm_dynamic_auto_cc_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m03_regslice_0/pfm_dynamic_m03_regslice_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:13]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_2/pfm_dynamic_auto_cc_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'PR_OUT_DFF[0].FDRE_PER, GND, FDRE_inst, SEQ, VCC, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, BSR_OUT_DFF[0].FDRE_BSR, and EXT_LPF' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_1/pfm_dynamic_psreset_gate_pr_dataclk_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_ddr' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_ddr'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_ddr_0/pfm_dynamic_psreset_gate_pr_ddr_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_ddr/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR1' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/expanded_region_resets_slr1/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_16/pfm_dynamic_s00_regslice_16_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_4/pfm_dynamic_m00_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_11/pfm_dynamic_m01_regslice_11_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_m02_regslice_4/pfm_dynamic_m02_regslice_4_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user_slr1/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
INFO: [Vivado 12-3520] Assignment of 'EXT_LPF, BSR_OUT_DFF[0].FDRE_BSR, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_control' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_control'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_data' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_data'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_dataclk' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_dataclk'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_dataclk_2/pfm_dynamic_psreset_gate_pr_dataclk_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_dataclk/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
INFO: [Vivado 12-3520] Assignment of 'BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, FDRE_inst, GND, PR_OUT_DFF[0].FDRE_PER, SEQ, and VCC' to a pblock 'pblock_dynamic_SLR2' means that all children of 'psreset_gate_pr_kernel2' are in the pblock. Changing the pblock assignment to 'psreset_gate_pr_kernel2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
INFO: [Vivado 12-3520] Assignment of 'Res[0]_INST_0' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_1/pfm_dynamic_logic_reset_op_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/expanded_region_resets_slr2/logic_reset_op/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_17/pfm_dynamic_s00_regslice_17_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user_slr2/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
INFO: [Vivado 12-3520] Assignment of 'GND' to a pblock 'pblock_dynamic_SLR2' means that all children of 'inst' are in the pblock. Changing the pblock assignment to 'inst'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc:55]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/axi_vip_data/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_axilite_user_input_reg_0/pfm_dynamic_axilite_user_input_reg_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/axilite_user_input_reg/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_cc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/constraints/xsdbm_gc_late.xdc] for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/bd_5dca_slice1_0_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/slice1_0/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/bd_5dca_slice2_1_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/slice2_1/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/bd_5dca_slice3_2_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/slice3_2/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/bd_5dca_slice4_3_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_8_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/slice5_8/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_8_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/bd_5dca_slice5_8_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/slice5_8/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_9_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/slice6_9/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_9_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/bd_5dca_slice6_9_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/slice6_9/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_10_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice7_10/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_10_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/bd_5dca_slice7_10_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/slice7_10/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_11_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/slice8_11/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_11_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/bd_5dca_slice8_11_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/slice8_11/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice0_12_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/slice0_12/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_28/bd_5dca_slice0_12_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_12/slice0_12/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice9_28_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/slice9_28/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice9_28_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_31/bd_5dca_slice9_28_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/slice9_28/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice10_29_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/slice10_29/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice10_29_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_34/bd_5dca_slice10_29_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/slice10_29/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice11_30_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/slice11_30/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice11_30_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_37/bd_5dca_slice11_30_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/slice11_30/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice12_31_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/slice12_31/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice12_31_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_40/bd_5dca_slice12_31_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/slice12_31/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
INFO: [Vivado 12-3520] Assignment of 'interconnect1_0' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_0' are in the pblock. Changing the pblock assignment to 'path_0'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:62]
INFO: [Vivado 12-3520] Assignment of 'interconnect2_1' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_1' are in the pblock. Changing the pblock assignment to 'path_1'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:66]
INFO: [Vivado 12-3520] Assignment of 'interconnect3_2' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_2' are in the pblock. Changing the pblock assignment to 'path_2'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:70]
INFO: [Vivado 12-3520] Assignment of 'interconnect4_3' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_3' are in the pblock. Changing the pblock assignment to 'path_3'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:74]
INFO: [Vivado 12-3520] Assignment of 'interconnect5_8' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_8' are in the pblock. Changing the pblock assignment to 'path_8'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:78]
INFO: [Vivado 12-3520] Assignment of 'interconnect6_9' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_9' are in the pblock. Changing the pblock assignment to 'path_9'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:82]
INFO: [Vivado 12-3520] Assignment of 'interconnect7_10' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_10' are in the pblock. Changing the pblock assignment to 'path_10'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:86]
INFO: [Vivado 12-3520] Assignment of 'interconnect8_11' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_11' are in the pblock. Changing the pblock assignment to 'path_11'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:90]
INFO: [Vivado 12-3520] Assignment of 'interconnect9_28' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_28' are in the pblock. Changing the pblock assignment to 'path_28'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:94]
INFO: [Vivado 12-3520] Assignment of 'interconnect10_29' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_29' are in the pblock. Changing the pblock assignment to 'path_29'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:98]
INFO: [Vivado 12-3520] Assignment of 'interconnect11_30' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_30' are in the pblock. Changing the pblock assignment to 'path_30'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:102]
INFO: [Vivado 12-3520] Assignment of 'interconnect12_31' to a pblock 'pblock_dynamic_SLR0' means that all children of 'path_31' are in the pblock. Changing the pblock assignment to 'path_31'. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc:106]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_hmss_0_0/pfm_dynamic_hmss_0_0.xdc] for cell 'pfm_top_i/dynamic_region/hmss_0/inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0/pfm_dynamic_regslice_pipe_ctrl_hbm_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Project 1-1714] 1093 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 129 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8244.117 ; gain = 0.000 ; free physical = 19290 ; free virtual = 494506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3565 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  HBM_TWO_STACK_INTF => HBM_TWO_STACK_INTF (HBM_REF_CLK(x2), HBM_SNGLBLI_INTF_APB(x2), HBM_SNGLBLI_INTF_AXI(x32)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 158 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 354 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2741 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 177 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 34 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

164 Infos, 517 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:10:28 ; elapsed = 00:08:33 . Memory (MB): peak = 8244.117 ; gain = 5493.801 ; free physical = 19290 ; free virtual = 494506
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1209440
   registers : 2476694
   brams     : 1816
   dsps      : 9020
required resources:
   luts      : 155695
   registers : 202462
   brams     : 187
   dsps      : 24
report_accelerator_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 8244.117 ; gain = 0.000 ; free physical = 19278 ; free virtual = 494494
report_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 8244.117 ; gain = 0.000 ; free physical = 19256 ; free virtual = 494472
INFO: System Diagram: Run step: synthed

get_pins: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8244.117 ; gain = 0.000 ; free physical = 19252 ; free virtual = 494468
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_00_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_n[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[0]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[1]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[2]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
WARNING: [Netlist 29-66] Cannot disconnect pin/port 'pfm_top_i/dynamic_region/io_gt_gtyquad_01_gtx_p[3]' from net 'pfm_top_i/dynamic_region/<const0>', since it is not currently connected to that net.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 0 Errors, 216 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 8308.148 ; gain = 64.031 ; free physical = 19157 ; free virtual = 494373

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 266d8d3b0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 8374.055 ; gain = 65.906 ; free physical = 18507 ; free virtual = 493724

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/WREADY_i_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/WREADY_i_i_2, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[69]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_aruser[71]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[3]_i_2 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_send[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/m_axi_awuser[185]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_si_converter/inst/m_axi_awuser[180]_INST_0 into driver instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[5].srl_nx1/m_axi_awuser[180]_INST_0_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_1__0 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_wreq_valid_buf_i_2__0, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_1__3 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[3]_i_3__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[4]_i_1__1 into driver instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q[95]_i_3__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/psreset_gate_pr_control/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 into driver instance pfm_top_i/dynamic_region/slr0/expanded_region_resets_slr0/util_and2_hbm_ctrl_reset/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance pfm_top_i/dynamic_region/slr0/interconnect_axilite_user_slr0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 453 inverter(s) to 3307 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ff46f144

Time (s): cpu = 00:01:49 ; elapsed = 00:01:17 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18771 ; free virtual = 493988
INFO: [Opt 31-389] Phase Retarget created 731 cells and removed 1407 cells
INFO: [Opt 31-1021] In phase Retarget, 8997 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 122 inverter(s) to 140 load pin(s).
Phase 2 Constant propagation | Checksum: 1dfd27590

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18770 ; free virtual = 493987
INFO: [Opt 31-389] Phase Constant propagation created 386 cells and removed 12623 cells
INFO: [Opt 31-1021] In phase Constant propagation, 991 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect6_9_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect6_9_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect5_8_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect5_8_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect12_31_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect11_30_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect4_3_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect10_29_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect10_29_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect9_28_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect9_28_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect3_2_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect8_11_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_nodes/s00_ar_node/inst/inst_si_handler (bd_5dca_interconnect7_10_0_sc_node_v1_0_14_si_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect2_1_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler (bd_5dca_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler (bd_5dca_interconnect1_0_0_sc_node_v1_0_14_si_handler__parameterized0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: 1f0eca67e

Time (s): cpu = 00:03:40 ; elapsed = 00:03:09 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18499 ; free virtual = 493716
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 26564 cells
INFO: [Opt 31-1021] In phase Sweep, 1259548 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1f0eca67e

Time (s): cpu = 00:03:56 ; elapsed = 00:03:25 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18775 ; free virtual = 493992
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 85 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f0eca67e

Time (s): cpu = 00:04:03 ; elapsed = 00:03:32 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18775 ; free virtual = 493992
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f0eca67e

Time (s): cpu = 00:04:12 ; elapsed = 00:03:41 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18776 ; free virtual = 493993
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1311 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             731  |            1407  |                                           8997  |
|  Constant propagation         |             386  |           12623  |                                            991  |
|  Sweep                        |               0  |           26564  |                                        1259548  |
|  BUFG optimization            |               0  |               0  |                                             85  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           1311  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9143.133 ; gain = 0.000 ; free physical = 18778 ; free virtual = 493995
Ending Logic Optimization Task | Checksum: 1b0eb3eb6

Time (s): cpu = 00:04:22 ; elapsed = 00:03:51 . Memory (MB): peak = 9143.133 ; gain = 529.156 ; free physical = 18782 ; free virtual = 493998

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 394 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1b0eb3eb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9687.133 ; gain = 544.000 ; free physical = 18781 ; free virtual = 493998

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b0eb3eb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9687.133 ; gain = 0.000 ; free physical = 18784 ; free virtual = 494001

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9687.133 ; gain = 0.000 ; free physical = 18784 ; free virtual = 494000
Ending Netlist Obfuscation Task | Checksum: 1b0eb3eb6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9687.133 ; gain = 0.000 ; free physical = 18784 ; free virtual = 494000
INFO: [Common 17-83] Releasing license: Implementation
265 Infos, 650 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:15 ; elapsed = 00:05:12 . Memory (MB): peak = 9687.133 ; gain = 1443.016 ; free physical = 18784 ; free virtual = 494000
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-172] LUT was found on clock network. Both rising/falling clock edges are propagated from LUT output pin. Use set_clock_sense to specify if that clock should be inverted or not. e.g. set_clock_sense -positive/-negative pfm_top_i/static_region/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c0_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC UTLZ-3] Resource utilization: Slice LUTs over-utilized in Pblock SLR1 (Pblock SLR1 has 51089 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 217 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10492.645 ; gain = 0.000 ; free physical = 16864 ; free virtual = 492081
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb08e1c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10492.645 ; gain = 0.000 ; free physical = 16861 ; free virtual = 492078
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10492.645 ; gain = 0.000 ; free physical = 16854 ; free virtual = 492071

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-640] Place Check : Pblock SLR1 has 51035 Slice LUTs(s) assigned to it, but only 49920 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a131394

Time (s): cpu = 00:06:01 ; elapsed = 00:05:31 . Memory (MB): peak = 10724.504 ; gain = 231.859 ; free physical = 16930 ; free virtual = 492147

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
Phase 1.3 Build Placer Netlist Model | Checksum: 1e06750e7

Time (s): cpu = 00:10:07 ; elapsed = 00:07:51 . Memory (MB): peak = 12297.395 ; gain = 1804.750 ; free physical = 15834 ; free virtual = 491050

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e06750e7

Time (s): cpu = 00:10:30 ; elapsed = 00:08:13 . Memory (MB): peak = 12297.395 ; gain = 1804.750 ; free physical = 15839 ; free virtual = 491056
Phase 1 Placer Initialization | Checksum: 1e06750e7

Time (s): cpu = 00:10:33 ; elapsed = 00:08:17 . Memory (MB): peak = 12297.395 ; gain = 1804.750 ; free physical = 15776 ; free virtual = 490993

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1af0a4486

Time (s): cpu = 00:15:11 ; elapsed = 00:10:42 . Memory (MB): peak = 12377.434 ; gain = 1884.789 ; free physical = 15431 ; free virtual = 490649

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2191f4b1a

Time (s): cpu = 00:16:04 ; elapsed = 00:11:36 . Memory (MB): peak = 12434.637 ; gain = 1941.992 ; free physical = 15368 ; free virtual = 490587

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2191f4b1a

Time (s): cpu = 00:16:21 ; elapsed = 00:11:49 . Memory (MB): peak = 12797.703 ; gain = 2305.059 ; free physical = 15078 ; free virtual = 490296

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 162a239b8

Time (s): cpu = 00:17:36 ; elapsed = 00:12:21 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15022 ; free virtual = 490241

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 162a239b8

Time (s): cpu = 00:17:55 ; elapsed = 00:12:40 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15019 ; free virtual = 490238
Phase 2.1.1 Partition Driven Placement | Checksum: 162a239b8

Time (s): cpu = 00:17:57 ; elapsed = 00:12:41 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15200 ; free virtual = 490418
Phase 2.1 Floorplanning | Checksum: 162a239b8

Time (s): cpu = 00:17:58 ; elapsed = 00:12:43 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15200 ; free virtual = 490418

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/axi_apb_bridge_inst/U0/AXILITE_SLAVE_IF_MODULE/address_i[22]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.srl_fifo_0/asyncclear_mvalid_inst_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/regslice_pipe_ctrl_hbm_mgntpf/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.srl_fifo_0/asyncclear_mvalid_inst_0. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 12837.719 ; gain = 0.000 ; free physical = 15206 ; free virtual = 490424
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 12837.719 ; gain = 0.000 ; free physical = 15206 ; free virtual = 490424

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            3  |              0  |                     2  |           0  |           1  |  00:00:30  |
|  Total                                |            3  |              0  |                     2  |           0  |           1  |  00:00:30  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 213385391

Time (s): cpu = 00:19:38 ; elapsed = 00:13:37 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15232 ; free virtual = 490450

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 27b86eb7a

Time (s): cpu = 00:19:43 ; elapsed = 00:13:41 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15246 ; free virtual = 490464

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1e942275e

Time (s): cpu = 00:19:46 ; elapsed = 00:13:44 . Memory (MB): peak = 12837.719 ; gain = 2345.074 ; free physical = 15246 ; free virtual = 490464

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3388 LUTNM shape to break, 1825 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 431, two critical 2957, total 3388, new lutff created 201
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4109 nets or LUTs. Breaked 3388 LUTs, combined 721 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 164 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 110 nets.  Re-placed 1019 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 110 nets or cells. Created 0 new cell, deleted 46 existing cells and moved 1019 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 15065 ; free virtual = 490283
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_2/interconnect3_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_31/interconnect12_31/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-1132] Very high fanout net 'pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1348 to 94. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 94.
INFO: [Physopt 32-76] Pass 1. Identified 80 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/ap_CS_fsm_reg_n_0_[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/ap_CS_fsm_reg_n_0_[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/ap_CS_fsm_reg_n_0_[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[0]_rep__7_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_add_read_reg_254__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/out_add_read_reg_254__0[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_add_read_reg_254__0[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/out_add_read_reg_254__0[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_add_read_reg_254__0[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/out_add_read_reg_254__0[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_add_read_reg_254__0[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_add_read_reg_254__0[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_add_read_reg_254__0[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[0]_rep__7_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/zext_ln71_2_fu_1996_p1[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_add_read_reg_254__0[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_add_read_reg_254__0[4]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/out_add_read_reg_254__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/zext_ln71_2_fu_1996_p1[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_add_read_reg_254__0[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/zext_ln71_2_fu_1996_p1[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[1]_rep__6_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/out_add_read_reg_254__0[4]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/ap_rst_n_inv. Replicated 80 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/ap_rst_n_inv. Replicated 78 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/zext_ln71_2_fu_1996_p1[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/ap_rst_n_inv. Replicated 78 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_add_read_reg_254__0[4]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/zext_ln71_2_fu_1996_p1[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/zext_ln71_2_fu_1996_p1[5]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/in1_read_reg_264[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/in2_read_reg_259[0]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/in1_read_reg_264[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/in2_read_reg_259[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/in1_read_reg_264[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/in2_read_reg_259[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_11/interconnect8_11/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_30/interconnect11_30/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[0]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/wreq_throttle/data_fifo/pout_reg[3]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 6 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 4 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/buff_rdata/show_ahead. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 79 nets. Created 85 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 79 nets or cells. Created 85 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 15058 ; free virtual = 490277
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_12_in. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 15058 ; free virtual = 490276
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 15087 ; free virtual = 490306
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_mul_read_reg_249[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/out_mul_read_reg_249[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_mul_read_reg_249[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/out_mul_read_reg_249[3]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 36 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 15065 ; free virtual = 490284
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 15091 ; free virtual = 490309

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         3388  |            721  |                  4109  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             46  |                   110  |           0  |           1  |  00:00:44  |
|  Very High Fanout                                 |           85  |              0  |                    79  |           0  |           1  |  00:00:34  |
|  Critical Cell                                    |           12  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           4  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         204  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           36  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         3521  |            767  |                  4308  |         208  |          13  |  00:01:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 1c5de7174

Time (s): cpu = 00:42:38 ; elapsed = 00:30:11 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 15081 ; free virtual = 490299
Phase 2.5 Global Placement Core | Checksum: 15cf1649e

Time (s): cpu = 00:45:10 ; elapsed = 00:32:23 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14968 ; free virtual = 490186
Phase 2 Global Placement | Checksum: 15cf1649e

Time (s): cpu = 00:45:12 ; elapsed = 00:32:24 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 15211 ; free virtual = 490430

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c6e1d03

Time (s): cpu = 00:45:58 ; elapsed = 00:32:52 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 15129 ; free virtual = 490348

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d6525851

Time (s): cpu = 00:47:00 ; elapsed = 00:33:30 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 15048 ; free virtual = 490266

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 20ce75994

Time (s): cpu = 00:49:41 ; elapsed = 00:35:09 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14777 ; free virtual = 489995

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1ffdcb852

Time (s): cpu = 00:49:49 ; elapsed = 00:35:13 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14750 ; free virtual = 489969

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 18fccf7b9

Time (s): cpu = 00:51:37 ; elapsed = 00:36:33 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14587 ; free virtual = 489805
Phase 3.3 Small Shape DP | Checksum: fcba718c

Time (s): cpu = 00:52:55 ; elapsed = 00:37:12 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14721 ; free virtual = 489940

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: fcba718c

Time (s): cpu = 00:52:59 ; elapsed = 00:37:16 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14698 ; free virtual = 489917

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 15a6cc5ff

Time (s): cpu = 00:53:21 ; elapsed = 00:37:34 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14746 ; free virtual = 489964

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 15a6cc5ff

Time (s): cpu = 00:53:25 ; elapsed = 00:37:38 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14759 ; free virtual = 489978

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1c013b42a

Time (s): cpu = 00:57:09 ; elapsed = 00:39:17 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14704 ; free virtual = 489923
Phase 3 Detail Placement | Checksum: 1c013b42a

Time (s): cpu = 00:57:11 ; elapsed = 00:39:20 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14706 ; free virtual = 489925

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y0.xdc:113]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y0.xdc:113] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 197e6d2b8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.619 | TNS=-383.376 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ea717f1a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 14734 ; free virtual = 489953
INFO: [Place 46-33] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/p_20_in, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/p_20_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/p_20_in, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/gmem0_addr_read_1_reg_21510, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem3_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/buff_wdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/wreq_throttle/data_fifo/q[1023]_i_1__0_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_0/interconnect1_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_28/interconnect9_28/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_8/interconnect5_8/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_29/interconnect10_29/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/buff_rdata/push, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/push, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/waddr__0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/waddr__0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/pop, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/next_beat, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem1_m_axi_U/next_beat, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-32] Processed net pfm_top_i/dynamic_region/hmss_0/inst/path_9/interconnect6_9/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-56] BUFG insertion identified 43 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 31, Skipped due to Illegal Netlist: 8.
Ending Physical Synthesis Task | Checksum: 188a103da

Time (s): cpu = 00:01:55 ; elapsed = 00:01:21 . Memory (MB): peak = 13893.883 ; gain = 0.000 ; free physical = 14669 ; free virtual = 489887
Phase 4.1.1.1 BUFG Insertion | Checksum: 197e6d2b8

Time (s): cpu = 01:04:09 ; elapsed = 00:43:17 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14706 ; free virtual = 489925

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 197e6d2b8

Time (s): cpu = 01:04:12 ; elapsed = 00:43:20 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14706 ; free virtual = 489925

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.165. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 11c40c8fd

Time (s): cpu = 01:12:08 ; elapsed = 00:50:39 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14670 ; free virtual = 489889

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.165. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 11c40c8fd

Time (s): cpu = 01:12:15 ; elapsed = 00:50:46 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14658 ; free virtual = 489877

Time (s): cpu = 01:12:15 ; elapsed = 00:50:46 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14667 ; free virtual = 489886
Phase 4.1 Post Commit Optimization | Checksum: 11c40c8fd

Time (s): cpu = 01:12:17 ; elapsed = 00:50:49 . Memory (MB): peak = 13893.883 ; gain = 3401.238 ; free physical = 14667 ; free virtual = 489886
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14558 ; free virtual = 489777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b0b23f9f

Time (s): cpu = 01:14:28 ; elapsed = 00:52:22 . Memory (MB): peak = 13993.387 ; gain = 3500.742 ; free physical = 14680 ; free virtual = 489899

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|      South|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|                8x8|              32x32|
|___________|___________________|___________________|___________________|
|       West|              32x32|                2x2|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b0b23f9f

Time (s): cpu = 01:14:36 ; elapsed = 00:52:30 . Memory (MB): peak = 13993.387 ; gain = 3500.742 ; free physical = 14688 ; free virtual = 489907
Phase 4.3 Placer Reporting | Checksum: 1b0b23f9f

Time (s): cpu = 01:14:43 ; elapsed = 00:52:37 . Memory (MB): peak = 13993.387 ; gain = 3500.742 ; free physical = 14689 ; free virtual = 489908

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14691 ; free virtual = 489910

Time (s): cpu = 01:14:43 ; elapsed = 00:52:37 . Memory (MB): peak = 13993.387 ; gain = 3500.742 ; free physical = 14691 ; free virtual = 489910
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1c75975

Time (s): cpu = 01:14:50 ; elapsed = 00:52:44 . Memory (MB): peak = 13993.387 ; gain = 3500.742 ; free physical = 14694 ; free virtual = 489913
Ending Placer Task | Checksum: 1255947bd

Time (s): cpu = 01:14:50 ; elapsed = 00:52:44 . Memory (MB): peak = 13993.387 ; gain = 3500.742 ; free physical = 14769 ; free virtual = 489987
INFO: [Common 17-83] Releasing license: Implementation
480 Infos, 788 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:20:25 ; elapsed = 00:55:40 . Memory (MB): peak = 13993.387 ; gain = 4306.254 ; free physical = 16273 ; free virtual = 491492
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 16290 ; free virtual = 491509
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 16292 ; free virtual = 491511
report_utilization: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 16295 ; free virtual = 491514
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 262.82s |  WALL: 106.03s
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 16127 ; free virtual = 491346

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-53.686 |
Phase 1 Physical Synthesis Initialization | Checksum: 20971f7f8

Time (s): cpu = 00:06:58 ; elapsed = 00:06:19 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15567 ; free virtual = 490786
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 2 high priority path groups.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-53.686 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20971f7f8

Time (s): cpu = 00:07:35 ; elapsed = 00:06:36 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15516 ; free virtual = 490735

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-53.686 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[119]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[15].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527_reg[15]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.159 | TNS=-53.780 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_22_reg_2539[7].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_22_reg_2539_reg[7]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_22_reg_2539[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-52.665 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[887]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/add_ln66_20_fu_1595_p2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1023]_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[119]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.126 | TNS=-52.641 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[887]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 60 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[887]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.125 | TNS=-52.601 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[15].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527_reg[15]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.123 | TNS=-52.589 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[15].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515_reg[15]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-52.532 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[183]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_22_reg_2539[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[951]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 44 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[951]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-52.520 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_2_fu_554_p3[5].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_reg_2108_pp0_iter37_reg_reg[0]__0
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_2_fu_554_p3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-53.460 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 44 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[951]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-53.355 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_2_fu_554_p3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[23]_i_2_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[23]_i_2
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-53.274 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 60 pins.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.115 | TNS=-53.219 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[151]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[919]_i_4_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[919]_i_4
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[919]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.111 | TNS=-53.123 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[23]_i_2_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[23]_i_2
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.111 | TNS=-53.064 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[119]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[15].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515_reg[15]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.109 | TNS=-52.948 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_31_reg_2593[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_2_fu_554_p3[5] was not replicated.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_2_fu_554_p3[5].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_reg_2108_pp0_iter37_reg_reg[0]__0
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln61_2_fu_554_p3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.103 | TNS=-52.006 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_20_reg_2527[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[887]_i_3_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[887]_i_3
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[887]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.102 | TNS=-52.007 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[759]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_2_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_2
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1015]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.102 | TNS=-51.993 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[3].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515_reg[3]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.101 | TNS=-51.998 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1057].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1057]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1057]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.101 | TNS=-51.897 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1081].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1081]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1081]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.101 | TNS=-51.796 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1101].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1101]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.101 | TNS=-51.695 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[956].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[956]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[956]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.594 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1042].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1042]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1042]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.495 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.495 |
Phase 3 Critical Path Optimization | Checksum: 20971f7f8

Time (s): cpu = 00:08:35 ; elapsed = 00:07:06 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15494 ; free virtual = 490713

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.495 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1072].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1072]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1072]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.395 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1099].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1099]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[1099]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.295 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[205].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[205]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[205]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.100 | TNS=-51.195 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[945].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp_reg[945]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem3_m_axi_U/bus_write/buff_wdata/q_tmp[945]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-51.095 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[663]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/tmpIn1_data_1_reg_2173[13].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/tmpIn1_data_1_reg_2173_reg[13]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/tmpIn1_data_1_reg_2173[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-51.129 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[543]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_19_reg_2521[0].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_19_reg_2521_reg[0]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_19_reg_2521[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-51.011 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[405].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[405]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[405]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-50.913 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[411].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[411]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[411]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-50.815 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[853].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[853]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[853]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.098 | TNS=-50.718 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[365]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_12_reg_2479[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_12_reg_2479[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-50.674 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[967]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/tmpIn1_data_27_reg_2329[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[967]_i_4_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[967]_i_4
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[967]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-50.560 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[119]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_16_reg_2503[3].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_16_reg_2503_reg[3]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_16_reg_2503[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-50.553 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[33].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[33]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-50.456 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[429].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[429]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[429]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-50.359 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[53].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[53]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.097 | TNS=-50.262 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[601].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p1_reg[601]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem0_m_axi_U/bus_read/rs_rdata/m_data[601]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-50.166 |
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[3].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515_reg[3]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_18_reg_2515[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-50.069 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[494]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_22_reg_2539[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1006]_i_2_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1006]_i_2
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[1006]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-49.991 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[199]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_34_reg_2611[5].  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_34_reg_2611_reg[5]
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_34_reg_2611[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-49.919 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[485]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln62_17_reg_2509[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[997]_i_2_n_0.  Re-placed instance pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[997]_i_2
INFO: [Physopt 32-735] Processed net pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[997]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-49.908 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.095 | TNS=-49.908 |
Phase 4 Critical Path Optimization | Checksum: 20971f7f8

Time (s): cpu = 00:08:58 ; elapsed = 00:07:19 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15483 ; free virtual = 490703
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15527 ; free virtual = 490746
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15524 ; free virtual = 490743
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.095 | TNS=-49.908 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           1  |  00:00:10  |
|  Critical Path  |          0.070  |          3.777  |            1  |              0  |                    43  |           0  |           2  |  00:00:43  |
|  Total          |          0.070  |          3.777  |            1  |              0  |                    43  |           4  |           3  |  00:00:53  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15546 ; free virtual = 490765
Ending Physical Synthesis Task | Checksum: f3000a6e

Time (s): cpu = 00:09:11 ; elapsed = 00:07:31 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15541 ; free virtual = 490760
INFO: [Common 17-83] Releasing license: Implementation
662 Infos, 788 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:13:39 ; elapsed = 00:09:25 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 16182 ; free virtual = 491401
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d893fbf ConstDB: 0 ShapeSum: 63c5a350 RouteDB: 58cc3a08
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15652 ; free virtual = 490872
Post Restoration Checksum: NetGraph: 5c627d94 NumContArr: 84011ab2 Constraints: 7cb151a8 Timing: 0
Phase 1 Build RT Design | Checksum: 15d14e9ee

Time (s): cpu = 00:05:19 ; elapsed = 00:03:00 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15706 ; free virtual = 490925

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15d14e9ee

Time (s): cpu = 00:05:32 ; elapsed = 00:03:14 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15304 ; free virtual = 490523

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15d14e9ee

Time (s): cpu = 00:05:45 ; elapsed = 00:03:26 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15303 ; free virtual = 490523

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2730e0cd9

Time (s): cpu = 00:06:24 ; elapsed = 00:03:56 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 15276 ; free virtual = 490495

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2cd5ce737

Time (s): cpu = 00:09:37 ; elapsed = 00:05:34 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14841 ; free virtual = 490061
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-0.198 | WHS=-0.298 | THS=-448.911|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 292501923

Time (s): cpu = 00:16:50 ; elapsed = 00:08:46 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14821 ; free virtual = 490040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-2.451 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 34f43ab37

Time (s): cpu = 00:17:24 ; elapsed = 00:09:11 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14787 ; free virtual = 490006

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 300074
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 234250
  Number of Partially Routed Nets     = 65824
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 336f3a9cb

Time (s): cpu = 00:17:53 ; elapsed = 00:09:31 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14783 ; free virtual = 490003

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 336f3a9cb

Time (s): cpu = 00:18:04 ; elapsed = 00:09:42 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14783 ; free virtual = 490003
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 1c1090225

Time (s): cpu = 00:21:39 ; elapsed = 00:11:54 . Memory (MB): peak = 13993.387 ; gain = 0.000 ; free physical = 14524 ; free virtual = 489744

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|      3.34| 128x128|      4.84|   32x32|      2.50|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.66|   16x16|      1.48|   16x16|      0.73|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.84|     8x8|      0.81|   32x32|      2.25|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.54|   16x16|      0.57|   16x16|      1.49|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X19Y72->INT_X66Y151 (CLEM_X19Y72->CLEL_R_X66Y151)
	INT_X32Y112->INT_X63Y143 (CLEM_X32Y112->CLEL_R_X63Y143)
	INT_X32Y80->INT_X63Y111 (CLEM_X32Y80->CLEL_R_X63Y111)
	INT_X32Y111->INT_X63Y142 (CLEM_X32Y111->CLEL_R_X63Y142)
	INT_X32Y79->INT_X63Y110 (CLEM_X32Y79->CLEL_R_X63Y110)
SOUTH
	INT_X39Y123->INT_X42Y162 (CLEM_X39Y123->CLEL_R_X42Y162)
	INT_X40Y128->INT_X47Y135 (CLEM_X40Y128->CLEL_R_X47Y135)
	INT_X40Y120->INT_X47Y127 (CLEM_X40Y120->CLEL_R_X47Y127)
	INT_X40Y127->INT_X47Y134 (CLEM_X40Y127->CLEL_R_X47Y134)
	INT_X40Y119->INT_X47Y126 (CLEM_X40Y119->CLEL_R_X47Y126)
EAST
	INT_X122Y32->INT_X137Y55 (CLEM_X122Y32->CLEL_R_X137Y55)
	INT_X128Y40->INT_X143Y55 (CLEM_X128Y40->CLEL_R_X143Y55)
	INT_X128Y39->INT_X143Y54 (CLEM_X128Y39->CLEL_R_X143Y54)
	INT_X128Y38->INT_X143Y53 (CLEM_X128Y38->CLEL_R_X143Y53)
	INT_X128Y37->INT_X143Y52 (CLEM_X128Y37->CLEL_R_X143Y52)
WEST
	INT_X99Y64->INT_X114Y87 (URAM_URAM_FT_X98Y60->DSP_X114Y85)
	INT_X99Y76->INT_X114Y91 (URAM_URAM_FT_X98Y75->DSP_X114Y90)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X7Y53->INT_X70Y180 (CLEM_X7Y53->CLEL_R_X70Y180)
	INT_X0Y80->INT_X63Y143 (GTY_L_X0Y60->CLEL_R_X63Y143)
	INT_X0Y79->INT_X63Y142 (GTY_L_X0Y60->CLEL_R_X63Y142)
	INT_X0Y78->INT_X63Y141 (GTY_L_X0Y60->CLEL_R_X63Y141)
	INT_X0Y77->INT_X63Y140 (GTY_L_X0Y60->CLEL_R_X63Y140)
SOUTH
	INT_X35Y128->INT_X42Y175 (BRAM_X35Y125->CLEL_R_X42Y175)
	INT_X0Y96->INT_X12Y111 (GTY_L_X0Y60->CLEL_R_X12Y111)
	INT_X0Y95->INT_X12Y110 (GTY_L_X0Y60->CLEL_R_X12Y110)
	INT_X0Y98->INT_X12Y113 (GTY_L_X0Y60->CLEL_R_X12Y113)
	INT_X0Y97->INT_X12Y112 (GTY_L_X0Y60->CLEL_R_X12Y112)
WEST
	INT_X96Y71->INT_X103Y94 (CLEM_X96Y71->DSP_X103Y90)
	INT_X96Y80->INT_X103Y87 (CLEM_X96Y80->DSP_X103Y85)
	INT_X96Y72->INT_X103Y79 (CLEM_X96Y72->DSP_X103Y75)
	INT_X96Y79->INT_X103Y86 (CLEM_X96Y79->DSP_X103Y85)
	INT_X96Y71->INT_X103Y78 (CLEM_X96Y71->DSP_X103Y75)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X40Y12->INT_X63Y67 (CLEM_X40Y12->CLEL_R_X63Y67)
	INT_X48Y16->INT_X63Y31 (CLEM_X48Y16->CLEL_R_X63Y31)
	INT_X48Y31->INT_X63Y46 (CLEM_X48Y31->CLEL_R_X63Y46)
	INT_X48Y15->INT_X63Y30 (CLEM_X48Y15->CLEL_R_X63Y30)
	INT_X48Y30->INT_X63Y45 (CLEM_X48Y30->CLEL_R_X63Y45)
SOUTH
	INT_X40Y120->INT_X47Y135 (CLEM_X40Y120->CLEL_R_X47Y135)
	INT_X40Y120->INT_X47Y127 (CLEM_X40Y120->CLEL_R_X47Y127)
	INT_X128Y40->INT_X135Y47 (CLEM_X128Y40->CLEL_R_X135Y47)
	INT_X128Y32->INT_X135Y39 (CLEM_X128Y32->CLEL_R_X135Y39)
	INT_X40Y127->INT_X47Y134 (CLEM_X40Y127->CLEL_R_X47Y134)
EAST
	INT_X104Y23->INT_X135Y54 (CLEM_X104Y23->CLEL_R_X135Y54)
	INT_X105Y25->INT_X136Y56 (CLEM_X105Y25->DSP_X136Y55)
	INT_X105Y24->INT_X136Y55 (CLEM_X105Y24->DSP_X136Y55)
	INT_X105Y23->INT_X136Y54 (CLEM_X105Y23->DSP_X136Y50)
WEST
	INT_X16Y58->INT_X31Y73 (CLEL_L_X16Y58->CLEL_R_X31Y73)
	INT_X48Y10->INT_X63Y25 (CLEM_X48Y10->CLEL_R_X63Y25)
	INT_X16Y57->INT_X31Y72 (CLEL_L_X16Y57->CLEL_R_X31Y72)
	INT_X48Y9->INT_X63Y24 (CLEM_X48Y9->CLEL_R_X63Y24)
	INT_X16Y56->INT_X31Y71 (CLEL_L_X16Y56->CLEL_R_X31Y71)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 7 (128x128). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 12 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+======================================================================================================+
| Launch Clock                                                                                                                                                                                                                                                                                                                                                                    | Capture Clock                                                                                                                                                                                                                                                                                                                                                                   | Pin                                                                                                  |
+=================================================================================================================================================================================================================================================================================================================================================================================+=================================================================================================================================================================================================================================================================================================================================================================================+======================================================================================================+
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[98] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[82] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[80] |
| pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIRXCOMPLETIONRAMREADDATA0[90] |
| microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                | pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGEXTREADDATA[4]              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 165958
 Number of Nodes with overlaps = 34253
 Number of Nodes with overlaps = 7642
 Number of Nodes with overlaps = 2063
 Number of Nodes with overlaps = 619
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.205 | TNS=-5750.308| WHS=-0.175 | THS=-122.936|

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.205 | TNS=-5750.308| WHS=-0.325 | THS=-48.622|

Phase 4.1 Global Iteration 0 | Checksum: 2417948e0

Time (s): cpu = 01:03:18 ; elapsed = 00:37:00 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 13710 ; free virtual = 489403

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 933
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.997 | TNS=-5547.063| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25c4c460e

Time (s): cpu = 01:08:50 ; elapsed = 00:41:03 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 13679 ; free virtual = 489420

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 553
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.861 | TNS=-5402.807| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ac3fb242

Time (s): cpu = 01:11:55 ; elapsed = 00:43:28 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 13559 ; free virtual = 489415

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 710
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.800 | TNS=-5199.917| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 25feb5cc1

Time (s): cpu = 01:15:44 ; elapsed = 00:46:29 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 13298 ; free virtual = 489409

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 501
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.765 | TNS=-4777.356| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1effc90b3

Time (s): cpu = 01:19:18 ; elapsed = 00:49:28 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 13088 ; free virtual = 489410
Phase 4 Rip-up And Reroute | Checksum: 1effc90b3

Time (s): cpu = 01:19:30 ; elapsed = 00:49:40 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 13088 ; free virtual = 489414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 267f2b506

Time (s): cpu = 01:22:24 ; elapsed = 00:51:14 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 12869 ; free virtual = 489374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.765 | TNS=-4777.356| WHS=-0.007 | THS=-0.007 |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 259e1e020

Time (s): cpu = 01:24:46 ; elapsed = 00:52:20 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 12665 ; free virtual = 489316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.723 | TNS=-4720.834| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 347100ce0

Time (s): cpu = 01:25:21 ; elapsed = 00:52:41 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 12383 ; free virtual = 489384

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 347100ce0

Time (s): cpu = 01:25:32 ; elapsed = 00:52:53 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 12375 ; free virtual = 489383
Phase 5 Delay and Skew Optimization | Checksum: 347100ce0

Time (s): cpu = 01:25:44 ; elapsed = 00:53:04 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 12375 ; free virtual = 489386

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3962f2e4d

Time (s): cpu = 01:27:56 ; elapsed = 00:54:13 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 11920 ; free virtual = 488939
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.723 | TNS=-4695.723| WHS=-0.007 | THS=-0.007 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2ed259ed9

Time (s): cpu = 01:28:46 ; elapsed = 00:54:54 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 11946 ; free virtual = 488842
Phase 6.1 Hold Fix Iter | Checksum: 2ed259ed9

Time (s): cpu = 01:28:58 ; elapsed = 00:55:05 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 11934 ; free virtual = 488819

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.723 | TNS=-4695.723| WHS=0.000  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 2f47cbccc

Time (s): cpu = 01:31:47 ; elapsed = 00:56:41 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 11836 ; free virtual = 488707
WARNING: [Route 35-468] The router encountered 25 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879_reg[947]/D
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879_reg[819]/D
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[307]_i_1/I4
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[143]_i_1/I3
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[223]_i_1/I4
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[597]_i_1/I4
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[351]_i_1/I3
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[863]_i_1/I2
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[781]_i_1/I5
	pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[269]_i_1/I4
	.. and 15 more pins.

Phase 6 Post Hold Fix | Checksum: 27c0e1034

Time (s): cpu = 01:34:07 ; elapsed = 00:57:51 . Memory (MB): peak = 14057.418 ; gain = 64.031 ; free physical = 11787 ; free virtual = 488712

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 253955bcb

Time (s): cpu = 01:45:57 ; elapsed = 01:03:50 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9713 ; free virtual = 486684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.670 | TNS=-4643.573| WHS=-0.026 | THS=-0.254 |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 2600a38f6

Time (s): cpu = 01:48:18 ; elapsed = 01:04:55 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9699 ; free virtual = 486674
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.670 | TNS=-4590.989| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 162c403c2

Time (s): cpu = 01:48:53 ; elapsed = 01:05:16 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9758 ; free virtual = 486736

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 1fbd1f5eb

Time (s): cpu = 01:50:57 ; elapsed = 01:06:20 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9658 ; free virtual = 486731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.670 | TNS=-4575.534| WHS=-0.026 | THS=-0.254 |


Phase 7.2.2 Lut RouteThru Assignment for hold
Phase 7.2.2 Lut RouteThru Assignment for hold | Checksum: 1f73cdcc6

Time (s): cpu = 01:51:47 ; elapsed = 01:07:00 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9637 ; free virtual = 486719
Phase 7.2 Hold Fix Iter | Checksum: 1f73cdcc6

Time (s): cpu = 01:51:58 ; elapsed = 01:07:12 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9637 ; free virtual = 486720

Phase 7.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.670 | TNS=-4575.534| WHS=0.000  | THS=0.000  |

Phase 7.3 Additional Hold Fix | Checksum: 14ce60fd7

Time (s): cpu = 01:54:43 ; elapsed = 01:08:45 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9628 ; free virtual = 486726
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 7.4 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 7.4.1 Update Timing
Phase 7.4.1 Update Timing | Checksum: 169c3eb57

Time (s): cpu = 02:00:24 ; elapsed = 01:11:58 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9608 ; free virtual = 486745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.670 | TNS=-4575.534| WHS=0.000  | THS=0.000  |

Phase 7.4 Global Iteration for Hold | Checksum: 1898d3dee

Time (s): cpu = 02:01:13 ; elapsed = 01:12:39 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 9604 ; free virtual = 486752
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1443b4b35

Time (s): cpu = 02:03:44 ; elapsed = 01:13:53 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11307 ; free virtual = 488468

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.64203 %
  Global Horizontal Routing Utilization  = 5.68546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 86.7151%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X48Y120 -> INT_X55Y127
   INT_X48Y119 -> INT_X55Y126
   INT_X48Y118 -> INT_X55Y125
   INT_X48Y117 -> INT_X55Y124
   INT_X48Y123 -> INT_X55Y130
South Dir 2x2 Area, Max Cong = 86.7299%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X42Y130 -> INT_X43Y131
   INT_X40Y128 -> INT_X41Y129
   INT_X40Y126 -> INT_X41Y127
East Dir 4x4 Area, Max Cong = 86.238%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X128Y48 -> INT_X131Y51
   INT_X132Y48 -> INT_X135Y51
   INT_X128Y44 -> INT_X131Y47
   INT_X132Y44 -> INT_X135Y47
   INT_X132Y40 -> INT_X135Y43
West Dir 1x1 Area, Max Cong = 97.1154%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X9Y94 -> INT_X9Y94
   INT_X106Y86 -> INT_X106Y86
   INT_X115Y86 -> INT_X115Y86
   INT_X104Y78 -> INT_X104Y78
   INT_X41Y48 -> INT_X41Y48

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.307692 Sparse Ratio: 1.6875
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.2 Sparse Ratio: 1.25

Phase 8 Route finalize | Checksum: 1c764f2ab

Time (s): cpu = 02:04:05 ; elapsed = 01:14:09 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11295 ; free virtual = 488458

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c764f2ab

Time (s): cpu = 02:04:20 ; elapsed = 01:14:23 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11285 ; free virtual = 488449

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c764f2ab

Time (s): cpu = 02:05:27 ; elapsed = 01:15:17 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11206 ; free virtual = 488432
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|     10.03| 128x128|     14.17|   32x32|      7.51|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.97|   16x16|      4.08|   16x16|      2.18|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      2.53|     8x8|      2.33|   32x32|      6.75|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      1.61|   16x16|      1.47|   16x16|      4.47|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     4x4|      0.34|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.01|     4x4|      0.34|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.01|     2x2|      0.01|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.03|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     2x2|      0.11|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     2x2|      0.01|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     4x4|      0.07|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.01|     2x2|      0.20|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1c764f2ab

Time (s): cpu = 02:05:41 ; elapsed = 01:15:31 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11172 ; free virtual = 488452

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.670 | TNS=-4575.534| WHS=0.000  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1c764f2ab

Time (s): cpu = 02:07:01 ; elapsed = 01:16:08 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11208 ; free virtual = 488555
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 0 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.654 | TNS=-4447.610 | WHS=0.000 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 1c764f2ab

Time (s): cpu = 02:13:38 ; elapsed = 01:19:21 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 10782 ; free virtual = 488203
INFO: [Physopt 32-801] Found 2 high priority path groups.
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.654 | TNS=-4447.610 | WHS=0.000 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.654. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[236].
INFO: [Physopt 32-952] Improved path group WNS = -0.651. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[334].
INFO: [Physopt 32-952] Improved path group WNS = -0.648. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[738].
INFO: [Physopt 32-952] Improved path group WNS = -0.647. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[663].
INFO: [Physopt 32-952] Improved path group WNS = -0.647. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[206].
INFO: [Physopt 32-952] Improved path group WNS = -0.642. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[997].
INFO: [Physopt 32-952] Improved path group WNS = -0.642. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[949].
INFO: [Physopt 32-952] Improved path group WNS = -0.642. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_4_reg_2879[174].
INFO: [Physopt 32-952] Improved path group WNS = -0.642. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[935].
INFO: [Physopt 32-952] Improved path group WNS = -0.642. Path group: clk_out1_pfm_top_clkwiz_kernel_0. Processed net: pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_124/trunc_ln70_1_reg_2869[967].
INFO: [Physopt 32-952] Improved path group WNS = -0.100. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_10/interconnect7_10/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/doutb[120].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/doutb[183].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_3/slice4_3/inst/w.w_pipe/s_ready_i_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_hbm_aclk_0. Processed net: pfm_top_i/dynamic_region/hmss_0/inst/path_3/interconnect4_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_enb0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.642 | TNS=-4445.881 | WHS=0.000 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 1f279ba78

Time (s): cpu = 02:15:35 ; elapsed = 01:20:25 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 10753 ; free virtual = 488189
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10745 ; free virtual = 488183
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.642 | TNS=-4445.881 | WHS=0.000 | THS=0.000 |
Phase 13 Physical Synthesis in Router | Checksum: 1f279ba78

Time (s): cpu = 02:15:57 ; elapsed = 01:20:45 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 10821 ; free virtual = 488260
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:17:33 ; elapsed = 01:21:55 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11613 ; free virtual = 489097
INFO: [Common 17-83] Releasing license: Implementation
715 Infos, 792 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:22:07 ; elapsed = 01:24:12 . Memory (MB): peak = 16160.449 ; gain = 2167.062 ; free physical = 11613 ; free virtual = 489097
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10413 ; free virtual = 487882
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10641 ; free virtual = 487955
report_utilization: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10719 ; free virtual = 487956
get_cells: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10885 ; free virtual = 487944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 9537 ; free virtual = 487499
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:29 ; elapsed = 00:02:35 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10571 ; free virtual = 487776
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt -pb xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.pb -rpx xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:02:20 ; elapsed = 00:01:02 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10141 ; free virtual = 487392
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'clkwiz_kernel2_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1
   original frequency : 500.0 MHz
kernel clock 'clkwiz_kernel_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1
   original frequency : 300.0 MHz

system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   clock pin path     : pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
   original frequency : 450.0 MHz

INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' for pin 'pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0'
get_timing_paths: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10130 ; free virtual = 487393
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1'
get_timing_paths: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10119 ; free virtual = 487389
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel2_0' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1'
get_timing_paths: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10113 ; free virtual = 487388
get_timing_paths: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10102 ; free virtual = 487384
Auto-frequency scaling completed
kernel clock 'clkwiz_kernel_clk_out1':
   original frequency : 300.0 MHz
   scaled frequency   : 251.5 MHz
WARNING: One or more timing paths failed timing targeting 300.000000 MHz for kernel clock 'clkwiz_kernel_clk_out1'. The frequency is being automatically changed to 251.5 MHz to enable proper functionality
WARNING: [Vivado 12-508] No pins matched 'clkwiz_kernel_clk_out1'.
kernel clock 'clkwiz_kernel2_clk_out1':
   original frequency : 500.0 MHz
   scaled frequency   : 1108.6 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 16160.449 ; gain = 0.000 ; free physical = 10079 ; free virtual = 487388
system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0':
   original frequency : 450.0 MHz
   scaled frequency   : 430.6 MHz
WARNING: One or more timing paths failed timing targeting 450 MHz for system clock 'clk_out1_pfm_top_clkwiz_hbm_aclk_0'. The frequency is being automatically changed to 430.6 MHz to enable proper functionality
Command: write_bitstream -force -cell pfm_top_i/dynamic_region pfm_top_i_dynamic_region_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0 output pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/dout_reg__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/dout_reg__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/dout_reg__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/dout_reg__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/dout_reg__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_27ns_59_2_1_U16/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/dout_reg multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/dout_reg__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0 multiplier stage pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/mul_32ns_34ns_65_2_1_U15/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage pfm_top_i/static_region/brd_mgmt_scheduler/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC FLBO-1] Pblock overlap: SLR0 overlaps with pblock_dynamic_SLR0:11.77%.
WARNING: [DRC FLBO-1] Pblock overlap: base_region overlaps with pblock_dynamic_region: 1.37%, pblock_dynamic_SLR0: 4.69%, pblock_dynamic_SLR2: 8.43%, pblock_ddr4_mem00: 1.37%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_ddr4_mem00 overlaps with pblock_dynamic_region:99.60%, pblock_dynamic_SLR0:99.60%, base_region: 4.00%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR0 overlaps with pblock_dynamic_region:97.55%, pblock_dynamic_SLR2: 0.43%, pblock_dynamic_SLR1: 0.43%, base_region: 2.57%, SLR0: 1.82%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR1 overlaps with pblock_dynamic_SLR0: 0.45%, pblock_dynamic_SLR2: 0.45%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_SLR2 overlaps with pblock_dynamic_region:93.23%, pblock_dynamic_SLR0: 0.45%, pblock_dynamic_SLR1: 0.45%, base_region: 4.84%.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dynamic_region overlaps with base_region: 0.27%.
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock SLR0's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2, and pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock base_region's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1, pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2, and pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC NTCN-8] CLOCK_DELAY_GROUP net segment not driven by buffer: Net (segment) pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'pfm_top_i_static_region_pcie_inst_group_i0' but is not the net segment directly connected to the driving clock buffer. Instead the driver is GTYE4_CHANNEL cell pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST. In order to have your clock network properly constrained, the CLOCK_DELAY_GROUP constraint must be applied to the net segment directly driven by a clock buffer that requires its clock tree to be balanced. Please check your constraints.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/brd_mgmt_scheduler/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 619 net(s) have no routable loads. The problem bus(es) and/or net(s) are pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, pfm_top_i/static_region/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[0]_rep_i_1__9_n_0, pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[0]_rep_i_1__11_n_0, pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/gmem1_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_rep_i_1__2_n_0, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.bscanid_en_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.capture_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.drck_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i, pfm_top_i/static_region/user_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/ZERO_SLAVES.reset_i... and (the first 15 of 250 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 96 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_dynamic_region" Reconfigurable Module "pfm_top_i/dynamic_region"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 409984448 bits.
Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
729 Infos, 893 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:26:32 ; elapsed = 00:13:20 . Memory (MB): peak = 16832.402 ; gain = 671.953 ; free physical = 6182 ; free virtual = 484023
source /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_3cores_unsignedaddmin_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 16:45:26 2024...
