
BaseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003284  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08003414  08003414  00013414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035d0  080035d0  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  080035d0  080035d0  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035d0  080035d0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035d0  080035d0  000135d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035d4  080035d4  000135d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080035d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000090  08003668  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  08003668  0002022c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d255  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002390  00000000  00000000  0002d315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000740  00000000  00000000  0002f6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  0002fde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000047c8  00000000  00000000  00030430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094bd  00000000  00000000  00034bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005a642  00000000  00000000  0003e0b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000986f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025b0  00000000  00000000  0009874c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080033fc 	.word	0x080033fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	080033fc 	.word	0x080033fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b085      	sub	sp, #20
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	460b      	mov	r3, r1
 8000a56:	807b      	strh	r3, [r7, #2]
 8000a58:	4613      	mov	r3, r2
 8000a5a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000a64:	787a      	ldrb	r2, [r7, #1]
 8000a66:	887b      	ldrh	r3, [r7, #2]
 8000a68:	f003 0307 	and.w	r3, r3, #7
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8000a74:	887b      	ldrh	r3, [r7, #2]
 8000a76:	08db      	lsrs	r3, r3, #3
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3208      	adds	r2, #8
 8000a80:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a84:	887b      	ldrh	r3, [r7, #2]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	210f      	movs	r1, #15
 8000a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a92:	43db      	mvns	r3, r3
 8000a94:	8879      	ldrh	r1, [r7, #2]
 8000a96:	08c9      	lsrs	r1, r1, #3
 8000a98:	b289      	uxth	r1, r1
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	ea02 0103 	and.w	r1, r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f100 0208 	add.w	r2, r0, #8
 8000aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000aaa:	887b      	ldrh	r3, [r7, #2]
 8000aac:	08db      	lsrs	r3, r3, #3
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3208      	adds	r2, #8
 8000ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000ac0:	887b      	ldrh	r3, [r7, #2]
 8000ac2:	08db      	lsrs	r3, r3, #3
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3208      	adds	r2, #8
 8000acc:	68b9      	ldr	r1, [r7, #8]
 8000ace:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
	...

08000ae0 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b08b      	sub	sp, #44	; 0x2c
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
 8000af0:	2300      	movs	r3, #0
 8000af2:	61bb      	str	r3, [r7, #24]
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	2300      	movs	r3, #0
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	2300      	movs	r3, #0
 8000b06:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b08:	4b91      	ldr	r3, [pc, #580]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 030c 	and.w	r3, r3, #12
 8000b10:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8000b12:	6a3b      	ldr	r3, [r7, #32]
 8000b14:	2b08      	cmp	r3, #8
 8000b16:	d011      	beq.n	8000b3c <RCC_GetClocksFreq+0x5c>
 8000b18:	6a3b      	ldr	r3, [r7, #32]
 8000b1a:	2b08      	cmp	r3, #8
 8000b1c:	d837      	bhi.n	8000b8e <RCC_GetClocksFreq+0xae>
 8000b1e:	6a3b      	ldr	r3, [r7, #32]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <RCC_GetClocksFreq+0x4c>
 8000b24:	6a3b      	ldr	r3, [r7, #32]
 8000b26:	2b04      	cmp	r3, #4
 8000b28:	d004      	beq.n	8000b34 <RCC_GetClocksFreq+0x54>
 8000b2a:	e030      	b.n	8000b8e <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a89      	ldr	r2, [pc, #548]	; (8000d54 <RCC_GetClocksFreq+0x274>)
 8000b30:	601a      	str	r2, [r3, #0]
      break;
 8000b32:	e030      	b.n	8000b96 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4a87      	ldr	r2, [pc, #540]	; (8000d54 <RCC_GetClocksFreq+0x274>)
 8000b38:	601a      	str	r2, [r3, #0]
      break;
 8000b3a:	e02c      	b.n	8000b96 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000b3c:	4b84      	ldr	r3, [pc, #528]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000b44:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000b46:	4b82      	ldr	r3, [pc, #520]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b4e:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	0c9b      	lsrs	r3, r3, #18
 8000b54:	3302      	adds	r3, #2
 8000b56:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d105      	bne.n	8000b6a <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	4a7d      	ldr	r2, [pc, #500]	; (8000d58 <RCC_GetClocksFreq+0x278>)
 8000b62:	fb02 f303 	mul.w	r3, r2, r3
 8000b66:	627b      	str	r3, [r7, #36]	; 0x24
 8000b68:	e00d      	b.n	8000b86 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000b6a:	4b79      	ldr	r3, [pc, #484]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b6e:	f003 030f 	and.w	r3, r3, #15
 8000b72:	3301      	adds	r3, #1
 8000b74:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000b76:	4a77      	ldr	r2, [pc, #476]	; (8000d54 <RCC_GetClocksFreq+0x274>)
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	fb02 f303 	mul.w	r3, r2, r3
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b8a:	601a      	str	r2, [r3, #0]
      break;
 8000b8c:	e003      	b.n	8000b96 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a70      	ldr	r2, [pc, #448]	; (8000d54 <RCC_GetClocksFreq+0x274>)
 8000b92:	601a      	str	r2, [r3, #0]
      break;
 8000b94:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b96:	4b6e      	ldr	r3, [pc, #440]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000b9e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	091b      	lsrs	r3, r3, #4
 8000ba4:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000ba6:	4a6d      	ldr	r2, [pc, #436]	; (8000d5c <RCC_GetClocksFreq+0x27c>)
 8000ba8:	6a3b      	ldr	r3, [r7, #32]
 8000baa:	4413      	add	r3, r2
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	40da      	lsrs	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000bbe:	4b64      	ldr	r3, [pc, #400]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000bc6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000bc8:	6a3b      	ldr	r3, [r7, #32]
 8000bca:	0a1b      	lsrs	r3, r3, #8
 8000bcc:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 8000bce:	4a63      	ldr	r2, [pc, #396]	; (8000d5c <RCC_GetClocksFreq+0x27c>)
 8000bd0:	6a3b      	ldr	r3, [r7, #32]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	685a      	ldr	r2, [r3, #4]
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	40da      	lsrs	r2, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000be6:	4b5a      	ldr	r3, [pc, #360]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000bee:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000bf0:	6a3b      	ldr	r3, [r7, #32]
 8000bf2:	0adb      	lsrs	r3, r3, #11
 8000bf4:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000bf6:	4a59      	ldr	r2, [pc, #356]	; (8000d5c <RCC_GetClocksFreq+0x27c>)
 8000bf8:	6a3b      	ldr	r3, [r7, #32]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	40da      	lsrs	r2, r3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000c0e:	4b50      	ldr	r3, [pc, #320]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c12:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000c16:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000c18:	6a3b      	ldr	r3, [r7, #32]
 8000c1a:	091b      	lsrs	r3, r3, #4
 8000c1c:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000c1e:	4a50      	ldr	r2, [pc, #320]	; (8000d60 <RCC_GetClocksFreq+0x280>)
 8000c20:	6a3b      	ldr	r3, [r7, #32]
 8000c22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000c2a:	693b      	ldr	r3, [r7, #16]
 8000c2c:	f003 0310 	and.w	r3, r3, #16
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d006      	beq.n	8000c42 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8000c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	611a      	str	r2, [r3, #16]
 8000c40:	e003      	b.n	8000c4a <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000c4a:	4b41      	ldr	r3, [pc, #260]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4e:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8000c52:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8000c54:	6a3b      	ldr	r3, [r7, #32]
 8000c56:	0a5b      	lsrs	r3, r3, #9
 8000c58:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000c5a:	4a41      	ldr	r2, [pc, #260]	; (8000d60 <RCC_GetClocksFreq+0x280>)
 8000c5c:	6a3b      	ldr	r3, [r7, #32]
 8000c5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	f003 0310 	and.w	r3, r3, #16
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d006      	beq.n	8000c7e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	615a      	str	r2, [r3, #20]
 8000c7c:	e003      	b.n	8000c86 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000c86:	4b32      	ldr	r3, [pc, #200]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	f003 0310 	and.w	r3, r3, #16
 8000c8e:	2b10      	cmp	r3, #16
 8000c90:	d003      	beq.n	8000c9a <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4a2f      	ldr	r2, [pc, #188]	; (8000d54 <RCC_GetClocksFreq+0x274>)
 8000c96:	619a      	str	r2, [r3, #24]
 8000c98:	e003      	b.n	8000ca2 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000ca2:	4b2b      	ldr	r3, [pc, #172]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	f003 0320 	and.w	r3, r3, #32
 8000caa:	2b20      	cmp	r3, #32
 8000cac:	d003      	beq.n	8000cb6 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a28      	ldr	r2, [pc, #160]	; (8000d54 <RCC_GetClocksFreq+0x274>)
 8000cb2:	61da      	str	r2, [r3, #28]
 8000cb4:	e003      	b.n	8000cbe <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000cbe:	4b24      	ldr	r3, [pc, #144]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000cca:	d10d      	bne.n	8000ce8 <RCC_GetClocksFreq+0x208>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d108      	bne.n	8000ce8 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000cd6:	68fa      	ldr	r2, [r7, #12]
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d104      	bne.n	8000ce8 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 8000cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ce0:	005a      	lsls	r2, r3, #1
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	621a      	str	r2, [r3, #32]
 8000ce6:	e003      	b.n	8000cf0 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000cf0:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000cfc:	d10d      	bne.n	8000d1a <RCC_GetClocksFreq+0x23a>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d108      	bne.n	8000d1a <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000d08:	68fa      	ldr	r2, [r7, #12]
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d104      	bne.n	8000d1a <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	005a      	lsls	r2, r3, #1
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	625a      	str	r2, [r3, #36]	; 0x24
 8000d18:	e003      	b.n	8000d22 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	68da      	ldr	r2, [r3, #12]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8000d22:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	f003 0303 	and.w	r3, r3, #3
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d104      	bne.n	8000d38 <RCC_GetClocksFreq+0x258>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	68da      	ldr	r2, [r3, #12]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	629a      	str	r2, [r3, #40]	; 0x28
 8000d36:	e029      	b.n	8000d8c <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000d38:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <RCC_GetClocksFreq+0x270>)
 8000d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3c:	f003 0303 	and.w	r3, r3, #3
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d10f      	bne.n	8000d64 <RCC_GetClocksFreq+0x284>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	629a      	str	r2, [r3, #40]	; 0x28
 8000d4c:	e01e      	b.n	8000d8c <RCC_GetClocksFreq+0x2ac>
 8000d4e:	bf00      	nop
 8000d50:	40021000 	.word	0x40021000
 8000d54:	007a1200 	.word	0x007a1200
 8000d58:	003d0900 	.word	0x003d0900
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000d64:	4b66      	ldr	r3, [pc, #408]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d68:	f003 0303 	and.w	r3, r3, #3
 8000d6c:	2b02      	cmp	r3, #2
 8000d6e:	d104      	bne.n	8000d7a <RCC_GetClocksFreq+0x29a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d76:	629a      	str	r2, [r3, #40]	; 0x28
 8000d78:	e008      	b.n	8000d8c <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000d7a:	4b61      	ldr	r3, [pc, #388]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	f003 0303 	and.w	r3, r3, #3
 8000d82:	2b03      	cmp	r3, #3
 8000d84:	d102      	bne.n	8000d8c <RCC_GetClocksFreq+0x2ac>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a5e      	ldr	r2, [pc, #376]	; (8000f04 <RCC_GetClocksFreq+0x424>)
 8000d8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8000d8c:	4b5c      	ldr	r3, [pc, #368]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d104      	bne.n	8000da2 <RCC_GetClocksFreq+0x2c2>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	689a      	ldr	r2, [r3, #8]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000da0:	e021      	b.n	8000de6 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000da2:	4b57      	ldr	r3, [pc, #348]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000daa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dae:	d104      	bne.n	8000dba <RCC_GetClocksFreq+0x2da>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db8:	e015      	b.n	8000de6 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8000dba:	4b51      	ldr	r3, [pc, #324]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dc2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000dc6:	d104      	bne.n	8000dd2 <RCC_GetClocksFreq+0x2f2>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000dce:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dd0:	e009      	b.n	8000de6 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000dd2:	4b4b      	ldr	r3, [pc, #300]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dda:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000dde:	d102      	bne.n	8000de6 <RCC_GetClocksFreq+0x306>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a48      	ldr	r2, [pc, #288]	; (8000f04 <RCC_GetClocksFreq+0x424>)
 8000de4:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8000de6:	4b46      	ldr	r3, [pc, #280]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d104      	bne.n	8000dfc <RCC_GetClocksFreq+0x31c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	689a      	ldr	r2, [r3, #8]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	631a      	str	r2, [r3, #48]	; 0x30
 8000dfa:	e021      	b.n	8000e40 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8000dfc:	4b40      	ldr	r3, [pc, #256]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e00:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000e04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000e08:	d104      	bne.n	8000e14 <RCC_GetClocksFreq+0x334>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	631a      	str	r2, [r3, #48]	; 0x30
 8000e12:	e015      	b.n	8000e40 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8000e14:	4b3a      	ldr	r3, [pc, #232]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e18:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000e1c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000e20:	d104      	bne.n	8000e2c <RCC_GetClocksFreq+0x34c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e28:	631a      	str	r2, [r3, #48]	; 0x30
 8000e2a:	e009      	b.n	8000e40 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8000e2c:	4b34      	ldr	r3, [pc, #208]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e30:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000e34:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8000e38:	d102      	bne.n	8000e40 <RCC_GetClocksFreq+0x360>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a31      	ldr	r2, [pc, #196]	; (8000f04 <RCC_GetClocksFreq+0x424>)
 8000e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8000e40:	4b2f      	ldr	r3, [pc, #188]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e44:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d104      	bne.n	8000e56 <RCC_GetClocksFreq+0x376>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	689a      	ldr	r2, [r3, #8]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	635a      	str	r2, [r3, #52]	; 0x34
 8000e54:	e021      	b.n	8000e9a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8000e56:	4b2a      	ldr	r3, [pc, #168]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000e5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000e62:	d104      	bne.n	8000e6e <RCC_GetClocksFreq+0x38e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	635a      	str	r2, [r3, #52]	; 0x34
 8000e6c:	e015      	b.n	8000e9a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8000e6e:	4b24      	ldr	r3, [pc, #144]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000e76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000e7a:	d104      	bne.n	8000e86 <RCC_GetClocksFreq+0x3a6>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e82:	635a      	str	r2, [r3, #52]	; 0x34
 8000e84:	e009      	b.n	8000e9a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000e86:	4b1e      	ldr	r3, [pc, #120]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000e8e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000e92:	d102      	bne.n	8000e9a <RCC_GetClocksFreq+0x3ba>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4a1b      	ldr	r2, [pc, #108]	; (8000f04 <RCC_GetClocksFreq+0x424>)
 8000e98:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000e9a:	4b19      	ldr	r3, [pc, #100]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d104      	bne.n	8000eb0 <RCC_GetClocksFreq+0x3d0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	689a      	ldr	r2, [r3, #8]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8000eae:	e021      	b.n	8000ef4 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8000eb0:	4b13      	ldr	r3, [pc, #76]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000ebc:	d104      	bne.n	8000ec8 <RCC_GetClocksFreq+0x3e8>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ec6:	e015      	b.n	8000ef4 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ecc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000ed0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000ed4:	d104      	bne.n	8000ee0 <RCC_GetClocksFreq+0x400>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000edc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ede:	e009      	b.n	8000ef4 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8000ee0:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <RCC_GetClocksFreq+0x420>)
 8000ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000ee8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8000eec:	d102      	bne.n	8000ef4 <RCC_GetClocksFreq+0x414>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <RCC_GetClocksFreq+0x424>)
 8000ef2:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ef4:	bf00      	nop
 8000ef6:	372c      	adds	r7, #44	; 0x2c
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	40021000 	.word	0x40021000
 8000f04:	007a1200 	.word	0x007a1200

08000f08 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000f14:	887b      	ldrh	r3, [r7, #2]
 8000f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	4613      	mov	r3, r2
 8000f38:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	0a1b      	lsrs	r3, r3, #8
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d103      	bne.n	8000f76 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3304      	adds	r3, #4
 8000f72:	61fb      	str	r3, [r7, #28]
 8000f74:	e005      	b.n	8000f82 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	2b03      	cmp	r3, #3
 8000f7a:	d102      	bne.n	8000f82 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	3308      	adds	r3, #8
 8000f80:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d006      	beq.n	8000f96 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	6819      	ldr	r1, [r3, #0]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	430a      	orrs	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000f94:	e006      	b.n	8000fa4 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	6819      	ldr	r1, [r3, #0]
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	43da      	mvns	r2, r3
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	400a      	ands	r2, r1
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	3724      	adds	r7, #36	; 0x24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	69da      	ldr	r2, [r3, #28]
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d002      	beq.n	8000fd0 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	73fb      	strb	r3, [r7, #15]
 8000fce:	e001      	b.n	8000fd4 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	b087      	sub	sp, #28
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	0a1b      	lsrs	r3, r3, #8
 8001002:	b29b      	uxth	r3, r3
 8001004:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800100c:	2201      	movs	r2, #1
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d105      	bne.n	8001028 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	697a      	ldr	r2, [r7, #20]
 8001022:	4013      	ands	r3, r2
 8001024:	617b      	str	r3, [r7, #20]
 8001026:	e00d      	b.n	8001044 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d105      	bne.n	800103a <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	697a      	ldr	r2, [r7, #20]
 8001034:	4013      	ands	r3, r2
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	e004      	b.n	8001044 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	4013      	ands	r3, r2
 8001042:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	0c1b      	lsrs	r3, r3, #16
 8001048:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800104a:	2201      	movs	r2, #1
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	69db      	ldr	r3, [r3, #28]
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	4013      	ands	r3, r2
 800105c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d005      	beq.n	8001070 <USART_GetITStatus+0x8e>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d002      	beq.n	8001070 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 800106a:	2301      	movs	r3, #1
 800106c:	74fb      	strb	r3, [r7, #19]
 800106e:	e001      	b.n	8001074 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001070:	2300      	movs	r3, #0
 8001072:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001074:	7cfb      	ldrb	r3, [r7, #19]
}
 8001076:	4618      	mov	r0, r3
 8001078:	371c      	adds	r7, #28
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
	...

08001084 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f003 031f 	and.w	r3, r3, #31
 8001094:	2201      	movs	r2, #1
 8001096:	fa02 f103 	lsl.w	r1, r2, r3
 800109a:	4a06      	ldr	r2, [pc, #24]	; (80010b4 <NVIC_EnableIRQ+0x30>)
 800109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a0:	095b      	lsrs	r3, r3, #5
 80010a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e000e100 	.word	0xe000e100

080010b8 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	4619      	mov	r1, r3
 80010c8:	4807      	ldr	r0, [pc, #28]	; (80010e8 <uart_put_char+0x30>)
 80010ca:	f7ff ff1d 	bl	8000f08 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 80010ce:	bf00      	nop
 80010d0:	2180      	movs	r1, #128	; 0x80
 80010d2:	4805      	ldr	r0, [pc, #20]	; (80010e8 <uart_put_char+0x30>)
 80010d4:	f7ff ff6c 	bl	8000fb0 <USART_GetFlagStatus>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d0f8      	beq.n	80010d0 <uart_put_char+0x18>
}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40004400 	.word	0x40004400

080010ec <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	e012      	b.n	8001126 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	4413      	add	r3, r2
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b0a      	cmp	r3, #10
 800110a:	d102      	bne.n	8001112 <_write_r+0x26>
            uart_put_char('\r');
 800110c:	200d      	movs	r0, #13
 800110e:	f7ff ffd3 	bl	80010b8 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	4413      	add	r3, r2
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ffcc 	bl	80010b8 <uart_put_char>
    for (n = 0; n < len; n++) {
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	429a      	cmp	r2, r3
 800112c:	dbe8      	blt.n	8001100 <_write_r+0x14>
    }

    return len;
 800112e:	683b      	ldr	r3, [r7, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 800113c:	4915      	ldr	r1, [pc, #84]	; (8001194 <USART2_IRQHandler+0x5c>)
 800113e:	4816      	ldr	r0, [pc, #88]	; (8001198 <USART2_IRQHandler+0x60>)
 8001140:	f7ff ff4f 	bl	8000fe2 <USART_GetITStatus>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d021      	beq.n	800118e <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 800114a:	4b13      	ldr	r3, [pc, #76]	; (8001198 <USART2_IRQHandler+0x60>)
 800114c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800114e:	b299      	uxth	r1, r3
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <USART2_IRQHandler+0x64>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	1c5a      	adds	r2, r3, #1
 8001158:	b2d0      	uxtb	r0, r2
 800115a:	4a10      	ldr	r2, [pc, #64]	; (800119c <USART2_IRQHandler+0x64>)
 800115c:	7010      	strb	r0, [r2, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	b2c9      	uxtb	r1, r1
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <USART2_IRQHandler+0x68>)
 8001164:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001166:	4b0f      	ldr	r3, [pc, #60]	; (80011a4 <USART2_IRQHandler+0x6c>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2bff      	cmp	r3, #255	; 0xff
 800116e:	d107      	bne.n	8001180 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001170:	4b0d      	ldr	r3, [pc, #52]	; (80011a8 <USART2_IRQHandler+0x70>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	b2db      	uxtb	r3, r3
 8001176:	3301      	adds	r3, #1
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <USART2_IRQHandler+0x70>)
 800117c:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 800117e:	e006      	b.n	800118e <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001180:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <USART2_IRQHandler+0x6c>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	3301      	adds	r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <USART2_IRQHandler+0x6c>)
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	00050105 	.word	0x00050105
 8001198:	40004400 	.word	0x40004400
 800119c:	200001ac 	.word	0x200001ac
 80011a0:	200000ac 	.word	0x200000ac
 80011a4:	200001ae 	.word	0x200001ae
 80011a8:	200001ad 	.word	0x200001ad

080011ac <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b094      	sub	sp, #80	; 0x50
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 80011b4:	4b86      	ldr	r3, [pc, #536]	; (80013d0 <uart_init+0x224>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2100      	movs	r1, #0
 80011bc:	4618      	mov	r0, r3
 80011be:	f001 f8d3 	bl	8002368 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 80011c2:	4b83      	ldr	r3, [pc, #524]	; (80013d0 <uart_init+0x224>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f001 f8cc 	bl	8002368 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 80011d0:	4b80      	ldr	r3, [pc, #512]	; (80013d4 <uart_init+0x228>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a7f      	ldr	r2, [pc, #508]	; (80013d4 <uart_init+0x228>)
 80011d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011da:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 80011dc:	4b7d      	ldr	r3, [pc, #500]	; (80013d4 <uart_init+0x228>)
 80011de:	69db      	ldr	r3, [r3, #28]
 80011e0:	4a7c      	ldr	r2, [pc, #496]	; (80013d4 <uart_init+0x228>)
 80011e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e6:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 80011e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011f2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011f6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 80011f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011fc:	6a1b      	ldr	r3, [r3, #32]
 80011fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001202:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001206:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8001208:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001212:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001216:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8001218:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800121c:	6a1b      	ldr	r3, [r3, #32]
 800121e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001222:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001226:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8001228:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001232:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001236:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8001238:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001242:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001246:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8001248:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800124c:	889b      	ldrh	r3, [r3, #4]
 800124e:	b29b      	uxth	r3, r3
 8001250:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001254:	f023 030c 	bic.w	r3, r3, #12
 8001258:	b29b      	uxth	r3, r3
 800125a:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 800125c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001260:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001264:	8892      	ldrh	r2, [r2, #4]
 8001266:	b292      	uxth	r2, r2
 8001268:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 800126a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001274:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001278:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 800127a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001284:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001288:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 800128a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001294:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001298:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800129a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012a4:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80012a8:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 80012aa:	4b4b      	ldr	r3, [pc, #300]	; (80013d8 <uart_init+0x22c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a4a      	ldr	r2, [pc, #296]	; (80013d8 <uart_init+0x22c>)
 80012b0:	f023 0301 	bic.w	r3, r3, #1
 80012b4:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 80012b6:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <uart_init+0x22c>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	4a47      	ldr	r2, [pc, #284]	; (80013d8 <uart_init+0x22c>)
 80012bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012c0:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 80012c2:	4b45      	ldr	r3, [pc, #276]	; (80013d8 <uart_init+0x22c>)
 80012c4:	4a44      	ldr	r2, [pc, #272]	; (80013d8 <uart_init+0x22c>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 80012ca:	4b43      	ldr	r3, [pc, #268]	; (80013d8 <uart_init+0x22c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a42      	ldr	r2, [pc, #264]	; (80013d8 <uart_init+0x22c>)
 80012d0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80012d4:	f023 030c 	bic.w	r3, r3, #12
 80012d8:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 80012da:	4b3f      	ldr	r3, [pc, #252]	; (80013d8 <uart_init+0x22c>)
 80012dc:	4a3e      	ldr	r2, [pc, #248]	; (80013d8 <uart_init+0x22c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 80012e2:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <uart_init+0x22c>)
 80012e4:	4a3c      	ldr	r2, [pc, #240]	; (80013d8 <uart_init+0x22c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 80012ea:	4b3b      	ldr	r3, [pc, #236]	; (80013d8 <uart_init+0x22c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a3a      	ldr	r2, [pc, #232]	; (80013d8 <uart_init+0x22c>)
 80012f0:	f043 030c 	orr.w	r3, r3, #12
 80012f4:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 80012f6:	4b38      	ldr	r3, [pc, #224]	; (80013d8 <uart_init+0x22c>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	4a37      	ldr	r2, [pc, #220]	; (80013d8 <uart_init+0x22c>)
 80012fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001300:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8001302:	4b35      	ldr	r3, [pc, #212]	; (80013d8 <uart_init+0x22c>)
 8001304:	4a34      	ldr	r2, [pc, #208]	; (80013d8 <uart_init+0x22c>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800130e:	2300      	movs	r3, #0
 8001310:	647b      	str	r3, [r7, #68]	; 0x44
 8001312:	2300      	movs	r3, #0
 8001314:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8001316:	f107 0308 	add.w	r3, r7, #8
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fbe0 	bl	8000ae0 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8001320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001322:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001324:	4b2c      	ldr	r3, [pc, #176]	; (80013d8 <uart_init+0x22c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d010      	beq.n	8001352 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8001330:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001332:	005a      	lsls	r2, r3, #1
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	fbb2 f3f3 	udiv	r3, r2, r3
 800133a:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 800133c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	fbb3 f2f2 	udiv	r2, r3, r2
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	fb01 f202 	mul.w	r2, r1, r2
 800134c:	1a9b      	subs	r3, r3, r2
 800134e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001350:	e00d      	b.n	800136e <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8001352:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	fbb2 f3f3 	udiv	r3, r2, r3
 800135a:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 800135c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	fbb3 f2f2 	udiv	r2, r3, r2
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	fb01 f202 	mul.w	r2, r1, r2
 800136a:	1a9b      	subs	r3, r3, r2
 800136c:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	085b      	lsrs	r3, r3, #1
 8001372:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001374:	429a      	cmp	r2, r3
 8001376:	d302      	bcc.n	800137e <uart_init+0x1d2>
        divider++;
 8001378:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800137a:	3301      	adds	r3, #1
 800137c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <uart_init+0x22c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00b      	beq.n	80013a2 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 800138a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800138c:	085b      	lsrs	r3, r3, #1
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8001394:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001396:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800139a:	4013      	ands	r3, r2
 800139c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800139e:	4313      	orrs	r3, r2
 80013a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 80013a2:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <uart_init+0x22c>)
 80013a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80013a6:	b292      	uxth	r2, r2
 80013a8:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <uart_init+0x22c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a0a      	ldr	r2, [pc, #40]	; (80013d8 <uart_init+0x22c>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80013b6:	2201      	movs	r2, #1
 80013b8:	4908      	ldr	r1, [pc, #32]	; (80013dc <uart_init+0x230>)
 80013ba:	4807      	ldr	r0, [pc, #28]	; (80013d8 <uart_init+0x22c>)
 80013bc:	f7ff fdb6 	bl	8000f2c <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 80013c0:	2026      	movs	r0, #38	; 0x26
 80013c2:	f7ff fe5f 	bl	8001084 <NVIC_EnableIRQ>
}
 80013c6:	bf00      	nop
 80013c8:	3750      	adds	r7, #80	; 0x50
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000002c 	.word	0x2000002c
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40004400 	.word	0x40004400
 80013dc:	00050105 	.word	0x00050105

080013e0 <intiJoystick>:
#include "stm32f30x_conf.h" // STM32 config
#include "ansi.h"
#include "joystick.h"

void intiJoystick(){
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

	RCC->AHBENR |= RCC_AHBPeriph_GPIOA; // Enable clock for GPIO Port A
 80013e4:	4b46      	ldr	r3, [pc, #280]	; (8001500 <intiJoystick+0x120>)
 80013e6:	695b      	ldr	r3, [r3, #20]
 80013e8:	4a45      	ldr	r2, [pc, #276]	; (8001500 <intiJoystick+0x120>)
 80013ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013ee:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBPeriph_GPIOB; // Enable clock for GPIO Port B
 80013f0:	4b43      	ldr	r3, [pc, #268]	; (8001500 <intiJoystick+0x120>)
 80013f2:	695b      	ldr	r3, [r3, #20]
 80013f4:	4a42      	ldr	r2, [pc, #264]	; (8001500 <intiJoystick+0x120>)
 80013f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013fa:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBPeriph_GPIOC; // Enable clock for GPIO Port C
 80013fc:	4b40      	ldr	r3, [pc, #256]	; (8001500 <intiJoystick+0x120>)
 80013fe:	695b      	ldr	r3, [r3, #20]
 8001400:	4a3f      	ldr	r2, [pc, #252]	; (8001500 <intiJoystick+0x120>)
 8001402:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001406:	6153      	str	r3, [r2, #20]

	// Set pin PC0 to input
	GPIOC->MODER &= ~(0x00000003 << (0 * 2)); // Clear mode register
 8001408:	4b3e      	ldr	r3, [pc, #248]	; (8001504 <intiJoystick+0x124>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a3d      	ldr	r2, [pc, #244]	; (8001504 <intiJoystick+0x124>)
 800140e:	f023 0303 	bic.w	r3, r3, #3
 8001412:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (0x00000000 << (0 * 2));	// Set mode register
 8001414:	4b3b      	ldr	r3, [pc, #236]	; (8001504 <intiJoystick+0x124>)
 8001416:	4a3b      	ldr	r2, [pc, #236]	; (8001504 <intiJoystick+0x124>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out
	GPIOC->PUPDR &= ~(0x00000003 << (0 * 2)); // Clear push/pull register
 800141c:	4b39      	ldr	r3, [pc, #228]	; (8001504 <intiJoystick+0x124>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	4a38      	ldr	r2, [pc, #224]	; (8001504 <intiJoystick+0x124>)
 8001422:	f023 0303 	bic.w	r3, r3, #3
 8001426:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR |=  (0x00000002 << (0 * 2));// Set push/pull register
 8001428:	4b36      	ldr	r3, [pc, #216]	; (8001504 <intiJoystick+0x124>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	4a35      	ldr	r2, [pc, #212]	; (8001504 <intiJoystick+0x124>)
 800142e:	f043 0302 	orr.w	r3, r3, #2
 8001432:	60d3      	str	r3, [r2, #12]
	// 0x01 - Pull-up
	// 0x02 - Pull-down


	// Set pin PA4 to input
	GPIOA->MODER &= ~(0x00000003 << (4 * 2)); // Clear mode register
 8001434:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800143e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001442:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (0x00000000 << (4 * 2)); // Set mode register
 8001444:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001448:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out
	GPIOA->PUPDR &= ~(0x00000003 << (4 * 2)); // Clear push/pull register
 8001450:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800145a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800145e:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |=  (0x00000002 << (4 * 2)); // Set push/pull register
 8001460:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800146a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800146e:	60d3      	str	r3, [r2, #12]
	// 0x01 - Pull-up
	// 0x02 - Pull-down


	// Set pin PB5 to input
	GPIOB->MODER &= ~(0x00000003 << (5 * 2)); // Clear mode register
 8001470:	4b25      	ldr	r3, [pc, #148]	; (8001508 <intiJoystick+0x128>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a24      	ldr	r2, [pc, #144]	; (8001508 <intiJoystick+0x128>)
 8001476:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800147a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=  (0x00000000 << (5 * 2)); // Set mode register
 800147c:	4b22      	ldr	r3, [pc, #136]	; (8001508 <intiJoystick+0x128>)
 800147e:	4a22      	ldr	r2, [pc, #136]	; (8001508 <intiJoystick+0x128>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out

	GPIOB->PUPDR &= ~(0x00000003 << (5 * 2)); // Clear push/pull register
 8001484:	4b20      	ldr	r3, [pc, #128]	; (8001508 <intiJoystick+0x128>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	4a1f      	ldr	r2, [pc, #124]	; (8001508 <intiJoystick+0x128>)
 800148a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800148e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |=  (0x00000002 << (5 * 2)); // Set push/pull register
 8001490:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <intiJoystick+0x128>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	4a1c      	ldr	r2, [pc, #112]	; (8001508 <intiJoystick+0x128>)
 8001496:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800149a:	60d3      	str	r3, [r2, #12]
	// 0x01 - Pull-up
	// 0x02 - Pull-down


	// Set pin PC1 to input
	GPIOC->MODER &= ~(0x00000003 << (1 * 2)); // Clear mode register
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <intiJoystick+0x124>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a18      	ldr	r2, [pc, #96]	; (8001504 <intiJoystick+0x124>)
 80014a2:	f023 030c 	bic.w	r3, r3, #12
 80014a6:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (0x00000000 << (1 * 2)); // Set mode register
 80014a8:	4b16      	ldr	r3, [pc, #88]	; (8001504 <intiJoystick+0x124>)
 80014aa:	4a16      	ldr	r2, [pc, #88]	; (8001504 <intiJoystick+0x124>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out
	GPIOC->PUPDR &= ~(0x00000003 << (1 * 2)); // Clear push/pull register
 80014b0:	4b14      	ldr	r3, [pc, #80]	; (8001504 <intiJoystick+0x124>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	4a13      	ldr	r2, [pc, #76]	; (8001504 <intiJoystick+0x124>)
 80014b6:	f023 030c 	bic.w	r3, r3, #12
 80014ba:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR |=  (0x00000002 << (1 * 2)); // Set push/pull register
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <intiJoystick+0x124>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	4a10      	ldr	r2, [pc, #64]	; (8001504 <intiJoystick+0x124>)
 80014c2:	f043 0308 	orr.w	r3, r3, #8
 80014c6:	60d3      	str	r3, [r2, #12]
	// 0x01 - Pull-up
	// 0x02 - Pull-down


	// Set pin PB0 to input
	GPIOB->MODER &= ~(0x00000003 << (0 * 2)); // Clear mode register
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <intiJoystick+0x128>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <intiJoystick+0x128>)
 80014ce:	f023 0303 	bic.w	r3, r3, #3
 80014d2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |=  (0x00000000 << (0 * 2)); // Set mode register
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <intiJoystick+0x128>)
 80014d6:	4a0c      	ldr	r2, [pc, #48]	; (8001508 <intiJoystick+0x128>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out
	GPIOB->PUPDR &= ~(0x00000003 << (0 * 2)); // Clear push/pull register
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <intiJoystick+0x128>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	4a09      	ldr	r2, [pc, #36]	; (8001508 <intiJoystick+0x128>)
 80014e2:	f023 0303 	bic.w	r3, r3, #3
 80014e6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |=  (0x00000002 << (0 * 2)); // Set push/pull register
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <intiJoystick+0x128>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	4a06      	ldr	r2, [pc, #24]	; (8001508 <intiJoystick+0x128>)
 80014ee:	f043 0302 	orr.w	r3, r3, #2
 80014f2:	60d3      	str	r3, [r2, #12]
	// 0x00 - No pull
	// 0x01 - Pull-up
	// 0x02 - Pull-down

}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	40021000 	.word	0x40021000
 8001504:	48000800 	.word	0x48000800
 8001508:	48000400 	.word	0x48000400

0800150c <readJoystick>:


void readJoystick(){
 800150c:	b480      	push	{r7}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
	int32_t a = GPIOC->IDR & (0x0001 << 0); //Read from pin PCx - right
 8001512:	4b2f      	ldr	r3, [pc, #188]	; (80015d0 <readJoystick+0xc4>)
 8001514:	8a1b      	ldrh	r3, [r3, #16]
 8001516:	b29b      	uxth	r3, r3
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	607b      	str	r3, [r7, #4]
	int32_t b = GPIOA->IDR & (0x0001 << 4); //Read from pin PCx - up
 800151e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001522:	8a1b      	ldrh	r3, [r3, #16]
 8001524:	b29b      	uxth	r3, r3
 8001526:	f003 0310 	and.w	r3, r3, #16
 800152a:	617b      	str	r3, [r7, #20]
	int32_t c = GPIOB->IDR & (0x0001 << 5); //Read from pin PCx - center
 800152c:	4b29      	ldr	r3, [pc, #164]	; (80015d4 <readJoystick+0xc8>)
 800152e:	8a1b      	ldrh	r3, [r3, #16]
 8001530:	b29b      	uxth	r3, r3
 8001532:	f003 0320 	and.w	r3, r3, #32
 8001536:	613b      	str	r3, [r7, #16]
	int32_t d = GPIOC->IDR & (0x0001 << 1); //Read from pin PCx - left
 8001538:	4b25      	ldr	r3, [pc, #148]	; (80015d0 <readJoystick+0xc4>)
 800153a:	8a1b      	ldrh	r3, [r3, #16]
 800153c:	b29b      	uxth	r3, r3
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	60fb      	str	r3, [r7, #12]
	int32_t e = GPIOB->IDR & (0x0001 << 0); //Read from pin PCx - down
 8001544:	4b23      	ldr	r3, [pc, #140]	; (80015d4 <readJoystick+0xc8>)
 8001546:	8a1b      	ldrh	r3, [r3, #16]
 8001548:	b29b      	uxth	r3, r3
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]


	if(b){b = 1;}
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <readJoystick+0x4e>
 8001556:	2301      	movs	r3, #1
 8001558:	617b      	str	r3, [r7, #20]
	if(c){c = 1;}
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <readJoystick+0x58>
 8001560:	2301      	movs	r3, #1
 8001562:	613b      	str	r3, [r7, #16]
	if(d){d = 1;}
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <readJoystick+0x62>
 800156a:	2301      	movs	r3, #1
 800156c:	60fb      	str	r3, [r7, #12]
	if(e){e = 1;}
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <readJoystick+0x6c>
 8001574:	2301      	movs	r3, #1
 8001576:	60bb      	str	r3, [r7, #8]

	joy.right 	= a;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	b25a      	sxtb	r2, r3
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <readJoystick+0xcc>)
 800157e:	70da      	strb	r2, [r3, #3]
	joy.up 		= b;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	b25a      	sxtb	r2, r3
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <readJoystick+0xcc>)
 8001586:	701a      	strb	r2, [r3, #0]
	joy.center	= c;
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	b25a      	sxtb	r2, r3
 800158c:	4b12      	ldr	r3, [pc, #72]	; (80015d8 <readJoystick+0xcc>)
 800158e:	711a      	strb	r2, [r3, #4]
	joy.left	= d;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	b25a      	sxtb	r2, r3
 8001594:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <readJoystick+0xcc>)
 8001596:	709a      	strb	r2, [r3, #2]
	joy.down 	= e;
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	b25a      	sxtb	r2, r3
 800159c:	4b0e      	ldr	r3, [pc, #56]	; (80015d8 <readJoystick+0xcc>)
 800159e:	705a      	strb	r2, [r3, #1]
	if(0){
	gotoxy(1,8);
	printf("Joys: %d%d%d%d%d",a,b,c,d,e);
	}

	led.gre = joy.up;
 80015a0:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <readJoystick+0xcc>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <readJoystick+0xd0>)
 80015aa:	609a      	str	r2, [r3, #8]
	led.red = joy.down;
 80015ac:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <readJoystick+0xcc>)
 80015ae:	785b      	ldrb	r3, [r3, #1]
 80015b0:	b25b      	sxtb	r3, r3
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <readJoystick+0xd0>)
 80015b6:	601a      	str	r2, [r3, #0]
	led.blu = joy.right;
 80015b8:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <readJoystick+0xcc>)
 80015ba:	78db      	ldrb	r3, [r3, #3]
 80015bc:	b25b      	sxtb	r3, r3
 80015be:	461a      	mov	r2, r3
 80015c0:	4b06      	ldr	r3, [pc, #24]	; (80015dc <readJoystick+0xd0>)
 80015c2:	605a      	str	r2, [r3, #4]




}
 80015c4:	bf00      	nop
 80015c6:	371c      	adds	r7, #28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	48000800 	.word	0x48000800
 80015d4:	48000400 	.word	0x48000400
 80015d8:	200001e8 	.word	0x200001e8
 80015dc:	200001cc 	.word	0x200001cc

080015e0 <initLed>:
#include "stm32f30x_conf.h" // STM32 config
#include "ansi.h"

void initLed(){
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
	// Set pin PA9 to output - BLUE LED
	GPIOA->OSPEEDR &= ~(0x00000003 << (9 * 2)); // Clear speed register
 80015e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015ee:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80015f2:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (0x00000002 << (9 * 2)); // set speed register
 80015f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80015fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001602:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOA->OTYPER &= ~(0x0001 << (9 * 1)); // Clear output type register
 8001604:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001608:	889b      	ldrh	r3, [r3, #4]
 800160a:	b29b      	uxth	r3, r3
 800160c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001614:	b29b      	uxth	r3, r3
 8001616:	8093      	strh	r3, [r2, #4]
	GPIOA->OTYPER |= (0x0000 << (9)); // Set output type register
 8001618:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800161c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001620:	8892      	ldrh	r2, [r2, #4]
 8001622:	b292      	uxth	r2, r2
 8001624:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOA->MODER &= ~(0x00000003 << (9 * 2)); // Clear mode register
 8001626:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001630:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001634:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000001 << (9 * 2)); // Set mode register
 8001636:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001640:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001644:	6013      	str	r3, [r2, #0]
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out


	// Set pin PC7 to output - GREEN LED
	GPIOC->OSPEEDR &= ~(0x00000003 << (7 * 2)); // Clear speed register
 8001646:	4b27      	ldr	r3, [pc, #156]	; (80016e4 <initLed+0x104>)
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	4a26      	ldr	r2, [pc, #152]	; (80016e4 <initLed+0x104>)
 800164c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001650:	6093      	str	r3, [r2, #8]
	GPIOC->OSPEEDR |= (0x00000002 << (7 * 2)); // set speed register
 8001652:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <initLed+0x104>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	4a23      	ldr	r2, [pc, #140]	; (80016e4 <initLed+0x104>)
 8001658:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800165c:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOC->OTYPER &= ~(0x0001 << (7 * 1)); // Clear output type register
 800165e:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <initLed+0x104>)
 8001660:	889b      	ldrh	r3, [r3, #4]
 8001662:	b29b      	uxth	r3, r3
 8001664:	4a1f      	ldr	r2, [pc, #124]	; (80016e4 <initLed+0x104>)
 8001666:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800166a:	b29b      	uxth	r3, r3
 800166c:	8093      	strh	r3, [r2, #4]
	GPIOC->OTYPER |= (0x0000 << (7)); // Set output type register
 800166e:	4a1d      	ldr	r2, [pc, #116]	; (80016e4 <initLed+0x104>)
 8001670:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <initLed+0x104>)
 8001672:	8892      	ldrh	r2, [r2, #4]
 8001674:	b292      	uxth	r2, r2
 8001676:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOC->MODER &= ~(0x00000003 << (7 * 2)); // Clear mode register
 8001678:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <initLed+0x104>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a19      	ldr	r2, [pc, #100]	; (80016e4 <initLed+0x104>)
 800167e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001682:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (0x00000001 << (7 * 2)); // Set mode register
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <initLed+0x104>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a16      	ldr	r2, [pc, #88]	; (80016e4 <initLed+0x104>)
 800168a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800168e:	6013      	str	r3, [r2, #0]
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out


	// Set pin PB4 to output - RED LED
	GPIOB->OSPEEDR &= ~(0x00000003 << (4 * 2)); // Clear speed register
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <initLed+0x108>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <initLed+0x108>)
 8001696:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800169a:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x00000002 << (4 * 2)); // set speed register
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <initLed+0x108>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4a11      	ldr	r2, [pc, #68]	; (80016e8 <initLed+0x108>)
 80016a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016a6:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOB->OTYPER &= ~(0x0001 << (4 * 1)); // Clear output type register
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <initLed+0x108>)
 80016aa:	889b      	ldrh	r3, [r3, #4]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	4a0e      	ldr	r2, [pc, #56]	; (80016e8 <initLed+0x108>)
 80016b0:	f023 0310 	bic.w	r3, r3, #16
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	8093      	strh	r3, [r2, #4]
	GPIOB->OTYPER |= (0x0000 << (4)); // Set output type register
 80016b8:	4a0b      	ldr	r2, [pc, #44]	; (80016e8 <initLed+0x108>)
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <initLed+0x108>)
 80016bc:	8892      	ldrh	r2, [r2, #4]
 80016be:	b292      	uxth	r2, r2
 80016c0:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOB->MODER &= ~(0x00000003 << (4 * 2)); // Clear mode register
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <initLed+0x108>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a08      	ldr	r2, [pc, #32]	; (80016e8 <initLed+0x108>)
 80016c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016cc:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x00000001 << (4 * 2)); // Set mode register
 80016ce:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <initLed+0x108>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a05      	ldr	r2, [pc, #20]	; (80016e8 <initLed+0x108>)
 80016d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d8:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out
}
 80016da:	bf00      	nop
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	48000800 	.word	0x48000800
 80016e8:	48000400 	.word	0x48000400

080016ec <writeLed>:


void writeLed(){
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0

	// Right - Blue
	if(led.blu){
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <writeLed+0x84>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d007      	beq.n	8001708 <writeLed+0x1c>
		GPIOA->ODR &= (0x0000 << 9); //Set pin PA9 to low - on
 80016f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80016fc:	8a9b      	ldrh	r3, [r3, #20]
 80016fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001702:	2200      	movs	r2, #0
 8001704:	829a      	strh	r2, [r3, #20]
 8001706:	e009      	b.n	800171c <writeLed+0x30>
	}
	else{
		GPIOA->ODR |= (0x0001 << 9); //Set pin PA9 to high - off
 8001708:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800170c:	8a9b      	ldrh	r3, [r3, #20]
 800170e:	b29b      	uxth	r3, r3
 8001710:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001714:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001718:	b29b      	uxth	r3, r3
 800171a:	8293      	strh	r3, [r2, #20]
	}


	// Up - Green
	if(led.gre){
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <writeLed+0x84>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d005      	beq.n	8001730 <writeLed+0x44>
		GPIOC->ODR &= (0x0000 << 7); //Set pin PC7 to low - on
 8001724:	4b13      	ldr	r3, [pc, #76]	; (8001774 <writeLed+0x88>)
 8001726:	8a9b      	ldrh	r3, [r3, #20]
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <writeLed+0x88>)
 800172a:	2200      	movs	r2, #0
 800172c:	829a      	strh	r2, [r3, #20]
 800172e:	e007      	b.n	8001740 <writeLed+0x54>
	}
	else{
		GPIOC->ODR |= (0x0001 << 7); //Set pin PC7 to high - off
 8001730:	4b10      	ldr	r3, [pc, #64]	; (8001774 <writeLed+0x88>)
 8001732:	8a9b      	ldrh	r3, [r3, #20]
 8001734:	b29b      	uxth	r3, r3
 8001736:	4a0f      	ldr	r2, [pc, #60]	; (8001774 <writeLed+0x88>)
 8001738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800173c:	b29b      	uxth	r3, r3
 800173e:	8293      	strh	r3, [r2, #20]
	}


	// Left - Red
	if(led.red){
 8001740:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <writeLed+0x84>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d005      	beq.n	8001754 <writeLed+0x68>
		GPIOB->ODR &= (0x0000 << 4); //Set pin PB4 to low - on
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <writeLed+0x8c>)
 800174a:	8a9b      	ldrh	r3, [r3, #20]
 800174c:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <writeLed+0x8c>)
 800174e:	2200      	movs	r2, #0
 8001750:	829a      	strh	r2, [r3, #20]
	}
	else{
		GPIOB->ODR |= (0x0001 << 4); //Set pin PB4 to high - off
	}

}
 8001752:	e007      	b.n	8001764 <writeLed+0x78>
		GPIOB->ODR |= (0x0001 << 4); //Set pin PB4 to high - off
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <writeLed+0x8c>)
 8001756:	8a9b      	ldrh	r3, [r3, #20]
 8001758:	b29b      	uxth	r3, r3
 800175a:	4a07      	ldr	r2, [pc, #28]	; (8001778 <writeLed+0x8c>)
 800175c:	f043 0310 	orr.w	r3, r3, #16
 8001760:	b29b      	uxth	r3, r3
 8001762:	8293      	strh	r3, [r2, #20]
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	200001cc 	.word	0x200001cc
 8001774:	48000800 	.word	0x48000800
 8001778:	48000400 	.word	0x48000400

0800177c <windowSmp>:
		printf("%c", btt);
	}
	printf("%c\n", br);
}

void windowSmp(int x1, int y1, int x2, int y2) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b090      	sub	sp, #64	; 0x40
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
 8001788:	603b      	str	r3, [r7, #0]

		int tl = 218; 	// ┌
 800178a:	23da      	movs	r3, #218	; 0xda
 800178c:	633b      	str	r3, [r7, #48]	; 0x30
		int lsd = 180; 	// ┤
 800178e:	23b4      	movs	r3, #180	; 0xb4
 8001790:	62fb      	str	r3, [r7, #44]	; 0x2c
		int bl = 192;	// └
 8001792:	23c0      	movs	r3, #192	; 0xc0
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
		int wll = 179;	// │
 8001796:	23b3      	movs	r3, #179	; 0xb3
 8001798:	627b      	str	r3, [r7, #36]	; 0x24
		int btt = 196; 	// ─
 800179a:	23c4      	movs	r3, #196	; 0xc4
 800179c:	623b      	str	r3, [r7, #32]
		int tr = 191; 	// ┐
 800179e:	23bf      	movs	r3, #191	; 0xbf
 80017a0:	61fb      	str	r3, [r7, #28]
		int rsd = 195;	// ├
 80017a2:	23c3      	movs	r3, #195	; 0xc3
 80017a4:	61bb      	str	r3, [r7, #24]
		int br = 217;	// ┘
 80017a6:	23d9      	movs	r3, #217	; 0xd9
 80017a8:	617b      	str	r3, [r7, #20]

		//Top ┌──────┐
		gotoxy(x1, y1);
 80017aa:	68b9      	ldr	r1, [r7, #8]
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f000 f891 	bl	80018d4 <gotoxy>
		printf("%c", tl);
 80017b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017b4:	f000 fdc2 	bl	800233c <putchar>
		for (int i=x1+1;i<x2-1;i++){
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3301      	adds	r3, #1
 80017bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017be:	e005      	b.n	80017cc <windowSmp+0x50>
			printf("%c",btt);
 80017c0:	6a38      	ldr	r0, [r7, #32]
 80017c2:	f000 fdbb 	bl	800233c <putchar>
		for (int i=x1+1;i<x2-1;i++){
 80017c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017c8:	3301      	adds	r3, #1
 80017ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80017d2:	429a      	cmp	r2, r3
 80017d4:	dbf4      	blt.n	80017c0 <windowSmp+0x44>
		}


		printf("%c\n", tr);
 80017d6:	69f9      	ldr	r1, [r7, #28]
 80017d8:	481d      	ldr	r0, [pc, #116]	; (8001850 <windowSmp+0xd4>)
 80017da:	f000 fd97 	bl	800230c <iprintf>

		//Mid │        │
		for (int i = y1+1; i < y2; i++) {
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	3301      	adds	r3, #1
 80017e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80017e4:	e012      	b.n	800180c <windowSmp+0x90>
			gotoxy(x1, i);
 80017e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f000 f873 	bl	80018d4 <gotoxy>
			printf("%c", wll);
 80017ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80017f0:	f000 fda4 	bl	800233c <putchar>
			gotoxy(x2-1,i);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f86a 	bl	80018d4 <gotoxy>
			printf("%c", wll);
 8001800:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001802:	f000 fd9b 	bl	800233c <putchar>
		for (int i = y1+1; i < y2; i++) {
 8001806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001808:	3301      	adds	r3, #1
 800180a:	63bb      	str	r3, [r7, #56]	; 0x38
 800180c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	429a      	cmp	r2, r3
 8001812:	dbe8      	blt.n	80017e6 <windowSmp+0x6a>
		}

		//Bottom  └─────────┘
		gotoxy(x1,y2);
 8001814:	6839      	ldr	r1, [r7, #0]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 f85c 	bl	80018d4 <gotoxy>
		printf("%c", bl);
 800181c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800181e:	f000 fd8d 	bl	800233c <putchar>
		for (int i=x1; i < x2-2; i++){
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	637b      	str	r3, [r7, #52]	; 0x34
 8001826:	e005      	b.n	8001834 <windowSmp+0xb8>
			printf("%c", btt);
 8001828:	6a38      	ldr	r0, [r7, #32]
 800182a:	f000 fd87 	bl	800233c <putchar>
		for (int i=x1; i < x2-2; i++){
 800182e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001830:	3301      	adds	r3, #1
 8001832:	637b      	str	r3, [r7, #52]	; 0x34
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	3b02      	subs	r3, #2
 8001838:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800183a:	429a      	cmp	r2, r3
 800183c:	dbf4      	blt.n	8001828 <windowSmp+0xac>
		}
		printf("%c\n", br);
 800183e:	6979      	ldr	r1, [r7, #20]
 8001840:	4803      	ldr	r0, [pc, #12]	; (8001850 <windowSmp+0xd4>)
 8001842:	f000 fd63 	bl	800230c <iprintf>
	}
 8001846:	bf00      	nop
 8001848:	3740      	adds	r7, #64	; 0x40
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	0800342c 	.word	0x0800342c

08001854 <fgcolor>:
#include "ansi.h"

void fgcolor(uint8_t foreground) {
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
	 4        Blue            12       Light Blue
	 5        Purple          13       Light Purple
	 6        Cyan            14       Light Cyan
	 7        Light Gray      15       White
	 */
	uint8_t type = 22;             // normal text
 800185e:	2316      	movs	r3, #22
 8001860:	73fb      	strb	r3, [r7, #15]
	if (foreground > 7) {
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	2b07      	cmp	r3, #7
 8001866:	d904      	bls.n	8001872 <fgcolor+0x1e>
		type = 1;                // bold text
 8001868:	2301      	movs	r3, #1
 800186a:	73fb      	strb	r3, [r7, #15]
		foreground -= 8;
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	3b08      	subs	r3, #8
 8001870:	71fb      	strb	r3, [r7, #7]
	}
	printf("%c[%d;%dm", ESC, type, foreground + 30);
 8001872:	7bfa      	ldrb	r2, [r7, #15]
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	331e      	adds	r3, #30
 8001878:	211b      	movs	r1, #27
 800187a:	4803      	ldr	r0, [pc, #12]	; (8001888 <fgcolor+0x34>)
 800187c:	f000 fd46 	bl	800230c <iprintf>
}
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	08003430 	.word	0x08003430

0800188c <resetbgcolor>:
		foreground -= 8;
	}
	printf("%c[%d;%d;%dm", ESC, type, foreground + 30, background + 40);
}

void resetbgcolor() {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
// gray on black text, no underline, no blink, no reverse
	printf("%c[m", ESC);
 8001890:	211b      	movs	r1, #27
 8001892:	4802      	ldr	r0, [pc, #8]	; (800189c <resetbgcolor+0x10>)
 8001894:	f000 fd3a 	bl	800230c <iprintf>
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}
 800189c:	08003454 	.word	0x08003454

080018a0 <clrscr>:

void clrscr() {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	printf("%c[%s", ESC, "2J");
 80018a4:	4a08      	ldr	r2, [pc, #32]	; (80018c8 <clrscr+0x28>)
 80018a6:	211b      	movs	r1, #27
 80018a8:	4808      	ldr	r0, [pc, #32]	; (80018cc <clrscr+0x2c>)
 80018aa:	f000 fd2f 	bl	800230c <iprintf>
	printf("%c[%s", ESC, "3J");
 80018ae:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <clrscr+0x30>)
 80018b0:	211b      	movs	r1, #27
 80018b2:	4806      	ldr	r0, [pc, #24]	; (80018cc <clrscr+0x2c>)
 80018b4:	f000 fd2a 	bl	800230c <iprintf>
	resetbgcolor();
 80018b8:	f7ff ffe8 	bl	800188c <resetbgcolor>

	gotoxy(0, 0);
 80018bc:	2100      	movs	r1, #0
 80018be:	2000      	movs	r0, #0
 80018c0:	f000 f808 	bl	80018d4 <gotoxy>
}
 80018c4:	bf00      	nop
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	0800345c 	.word	0x0800345c
 80018cc:	08003460 	.word	0x08003460
 80018d0:	08003468 	.word	0x08003468

080018d4 <gotoxy>:

void clreol() {
	printf("%c[%s", ESC, "2k");
}

void gotoxy(int c, int r) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
	printf("%c[%d;%dH", ESC, r, c);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	211b      	movs	r1, #27
 80018e4:	4803      	ldr	r0, [pc, #12]	; (80018f4 <gotoxy+0x20>)
 80018e6:	f000 fd11 	bl	800230c <iprintf>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	08003470 	.word	0x08003470

080018f8 <blink>:
		//printf("\x1b[24m");
		printf("%c[%dm", ESC, 24);
	}
}

void blink(int state) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	if (state) {
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00a      	beq.n	800191c <blink+0x24>
		//printf("\x1b[5m");
		printf("%c[%dm", ESC, 5);
 8001906:	2205      	movs	r2, #5
 8001908:	211b      	movs	r1, #27
 800190a:	480b      	ldr	r0, [pc, #44]	; (8001938 <blink+0x40>)
 800190c:	f000 fcfe 	bl	800230c <iprintf>
		printf("%c[%dm", ESC, 7);
 8001910:	2207      	movs	r2, #7
 8001912:	211b      	movs	r1, #27
 8001914:	4808      	ldr	r0, [pc, #32]	; (8001938 <blink+0x40>)
 8001916:	f000 fcf9 	bl	800230c <iprintf>
	} else {
		//printf("\x1b[25m");
		printf("%c[%dm", ESC, 25);
		printf("%c[%dm", ESC, 27);
	}
}
 800191a:	e009      	b.n	8001930 <blink+0x38>
		printf("%c[%dm", ESC, 25);
 800191c:	2219      	movs	r2, #25
 800191e:	211b      	movs	r1, #27
 8001920:	4805      	ldr	r0, [pc, #20]	; (8001938 <blink+0x40>)
 8001922:	f000 fcf3 	bl	800230c <iprintf>
		printf("%c[%dm", ESC, 27);
 8001926:	221b      	movs	r2, #27
 8001928:	211b      	movs	r1, #27
 800192a:	4803      	ldr	r0, [pc, #12]	; (8001938 <blink+0x40>)
 800192c:	f000 fcee 	bl	800230c <iprintf>
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	0800343c 	.word	0x0800343c

0800193c <NVIC_EnableIRQ>:
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	f003 031f 	and.w	r3, r3, #31
 800194c:	2201      	movs	r2, #1
 800194e:	fa02 f103 	lsl.w	r1, r2, r3
 8001952:	4a06      	ldr	r2, [pc, #24]	; (800196c <NVIC_EnableIRQ+0x30>)
 8001954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001958:	095b      	lsrs	r3, r3, #5
 800195a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	e000e100 	.word	0xe000e100

08001970 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	6039      	str	r1, [r7, #0]
 800197a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800197c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001980:	2b00      	cmp	r3, #0
 8001982:	da0b      	bge.n	800199c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	b2da      	uxtb	r2, r3
 8001988:	490c      	ldr	r1, [pc, #48]	; (80019bc <NVIC_SetPriority+0x4c>)
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	f003 030f 	and.w	r3, r3, #15
 8001990:	3b04      	subs	r3, #4
 8001992:	0112      	lsls	r2, r2, #4
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	440b      	add	r3, r1
 8001998:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800199a:	e009      	b.n	80019b0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	4907      	ldr	r1, [pc, #28]	; (80019c0 <NVIC_SetPriority+0x50>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00
 80019c0:	e000e100 	.word	0xe000e100

080019c4 <initTimer2>:
#include "ansi.h"
#include "timer.h"
#include "joystick.h"


void initTimer2(){
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1Periph_TIM2; // Enable clock line to timer 2;
 80019c8:	4b34      	ldr	r3, [pc, #208]	; (8001a9c <initTimer2+0xd8>)
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	4a33      	ldr	r2, [pc, #204]	; (8001a9c <initTimer2+0xd8>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	61d3      	str	r3, [r2, #28]
	TIM2->CR1 	= 0x0000; // Configure timer 2
 80019d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019d8:	2200      	movs	r2, #0
 80019da:	801a      	strh	r2, [r3, #0]

	TIM2->CCER &= ~TIM_CCER_CC3P; // Clear CCER register
 80019dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80019ea:	6213      	str	r3, [r2, #32]
	TIM2->CCER |= 0x00000001 << 8; // Enable OC3 output
 80019ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019f0:	6a1b      	ldr	r3, [r3, #32]
 80019f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019fa:	6213      	str	r3, [r2, #32]
	TIM2->CCMR2 &= ~TIM_CCMR2_OC3M; // Clear CCMR2 register
 80019fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a0a:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 &= ~TIM_CCMR2_CC3S;
 8001a0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a16:	f023 0303 	bic.w	r3, r3, #3
 8001a1a:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 |= TIM_OCMode_PWM1; // Set output mode to PWM1
 8001a1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a26:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001a2a:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 &= ~TIM_CCMR2_OC3PE;
 8001a2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a36:	f023 0308 	bic.w	r3, r3, #8
 8001a3a:	61d3      	str	r3, [r2, #28]
	TIM2->CCMR2 |= TIM_OCPreload_Enable;
 8001a3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a46:	f043 0308 	orr.w	r3, r3, #8
 8001a4a:	61d3      	str	r3, [r2, #28]
	TIM2->CCR3 = RELOAD_VALUE / 2; // Set duty cycle to 50 %
 8001a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a50:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001a54:	63da      	str	r2, [r3, #60]	; 0x3c

	TIM2->CR1 	= 0x0001; // Configure timer 2
 8001a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	801a      	strh	r2, [r3, #0]

	TIM2->ARR 	= 0xF9FF; // Set reload value
 8001a5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a62:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001a66:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC 	= 0x0009; // Set prescale value
 8001a68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a6c:	2209      	movs	r2, #9
 8001a6e:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->DIER	|= 0x0001;
 8001a70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	60d3      	str	r3, [r2, #12]
	TIM2->SR	= 0x0000;
 8001a80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]

	NVIC_SetPriority(TIM2_IRQn, 1); // Set interrupt priority
 8001a88:	2101      	movs	r1, #1
 8001a8a:	201c      	movs	r0, #28
 8001a8c:	f7ff ff70 	bl	8001970 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn); // Enable interrupt
 8001a90:	201c      	movs	r0, #28
 8001a92:	f7ff ff53 	bl	800193c <NVIC_EnableIRQ>
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000

08001aa0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
	printf("This is Tim2: %d",i);
	i++;
*/

//Do whatever you want here, but make sure it doesn’t take too much Time.
TIM2->SR &= ~0x0001; // Clear interrupt bit
 8001aa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aae:	f023 0301 	bic.w	r3, r3, #1
 8001ab2:	6113      	str	r3, [r2, #16]
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
	...

08001ac0 <initBuzz>:


void initBuzz(){
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
	// Set pin PA9 to output - BLUE LED
	GPIOB->OSPEEDR &= ~(0x00000003 << (10 * 2)); // Clear speed register
 8001ac4:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <initBuzz+0x5c>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	4a14      	ldr	r2, [pc, #80]	; (8001b1c <initBuzz+0x5c>)
 8001aca:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001ace:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x00000002 << (10 * 2)); // set speed register
 8001ad0:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <initBuzz+0x5c>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4a11      	ldr	r2, [pc, #68]	; (8001b1c <initBuzz+0x5c>)
 8001ad6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ada:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOB->OTYPER &= ~(0x0001 << (10 * 1)); // Clear output type register
 8001adc:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <initBuzz+0x5c>)
 8001ade:	889b      	ldrh	r3, [r3, #4]
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	; (8001b1c <initBuzz+0x5c>)
 8001ae4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	8093      	strh	r3, [r2, #4]
	GPIOB->OTYPER |= (0x0000 << (10)); // Set output type register
 8001aec:	4a0b      	ldr	r2, [pc, #44]	; (8001b1c <initBuzz+0x5c>)
 8001aee:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <initBuzz+0x5c>)
 8001af0:	8892      	ldrh	r2, [r2, #4]
 8001af2:	b292      	uxth	r2, r2
 8001af4:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOB->MODER &= ~(0x00000003 << (10 * 2)); // Clear mode register
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <initBuzz+0x5c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a08      	ldr	r2, [pc, #32]	; (8001b1c <initBuzz+0x5c>)
 8001afc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001b00:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x00000002 << (10 * 2)); // Set mode register
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <initBuzz+0x5c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <initBuzz+0x5c>)
 8001b08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b0c:	6013      	str	r3, [r2, #0]
	// 0x00 – Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_1);
 8001b0e:	2201      	movs	r2, #1
 8001b10:	210a      	movs	r1, #10
 8001b12:	4802      	ldr	r0, [pc, #8]	; (8001b1c <initBuzz+0x5c>)
 8001b14:	f7fe ff9a 	bl	8000a4c <GPIO_PinAFConfig>

}
 8001b18:	bf00      	nop
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	48000400 	.word	0x48000400

08001b20 <setFreq>:




void setFreq(uint16_t freq)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
    // Calculate the new auto-reload value based on the desired frequency
    uint32_t reload = 64e6 / freq / (PRESCALER_VALUE + 1) - 1;
 8001b2a:	88fb      	ldrh	r3, [r7, #6]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fcf1 	bl	8000514 <__aeabi_i2d>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	a11c      	add	r1, pc, #112	; (adr r1, 8001ba8 <setFreq+0x88>)
 8001b38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b3c:	f7fe fe7e 	bl	800083c <__aeabi_ddiv>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <setFreq+0x80>)
 8001b4e:	f7fe fe75 	bl	800083c <__aeabi_ddiv>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	4610      	mov	r0, r2
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <setFreq+0x84>)
 8001b60:	f7fe fb8a 	bl	8000278 <__aeabi_dsub>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f7fe ff4e 	bl	8000a0c <__aeabi_d2uiz>
 8001b70:	4603      	mov	r3, r0
 8001b72:	60fb      	str	r3, [r7, #12]

    // Set the new auto-reload value
    TIM2->ARR = reload;
 8001b74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Set compare register to maintain 50% duty cycle
    TIM2->CCR3 = reload / 2;
 8001b7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	085b      	lsrs	r3, r3, #1
 8001b84:	63d3      	str	r3, [r2, #60]	; 0x3c

    // Generate an update event to apply the new settings
    TIM2->EGR |= TIM_EGR_UG;
 8001b86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b8a:	695b      	ldr	r3, [r3, #20]
 8001b8c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	6153      	str	r3, [r2, #20]
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40590000 	.word	0x40590000
 8001ba4:	3ff00000 	.word	0x3ff00000
 8001ba8:	00000000 	.word	0x00000000
 8001bac:	418e8480 	.word	0x418e8480

08001bb0 <main>:
#include "timer.h"
#include "LCD.h"
#include "joystick.h"
#include "asteroid.h"

int main(void) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
	// Setup communication with the PC
	uart_init(112500);
 8001bb4:	4826      	ldr	r0, [pc, #152]	; (8001c50 <main+0xa0>)
 8001bb6:	f7ff faf9 	bl	80011ac <uart_init>

	clrscr();
 8001bba:	f7ff fe71 	bl	80018a0 <clrscr>

	// Setup LEDs
	initLed();
 8001bbe:	f7ff fd0f 	bl	80015e0 <initLed>
	writeLed();
 8001bc2:	f7ff fd93 	bl	80016ec <writeLed>

	gotoxy(1,6);
 8001bc6:	2106      	movs	r1, #6
 8001bc8:	2001      	movs	r0, #1
 8001bca:	f7ff fe83 	bl	80018d4 <gotoxy>
	printf("R:%d, G:%d, B:%d",led.red, led.gre, led.blu);
 8001bce:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <main+0xa4>)
 8001bd0:	6819      	ldr	r1, [r3, #0]
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <main+0xa4>)
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	4b1f      	ldr	r3, [pc, #124]	; (8001c54 <main+0xa4>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	481f      	ldr	r0, [pc, #124]	; (8001c58 <main+0xa8>)
 8001bdc:	f000 fb96 	bl	800230c <iprintf>

	// Setup Joystick
	intiJoystick();
 8001be0:	f7ff fbfe 	bl	80013e0 <intiJoystick>

	// Setup Timers with Buzzer
	initTimer();
 8001be4:	f000 f996 	bl	8001f14 <initTimer>
	initTimer2();
 8001be8:	f7ff feec 	bl	80019c4 <initTimer2>
	initBuzz();
 8001bec:	f7ff ff68 	bl	8001ac0 <initBuzz>
	setFreq(0);
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f7ff ff95 	bl	8001b20 <setFreq>

	refreshRate = 8;
 8001bf6:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <main+0xac>)
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	601a      	str	r2, [r3, #0]
//
//	char virus[] ="2e  2a  2b  3c      3d  2b      3c  2a          2a 2G 2a 2b 3c 3d 3e    3e    3e    3e    3e            3d  3e  3f        2b    3c  3d  3e        2a    2a  2b  3c      3d  2b      3c  2a          2e  2a  2b  3c      3d  2b      3c  2a          2a 2G 2a 2b 3c 3d 3e    3e    3e    3e    3e            3d  3e  3f        2b    3c  3d  3e        2a    2a  2b  3c      3d  2b      3c  2a          2e  2a  2b  3c      3d  2b      3c  2a          2a  2G  2a  2b  2e  2D  2e  2b  2e  3e  3d  3d  3c  2b  2a  2a  2b  3c  2a  2b  2g  2F  2g  2b  2g  3g  3f  3f  3e  3d  3c  3c  3d  3e  3c  3C  2a  3C  3e  3a    3g    3f  3e  3d  3C  3d  2a  2G  2a                            3a  3b  3e  3e      3d 3c 2b  3c  3d  2e  3c  2b  2a  2G  2a  2b  3c  2a  2b     2g  2b  3g                 2b              3A  3g  3A  3e  3a  3g  3a  3f  3a  3e  3a  3D      2b  3D  4c    3D    3b    2d  2e  2f  2g  2f  2e  2d          2e  2a  2b  3c      3d  2b      3c  2a          2a 2G 2a 2b 3c 3d 3e    3e    3e    3e    3e            3d  3e  3f        2b    3c  3d  3e        2a    2a  2b  3c      3d  2b      3c  2a          2e  2a  2b  3c      3d  2b      3c  2a          2a 2G 2a 2b 3c 3d 3e    3e    3e    3e    3e            3d  3e  3f        2b    3c  3d  3e        2a    2a  2b  3c      3d  2b      3c  2a          2e  2a  2b  3c      3d  2b      3c  2a          2e  2a  2b  3c    3d  2b    3c  2a      2a  2G  2a  2b  3c  3d  3e    3e  3e    3e  3a      3d  3e  3f      2b  3c  3d  3e      2a    3c    2b                                                       ";

//	windowSmp(1,1,225,77);

	t.mn = 0;
 8001bfc:	4b18      	ldr	r3, [pc, #96]	; (8001c60 <main+0xb0>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	705a      	strb	r2, [r3, #1]
	t.sk = 10;
 8001c02:	4b17      	ldr	r3, [pc, #92]	; (8001c60 <main+0xb0>)
 8001c04:	220a      	movs	r2, #10
 8001c06:	709a      	strb	r2, [r3, #2]
	t.state = 0;
 8001c08:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <main+0xb0>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	711a      	strb	r2, [r3, #4]
//		i = i + 24;
//	}
//
//	initAstro();

	windowSmp(1,2,43,4);
 8001c0e:	2304      	movs	r3, #4
 8001c10:	222b      	movs	r2, #43	; 0x2b
 8001c12:	2102      	movs	r1, #2
 8001c14:	2001      	movs	r0, #1
 8001c16:	f7ff fdb1 	bl	800177c <windowSmp>
//	char random;
//	int buffer_lenght;

	while (1) {

		if (lcdUpdate == 0){
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <main+0xb4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <main+0x76>
//			lcd_update_scroll(navn, placeLCD);
//			playTone(virus);
//			asteroidUpdate();
			drawTime();
 8001c22:	f000 fa25 	bl	8002070 <drawTime>
//		random = ' ';
//		}



		timeControll();
 8001c26:	f000 faf1 	bl	800220c <timeControll>
		readJoystick();
 8001c2a:	f7ff fc6f 	bl	800150c <readJoystick>

		writeLed();
 8001c2e:	f7ff fd5d 	bl	80016ec <writeLed>


//		gotoxy(1,5);
//		printf("Update: %03d, Place: %03d",lcdUpdate, placeLCD);

		gotoxy(1,6);
 8001c32:	2106      	movs	r1, #6
 8001c34:	2001      	movs	r0, #1
 8001c36:	f7ff fe4d 	bl	80018d4 <gotoxy>
		printf("R:%d, G:%d, B:%d",led.red, led.gre, led.blu);
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <main+0xa4>)
 8001c3c:	6819      	ldr	r1, [r3, #0]
 8001c3e:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <main+0xa4>)
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <main+0xa4>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	4804      	ldr	r0, [pc, #16]	; (8001c58 <main+0xa8>)
 8001c48:	f000 fb60 	bl	800230c <iprintf>
	while (1) {
 8001c4c:	e7e5      	b.n	8001c1a <main+0x6a>
 8001c4e:	bf00      	nop
 8001c50:	0001b774 	.word	0x0001b774
 8001c54:	200001cc 	.word	0x200001cc
 8001c58:	0800347c 	.word	0x0800347c
 8001c5c:	200001e4 	.word	0x200001e4
 8001c60:	200001bc 	.word	0x200001bc
 8001c64:	200001d8 	.word	0x200001d8

08001c68 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	e00a      	b.n	8001c90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c7a:	f3af 8000 	nop.w
 8001c7e:	4601      	mov	r1, r0
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	60ba      	str	r2, [r7, #8]
 8001c86:	b2ca      	uxtb	r2, r1
 8001c88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	dbf0      	blt.n	8001c7a <_read+0x12>
	}

return len;
 8001c98:	687b      	ldr	r3, [r7, #4]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
	return -1;
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cca:	605a      	str	r2, [r3, #4]
	return 0;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <_isatty>:

int _isatty(int file)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
	return 1;
 8001ce2:	2301      	movs	r3, #1
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
	return 0;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
	...

08001d0c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d14:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <_sbrk+0x50>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d102      	bne.n	8001d22 <_sbrk+0x16>
		heap_end = &end;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <_sbrk+0x50>)
 8001d1e:	4a10      	ldr	r2, [pc, #64]	; (8001d60 <_sbrk+0x54>)
 8001d20:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <_sbrk+0x50>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d28:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <_sbrk+0x50>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4413      	add	r3, r2
 8001d30:	466a      	mov	r2, sp
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d907      	bls.n	8001d46 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d36:	f000 fab7 	bl	80022a8 <__errno>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	220c      	movs	r2, #12
 8001d3e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001d40:	f04f 33ff 	mov.w	r3, #4294967295
 8001d44:	e006      	b.n	8001d54 <_sbrk+0x48>
	}

	heap_end += incr;
 8001d46:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <_sbrk+0x50>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4a03      	ldr	r2, [pc, #12]	; (8001d5c <_sbrk+0x50>)
 8001d50:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d52:	68fb      	ldr	r3, [r7, #12]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200001b0 	.word	0x200001b0
 8001d60:	20000230 	.word	0x20000230

08001d64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d68:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <SystemInit+0x84>)
 8001d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d6e:	4a1e      	ldr	r2, [pc, #120]	; (8001de8 <SystemInit+0x84>)
 8001d70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001d78:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <SystemInit+0x88>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <SystemInit+0x88>)
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001d84:	4b19      	ldr	r3, [pc, #100]	; (8001dec <SystemInit+0x88>)
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	4918      	ldr	r1, [pc, #96]	; (8001dec <SystemInit+0x88>)
 8001d8a:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <SystemInit+0x8c>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001d90:	4b16      	ldr	r3, [pc, #88]	; (8001dec <SystemInit+0x88>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a15      	ldr	r2, [pc, #84]	; (8001dec <SystemInit+0x88>)
 8001d96:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d9e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <SystemInit+0x88>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a11      	ldr	r2, [pc, #68]	; (8001dec <SystemInit+0x88>)
 8001da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001daa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <SystemInit+0x88>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	4a0e      	ldr	r2, [pc, #56]	; (8001dec <SystemInit+0x88>)
 8001db2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001db6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <SystemInit+0x88>)
 8001dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbc:	4a0b      	ldr	r2, [pc, #44]	; (8001dec <SystemInit+0x88>)
 8001dbe:	f023 030f 	bic.w	r3, r3, #15
 8001dc2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	; (8001dec <SystemInit+0x88>)
 8001dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dc8:	4908      	ldr	r1, [pc, #32]	; (8001dec <SystemInit+0x88>)
 8001dca:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <SystemInit+0x90>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <SystemInit+0x88>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001dd6:	f000 f80f 	bl	8001df8 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001dda:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <SystemInit+0x84>)
 8001ddc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001de0:	609a      	str	r2, [r3, #8]
#endif  
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	e000ed00 	.word	0xe000ed00
 8001dec:	40021000 	.word	0x40021000
 8001df0:	f87fc00c 	.word	0xf87fc00c
 8001df4:	ff00fccc 	.word	0xff00fccc

08001df8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001dfc:	4b21      	ldr	r3, [pc, #132]	; (8001e84 <SetSysClock+0x8c>)
 8001dfe:	2212      	movs	r2, #18
 8001e00:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001e02:	4b21      	ldr	r3, [pc, #132]	; (8001e88 <SetSysClock+0x90>)
 8001e04:	4a20      	ldr	r2, [pc, #128]	; (8001e88 <SetSysClock+0x90>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001e0a:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <SetSysClock+0x90>)
 8001e0c:	4a1e      	ldr	r2, [pc, #120]	; (8001e88 <SetSysClock+0x90>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001e12:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <SetSysClock+0x90>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	4a1c      	ldr	r2, [pc, #112]	; (8001e88 <SetSysClock+0x90>)
 8001e18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e1c:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8001e1e:	4b1a      	ldr	r3, [pc, #104]	; (8001e88 <SetSysClock+0x90>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4a19      	ldr	r2, [pc, #100]	; (8001e88 <SetSysClock+0x90>)
 8001e24:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001e28:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8001e2a:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <SetSysClock+0x90>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	4a16      	ldr	r2, [pc, #88]	; (8001e88 <SetSysClock+0x90>)
 8001e30:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001e34:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8001e36:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <SetSysClock+0x90>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a13      	ldr	r2, [pc, #76]	; (8001e88 <SetSysClock+0x90>)
 8001e3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e40:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001e42:	bf00      	nop
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <SetSysClock+0x90>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0f9      	beq.n	8001e44 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001e50:	4b0d      	ldr	r3, [pc, #52]	; (8001e88 <SetSysClock+0x90>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4a0c      	ldr	r2, [pc, #48]	; (8001e88 <SetSysClock+0x90>)
 8001e56:	f023 0303 	bic.w	r3, r3, #3
 8001e5a:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <SetSysClock+0x90>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	4a09      	ldr	r2, [pc, #36]	; (8001e88 <SetSysClock+0x90>)
 8001e62:	f043 0302 	orr.w	r3, r3, #2
 8001e66:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001e68:	bf00      	nop
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <SetSysClock+0x90>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d1f9      	bne.n	8001e6a <SetSysClock+0x72>
  {
  }
}
 8001e76:	bf00      	nop
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40022000 	.word	0x40022000
 8001e88:	40021000 	.word	0x40021000

08001e8c <NVIC_EnableIRQ>:
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001e96:	79fb      	ldrb	r3, [r7, #7]
 8001e98:	f003 031f 	and.w	r3, r3, #31
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	fa02 f103 	lsl.w	r1, r2, r3
 8001ea2:	4a06      	ldr	r2, [pc, #24]	; (8001ebc <NVIC_EnableIRQ+0x30>)
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	095b      	lsrs	r3, r3, #5
 8001eaa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001eae:	bf00      	nop
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	e000e100 	.word	0xe000e100

08001ec0 <NVIC_SetPriority>:
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	6039      	str	r1, [r7, #0]
 8001eca:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	da0b      	bge.n	8001eec <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	b2da      	uxtb	r2, r3
 8001ed8:	490c      	ldr	r1, [pc, #48]	; (8001f0c <NVIC_SetPriority+0x4c>)
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	f003 030f 	and.w	r3, r3, #15
 8001ee0:	3b04      	subs	r3, #4
 8001ee2:	0112      	lsls	r2, r2, #4
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	761a      	strb	r2, [r3, #24]
}
 8001eea:	e009      	b.n	8001f00 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	4907      	ldr	r1, [pc, #28]	; (8001f10 <NVIC_SetPriority+0x50>)
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	0112      	lsls	r2, r2, #4
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	440b      	add	r3, r1
 8001efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000ed00 	.word	0xe000ed00
 8001f10:	e000e100 	.word	0xe000e100

08001f14 <initTimer>:
#include "ansi.h"
#include "stm32f30x_conf.h"
#include "timer.h"
#include "joystick.h"

void initTimer(){
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= RCC_APB2Periph_TIM15; // Enable clock line to timer 15;
 8001f18:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <initTimer+0x48>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	4a0f      	ldr	r2, [pc, #60]	; (8001f5c <initTimer+0x48>)
 8001f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f22:	6193      	str	r3, [r2, #24]
	TIM15->CR1 	= 0x0001; // Configure timer 15
 8001f24:	4b0e      	ldr	r3, [pc, #56]	; (8001f60 <initTimer+0x4c>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	801a      	strh	r2, [r3, #0]
	TIM15->ARR 	= 0xF9FF; // Set reload value
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <initTimer+0x4c>)
 8001f2c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001f30:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM15->PSC 	= 0x0009; // Set prescale value
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <initTimer+0x4c>)
 8001f34:	2209      	movs	r2, #9
 8001f36:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM15->DIER	|= 0x0001;
 8001f38:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <initTimer+0x4c>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	4a08      	ldr	r2, [pc, #32]	; (8001f60 <initTimer+0x4c>)
 8001f3e:	f043 0301 	orr.w	r3, r3, #1
 8001f42:	60d3      	str	r3, [r2, #12]
	TIM15->SR	= 0x0000;
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <initTimer+0x4c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	611a      	str	r2, [r3, #16]
	NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0); // Set interrupt priority
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	2018      	movs	r0, #24
 8001f4e:	f7ff ffb7 	bl	8001ec0 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn); // Enable interrupt
 8001f52:	2018      	movs	r0, #24
 8001f54:	f7ff ff9a 	bl	8001e8c <NVIC_EnableIRQ>
}
 8001f58:	bf00      	nop
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40014000 	.word	0x40014000

08001f64 <TIM1_BRK_TIM15_IRQHandler>:


void TIM1_BRK_TIM15_IRQHandler(void) {
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
	static int8_t state;

	lcdUpdate++;
 8001f68:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <TIM1_BRK_TIM15_IRQHandler+0xf4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	4a3a      	ldr	r2, [pc, #232]	; (8002058 <TIM1_BRK_TIM15_IRQHandler+0xf4>)
 8001f70:	6013      	str	r3, [r2, #0]
	if (lcdUpdate >= refreshRate){
 8001f72:	4b39      	ldr	r3, [pc, #228]	; (8002058 <TIM1_BRK_TIM15_IRQHandler+0xf4>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	4b39      	ldr	r3, [pc, #228]	; (800205c <TIM1_BRK_TIM15_IRQHandler+0xf8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	db18      	blt.n	8001fb0 <TIM1_BRK_TIM15_IRQHandler+0x4c>

		if (timeState == 0){
 8001f7e:	4b38      	ldr	r3, [pc, #224]	; (8002060 <TIM1_BRK_TIM15_IRQHandler+0xfc>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d103      	bne.n	8001f90 <TIM1_BRK_TIM15_IRQHandler+0x2c>
			timeState = 1;
 8001f88:	4b35      	ldr	r3, [pc, #212]	; (8002060 <TIM1_BRK_TIM15_IRQHandler+0xfc>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
 8001f8e:	e007      	b.n	8001fa0 <TIM1_BRK_TIM15_IRQHandler+0x3c>

		}
		else if (timeState == 1){
 8001f90:	4b33      	ldr	r3, [pc, #204]	; (8002060 <TIM1_BRK_TIM15_IRQHandler+0xfc>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	b25b      	sxtb	r3, r3
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d102      	bne.n	8001fa0 <TIM1_BRK_TIM15_IRQHandler+0x3c>
			timeState = 0;
 8001f9a:	4b31      	ldr	r3, [pc, #196]	; (8002060 <TIM1_BRK_TIM15_IRQHandler+0xfc>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]

		}

		placeLCD--;
 8001fa0:	4b30      	ldr	r3, [pc, #192]	; (8002064 <TIM1_BRK_TIM15_IRQHandler+0x100>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	4a2f      	ldr	r2, [pc, #188]	; (8002064 <TIM1_BRK_TIM15_IRQHandler+0x100>)
 8001fa8:	6013      	str	r3, [r2, #0]
		lcdUpdate = 0;
 8001faa:	4b2b      	ldr	r3, [pc, #172]	; (8002058 <TIM1_BRK_TIM15_IRQHandler+0xf4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
	}


	if (placeLCD == 0){
 8001fb0:	4b2c      	ldr	r3, [pc, #176]	; (8002064 <TIM1_BRK_TIM15_IRQHandler+0x100>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <TIM1_BRK_TIM15_IRQHandler+0x5a>
		placeLCD = 128;
 8001fb8:	4b2a      	ldr	r3, [pc, #168]	; (8002064 <TIM1_BRK_TIM15_IRQHandler+0x100>)
 8001fba:	2280      	movs	r2, #128	; 0x80
 8001fbc:	601a      	str	r2, [r3, #0]
	}

	if(t.state){
 8001fbe:	4b2a      	ldr	r3, [pc, #168]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001fc0:	791b      	ldrb	r3, [r3, #4]
 8001fc2:	b25b      	sxtb	r3, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d03b      	beq.n	8002040 <TIM1_BRK_TIM15_IRQHandler+0xdc>
		if (t.ml <= 0){
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001fca:	78db      	ldrb	r3, [r3, #3]
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	dc0b      	bgt.n	8001fea <TIM1_BRK_TIM15_IRQHandler+0x86>
			t.ml = 99;
 8001fd2:	4b25      	ldr	r3, [pc, #148]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001fd4:	2263      	movs	r2, #99	; 0x63
 8001fd6:	70da      	strb	r2, [r3, #3]
			t.sk--;
 8001fd8:	4b23      	ldr	r3, [pc, #140]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001fda:	789b      	ldrb	r3, [r3, #2]
 8001fdc:	b25b      	sxtb	r3, r3
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	b25a      	sxtb	r2, r3
 8001fe6:	4b20      	ldr	r3, [pc, #128]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001fe8:	709a      	strb	r2, [r3, #2]
		}
		if (t.sk < 0){
 8001fea:	4b1f      	ldr	r3, [pc, #124]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001fec:	789b      	ldrb	r3, [r3, #2]
 8001fee:	b25b      	sxtb	r3, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	da0b      	bge.n	800200c <TIM1_BRK_TIM15_IRQHandler+0xa8>
			t.sk = 59;
 8001ff4:	4b1c      	ldr	r3, [pc, #112]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001ff6:	223b      	movs	r2, #59	; 0x3b
 8001ff8:	709a      	strb	r2, [r3, #2]
			t.mn--;
 8001ffa:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8001ffc:	785b      	ldrb	r3, [r3, #1]
 8001ffe:	b25b      	sxtb	r3, r3
 8002000:	b2db      	uxtb	r3, r3
 8002002:	3b01      	subs	r3, #1
 8002004:	b2db      	uxtb	r3, r3
 8002006:	b25a      	sxtb	r2, r3
 8002008:	4b17      	ldr	r3, [pc, #92]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 800200a:	705a      	strb	r2, [r3, #1]
		}
		t.ml--;
 800200c:	4b16      	ldr	r3, [pc, #88]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 800200e:	78db      	ldrb	r3, [r3, #3]
 8002010:	b25b      	sxtb	r3, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	3b01      	subs	r3, #1
 8002016:	b2db      	uxtb	r3, r3
 8002018:	b25a      	sxtb	r2, r3
 800201a:	4b13      	ldr	r3, [pc, #76]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 800201c:	70da      	strb	r2, [r3, #3]
		if (t.mn < 0){
 800201e:	4b12      	ldr	r3, [pc, #72]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8002020:	785b      	ldrb	r3, [r3, #1]
 8002022:	b25b      	sxtb	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	da0b      	bge.n	8002040 <TIM1_BRK_TIM15_IRQHandler+0xdc>
			t.state = 0;
 8002028:	4b0f      	ldr	r3, [pc, #60]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 800202a:	2200      	movs	r2, #0
 800202c:	711a      	strb	r2, [r3, #4]
			t.mn = 0;
 800202e:	4b0e      	ldr	r3, [pc, #56]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8002030:	2200      	movs	r2, #0
 8002032:	705a      	strb	r2, [r3, #1]
			t.sk = 0;
 8002034:	4b0c      	ldr	r3, [pc, #48]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 8002036:	2200      	movs	r2, #0
 8002038:	709a      	strb	r2, [r3, #2]
			t.ml = 0;
 800203a:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <TIM1_BRK_TIM15_IRQHandler+0x104>)
 800203c:	2200      	movs	r2, #0
 800203e:	70da      	strb	r2, [r3, #3]
		}

	}


TIM15->SR &= ~0x0001; // Clear interrupt bit
 8002040:	4b0a      	ldr	r3, [pc, #40]	; (800206c <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	4a09      	ldr	r2, [pc, #36]	; (800206c <TIM1_BRK_TIM15_IRQHandler+0x108>)
 8002046:	f023 0301 	bic.w	r3, r3, #1
 800204a:	6113      	str	r3, [r2, #16]
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	200001d8 	.word	0x200001d8
 800205c:	200001e4 	.word	0x200001e4
 8002060:	20000209 	.word	0x20000209
 8002064:	200001c8 	.word	0x200001c8
 8002068:	200001bc 	.word	0x200001bc
 800206c:	40014000 	.word	0x40014000

08002070 <drawTime>:

void drawTime(){
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b08b      	sub	sp, #44	; 0x2c
 8002074:	af02      	add	r7, sp, #8

	int x = t.sk + (t.mn * 60);
 8002076:	4b58      	ldr	r3, [pc, #352]	; (80021d8 <drawTime+0x168>)
 8002078:	789b      	ldrb	r3, [r3, #2]
 800207a:	b25b      	sxtb	r3, r3
 800207c:	4619      	mov	r1, r3
 800207e:	4b56      	ldr	r3, [pc, #344]	; (80021d8 <drawTime+0x168>)
 8002080:	785b      	ldrb	r3, [r3, #1]
 8002082:	b25b      	sxtb	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	4613      	mov	r3, r2
 8002088:	011b      	lsls	r3, r3, #4
 800208a:	1a9b      	subs	r3, r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	440b      	add	r3, r1
 8002090:	607b      	str	r3, [r7, #4]
	int y = 40;
 8002092:	2328      	movs	r3, #40	; 0x28
 8002094:	603b      	str	r3, [r7, #0]

	gotoxy(15,1);
 8002096:	2101      	movs	r1, #1
 8002098:	200f      	movs	r0, #15
 800209a:	f7ff fc1b 	bl	80018d4 <gotoxy>
	printf("%02d:%02d:%02d | %d | %03d", t.mn, t.sk, t.ml, t.state,x);
 800209e:	4b4e      	ldr	r3, [pc, #312]	; (80021d8 <drawTime+0x168>)
 80020a0:	785b      	ldrb	r3, [r3, #1]
 80020a2:	b25b      	sxtb	r3, r3
 80020a4:	4619      	mov	r1, r3
 80020a6:	4b4c      	ldr	r3, [pc, #304]	; (80021d8 <drawTime+0x168>)
 80020a8:	789b      	ldrb	r3, [r3, #2]
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	4618      	mov	r0, r3
 80020ae:	4b4a      	ldr	r3, [pc, #296]	; (80021d8 <drawTime+0x168>)
 80020b0:	78db      	ldrb	r3, [r3, #3]
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	461c      	mov	r4, r3
 80020b6:	4b48      	ldr	r3, [pc, #288]	; (80021d8 <drawTime+0x168>)
 80020b8:	791b      	ldrb	r3, [r3, #4]
 80020ba:	b25b      	sxtb	r3, r3
 80020bc:	461a      	mov	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	9301      	str	r3, [sp, #4]
 80020c2:	9200      	str	r2, [sp, #0]
 80020c4:	4623      	mov	r3, r4
 80020c6:	4602      	mov	r2, r0
 80020c8:	4844      	ldr	r0, [pc, #272]	; (80021dc <drawTime+0x16c>)
 80020ca:	f000 f91f 	bl	800230c <iprintf>
//	gotoxy(2,3);
//	for (int i = 0; i < 40; i++){
//		printf("%c",32);
//	}

	gotoxy(2,3);
 80020ce:	2103      	movs	r1, #3
 80020d0:	2002      	movs	r0, #2
 80020d2:	f7ff fbff 	bl	80018d4 <gotoxy>
	t.state ? blink(1): blink(0);
 80020d6:	4b40      	ldr	r3, [pc, #256]	; (80021d8 <drawTime+0x168>)
 80020d8:	791b      	ldrb	r3, [r3, #4]
 80020da:	b25b      	sxtb	r3, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <drawTime+0x78>
 80020e0:	2001      	movs	r0, #1
 80020e2:	f7ff fc09 	bl	80018f8 <blink>
 80020e6:	e002      	b.n	80020ee <drawTime+0x7e>
 80020e8:	2000      	movs	r0, #0
 80020ea:	f7ff fc05 	bl	80018f8 <blink>
	if (x>=80){
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b4f      	cmp	r3, #79	; 0x4f
 80020f2:	dd21      	ble.n	8002138 <drawTime+0xc8>
		fgcolor(2); // green
 80020f4:	2002      	movs	r0, #2
 80020f6:	f7ff fbad 	bl	8001854 <fgcolor>
		for (int i = 0; i < x-80; i++){
 80020fa:	2300      	movs	r3, #0
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	e005      	b.n	800210c <drawTime+0x9c>
			printf("%c",178);
 8002100:	20b2      	movs	r0, #178	; 0xb2
 8002102:	f000 f91b 	bl	800233c <putchar>
		for (int i = 0; i < x-80; i++){
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3301      	adds	r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3b50      	subs	r3, #80	; 0x50
 8002110:	69fa      	ldr	r2, [r7, #28]
 8002112:	429a      	cmp	r2, r3
 8002114:	dbf4      	blt.n	8002100 <drawTime+0x90>
		}
		fgcolor(11); // yellow
 8002116:	200b      	movs	r0, #11
 8002118:	f7ff fb9c 	bl	8001854 <fgcolor>
		for (int i = x-80; i < 40; i++){
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3b50      	subs	r3, #80	; 0x50
 8002120:	61bb      	str	r3, [r7, #24]
 8002122:	e005      	b.n	8002130 <drawTime+0xc0>
			printf("%c",178);
 8002124:	20b2      	movs	r0, #178	; 0xb2
 8002126:	f000 f909 	bl	800233c <putchar>
		for (int i = x-80; i < 40; i++){
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	3301      	adds	r3, #1
 800212e:	61bb      	str	r3, [r7, #24]
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	2b27      	cmp	r3, #39	; 0x27
 8002134:	ddf6      	ble.n	8002124 <drawTime+0xb4>
 8002136:	e046      	b.n	80021c6 <drawTime+0x156>
		}
	}
	else if (x>=40){
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b27      	cmp	r3, #39	; 0x27
 800213c:	dd21      	ble.n	8002182 <drawTime+0x112>
		fgcolor(11); // yellow
 800213e:	200b      	movs	r0, #11
 8002140:	f7ff fb88 	bl	8001854 <fgcolor>
		for (int i = 0; i < x-40; i++){
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
 8002148:	e005      	b.n	8002156 <drawTime+0xe6>
			printf("%c",178);
 800214a:	20b2      	movs	r0, #178	; 0xb2
 800214c:	f000 f8f6 	bl	800233c <putchar>
		for (int i = 0; i < x-40; i++){
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	3301      	adds	r3, #1
 8002154:	617b      	str	r3, [r7, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3b28      	subs	r3, #40	; 0x28
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	429a      	cmp	r2, r3
 800215e:	dbf4      	blt.n	800214a <drawTime+0xda>
		}
		fgcolor(1); // red
 8002160:	2001      	movs	r0, #1
 8002162:	f7ff fb77 	bl	8001854 <fgcolor>
		for (int i = x-40; i < 40; i++){
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	3b28      	subs	r3, #40	; 0x28
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	e005      	b.n	800217a <drawTime+0x10a>
			printf("%c",178);
 800216e:	20b2      	movs	r0, #178	; 0xb2
 8002170:	f000 f8e4 	bl	800233c <putchar>
		for (int i = x-40; i < 40; i++){
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	3301      	adds	r3, #1
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	2b27      	cmp	r3, #39	; 0x27
 800217e:	ddf6      	ble.n	800216e <drawTime+0xfe>
 8002180:	e021      	b.n	80021c6 <drawTime+0x156>
		}
	}
	else if (x<40){
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b27      	cmp	r3, #39	; 0x27
 8002186:	dc1e      	bgt.n	80021c6 <drawTime+0x156>
		fgcolor(1); // red
 8002188:	2001      	movs	r0, #1
 800218a:	f7ff fb63 	bl	8001854 <fgcolor>
		for (int i = 0; i < x; i++){
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	e005      	b.n	80021a0 <drawTime+0x130>
			printf("%c",178);
 8002194:	20b2      	movs	r0, #178	; 0xb2
 8002196:	f000 f8d1 	bl	800233c <putchar>
		for (int i = 0; i < x; i++){
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3301      	adds	r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	dbf5      	blt.n	8002194 <drawTime+0x124>
		}
		blink(0);
 80021a8:	2000      	movs	r0, #0
 80021aa:	f7ff fba5 	bl	80018f8 <blink>
		for (int i = x; i < 40; i++){
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	60bb      	str	r3, [r7, #8]
 80021b2:	e005      	b.n	80021c0 <drawTime+0x150>
			printf("%c",32);
 80021b4:	2020      	movs	r0, #32
 80021b6:	f000 f8c1 	bl	800233c <putchar>
		for (int i = x; i < 40; i++){
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	3301      	adds	r3, #1
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	2b27      	cmp	r3, #39	; 0x27
 80021c4:	ddf6      	ble.n	80021b4 <drawTime+0x144>
		}
	}

	blink(0);
 80021c6:	2000      	movs	r0, #0
 80021c8:	f7ff fb96 	bl	80018f8 <blink>
	resetbgcolor();
 80021cc:	f7ff fb5e 	bl	800188c <resetbgcolor>

}
 80021d0:	bf00      	nop
 80021d2:	3724      	adds	r7, #36	; 0x24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd90      	pop	{r4, r7, pc}
 80021d8:	200001bc 	.word	0x200001bc
 80021dc:	080034b4 	.word	0x080034b4

080021e0 <resetTime>:

		gotoxy(x1+21,y1+2+i);
		printf("%01d:%02d:%02d.%02d", d, c, b, a);
}

void resetTime(){
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
	t.ml = 0;
 80021e4:	4b08      	ldr	r3, [pc, #32]	; (8002208 <resetTime+0x28>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	70da      	strb	r2, [r3, #3]
	t.sk = 0;
 80021ea:	4b07      	ldr	r3, [pc, #28]	; (8002208 <resetTime+0x28>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	709a      	strb	r2, [r3, #2]
	t.mn = 2;
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <resetTime+0x28>)
 80021f2:	2202      	movs	r2, #2
 80021f4:	705a      	strb	r2, [r3, #1]
	t.hr = 0;
 80021f6:	4b04      	ldr	r3, [pc, #16]	; (8002208 <resetTime+0x28>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	701a      	strb	r2, [r3, #0]
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	200001bc 	.word	0x200001bc

0800220c <timeControll>:


void timeControll(){
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0

	readJoystick();
 8002210:	f7ff f97c 	bl	800150c <readJoystick>

	if(joy.up){
 8002214:	4b0d      	ldr	r3, [pc, #52]	; (800224c <timeControll+0x40>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	b25b      	sxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d003      	beq.n	8002226 <timeControll+0x1a>
		t.state = 0;
 800221e:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <timeControll+0x44>)
 8002220:	2200      	movs	r2, #0
 8002222:	711a      	strb	r2, [r3, #4]
		resetTime();
	}



}
 8002224:	e00f      	b.n	8002246 <timeControll+0x3a>
	else if (joy.down){
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <timeControll+0x40>)
 8002228:	785b      	ldrb	r3, [r3, #1]
 800222a:	b25b      	sxtb	r3, r3
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <timeControll+0x2c>
		t.state = 1;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <timeControll+0x44>)
 8002232:	2201      	movs	r2, #1
 8002234:	711a      	strb	r2, [r3, #4]
}
 8002236:	e006      	b.n	8002246 <timeControll+0x3a>
	else if (joy.right){
 8002238:	4b04      	ldr	r3, [pc, #16]	; (800224c <timeControll+0x40>)
 800223a:	78db      	ldrb	r3, [r3, #3]
 800223c:	b25b      	sxtb	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <timeControll+0x3a>
		resetTime();
 8002242:	f7ff ffcd 	bl	80021e0 <resetTime>
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200001e8 	.word	0x200001e8
 8002250:	200001bc 	.word	0x200001bc

08002254 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002254:	480d      	ldr	r0, [pc, #52]	; (800228c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002256:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002258:	480d      	ldr	r0, [pc, #52]	; (8002290 <LoopForever+0x6>)
  ldr r1, =_edata
 800225a:	490e      	ldr	r1, [pc, #56]	; (8002294 <LoopForever+0xa>)
  ldr r2, =_sidata
 800225c:	4a0e      	ldr	r2, [pc, #56]	; (8002298 <LoopForever+0xe>)
  movs r3, #0
 800225e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002260:	e002      	b.n	8002268 <LoopCopyDataInit>

08002262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002266:	3304      	adds	r3, #4

08002268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800226a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800226c:	d3f9      	bcc.n	8002262 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800226e:	4a0b      	ldr	r2, [pc, #44]	; (800229c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002270:	4c0b      	ldr	r4, [pc, #44]	; (80022a0 <LoopForever+0x16>)
  movs r3, #0
 8002272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002274:	e001      	b.n	800227a <LoopFillZerobss>

08002276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002278:	3204      	adds	r2, #4

0800227a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800227a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800227c:	d3fb      	bcc.n	8002276 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800227e:	f7ff fd71 	bl	8001d64 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002282:	f000 f817 	bl	80022b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002286:	f7ff fc93 	bl	8001bb0 <main>

0800228a <LoopForever>:

LoopForever:
    b LoopForever
 800228a:	e7fe      	b.n	800228a <LoopForever>
  ldr   r0, =_estack
 800228c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002290:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002294:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002298:	080035d8 	.word	0x080035d8
  ldr r2, =_sbss
 800229c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80022a0:	2000022c 	.word	0x2000022c

080022a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022a4:	e7fe      	b.n	80022a4 <ADC1_2_IRQHandler>
	...

080022a8 <__errno>:
 80022a8:	4b01      	ldr	r3, [pc, #4]	; (80022b0 <__errno+0x8>)
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	2000002c 	.word	0x2000002c

080022b4 <__libc_init_array>:
 80022b4:	b570      	push	{r4, r5, r6, lr}
 80022b6:	4d0d      	ldr	r5, [pc, #52]	; (80022ec <__libc_init_array+0x38>)
 80022b8:	4c0d      	ldr	r4, [pc, #52]	; (80022f0 <__libc_init_array+0x3c>)
 80022ba:	1b64      	subs	r4, r4, r5
 80022bc:	10a4      	asrs	r4, r4, #2
 80022be:	2600      	movs	r6, #0
 80022c0:	42a6      	cmp	r6, r4
 80022c2:	d109      	bne.n	80022d8 <__libc_init_array+0x24>
 80022c4:	4d0b      	ldr	r5, [pc, #44]	; (80022f4 <__libc_init_array+0x40>)
 80022c6:	4c0c      	ldr	r4, [pc, #48]	; (80022f8 <__libc_init_array+0x44>)
 80022c8:	f001 f898 	bl	80033fc <_init>
 80022cc:	1b64      	subs	r4, r4, r5
 80022ce:	10a4      	asrs	r4, r4, #2
 80022d0:	2600      	movs	r6, #0
 80022d2:	42a6      	cmp	r6, r4
 80022d4:	d105      	bne.n	80022e2 <__libc_init_array+0x2e>
 80022d6:	bd70      	pop	{r4, r5, r6, pc}
 80022d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80022dc:	4798      	blx	r3
 80022de:	3601      	adds	r6, #1
 80022e0:	e7ee      	b.n	80022c0 <__libc_init_array+0xc>
 80022e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80022e6:	4798      	blx	r3
 80022e8:	3601      	adds	r6, #1
 80022ea:	e7f2      	b.n	80022d2 <__libc_init_array+0x1e>
 80022ec:	080035d0 	.word	0x080035d0
 80022f0:	080035d0 	.word	0x080035d0
 80022f4:	080035d0 	.word	0x080035d0
 80022f8:	080035d4 	.word	0x080035d4

080022fc <memset>:
 80022fc:	4402      	add	r2, r0
 80022fe:	4603      	mov	r3, r0
 8002300:	4293      	cmp	r3, r2
 8002302:	d100      	bne.n	8002306 <memset+0xa>
 8002304:	4770      	bx	lr
 8002306:	f803 1b01 	strb.w	r1, [r3], #1
 800230a:	e7f9      	b.n	8002300 <memset+0x4>

0800230c <iprintf>:
 800230c:	b40f      	push	{r0, r1, r2, r3}
 800230e:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <iprintf+0x2c>)
 8002310:	b513      	push	{r0, r1, r4, lr}
 8002312:	681c      	ldr	r4, [r3, #0]
 8002314:	b124      	cbz	r4, 8002320 <iprintf+0x14>
 8002316:	69a3      	ldr	r3, [r4, #24]
 8002318:	b913      	cbnz	r3, 8002320 <iprintf+0x14>
 800231a:	4620      	mov	r0, r4
 800231c:	f000 fa0c 	bl	8002738 <__sinit>
 8002320:	ab05      	add	r3, sp, #20
 8002322:	9a04      	ldr	r2, [sp, #16]
 8002324:	68a1      	ldr	r1, [r4, #8]
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	4620      	mov	r0, r4
 800232a:	f000 fbe5 	bl	8002af8 <_vfiprintf_r>
 800232e:	b002      	add	sp, #8
 8002330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002334:	b004      	add	sp, #16
 8002336:	4770      	bx	lr
 8002338:	2000002c 	.word	0x2000002c

0800233c <putchar>:
 800233c:	4b09      	ldr	r3, [pc, #36]	; (8002364 <putchar+0x28>)
 800233e:	b513      	push	{r0, r1, r4, lr}
 8002340:	681c      	ldr	r4, [r3, #0]
 8002342:	4601      	mov	r1, r0
 8002344:	b134      	cbz	r4, 8002354 <putchar+0x18>
 8002346:	69a3      	ldr	r3, [r4, #24]
 8002348:	b923      	cbnz	r3, 8002354 <putchar+0x18>
 800234a:	9001      	str	r0, [sp, #4]
 800234c:	4620      	mov	r0, r4
 800234e:	f000 f9f3 	bl	8002738 <__sinit>
 8002352:	9901      	ldr	r1, [sp, #4]
 8002354:	68a2      	ldr	r2, [r4, #8]
 8002356:	4620      	mov	r0, r4
 8002358:	b002      	add	sp, #8
 800235a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800235e:	f000 be8f 	b.w	8003080 <_putc_r>
 8002362:	bf00      	nop
 8002364:	2000002c 	.word	0x2000002c

08002368 <setbuf>:
 8002368:	2900      	cmp	r1, #0
 800236a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236e:	bf0c      	ite	eq
 8002370:	2202      	moveq	r2, #2
 8002372:	2200      	movne	r2, #0
 8002374:	f000 b800 	b.w	8002378 <setvbuf>

08002378 <setvbuf>:
 8002378:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800237c:	461d      	mov	r5, r3
 800237e:	4b5d      	ldr	r3, [pc, #372]	; (80024f4 <setvbuf+0x17c>)
 8002380:	681f      	ldr	r7, [r3, #0]
 8002382:	4604      	mov	r4, r0
 8002384:	460e      	mov	r6, r1
 8002386:	4690      	mov	r8, r2
 8002388:	b127      	cbz	r7, 8002394 <setvbuf+0x1c>
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	b913      	cbnz	r3, 8002394 <setvbuf+0x1c>
 800238e:	4638      	mov	r0, r7
 8002390:	f000 f9d2 	bl	8002738 <__sinit>
 8002394:	4b58      	ldr	r3, [pc, #352]	; (80024f8 <setvbuf+0x180>)
 8002396:	429c      	cmp	r4, r3
 8002398:	d167      	bne.n	800246a <setvbuf+0xf2>
 800239a:	687c      	ldr	r4, [r7, #4]
 800239c:	f1b8 0f02 	cmp.w	r8, #2
 80023a0:	d006      	beq.n	80023b0 <setvbuf+0x38>
 80023a2:	f1b8 0f01 	cmp.w	r8, #1
 80023a6:	f200 809f 	bhi.w	80024e8 <setvbuf+0x170>
 80023aa:	2d00      	cmp	r5, #0
 80023ac:	f2c0 809c 	blt.w	80024e8 <setvbuf+0x170>
 80023b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80023b2:	07db      	lsls	r3, r3, #31
 80023b4:	d405      	bmi.n	80023c2 <setvbuf+0x4a>
 80023b6:	89a3      	ldrh	r3, [r4, #12]
 80023b8:	0598      	lsls	r0, r3, #22
 80023ba:	d402      	bmi.n	80023c2 <setvbuf+0x4a>
 80023bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80023be:	f000 fa59 	bl	8002874 <__retarget_lock_acquire_recursive>
 80023c2:	4621      	mov	r1, r4
 80023c4:	4638      	mov	r0, r7
 80023c6:	f000 f923 	bl	8002610 <_fflush_r>
 80023ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023cc:	b141      	cbz	r1, 80023e0 <setvbuf+0x68>
 80023ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80023d2:	4299      	cmp	r1, r3
 80023d4:	d002      	beq.n	80023dc <setvbuf+0x64>
 80023d6:	4638      	mov	r0, r7
 80023d8:	f000 faba 	bl	8002950 <_free_r>
 80023dc:	2300      	movs	r3, #0
 80023de:	6363      	str	r3, [r4, #52]	; 0x34
 80023e0:	2300      	movs	r3, #0
 80023e2:	61a3      	str	r3, [r4, #24]
 80023e4:	6063      	str	r3, [r4, #4]
 80023e6:	89a3      	ldrh	r3, [r4, #12]
 80023e8:	0619      	lsls	r1, r3, #24
 80023ea:	d503      	bpl.n	80023f4 <setvbuf+0x7c>
 80023ec:	6921      	ldr	r1, [r4, #16]
 80023ee:	4638      	mov	r0, r7
 80023f0:	f000 faae 	bl	8002950 <_free_r>
 80023f4:	89a3      	ldrh	r3, [r4, #12]
 80023f6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80023fa:	f023 0303 	bic.w	r3, r3, #3
 80023fe:	f1b8 0f02 	cmp.w	r8, #2
 8002402:	81a3      	strh	r3, [r4, #12]
 8002404:	d06c      	beq.n	80024e0 <setvbuf+0x168>
 8002406:	ab01      	add	r3, sp, #4
 8002408:	466a      	mov	r2, sp
 800240a:	4621      	mov	r1, r4
 800240c:	4638      	mov	r0, r7
 800240e:	f000 fa33 	bl	8002878 <__swhatbuf_r>
 8002412:	89a3      	ldrh	r3, [r4, #12]
 8002414:	4318      	orrs	r0, r3
 8002416:	81a0      	strh	r0, [r4, #12]
 8002418:	2d00      	cmp	r5, #0
 800241a:	d130      	bne.n	800247e <setvbuf+0x106>
 800241c:	9d00      	ldr	r5, [sp, #0]
 800241e:	4628      	mov	r0, r5
 8002420:	f000 fa8e 	bl	8002940 <malloc>
 8002424:	4606      	mov	r6, r0
 8002426:	2800      	cmp	r0, #0
 8002428:	d155      	bne.n	80024d6 <setvbuf+0x15e>
 800242a:	f8dd 9000 	ldr.w	r9, [sp]
 800242e:	45a9      	cmp	r9, r5
 8002430:	d14a      	bne.n	80024c8 <setvbuf+0x150>
 8002432:	f04f 35ff 	mov.w	r5, #4294967295
 8002436:	2200      	movs	r2, #0
 8002438:	60a2      	str	r2, [r4, #8]
 800243a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800243e:	6022      	str	r2, [r4, #0]
 8002440:	6122      	str	r2, [r4, #16]
 8002442:	2201      	movs	r2, #1
 8002444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002448:	6162      	str	r2, [r4, #20]
 800244a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800244c:	f043 0302 	orr.w	r3, r3, #2
 8002450:	07d2      	lsls	r2, r2, #31
 8002452:	81a3      	strh	r3, [r4, #12]
 8002454:	d405      	bmi.n	8002462 <setvbuf+0xea>
 8002456:	f413 7f00 	tst.w	r3, #512	; 0x200
 800245a:	d102      	bne.n	8002462 <setvbuf+0xea>
 800245c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800245e:	f000 fa0a 	bl	8002876 <__retarget_lock_release_recursive>
 8002462:	4628      	mov	r0, r5
 8002464:	b003      	add	sp, #12
 8002466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800246a:	4b24      	ldr	r3, [pc, #144]	; (80024fc <setvbuf+0x184>)
 800246c:	429c      	cmp	r4, r3
 800246e:	d101      	bne.n	8002474 <setvbuf+0xfc>
 8002470:	68bc      	ldr	r4, [r7, #8]
 8002472:	e793      	b.n	800239c <setvbuf+0x24>
 8002474:	4b22      	ldr	r3, [pc, #136]	; (8002500 <setvbuf+0x188>)
 8002476:	429c      	cmp	r4, r3
 8002478:	bf08      	it	eq
 800247a:	68fc      	ldreq	r4, [r7, #12]
 800247c:	e78e      	b.n	800239c <setvbuf+0x24>
 800247e:	2e00      	cmp	r6, #0
 8002480:	d0cd      	beq.n	800241e <setvbuf+0xa6>
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	b913      	cbnz	r3, 800248c <setvbuf+0x114>
 8002486:	4638      	mov	r0, r7
 8002488:	f000 f956 	bl	8002738 <__sinit>
 800248c:	f1b8 0f01 	cmp.w	r8, #1
 8002490:	bf08      	it	eq
 8002492:	89a3      	ldrheq	r3, [r4, #12]
 8002494:	6026      	str	r6, [r4, #0]
 8002496:	bf04      	itt	eq
 8002498:	f043 0301 	orreq.w	r3, r3, #1
 800249c:	81a3      	strheq	r3, [r4, #12]
 800249e:	89a2      	ldrh	r2, [r4, #12]
 80024a0:	f012 0308 	ands.w	r3, r2, #8
 80024a4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80024a8:	d01c      	beq.n	80024e4 <setvbuf+0x16c>
 80024aa:	07d3      	lsls	r3, r2, #31
 80024ac:	bf41      	itttt	mi
 80024ae:	2300      	movmi	r3, #0
 80024b0:	426d      	negmi	r5, r5
 80024b2:	60a3      	strmi	r3, [r4, #8]
 80024b4:	61a5      	strmi	r5, [r4, #24]
 80024b6:	bf58      	it	pl
 80024b8:	60a5      	strpl	r5, [r4, #8]
 80024ba:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80024bc:	f015 0501 	ands.w	r5, r5, #1
 80024c0:	d115      	bne.n	80024ee <setvbuf+0x176>
 80024c2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80024c6:	e7c8      	b.n	800245a <setvbuf+0xe2>
 80024c8:	4648      	mov	r0, r9
 80024ca:	f000 fa39 	bl	8002940 <malloc>
 80024ce:	4606      	mov	r6, r0
 80024d0:	2800      	cmp	r0, #0
 80024d2:	d0ae      	beq.n	8002432 <setvbuf+0xba>
 80024d4:	464d      	mov	r5, r9
 80024d6:	89a3      	ldrh	r3, [r4, #12]
 80024d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024dc:	81a3      	strh	r3, [r4, #12]
 80024de:	e7d0      	b.n	8002482 <setvbuf+0x10a>
 80024e0:	2500      	movs	r5, #0
 80024e2:	e7a8      	b.n	8002436 <setvbuf+0xbe>
 80024e4:	60a3      	str	r3, [r4, #8]
 80024e6:	e7e8      	b.n	80024ba <setvbuf+0x142>
 80024e8:	f04f 35ff 	mov.w	r5, #4294967295
 80024ec:	e7b9      	b.n	8002462 <setvbuf+0xea>
 80024ee:	2500      	movs	r5, #0
 80024f0:	e7b7      	b.n	8002462 <setvbuf+0xea>
 80024f2:	bf00      	nop
 80024f4:	2000002c 	.word	0x2000002c
 80024f8:	0800355c 	.word	0x0800355c
 80024fc:	0800357c 	.word	0x0800357c
 8002500:	0800353c 	.word	0x0800353c

08002504 <__sflush_r>:
 8002504:	898a      	ldrh	r2, [r1, #12]
 8002506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800250a:	4605      	mov	r5, r0
 800250c:	0710      	lsls	r0, r2, #28
 800250e:	460c      	mov	r4, r1
 8002510:	d458      	bmi.n	80025c4 <__sflush_r+0xc0>
 8002512:	684b      	ldr	r3, [r1, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	dc05      	bgt.n	8002524 <__sflush_r+0x20>
 8002518:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800251a:	2b00      	cmp	r3, #0
 800251c:	dc02      	bgt.n	8002524 <__sflush_r+0x20>
 800251e:	2000      	movs	r0, #0
 8002520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002524:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002526:	2e00      	cmp	r6, #0
 8002528:	d0f9      	beq.n	800251e <__sflush_r+0x1a>
 800252a:	2300      	movs	r3, #0
 800252c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002530:	682f      	ldr	r7, [r5, #0]
 8002532:	602b      	str	r3, [r5, #0]
 8002534:	d032      	beq.n	800259c <__sflush_r+0x98>
 8002536:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002538:	89a3      	ldrh	r3, [r4, #12]
 800253a:	075a      	lsls	r2, r3, #29
 800253c:	d505      	bpl.n	800254a <__sflush_r+0x46>
 800253e:	6863      	ldr	r3, [r4, #4]
 8002540:	1ac0      	subs	r0, r0, r3
 8002542:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002544:	b10b      	cbz	r3, 800254a <__sflush_r+0x46>
 8002546:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002548:	1ac0      	subs	r0, r0, r3
 800254a:	2300      	movs	r3, #0
 800254c:	4602      	mov	r2, r0
 800254e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002550:	6a21      	ldr	r1, [r4, #32]
 8002552:	4628      	mov	r0, r5
 8002554:	47b0      	blx	r6
 8002556:	1c43      	adds	r3, r0, #1
 8002558:	89a3      	ldrh	r3, [r4, #12]
 800255a:	d106      	bne.n	800256a <__sflush_r+0x66>
 800255c:	6829      	ldr	r1, [r5, #0]
 800255e:	291d      	cmp	r1, #29
 8002560:	d82c      	bhi.n	80025bc <__sflush_r+0xb8>
 8002562:	4a2a      	ldr	r2, [pc, #168]	; (800260c <__sflush_r+0x108>)
 8002564:	40ca      	lsrs	r2, r1
 8002566:	07d6      	lsls	r6, r2, #31
 8002568:	d528      	bpl.n	80025bc <__sflush_r+0xb8>
 800256a:	2200      	movs	r2, #0
 800256c:	6062      	str	r2, [r4, #4]
 800256e:	04d9      	lsls	r1, r3, #19
 8002570:	6922      	ldr	r2, [r4, #16]
 8002572:	6022      	str	r2, [r4, #0]
 8002574:	d504      	bpl.n	8002580 <__sflush_r+0x7c>
 8002576:	1c42      	adds	r2, r0, #1
 8002578:	d101      	bne.n	800257e <__sflush_r+0x7a>
 800257a:	682b      	ldr	r3, [r5, #0]
 800257c:	b903      	cbnz	r3, 8002580 <__sflush_r+0x7c>
 800257e:	6560      	str	r0, [r4, #84]	; 0x54
 8002580:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002582:	602f      	str	r7, [r5, #0]
 8002584:	2900      	cmp	r1, #0
 8002586:	d0ca      	beq.n	800251e <__sflush_r+0x1a>
 8002588:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800258c:	4299      	cmp	r1, r3
 800258e:	d002      	beq.n	8002596 <__sflush_r+0x92>
 8002590:	4628      	mov	r0, r5
 8002592:	f000 f9dd 	bl	8002950 <_free_r>
 8002596:	2000      	movs	r0, #0
 8002598:	6360      	str	r0, [r4, #52]	; 0x34
 800259a:	e7c1      	b.n	8002520 <__sflush_r+0x1c>
 800259c:	6a21      	ldr	r1, [r4, #32]
 800259e:	2301      	movs	r3, #1
 80025a0:	4628      	mov	r0, r5
 80025a2:	47b0      	blx	r6
 80025a4:	1c41      	adds	r1, r0, #1
 80025a6:	d1c7      	bne.n	8002538 <__sflush_r+0x34>
 80025a8:	682b      	ldr	r3, [r5, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0c4      	beq.n	8002538 <__sflush_r+0x34>
 80025ae:	2b1d      	cmp	r3, #29
 80025b0:	d001      	beq.n	80025b6 <__sflush_r+0xb2>
 80025b2:	2b16      	cmp	r3, #22
 80025b4:	d101      	bne.n	80025ba <__sflush_r+0xb6>
 80025b6:	602f      	str	r7, [r5, #0]
 80025b8:	e7b1      	b.n	800251e <__sflush_r+0x1a>
 80025ba:	89a3      	ldrh	r3, [r4, #12]
 80025bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c0:	81a3      	strh	r3, [r4, #12]
 80025c2:	e7ad      	b.n	8002520 <__sflush_r+0x1c>
 80025c4:	690f      	ldr	r7, [r1, #16]
 80025c6:	2f00      	cmp	r7, #0
 80025c8:	d0a9      	beq.n	800251e <__sflush_r+0x1a>
 80025ca:	0793      	lsls	r3, r2, #30
 80025cc:	680e      	ldr	r6, [r1, #0]
 80025ce:	bf08      	it	eq
 80025d0:	694b      	ldreq	r3, [r1, #20]
 80025d2:	600f      	str	r7, [r1, #0]
 80025d4:	bf18      	it	ne
 80025d6:	2300      	movne	r3, #0
 80025d8:	eba6 0807 	sub.w	r8, r6, r7
 80025dc:	608b      	str	r3, [r1, #8]
 80025de:	f1b8 0f00 	cmp.w	r8, #0
 80025e2:	dd9c      	ble.n	800251e <__sflush_r+0x1a>
 80025e4:	6a21      	ldr	r1, [r4, #32]
 80025e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80025e8:	4643      	mov	r3, r8
 80025ea:	463a      	mov	r2, r7
 80025ec:	4628      	mov	r0, r5
 80025ee:	47b0      	blx	r6
 80025f0:	2800      	cmp	r0, #0
 80025f2:	dc06      	bgt.n	8002602 <__sflush_r+0xfe>
 80025f4:	89a3      	ldrh	r3, [r4, #12]
 80025f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025fa:	81a3      	strh	r3, [r4, #12]
 80025fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002600:	e78e      	b.n	8002520 <__sflush_r+0x1c>
 8002602:	4407      	add	r7, r0
 8002604:	eba8 0800 	sub.w	r8, r8, r0
 8002608:	e7e9      	b.n	80025de <__sflush_r+0xda>
 800260a:	bf00      	nop
 800260c:	20400001 	.word	0x20400001

08002610 <_fflush_r>:
 8002610:	b538      	push	{r3, r4, r5, lr}
 8002612:	690b      	ldr	r3, [r1, #16]
 8002614:	4605      	mov	r5, r0
 8002616:	460c      	mov	r4, r1
 8002618:	b913      	cbnz	r3, 8002620 <_fflush_r+0x10>
 800261a:	2500      	movs	r5, #0
 800261c:	4628      	mov	r0, r5
 800261e:	bd38      	pop	{r3, r4, r5, pc}
 8002620:	b118      	cbz	r0, 800262a <_fflush_r+0x1a>
 8002622:	6983      	ldr	r3, [r0, #24]
 8002624:	b90b      	cbnz	r3, 800262a <_fflush_r+0x1a>
 8002626:	f000 f887 	bl	8002738 <__sinit>
 800262a:	4b14      	ldr	r3, [pc, #80]	; (800267c <_fflush_r+0x6c>)
 800262c:	429c      	cmp	r4, r3
 800262e:	d11b      	bne.n	8002668 <_fflush_r+0x58>
 8002630:	686c      	ldr	r4, [r5, #4]
 8002632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0ef      	beq.n	800261a <_fflush_r+0xa>
 800263a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800263c:	07d0      	lsls	r0, r2, #31
 800263e:	d404      	bmi.n	800264a <_fflush_r+0x3a>
 8002640:	0599      	lsls	r1, r3, #22
 8002642:	d402      	bmi.n	800264a <_fflush_r+0x3a>
 8002644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002646:	f000 f915 	bl	8002874 <__retarget_lock_acquire_recursive>
 800264a:	4628      	mov	r0, r5
 800264c:	4621      	mov	r1, r4
 800264e:	f7ff ff59 	bl	8002504 <__sflush_r>
 8002652:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002654:	07da      	lsls	r2, r3, #31
 8002656:	4605      	mov	r5, r0
 8002658:	d4e0      	bmi.n	800261c <_fflush_r+0xc>
 800265a:	89a3      	ldrh	r3, [r4, #12]
 800265c:	059b      	lsls	r3, r3, #22
 800265e:	d4dd      	bmi.n	800261c <_fflush_r+0xc>
 8002660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002662:	f000 f908 	bl	8002876 <__retarget_lock_release_recursive>
 8002666:	e7d9      	b.n	800261c <_fflush_r+0xc>
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <_fflush_r+0x70>)
 800266a:	429c      	cmp	r4, r3
 800266c:	d101      	bne.n	8002672 <_fflush_r+0x62>
 800266e:	68ac      	ldr	r4, [r5, #8]
 8002670:	e7df      	b.n	8002632 <_fflush_r+0x22>
 8002672:	4b04      	ldr	r3, [pc, #16]	; (8002684 <_fflush_r+0x74>)
 8002674:	429c      	cmp	r4, r3
 8002676:	bf08      	it	eq
 8002678:	68ec      	ldreq	r4, [r5, #12]
 800267a:	e7da      	b.n	8002632 <_fflush_r+0x22>
 800267c:	0800355c 	.word	0x0800355c
 8002680:	0800357c 	.word	0x0800357c
 8002684:	0800353c 	.word	0x0800353c

08002688 <std>:
 8002688:	2300      	movs	r3, #0
 800268a:	b510      	push	{r4, lr}
 800268c:	4604      	mov	r4, r0
 800268e:	e9c0 3300 	strd	r3, r3, [r0]
 8002692:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002696:	6083      	str	r3, [r0, #8]
 8002698:	8181      	strh	r1, [r0, #12]
 800269a:	6643      	str	r3, [r0, #100]	; 0x64
 800269c:	81c2      	strh	r2, [r0, #14]
 800269e:	6183      	str	r3, [r0, #24]
 80026a0:	4619      	mov	r1, r3
 80026a2:	2208      	movs	r2, #8
 80026a4:	305c      	adds	r0, #92	; 0x5c
 80026a6:	f7ff fe29 	bl	80022fc <memset>
 80026aa:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <std+0x38>)
 80026ac:	6263      	str	r3, [r4, #36]	; 0x24
 80026ae:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <std+0x3c>)
 80026b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80026b2:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <std+0x40>)
 80026b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <std+0x44>)
 80026b8:	6224      	str	r4, [r4, #32]
 80026ba:	6323      	str	r3, [r4, #48]	; 0x30
 80026bc:	bd10      	pop	{r4, pc}
 80026be:	bf00      	nop
 80026c0:	08003131 	.word	0x08003131
 80026c4:	08003153 	.word	0x08003153
 80026c8:	0800318b 	.word	0x0800318b
 80026cc:	080031af 	.word	0x080031af

080026d0 <_cleanup_r>:
 80026d0:	4901      	ldr	r1, [pc, #4]	; (80026d8 <_cleanup_r+0x8>)
 80026d2:	f000 b8af 	b.w	8002834 <_fwalk_reent>
 80026d6:	bf00      	nop
 80026d8:	08002611 	.word	0x08002611

080026dc <__sfmoreglue>:
 80026dc:	b570      	push	{r4, r5, r6, lr}
 80026de:	1e4a      	subs	r2, r1, #1
 80026e0:	2568      	movs	r5, #104	; 0x68
 80026e2:	4355      	muls	r5, r2
 80026e4:	460e      	mov	r6, r1
 80026e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80026ea:	f000 f981 	bl	80029f0 <_malloc_r>
 80026ee:	4604      	mov	r4, r0
 80026f0:	b140      	cbz	r0, 8002704 <__sfmoreglue+0x28>
 80026f2:	2100      	movs	r1, #0
 80026f4:	e9c0 1600 	strd	r1, r6, [r0]
 80026f8:	300c      	adds	r0, #12
 80026fa:	60a0      	str	r0, [r4, #8]
 80026fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002700:	f7ff fdfc 	bl	80022fc <memset>
 8002704:	4620      	mov	r0, r4
 8002706:	bd70      	pop	{r4, r5, r6, pc}

08002708 <__sfp_lock_acquire>:
 8002708:	4801      	ldr	r0, [pc, #4]	; (8002710 <__sfp_lock_acquire+0x8>)
 800270a:	f000 b8b3 	b.w	8002874 <__retarget_lock_acquire_recursive>
 800270e:	bf00      	nop
 8002710:	20000224 	.word	0x20000224

08002714 <__sfp_lock_release>:
 8002714:	4801      	ldr	r0, [pc, #4]	; (800271c <__sfp_lock_release+0x8>)
 8002716:	f000 b8ae 	b.w	8002876 <__retarget_lock_release_recursive>
 800271a:	bf00      	nop
 800271c:	20000224 	.word	0x20000224

08002720 <__sinit_lock_acquire>:
 8002720:	4801      	ldr	r0, [pc, #4]	; (8002728 <__sinit_lock_acquire+0x8>)
 8002722:	f000 b8a7 	b.w	8002874 <__retarget_lock_acquire_recursive>
 8002726:	bf00      	nop
 8002728:	2000021f 	.word	0x2000021f

0800272c <__sinit_lock_release>:
 800272c:	4801      	ldr	r0, [pc, #4]	; (8002734 <__sinit_lock_release+0x8>)
 800272e:	f000 b8a2 	b.w	8002876 <__retarget_lock_release_recursive>
 8002732:	bf00      	nop
 8002734:	2000021f 	.word	0x2000021f

08002738 <__sinit>:
 8002738:	b510      	push	{r4, lr}
 800273a:	4604      	mov	r4, r0
 800273c:	f7ff fff0 	bl	8002720 <__sinit_lock_acquire>
 8002740:	69a3      	ldr	r3, [r4, #24]
 8002742:	b11b      	cbz	r3, 800274c <__sinit+0x14>
 8002744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002748:	f7ff bff0 	b.w	800272c <__sinit_lock_release>
 800274c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002750:	6523      	str	r3, [r4, #80]	; 0x50
 8002752:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <__sinit+0x68>)
 8002754:	4a13      	ldr	r2, [pc, #76]	; (80027a4 <__sinit+0x6c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	62a2      	str	r2, [r4, #40]	; 0x28
 800275a:	42a3      	cmp	r3, r4
 800275c:	bf04      	itt	eq
 800275e:	2301      	moveq	r3, #1
 8002760:	61a3      	streq	r3, [r4, #24]
 8002762:	4620      	mov	r0, r4
 8002764:	f000 f820 	bl	80027a8 <__sfp>
 8002768:	6060      	str	r0, [r4, #4]
 800276a:	4620      	mov	r0, r4
 800276c:	f000 f81c 	bl	80027a8 <__sfp>
 8002770:	60a0      	str	r0, [r4, #8]
 8002772:	4620      	mov	r0, r4
 8002774:	f000 f818 	bl	80027a8 <__sfp>
 8002778:	2200      	movs	r2, #0
 800277a:	60e0      	str	r0, [r4, #12]
 800277c:	2104      	movs	r1, #4
 800277e:	6860      	ldr	r0, [r4, #4]
 8002780:	f7ff ff82 	bl	8002688 <std>
 8002784:	68a0      	ldr	r0, [r4, #8]
 8002786:	2201      	movs	r2, #1
 8002788:	2109      	movs	r1, #9
 800278a:	f7ff ff7d 	bl	8002688 <std>
 800278e:	68e0      	ldr	r0, [r4, #12]
 8002790:	2202      	movs	r2, #2
 8002792:	2112      	movs	r1, #18
 8002794:	f7ff ff78 	bl	8002688 <std>
 8002798:	2301      	movs	r3, #1
 800279a:	61a3      	str	r3, [r4, #24]
 800279c:	e7d2      	b.n	8002744 <__sinit+0xc>
 800279e:	bf00      	nop
 80027a0:	08003538 	.word	0x08003538
 80027a4:	080026d1 	.word	0x080026d1

080027a8 <__sfp>:
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	4607      	mov	r7, r0
 80027ac:	f7ff ffac 	bl	8002708 <__sfp_lock_acquire>
 80027b0:	4b1e      	ldr	r3, [pc, #120]	; (800282c <__sfp+0x84>)
 80027b2:	681e      	ldr	r6, [r3, #0]
 80027b4:	69b3      	ldr	r3, [r6, #24]
 80027b6:	b913      	cbnz	r3, 80027be <__sfp+0x16>
 80027b8:	4630      	mov	r0, r6
 80027ba:	f7ff ffbd 	bl	8002738 <__sinit>
 80027be:	3648      	adds	r6, #72	; 0x48
 80027c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80027c4:	3b01      	subs	r3, #1
 80027c6:	d503      	bpl.n	80027d0 <__sfp+0x28>
 80027c8:	6833      	ldr	r3, [r6, #0]
 80027ca:	b30b      	cbz	r3, 8002810 <__sfp+0x68>
 80027cc:	6836      	ldr	r6, [r6, #0]
 80027ce:	e7f7      	b.n	80027c0 <__sfp+0x18>
 80027d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80027d4:	b9d5      	cbnz	r5, 800280c <__sfp+0x64>
 80027d6:	4b16      	ldr	r3, [pc, #88]	; (8002830 <__sfp+0x88>)
 80027d8:	60e3      	str	r3, [r4, #12]
 80027da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80027de:	6665      	str	r5, [r4, #100]	; 0x64
 80027e0:	f000 f847 	bl	8002872 <__retarget_lock_init_recursive>
 80027e4:	f7ff ff96 	bl	8002714 <__sfp_lock_release>
 80027e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80027ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80027f0:	6025      	str	r5, [r4, #0]
 80027f2:	61a5      	str	r5, [r4, #24]
 80027f4:	2208      	movs	r2, #8
 80027f6:	4629      	mov	r1, r5
 80027f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80027fc:	f7ff fd7e 	bl	80022fc <memset>
 8002800:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002804:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002808:	4620      	mov	r0, r4
 800280a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800280c:	3468      	adds	r4, #104	; 0x68
 800280e:	e7d9      	b.n	80027c4 <__sfp+0x1c>
 8002810:	2104      	movs	r1, #4
 8002812:	4638      	mov	r0, r7
 8002814:	f7ff ff62 	bl	80026dc <__sfmoreglue>
 8002818:	4604      	mov	r4, r0
 800281a:	6030      	str	r0, [r6, #0]
 800281c:	2800      	cmp	r0, #0
 800281e:	d1d5      	bne.n	80027cc <__sfp+0x24>
 8002820:	f7ff ff78 	bl	8002714 <__sfp_lock_release>
 8002824:	230c      	movs	r3, #12
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	e7ee      	b.n	8002808 <__sfp+0x60>
 800282a:	bf00      	nop
 800282c:	08003538 	.word	0x08003538
 8002830:	ffff0001 	.word	0xffff0001

08002834 <_fwalk_reent>:
 8002834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002838:	4606      	mov	r6, r0
 800283a:	4688      	mov	r8, r1
 800283c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002840:	2700      	movs	r7, #0
 8002842:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002846:	f1b9 0901 	subs.w	r9, r9, #1
 800284a:	d505      	bpl.n	8002858 <_fwalk_reent+0x24>
 800284c:	6824      	ldr	r4, [r4, #0]
 800284e:	2c00      	cmp	r4, #0
 8002850:	d1f7      	bne.n	8002842 <_fwalk_reent+0xe>
 8002852:	4638      	mov	r0, r7
 8002854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002858:	89ab      	ldrh	r3, [r5, #12]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d907      	bls.n	800286e <_fwalk_reent+0x3a>
 800285e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002862:	3301      	adds	r3, #1
 8002864:	d003      	beq.n	800286e <_fwalk_reent+0x3a>
 8002866:	4629      	mov	r1, r5
 8002868:	4630      	mov	r0, r6
 800286a:	47c0      	blx	r8
 800286c:	4307      	orrs	r7, r0
 800286e:	3568      	adds	r5, #104	; 0x68
 8002870:	e7e9      	b.n	8002846 <_fwalk_reent+0x12>

08002872 <__retarget_lock_init_recursive>:
 8002872:	4770      	bx	lr

08002874 <__retarget_lock_acquire_recursive>:
 8002874:	4770      	bx	lr

08002876 <__retarget_lock_release_recursive>:
 8002876:	4770      	bx	lr

08002878 <__swhatbuf_r>:
 8002878:	b570      	push	{r4, r5, r6, lr}
 800287a:	460e      	mov	r6, r1
 800287c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002880:	2900      	cmp	r1, #0
 8002882:	b096      	sub	sp, #88	; 0x58
 8002884:	4614      	mov	r4, r2
 8002886:	461d      	mov	r5, r3
 8002888:	da07      	bge.n	800289a <__swhatbuf_r+0x22>
 800288a:	2300      	movs	r3, #0
 800288c:	602b      	str	r3, [r5, #0]
 800288e:	89b3      	ldrh	r3, [r6, #12]
 8002890:	061a      	lsls	r2, r3, #24
 8002892:	d410      	bmi.n	80028b6 <__swhatbuf_r+0x3e>
 8002894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002898:	e00e      	b.n	80028b8 <__swhatbuf_r+0x40>
 800289a:	466a      	mov	r2, sp
 800289c:	f000 fd5c 	bl	8003358 <_fstat_r>
 80028a0:	2800      	cmp	r0, #0
 80028a2:	dbf2      	blt.n	800288a <__swhatbuf_r+0x12>
 80028a4:	9a01      	ldr	r2, [sp, #4]
 80028a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80028aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80028ae:	425a      	negs	r2, r3
 80028b0:	415a      	adcs	r2, r3
 80028b2:	602a      	str	r2, [r5, #0]
 80028b4:	e7ee      	b.n	8002894 <__swhatbuf_r+0x1c>
 80028b6:	2340      	movs	r3, #64	; 0x40
 80028b8:	2000      	movs	r0, #0
 80028ba:	6023      	str	r3, [r4, #0]
 80028bc:	b016      	add	sp, #88	; 0x58
 80028be:	bd70      	pop	{r4, r5, r6, pc}

080028c0 <__smakebuf_r>:
 80028c0:	898b      	ldrh	r3, [r1, #12]
 80028c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80028c4:	079d      	lsls	r5, r3, #30
 80028c6:	4606      	mov	r6, r0
 80028c8:	460c      	mov	r4, r1
 80028ca:	d507      	bpl.n	80028dc <__smakebuf_r+0x1c>
 80028cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80028d0:	6023      	str	r3, [r4, #0]
 80028d2:	6123      	str	r3, [r4, #16]
 80028d4:	2301      	movs	r3, #1
 80028d6:	6163      	str	r3, [r4, #20]
 80028d8:	b002      	add	sp, #8
 80028da:	bd70      	pop	{r4, r5, r6, pc}
 80028dc:	ab01      	add	r3, sp, #4
 80028de:	466a      	mov	r2, sp
 80028e0:	f7ff ffca 	bl	8002878 <__swhatbuf_r>
 80028e4:	9900      	ldr	r1, [sp, #0]
 80028e6:	4605      	mov	r5, r0
 80028e8:	4630      	mov	r0, r6
 80028ea:	f000 f881 	bl	80029f0 <_malloc_r>
 80028ee:	b948      	cbnz	r0, 8002904 <__smakebuf_r+0x44>
 80028f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028f4:	059a      	lsls	r2, r3, #22
 80028f6:	d4ef      	bmi.n	80028d8 <__smakebuf_r+0x18>
 80028f8:	f023 0303 	bic.w	r3, r3, #3
 80028fc:	f043 0302 	orr.w	r3, r3, #2
 8002900:	81a3      	strh	r3, [r4, #12]
 8002902:	e7e3      	b.n	80028cc <__smakebuf_r+0xc>
 8002904:	4b0d      	ldr	r3, [pc, #52]	; (800293c <__smakebuf_r+0x7c>)
 8002906:	62b3      	str	r3, [r6, #40]	; 0x28
 8002908:	89a3      	ldrh	r3, [r4, #12]
 800290a:	6020      	str	r0, [r4, #0]
 800290c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002910:	81a3      	strh	r3, [r4, #12]
 8002912:	9b00      	ldr	r3, [sp, #0]
 8002914:	6163      	str	r3, [r4, #20]
 8002916:	9b01      	ldr	r3, [sp, #4]
 8002918:	6120      	str	r0, [r4, #16]
 800291a:	b15b      	cbz	r3, 8002934 <__smakebuf_r+0x74>
 800291c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002920:	4630      	mov	r0, r6
 8002922:	f000 fd2b 	bl	800337c <_isatty_r>
 8002926:	b128      	cbz	r0, 8002934 <__smakebuf_r+0x74>
 8002928:	89a3      	ldrh	r3, [r4, #12]
 800292a:	f023 0303 	bic.w	r3, r3, #3
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	81a3      	strh	r3, [r4, #12]
 8002934:	89a0      	ldrh	r0, [r4, #12]
 8002936:	4305      	orrs	r5, r0
 8002938:	81a5      	strh	r5, [r4, #12]
 800293a:	e7cd      	b.n	80028d8 <__smakebuf_r+0x18>
 800293c:	080026d1 	.word	0x080026d1

08002940 <malloc>:
 8002940:	4b02      	ldr	r3, [pc, #8]	; (800294c <malloc+0xc>)
 8002942:	4601      	mov	r1, r0
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	f000 b853 	b.w	80029f0 <_malloc_r>
 800294a:	bf00      	nop
 800294c:	2000002c 	.word	0x2000002c

08002950 <_free_r>:
 8002950:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002952:	2900      	cmp	r1, #0
 8002954:	d048      	beq.n	80029e8 <_free_r+0x98>
 8002956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800295a:	9001      	str	r0, [sp, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	f1a1 0404 	sub.w	r4, r1, #4
 8002962:	bfb8      	it	lt
 8002964:	18e4      	addlt	r4, r4, r3
 8002966:	f000 fd2b 	bl	80033c0 <__malloc_lock>
 800296a:	4a20      	ldr	r2, [pc, #128]	; (80029ec <_free_r+0x9c>)
 800296c:	9801      	ldr	r0, [sp, #4]
 800296e:	6813      	ldr	r3, [r2, #0]
 8002970:	4615      	mov	r5, r2
 8002972:	b933      	cbnz	r3, 8002982 <_free_r+0x32>
 8002974:	6063      	str	r3, [r4, #4]
 8002976:	6014      	str	r4, [r2, #0]
 8002978:	b003      	add	sp, #12
 800297a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800297e:	f000 bd25 	b.w	80033cc <__malloc_unlock>
 8002982:	42a3      	cmp	r3, r4
 8002984:	d90b      	bls.n	800299e <_free_r+0x4e>
 8002986:	6821      	ldr	r1, [r4, #0]
 8002988:	1862      	adds	r2, r4, r1
 800298a:	4293      	cmp	r3, r2
 800298c:	bf04      	itt	eq
 800298e:	681a      	ldreq	r2, [r3, #0]
 8002990:	685b      	ldreq	r3, [r3, #4]
 8002992:	6063      	str	r3, [r4, #4]
 8002994:	bf04      	itt	eq
 8002996:	1852      	addeq	r2, r2, r1
 8002998:	6022      	streq	r2, [r4, #0]
 800299a:	602c      	str	r4, [r5, #0]
 800299c:	e7ec      	b.n	8002978 <_free_r+0x28>
 800299e:	461a      	mov	r2, r3
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	b10b      	cbz	r3, 80029a8 <_free_r+0x58>
 80029a4:	42a3      	cmp	r3, r4
 80029a6:	d9fa      	bls.n	800299e <_free_r+0x4e>
 80029a8:	6811      	ldr	r1, [r2, #0]
 80029aa:	1855      	adds	r5, r2, r1
 80029ac:	42a5      	cmp	r5, r4
 80029ae:	d10b      	bne.n	80029c8 <_free_r+0x78>
 80029b0:	6824      	ldr	r4, [r4, #0]
 80029b2:	4421      	add	r1, r4
 80029b4:	1854      	adds	r4, r2, r1
 80029b6:	42a3      	cmp	r3, r4
 80029b8:	6011      	str	r1, [r2, #0]
 80029ba:	d1dd      	bne.n	8002978 <_free_r+0x28>
 80029bc:	681c      	ldr	r4, [r3, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	6053      	str	r3, [r2, #4]
 80029c2:	4421      	add	r1, r4
 80029c4:	6011      	str	r1, [r2, #0]
 80029c6:	e7d7      	b.n	8002978 <_free_r+0x28>
 80029c8:	d902      	bls.n	80029d0 <_free_r+0x80>
 80029ca:	230c      	movs	r3, #12
 80029cc:	6003      	str	r3, [r0, #0]
 80029ce:	e7d3      	b.n	8002978 <_free_r+0x28>
 80029d0:	6825      	ldr	r5, [r4, #0]
 80029d2:	1961      	adds	r1, r4, r5
 80029d4:	428b      	cmp	r3, r1
 80029d6:	bf04      	itt	eq
 80029d8:	6819      	ldreq	r1, [r3, #0]
 80029da:	685b      	ldreq	r3, [r3, #4]
 80029dc:	6063      	str	r3, [r4, #4]
 80029de:	bf04      	itt	eq
 80029e0:	1949      	addeq	r1, r1, r5
 80029e2:	6021      	streq	r1, [r4, #0]
 80029e4:	6054      	str	r4, [r2, #4]
 80029e6:	e7c7      	b.n	8002978 <_free_r+0x28>
 80029e8:	b003      	add	sp, #12
 80029ea:	bd30      	pop	{r4, r5, pc}
 80029ec:	200001b4 	.word	0x200001b4

080029f0 <_malloc_r>:
 80029f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f2:	1ccd      	adds	r5, r1, #3
 80029f4:	f025 0503 	bic.w	r5, r5, #3
 80029f8:	3508      	adds	r5, #8
 80029fa:	2d0c      	cmp	r5, #12
 80029fc:	bf38      	it	cc
 80029fe:	250c      	movcc	r5, #12
 8002a00:	2d00      	cmp	r5, #0
 8002a02:	4606      	mov	r6, r0
 8002a04:	db01      	blt.n	8002a0a <_malloc_r+0x1a>
 8002a06:	42a9      	cmp	r1, r5
 8002a08:	d903      	bls.n	8002a12 <_malloc_r+0x22>
 8002a0a:	230c      	movs	r3, #12
 8002a0c:	6033      	str	r3, [r6, #0]
 8002a0e:	2000      	movs	r0, #0
 8002a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a12:	f000 fcd5 	bl	80033c0 <__malloc_lock>
 8002a16:	4921      	ldr	r1, [pc, #132]	; (8002a9c <_malloc_r+0xac>)
 8002a18:	680a      	ldr	r2, [r1, #0]
 8002a1a:	4614      	mov	r4, r2
 8002a1c:	b99c      	cbnz	r4, 8002a46 <_malloc_r+0x56>
 8002a1e:	4f20      	ldr	r7, [pc, #128]	; (8002aa0 <_malloc_r+0xb0>)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	b923      	cbnz	r3, 8002a2e <_malloc_r+0x3e>
 8002a24:	4621      	mov	r1, r4
 8002a26:	4630      	mov	r0, r6
 8002a28:	f000 fb72 	bl	8003110 <_sbrk_r>
 8002a2c:	6038      	str	r0, [r7, #0]
 8002a2e:	4629      	mov	r1, r5
 8002a30:	4630      	mov	r0, r6
 8002a32:	f000 fb6d 	bl	8003110 <_sbrk_r>
 8002a36:	1c43      	adds	r3, r0, #1
 8002a38:	d123      	bne.n	8002a82 <_malloc_r+0x92>
 8002a3a:	230c      	movs	r3, #12
 8002a3c:	6033      	str	r3, [r6, #0]
 8002a3e:	4630      	mov	r0, r6
 8002a40:	f000 fcc4 	bl	80033cc <__malloc_unlock>
 8002a44:	e7e3      	b.n	8002a0e <_malloc_r+0x1e>
 8002a46:	6823      	ldr	r3, [r4, #0]
 8002a48:	1b5b      	subs	r3, r3, r5
 8002a4a:	d417      	bmi.n	8002a7c <_malloc_r+0x8c>
 8002a4c:	2b0b      	cmp	r3, #11
 8002a4e:	d903      	bls.n	8002a58 <_malloc_r+0x68>
 8002a50:	6023      	str	r3, [r4, #0]
 8002a52:	441c      	add	r4, r3
 8002a54:	6025      	str	r5, [r4, #0]
 8002a56:	e004      	b.n	8002a62 <_malloc_r+0x72>
 8002a58:	6863      	ldr	r3, [r4, #4]
 8002a5a:	42a2      	cmp	r2, r4
 8002a5c:	bf0c      	ite	eq
 8002a5e:	600b      	streq	r3, [r1, #0]
 8002a60:	6053      	strne	r3, [r2, #4]
 8002a62:	4630      	mov	r0, r6
 8002a64:	f000 fcb2 	bl	80033cc <__malloc_unlock>
 8002a68:	f104 000b 	add.w	r0, r4, #11
 8002a6c:	1d23      	adds	r3, r4, #4
 8002a6e:	f020 0007 	bic.w	r0, r0, #7
 8002a72:	1ac2      	subs	r2, r0, r3
 8002a74:	d0cc      	beq.n	8002a10 <_malloc_r+0x20>
 8002a76:	1a1b      	subs	r3, r3, r0
 8002a78:	50a3      	str	r3, [r4, r2]
 8002a7a:	e7c9      	b.n	8002a10 <_malloc_r+0x20>
 8002a7c:	4622      	mov	r2, r4
 8002a7e:	6864      	ldr	r4, [r4, #4]
 8002a80:	e7cc      	b.n	8002a1c <_malloc_r+0x2c>
 8002a82:	1cc4      	adds	r4, r0, #3
 8002a84:	f024 0403 	bic.w	r4, r4, #3
 8002a88:	42a0      	cmp	r0, r4
 8002a8a:	d0e3      	beq.n	8002a54 <_malloc_r+0x64>
 8002a8c:	1a21      	subs	r1, r4, r0
 8002a8e:	4630      	mov	r0, r6
 8002a90:	f000 fb3e 	bl	8003110 <_sbrk_r>
 8002a94:	3001      	adds	r0, #1
 8002a96:	d1dd      	bne.n	8002a54 <_malloc_r+0x64>
 8002a98:	e7cf      	b.n	8002a3a <_malloc_r+0x4a>
 8002a9a:	bf00      	nop
 8002a9c:	200001b4 	.word	0x200001b4
 8002aa0:	200001b8 	.word	0x200001b8

08002aa4 <__sfputc_r>:
 8002aa4:	6893      	ldr	r3, [r2, #8]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	b410      	push	{r4}
 8002aac:	6093      	str	r3, [r2, #8]
 8002aae:	da08      	bge.n	8002ac2 <__sfputc_r+0x1e>
 8002ab0:	6994      	ldr	r4, [r2, #24]
 8002ab2:	42a3      	cmp	r3, r4
 8002ab4:	db01      	blt.n	8002aba <__sfputc_r+0x16>
 8002ab6:	290a      	cmp	r1, #10
 8002ab8:	d103      	bne.n	8002ac2 <__sfputc_r+0x1e>
 8002aba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002abe:	f000 bb7b 	b.w	80031b8 <__swbuf_r>
 8002ac2:	6813      	ldr	r3, [r2, #0]
 8002ac4:	1c58      	adds	r0, r3, #1
 8002ac6:	6010      	str	r0, [r2, #0]
 8002ac8:	7019      	strb	r1, [r3, #0]
 8002aca:	4608      	mov	r0, r1
 8002acc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <__sfputs_r>:
 8002ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad4:	4606      	mov	r6, r0
 8002ad6:	460f      	mov	r7, r1
 8002ad8:	4614      	mov	r4, r2
 8002ada:	18d5      	adds	r5, r2, r3
 8002adc:	42ac      	cmp	r4, r5
 8002ade:	d101      	bne.n	8002ae4 <__sfputs_r+0x12>
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	e007      	b.n	8002af4 <__sfputs_r+0x22>
 8002ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ae8:	463a      	mov	r2, r7
 8002aea:	4630      	mov	r0, r6
 8002aec:	f7ff ffda 	bl	8002aa4 <__sfputc_r>
 8002af0:	1c43      	adds	r3, r0, #1
 8002af2:	d1f3      	bne.n	8002adc <__sfputs_r+0xa>
 8002af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002af8 <_vfiprintf_r>:
 8002af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002afc:	460d      	mov	r5, r1
 8002afe:	b09d      	sub	sp, #116	; 0x74
 8002b00:	4614      	mov	r4, r2
 8002b02:	4698      	mov	r8, r3
 8002b04:	4606      	mov	r6, r0
 8002b06:	b118      	cbz	r0, 8002b10 <_vfiprintf_r+0x18>
 8002b08:	6983      	ldr	r3, [r0, #24]
 8002b0a:	b90b      	cbnz	r3, 8002b10 <_vfiprintf_r+0x18>
 8002b0c:	f7ff fe14 	bl	8002738 <__sinit>
 8002b10:	4b89      	ldr	r3, [pc, #548]	; (8002d38 <_vfiprintf_r+0x240>)
 8002b12:	429d      	cmp	r5, r3
 8002b14:	d11b      	bne.n	8002b4e <_vfiprintf_r+0x56>
 8002b16:	6875      	ldr	r5, [r6, #4]
 8002b18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002b1a:	07d9      	lsls	r1, r3, #31
 8002b1c:	d405      	bmi.n	8002b2a <_vfiprintf_r+0x32>
 8002b1e:	89ab      	ldrh	r3, [r5, #12]
 8002b20:	059a      	lsls	r2, r3, #22
 8002b22:	d402      	bmi.n	8002b2a <_vfiprintf_r+0x32>
 8002b24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002b26:	f7ff fea5 	bl	8002874 <__retarget_lock_acquire_recursive>
 8002b2a:	89ab      	ldrh	r3, [r5, #12]
 8002b2c:	071b      	lsls	r3, r3, #28
 8002b2e:	d501      	bpl.n	8002b34 <_vfiprintf_r+0x3c>
 8002b30:	692b      	ldr	r3, [r5, #16]
 8002b32:	b9eb      	cbnz	r3, 8002b70 <_vfiprintf_r+0x78>
 8002b34:	4629      	mov	r1, r5
 8002b36:	4630      	mov	r0, r6
 8002b38:	f000 fb90 	bl	800325c <__swsetup_r>
 8002b3c:	b1c0      	cbz	r0, 8002b70 <_vfiprintf_r+0x78>
 8002b3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002b40:	07dc      	lsls	r4, r3, #31
 8002b42:	d50e      	bpl.n	8002b62 <_vfiprintf_r+0x6a>
 8002b44:	f04f 30ff 	mov.w	r0, #4294967295
 8002b48:	b01d      	add	sp, #116	; 0x74
 8002b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b4e:	4b7b      	ldr	r3, [pc, #492]	; (8002d3c <_vfiprintf_r+0x244>)
 8002b50:	429d      	cmp	r5, r3
 8002b52:	d101      	bne.n	8002b58 <_vfiprintf_r+0x60>
 8002b54:	68b5      	ldr	r5, [r6, #8]
 8002b56:	e7df      	b.n	8002b18 <_vfiprintf_r+0x20>
 8002b58:	4b79      	ldr	r3, [pc, #484]	; (8002d40 <_vfiprintf_r+0x248>)
 8002b5a:	429d      	cmp	r5, r3
 8002b5c:	bf08      	it	eq
 8002b5e:	68f5      	ldreq	r5, [r6, #12]
 8002b60:	e7da      	b.n	8002b18 <_vfiprintf_r+0x20>
 8002b62:	89ab      	ldrh	r3, [r5, #12]
 8002b64:	0598      	lsls	r0, r3, #22
 8002b66:	d4ed      	bmi.n	8002b44 <_vfiprintf_r+0x4c>
 8002b68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002b6a:	f7ff fe84 	bl	8002876 <__retarget_lock_release_recursive>
 8002b6e:	e7e9      	b.n	8002b44 <_vfiprintf_r+0x4c>
 8002b70:	2300      	movs	r3, #0
 8002b72:	9309      	str	r3, [sp, #36]	; 0x24
 8002b74:	2320      	movs	r3, #32
 8002b76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b7e:	2330      	movs	r3, #48	; 0x30
 8002b80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002d44 <_vfiprintf_r+0x24c>
 8002b84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b88:	f04f 0901 	mov.w	r9, #1
 8002b8c:	4623      	mov	r3, r4
 8002b8e:	469a      	mov	sl, r3
 8002b90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b94:	b10a      	cbz	r2, 8002b9a <_vfiprintf_r+0xa2>
 8002b96:	2a25      	cmp	r2, #37	; 0x25
 8002b98:	d1f9      	bne.n	8002b8e <_vfiprintf_r+0x96>
 8002b9a:	ebba 0b04 	subs.w	fp, sl, r4
 8002b9e:	d00b      	beq.n	8002bb8 <_vfiprintf_r+0xc0>
 8002ba0:	465b      	mov	r3, fp
 8002ba2:	4622      	mov	r2, r4
 8002ba4:	4629      	mov	r1, r5
 8002ba6:	4630      	mov	r0, r6
 8002ba8:	f7ff ff93 	bl	8002ad2 <__sfputs_r>
 8002bac:	3001      	adds	r0, #1
 8002bae:	f000 80aa 	beq.w	8002d06 <_vfiprintf_r+0x20e>
 8002bb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002bb4:	445a      	add	r2, fp
 8002bb6:	9209      	str	r2, [sp, #36]	; 0x24
 8002bb8:	f89a 3000 	ldrb.w	r3, [sl]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 80a2 	beq.w	8002d06 <_vfiprintf_r+0x20e>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002bcc:	f10a 0a01 	add.w	sl, sl, #1
 8002bd0:	9304      	str	r3, [sp, #16]
 8002bd2:	9307      	str	r3, [sp, #28]
 8002bd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002bd8:	931a      	str	r3, [sp, #104]	; 0x68
 8002bda:	4654      	mov	r4, sl
 8002bdc:	2205      	movs	r2, #5
 8002bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002be2:	4858      	ldr	r0, [pc, #352]	; (8002d44 <_vfiprintf_r+0x24c>)
 8002be4:	f7fd faf4 	bl	80001d0 <memchr>
 8002be8:	9a04      	ldr	r2, [sp, #16]
 8002bea:	b9d8      	cbnz	r0, 8002c24 <_vfiprintf_r+0x12c>
 8002bec:	06d1      	lsls	r1, r2, #27
 8002bee:	bf44      	itt	mi
 8002bf0:	2320      	movmi	r3, #32
 8002bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002bf6:	0713      	lsls	r3, r2, #28
 8002bf8:	bf44      	itt	mi
 8002bfa:	232b      	movmi	r3, #43	; 0x2b
 8002bfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c00:	f89a 3000 	ldrb.w	r3, [sl]
 8002c04:	2b2a      	cmp	r3, #42	; 0x2a
 8002c06:	d015      	beq.n	8002c34 <_vfiprintf_r+0x13c>
 8002c08:	9a07      	ldr	r2, [sp, #28]
 8002c0a:	4654      	mov	r4, sl
 8002c0c:	2000      	movs	r0, #0
 8002c0e:	f04f 0c0a 	mov.w	ip, #10
 8002c12:	4621      	mov	r1, r4
 8002c14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c18:	3b30      	subs	r3, #48	; 0x30
 8002c1a:	2b09      	cmp	r3, #9
 8002c1c:	d94e      	bls.n	8002cbc <_vfiprintf_r+0x1c4>
 8002c1e:	b1b0      	cbz	r0, 8002c4e <_vfiprintf_r+0x156>
 8002c20:	9207      	str	r2, [sp, #28]
 8002c22:	e014      	b.n	8002c4e <_vfiprintf_r+0x156>
 8002c24:	eba0 0308 	sub.w	r3, r0, r8
 8002c28:	fa09 f303 	lsl.w	r3, r9, r3
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	9304      	str	r3, [sp, #16]
 8002c30:	46a2      	mov	sl, r4
 8002c32:	e7d2      	b.n	8002bda <_vfiprintf_r+0xe2>
 8002c34:	9b03      	ldr	r3, [sp, #12]
 8002c36:	1d19      	adds	r1, r3, #4
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	9103      	str	r1, [sp, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	bfbb      	ittet	lt
 8002c40:	425b      	neglt	r3, r3
 8002c42:	f042 0202 	orrlt.w	r2, r2, #2
 8002c46:	9307      	strge	r3, [sp, #28]
 8002c48:	9307      	strlt	r3, [sp, #28]
 8002c4a:	bfb8      	it	lt
 8002c4c:	9204      	strlt	r2, [sp, #16]
 8002c4e:	7823      	ldrb	r3, [r4, #0]
 8002c50:	2b2e      	cmp	r3, #46	; 0x2e
 8002c52:	d10c      	bne.n	8002c6e <_vfiprintf_r+0x176>
 8002c54:	7863      	ldrb	r3, [r4, #1]
 8002c56:	2b2a      	cmp	r3, #42	; 0x2a
 8002c58:	d135      	bne.n	8002cc6 <_vfiprintf_r+0x1ce>
 8002c5a:	9b03      	ldr	r3, [sp, #12]
 8002c5c:	1d1a      	adds	r2, r3, #4
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	9203      	str	r2, [sp, #12]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	bfb8      	it	lt
 8002c66:	f04f 33ff 	movlt.w	r3, #4294967295
 8002c6a:	3402      	adds	r4, #2
 8002c6c:	9305      	str	r3, [sp, #20]
 8002c6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002d54 <_vfiprintf_r+0x25c>
 8002c72:	7821      	ldrb	r1, [r4, #0]
 8002c74:	2203      	movs	r2, #3
 8002c76:	4650      	mov	r0, sl
 8002c78:	f7fd faaa 	bl	80001d0 <memchr>
 8002c7c:	b140      	cbz	r0, 8002c90 <_vfiprintf_r+0x198>
 8002c7e:	2340      	movs	r3, #64	; 0x40
 8002c80:	eba0 000a 	sub.w	r0, r0, sl
 8002c84:	fa03 f000 	lsl.w	r0, r3, r0
 8002c88:	9b04      	ldr	r3, [sp, #16]
 8002c8a:	4303      	orrs	r3, r0
 8002c8c:	3401      	adds	r4, #1
 8002c8e:	9304      	str	r3, [sp, #16]
 8002c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c94:	482c      	ldr	r0, [pc, #176]	; (8002d48 <_vfiprintf_r+0x250>)
 8002c96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c9a:	2206      	movs	r2, #6
 8002c9c:	f7fd fa98 	bl	80001d0 <memchr>
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	d03f      	beq.n	8002d24 <_vfiprintf_r+0x22c>
 8002ca4:	4b29      	ldr	r3, [pc, #164]	; (8002d4c <_vfiprintf_r+0x254>)
 8002ca6:	bb1b      	cbnz	r3, 8002cf0 <_vfiprintf_r+0x1f8>
 8002ca8:	9b03      	ldr	r3, [sp, #12]
 8002caa:	3307      	adds	r3, #7
 8002cac:	f023 0307 	bic.w	r3, r3, #7
 8002cb0:	3308      	adds	r3, #8
 8002cb2:	9303      	str	r3, [sp, #12]
 8002cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cb6:	443b      	add	r3, r7
 8002cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8002cba:	e767      	b.n	8002b8c <_vfiprintf_r+0x94>
 8002cbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002cc0:	460c      	mov	r4, r1
 8002cc2:	2001      	movs	r0, #1
 8002cc4:	e7a5      	b.n	8002c12 <_vfiprintf_r+0x11a>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	3401      	adds	r4, #1
 8002cca:	9305      	str	r3, [sp, #20]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f04f 0c0a 	mov.w	ip, #10
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002cd8:	3a30      	subs	r2, #48	; 0x30
 8002cda:	2a09      	cmp	r2, #9
 8002cdc:	d903      	bls.n	8002ce6 <_vfiprintf_r+0x1ee>
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0c5      	beq.n	8002c6e <_vfiprintf_r+0x176>
 8002ce2:	9105      	str	r1, [sp, #20]
 8002ce4:	e7c3      	b.n	8002c6e <_vfiprintf_r+0x176>
 8002ce6:	fb0c 2101 	mla	r1, ip, r1, r2
 8002cea:	4604      	mov	r4, r0
 8002cec:	2301      	movs	r3, #1
 8002cee:	e7f0      	b.n	8002cd2 <_vfiprintf_r+0x1da>
 8002cf0:	ab03      	add	r3, sp, #12
 8002cf2:	9300      	str	r3, [sp, #0]
 8002cf4:	462a      	mov	r2, r5
 8002cf6:	4b16      	ldr	r3, [pc, #88]	; (8002d50 <_vfiprintf_r+0x258>)
 8002cf8:	a904      	add	r1, sp, #16
 8002cfa:	4630      	mov	r0, r6
 8002cfc:	f3af 8000 	nop.w
 8002d00:	4607      	mov	r7, r0
 8002d02:	1c78      	adds	r0, r7, #1
 8002d04:	d1d6      	bne.n	8002cb4 <_vfiprintf_r+0x1bc>
 8002d06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d08:	07d9      	lsls	r1, r3, #31
 8002d0a:	d405      	bmi.n	8002d18 <_vfiprintf_r+0x220>
 8002d0c:	89ab      	ldrh	r3, [r5, #12]
 8002d0e:	059a      	lsls	r2, r3, #22
 8002d10:	d402      	bmi.n	8002d18 <_vfiprintf_r+0x220>
 8002d12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d14:	f7ff fdaf 	bl	8002876 <__retarget_lock_release_recursive>
 8002d18:	89ab      	ldrh	r3, [r5, #12]
 8002d1a:	065b      	lsls	r3, r3, #25
 8002d1c:	f53f af12 	bmi.w	8002b44 <_vfiprintf_r+0x4c>
 8002d20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d22:	e711      	b.n	8002b48 <_vfiprintf_r+0x50>
 8002d24:	ab03      	add	r3, sp, #12
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	462a      	mov	r2, r5
 8002d2a:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <_vfiprintf_r+0x258>)
 8002d2c:	a904      	add	r1, sp, #16
 8002d2e:	4630      	mov	r0, r6
 8002d30:	f000 f880 	bl	8002e34 <_printf_i>
 8002d34:	e7e4      	b.n	8002d00 <_vfiprintf_r+0x208>
 8002d36:	bf00      	nop
 8002d38:	0800355c 	.word	0x0800355c
 8002d3c:	0800357c 	.word	0x0800357c
 8002d40:	0800353c 	.word	0x0800353c
 8002d44:	0800359c 	.word	0x0800359c
 8002d48:	080035a6 	.word	0x080035a6
 8002d4c:	00000000 	.word	0x00000000
 8002d50:	08002ad3 	.word	0x08002ad3
 8002d54:	080035a2 	.word	0x080035a2

08002d58 <_printf_common>:
 8002d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d5c:	4616      	mov	r6, r2
 8002d5e:	4699      	mov	r9, r3
 8002d60:	688a      	ldr	r2, [r1, #8]
 8002d62:	690b      	ldr	r3, [r1, #16]
 8002d64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	bfb8      	it	lt
 8002d6c:	4613      	movlt	r3, r2
 8002d6e:	6033      	str	r3, [r6, #0]
 8002d70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d74:	4607      	mov	r7, r0
 8002d76:	460c      	mov	r4, r1
 8002d78:	b10a      	cbz	r2, 8002d7e <_printf_common+0x26>
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	6033      	str	r3, [r6, #0]
 8002d7e:	6823      	ldr	r3, [r4, #0]
 8002d80:	0699      	lsls	r1, r3, #26
 8002d82:	bf42      	ittt	mi
 8002d84:	6833      	ldrmi	r3, [r6, #0]
 8002d86:	3302      	addmi	r3, #2
 8002d88:	6033      	strmi	r3, [r6, #0]
 8002d8a:	6825      	ldr	r5, [r4, #0]
 8002d8c:	f015 0506 	ands.w	r5, r5, #6
 8002d90:	d106      	bne.n	8002da0 <_printf_common+0x48>
 8002d92:	f104 0a19 	add.w	sl, r4, #25
 8002d96:	68e3      	ldr	r3, [r4, #12]
 8002d98:	6832      	ldr	r2, [r6, #0]
 8002d9a:	1a9b      	subs	r3, r3, r2
 8002d9c:	42ab      	cmp	r3, r5
 8002d9e:	dc26      	bgt.n	8002dee <_printf_common+0x96>
 8002da0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002da4:	1e13      	subs	r3, r2, #0
 8002da6:	6822      	ldr	r2, [r4, #0]
 8002da8:	bf18      	it	ne
 8002daa:	2301      	movne	r3, #1
 8002dac:	0692      	lsls	r2, r2, #26
 8002dae:	d42b      	bmi.n	8002e08 <_printf_common+0xb0>
 8002db0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002db4:	4649      	mov	r1, r9
 8002db6:	4638      	mov	r0, r7
 8002db8:	47c0      	blx	r8
 8002dba:	3001      	adds	r0, #1
 8002dbc:	d01e      	beq.n	8002dfc <_printf_common+0xa4>
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	68e5      	ldr	r5, [r4, #12]
 8002dc2:	6832      	ldr	r2, [r6, #0]
 8002dc4:	f003 0306 	and.w	r3, r3, #6
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	bf08      	it	eq
 8002dcc:	1aad      	subeq	r5, r5, r2
 8002dce:	68a3      	ldr	r3, [r4, #8]
 8002dd0:	6922      	ldr	r2, [r4, #16]
 8002dd2:	bf0c      	ite	eq
 8002dd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dd8:	2500      	movne	r5, #0
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	bfc4      	itt	gt
 8002dde:	1a9b      	subgt	r3, r3, r2
 8002de0:	18ed      	addgt	r5, r5, r3
 8002de2:	2600      	movs	r6, #0
 8002de4:	341a      	adds	r4, #26
 8002de6:	42b5      	cmp	r5, r6
 8002de8:	d11a      	bne.n	8002e20 <_printf_common+0xc8>
 8002dea:	2000      	movs	r0, #0
 8002dec:	e008      	b.n	8002e00 <_printf_common+0xa8>
 8002dee:	2301      	movs	r3, #1
 8002df0:	4652      	mov	r2, sl
 8002df2:	4649      	mov	r1, r9
 8002df4:	4638      	mov	r0, r7
 8002df6:	47c0      	blx	r8
 8002df8:	3001      	adds	r0, #1
 8002dfa:	d103      	bne.n	8002e04 <_printf_common+0xac>
 8002dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e04:	3501      	adds	r5, #1
 8002e06:	e7c6      	b.n	8002d96 <_printf_common+0x3e>
 8002e08:	18e1      	adds	r1, r4, r3
 8002e0a:	1c5a      	adds	r2, r3, #1
 8002e0c:	2030      	movs	r0, #48	; 0x30
 8002e0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e12:	4422      	add	r2, r4
 8002e14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e1c:	3302      	adds	r3, #2
 8002e1e:	e7c7      	b.n	8002db0 <_printf_common+0x58>
 8002e20:	2301      	movs	r3, #1
 8002e22:	4622      	mov	r2, r4
 8002e24:	4649      	mov	r1, r9
 8002e26:	4638      	mov	r0, r7
 8002e28:	47c0      	blx	r8
 8002e2a:	3001      	adds	r0, #1
 8002e2c:	d0e6      	beq.n	8002dfc <_printf_common+0xa4>
 8002e2e:	3601      	adds	r6, #1
 8002e30:	e7d9      	b.n	8002de6 <_printf_common+0x8e>
	...

08002e34 <_printf_i>:
 8002e34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e38:	460c      	mov	r4, r1
 8002e3a:	4691      	mov	r9, r2
 8002e3c:	7e27      	ldrb	r7, [r4, #24]
 8002e3e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002e40:	2f78      	cmp	r7, #120	; 0x78
 8002e42:	4680      	mov	r8, r0
 8002e44:	469a      	mov	sl, r3
 8002e46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e4a:	d807      	bhi.n	8002e5c <_printf_i+0x28>
 8002e4c:	2f62      	cmp	r7, #98	; 0x62
 8002e4e:	d80a      	bhi.n	8002e66 <_printf_i+0x32>
 8002e50:	2f00      	cmp	r7, #0
 8002e52:	f000 80d8 	beq.w	8003006 <_printf_i+0x1d2>
 8002e56:	2f58      	cmp	r7, #88	; 0x58
 8002e58:	f000 80a3 	beq.w	8002fa2 <_printf_i+0x16e>
 8002e5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002e64:	e03a      	b.n	8002edc <_printf_i+0xa8>
 8002e66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002e6a:	2b15      	cmp	r3, #21
 8002e6c:	d8f6      	bhi.n	8002e5c <_printf_i+0x28>
 8002e6e:	a001      	add	r0, pc, #4	; (adr r0, 8002e74 <_printf_i+0x40>)
 8002e70:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002e74:	08002ecd 	.word	0x08002ecd
 8002e78:	08002ee1 	.word	0x08002ee1
 8002e7c:	08002e5d 	.word	0x08002e5d
 8002e80:	08002e5d 	.word	0x08002e5d
 8002e84:	08002e5d 	.word	0x08002e5d
 8002e88:	08002e5d 	.word	0x08002e5d
 8002e8c:	08002ee1 	.word	0x08002ee1
 8002e90:	08002e5d 	.word	0x08002e5d
 8002e94:	08002e5d 	.word	0x08002e5d
 8002e98:	08002e5d 	.word	0x08002e5d
 8002e9c:	08002e5d 	.word	0x08002e5d
 8002ea0:	08002fed 	.word	0x08002fed
 8002ea4:	08002f11 	.word	0x08002f11
 8002ea8:	08002fcf 	.word	0x08002fcf
 8002eac:	08002e5d 	.word	0x08002e5d
 8002eb0:	08002e5d 	.word	0x08002e5d
 8002eb4:	0800300f 	.word	0x0800300f
 8002eb8:	08002e5d 	.word	0x08002e5d
 8002ebc:	08002f11 	.word	0x08002f11
 8002ec0:	08002e5d 	.word	0x08002e5d
 8002ec4:	08002e5d 	.word	0x08002e5d
 8002ec8:	08002fd7 	.word	0x08002fd7
 8002ecc:	680b      	ldr	r3, [r1, #0]
 8002ece:	1d1a      	adds	r2, r3, #4
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	600a      	str	r2, [r1, #0]
 8002ed4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002ed8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0a3      	b.n	8003028 <_printf_i+0x1f4>
 8002ee0:	6825      	ldr	r5, [r4, #0]
 8002ee2:	6808      	ldr	r0, [r1, #0]
 8002ee4:	062e      	lsls	r6, r5, #24
 8002ee6:	f100 0304 	add.w	r3, r0, #4
 8002eea:	d50a      	bpl.n	8002f02 <_printf_i+0xce>
 8002eec:	6805      	ldr	r5, [r0, #0]
 8002eee:	600b      	str	r3, [r1, #0]
 8002ef0:	2d00      	cmp	r5, #0
 8002ef2:	da03      	bge.n	8002efc <_printf_i+0xc8>
 8002ef4:	232d      	movs	r3, #45	; 0x2d
 8002ef6:	426d      	negs	r5, r5
 8002ef8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002efc:	485e      	ldr	r0, [pc, #376]	; (8003078 <_printf_i+0x244>)
 8002efe:	230a      	movs	r3, #10
 8002f00:	e019      	b.n	8002f36 <_printf_i+0x102>
 8002f02:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002f06:	6805      	ldr	r5, [r0, #0]
 8002f08:	600b      	str	r3, [r1, #0]
 8002f0a:	bf18      	it	ne
 8002f0c:	b22d      	sxthne	r5, r5
 8002f0e:	e7ef      	b.n	8002ef0 <_printf_i+0xbc>
 8002f10:	680b      	ldr	r3, [r1, #0]
 8002f12:	6825      	ldr	r5, [r4, #0]
 8002f14:	1d18      	adds	r0, r3, #4
 8002f16:	6008      	str	r0, [r1, #0]
 8002f18:	0628      	lsls	r0, r5, #24
 8002f1a:	d501      	bpl.n	8002f20 <_printf_i+0xec>
 8002f1c:	681d      	ldr	r5, [r3, #0]
 8002f1e:	e002      	b.n	8002f26 <_printf_i+0xf2>
 8002f20:	0669      	lsls	r1, r5, #25
 8002f22:	d5fb      	bpl.n	8002f1c <_printf_i+0xe8>
 8002f24:	881d      	ldrh	r5, [r3, #0]
 8002f26:	4854      	ldr	r0, [pc, #336]	; (8003078 <_printf_i+0x244>)
 8002f28:	2f6f      	cmp	r7, #111	; 0x6f
 8002f2a:	bf0c      	ite	eq
 8002f2c:	2308      	moveq	r3, #8
 8002f2e:	230a      	movne	r3, #10
 8002f30:	2100      	movs	r1, #0
 8002f32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f36:	6866      	ldr	r6, [r4, #4]
 8002f38:	60a6      	str	r6, [r4, #8]
 8002f3a:	2e00      	cmp	r6, #0
 8002f3c:	bfa2      	ittt	ge
 8002f3e:	6821      	ldrge	r1, [r4, #0]
 8002f40:	f021 0104 	bicge.w	r1, r1, #4
 8002f44:	6021      	strge	r1, [r4, #0]
 8002f46:	b90d      	cbnz	r5, 8002f4c <_printf_i+0x118>
 8002f48:	2e00      	cmp	r6, #0
 8002f4a:	d04d      	beq.n	8002fe8 <_printf_i+0x1b4>
 8002f4c:	4616      	mov	r6, r2
 8002f4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f52:	fb03 5711 	mls	r7, r3, r1, r5
 8002f56:	5dc7      	ldrb	r7, [r0, r7]
 8002f58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f5c:	462f      	mov	r7, r5
 8002f5e:	42bb      	cmp	r3, r7
 8002f60:	460d      	mov	r5, r1
 8002f62:	d9f4      	bls.n	8002f4e <_printf_i+0x11a>
 8002f64:	2b08      	cmp	r3, #8
 8002f66:	d10b      	bne.n	8002f80 <_printf_i+0x14c>
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	07df      	lsls	r7, r3, #31
 8002f6c:	d508      	bpl.n	8002f80 <_printf_i+0x14c>
 8002f6e:	6923      	ldr	r3, [r4, #16]
 8002f70:	6861      	ldr	r1, [r4, #4]
 8002f72:	4299      	cmp	r1, r3
 8002f74:	bfde      	ittt	le
 8002f76:	2330      	movle	r3, #48	; 0x30
 8002f78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002f80:	1b92      	subs	r2, r2, r6
 8002f82:	6122      	str	r2, [r4, #16]
 8002f84:	f8cd a000 	str.w	sl, [sp]
 8002f88:	464b      	mov	r3, r9
 8002f8a:	aa03      	add	r2, sp, #12
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	4640      	mov	r0, r8
 8002f90:	f7ff fee2 	bl	8002d58 <_printf_common>
 8002f94:	3001      	adds	r0, #1
 8002f96:	d14c      	bne.n	8003032 <_printf_i+0x1fe>
 8002f98:	f04f 30ff 	mov.w	r0, #4294967295
 8002f9c:	b004      	add	sp, #16
 8002f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fa2:	4835      	ldr	r0, [pc, #212]	; (8003078 <_printf_i+0x244>)
 8002fa4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002fa8:	6823      	ldr	r3, [r4, #0]
 8002faa:	680e      	ldr	r6, [r1, #0]
 8002fac:	061f      	lsls	r7, r3, #24
 8002fae:	f856 5b04 	ldr.w	r5, [r6], #4
 8002fb2:	600e      	str	r6, [r1, #0]
 8002fb4:	d514      	bpl.n	8002fe0 <_printf_i+0x1ac>
 8002fb6:	07d9      	lsls	r1, r3, #31
 8002fb8:	bf44      	itt	mi
 8002fba:	f043 0320 	orrmi.w	r3, r3, #32
 8002fbe:	6023      	strmi	r3, [r4, #0]
 8002fc0:	b91d      	cbnz	r5, 8002fca <_printf_i+0x196>
 8002fc2:	6823      	ldr	r3, [r4, #0]
 8002fc4:	f023 0320 	bic.w	r3, r3, #32
 8002fc8:	6023      	str	r3, [r4, #0]
 8002fca:	2310      	movs	r3, #16
 8002fcc:	e7b0      	b.n	8002f30 <_printf_i+0xfc>
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	f043 0320 	orr.w	r3, r3, #32
 8002fd4:	6023      	str	r3, [r4, #0]
 8002fd6:	2378      	movs	r3, #120	; 0x78
 8002fd8:	4828      	ldr	r0, [pc, #160]	; (800307c <_printf_i+0x248>)
 8002fda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002fde:	e7e3      	b.n	8002fa8 <_printf_i+0x174>
 8002fe0:	065e      	lsls	r6, r3, #25
 8002fe2:	bf48      	it	mi
 8002fe4:	b2ad      	uxthmi	r5, r5
 8002fe6:	e7e6      	b.n	8002fb6 <_printf_i+0x182>
 8002fe8:	4616      	mov	r6, r2
 8002fea:	e7bb      	b.n	8002f64 <_printf_i+0x130>
 8002fec:	680b      	ldr	r3, [r1, #0]
 8002fee:	6826      	ldr	r6, [r4, #0]
 8002ff0:	6960      	ldr	r0, [r4, #20]
 8002ff2:	1d1d      	adds	r5, r3, #4
 8002ff4:	600d      	str	r5, [r1, #0]
 8002ff6:	0635      	lsls	r5, r6, #24
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	d501      	bpl.n	8003000 <_printf_i+0x1cc>
 8002ffc:	6018      	str	r0, [r3, #0]
 8002ffe:	e002      	b.n	8003006 <_printf_i+0x1d2>
 8003000:	0671      	lsls	r1, r6, #25
 8003002:	d5fb      	bpl.n	8002ffc <_printf_i+0x1c8>
 8003004:	8018      	strh	r0, [r3, #0]
 8003006:	2300      	movs	r3, #0
 8003008:	6123      	str	r3, [r4, #16]
 800300a:	4616      	mov	r6, r2
 800300c:	e7ba      	b.n	8002f84 <_printf_i+0x150>
 800300e:	680b      	ldr	r3, [r1, #0]
 8003010:	1d1a      	adds	r2, r3, #4
 8003012:	600a      	str	r2, [r1, #0]
 8003014:	681e      	ldr	r6, [r3, #0]
 8003016:	6862      	ldr	r2, [r4, #4]
 8003018:	2100      	movs	r1, #0
 800301a:	4630      	mov	r0, r6
 800301c:	f7fd f8d8 	bl	80001d0 <memchr>
 8003020:	b108      	cbz	r0, 8003026 <_printf_i+0x1f2>
 8003022:	1b80      	subs	r0, r0, r6
 8003024:	6060      	str	r0, [r4, #4]
 8003026:	6863      	ldr	r3, [r4, #4]
 8003028:	6123      	str	r3, [r4, #16]
 800302a:	2300      	movs	r3, #0
 800302c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003030:	e7a8      	b.n	8002f84 <_printf_i+0x150>
 8003032:	6923      	ldr	r3, [r4, #16]
 8003034:	4632      	mov	r2, r6
 8003036:	4649      	mov	r1, r9
 8003038:	4640      	mov	r0, r8
 800303a:	47d0      	blx	sl
 800303c:	3001      	adds	r0, #1
 800303e:	d0ab      	beq.n	8002f98 <_printf_i+0x164>
 8003040:	6823      	ldr	r3, [r4, #0]
 8003042:	079b      	lsls	r3, r3, #30
 8003044:	d413      	bmi.n	800306e <_printf_i+0x23a>
 8003046:	68e0      	ldr	r0, [r4, #12]
 8003048:	9b03      	ldr	r3, [sp, #12]
 800304a:	4298      	cmp	r0, r3
 800304c:	bfb8      	it	lt
 800304e:	4618      	movlt	r0, r3
 8003050:	e7a4      	b.n	8002f9c <_printf_i+0x168>
 8003052:	2301      	movs	r3, #1
 8003054:	4632      	mov	r2, r6
 8003056:	4649      	mov	r1, r9
 8003058:	4640      	mov	r0, r8
 800305a:	47d0      	blx	sl
 800305c:	3001      	adds	r0, #1
 800305e:	d09b      	beq.n	8002f98 <_printf_i+0x164>
 8003060:	3501      	adds	r5, #1
 8003062:	68e3      	ldr	r3, [r4, #12]
 8003064:	9903      	ldr	r1, [sp, #12]
 8003066:	1a5b      	subs	r3, r3, r1
 8003068:	42ab      	cmp	r3, r5
 800306a:	dcf2      	bgt.n	8003052 <_printf_i+0x21e>
 800306c:	e7eb      	b.n	8003046 <_printf_i+0x212>
 800306e:	2500      	movs	r5, #0
 8003070:	f104 0619 	add.w	r6, r4, #25
 8003074:	e7f5      	b.n	8003062 <_printf_i+0x22e>
 8003076:	bf00      	nop
 8003078:	080035ad 	.word	0x080035ad
 800307c:	080035be 	.word	0x080035be

08003080 <_putc_r>:
 8003080:	b570      	push	{r4, r5, r6, lr}
 8003082:	460d      	mov	r5, r1
 8003084:	4614      	mov	r4, r2
 8003086:	4606      	mov	r6, r0
 8003088:	b118      	cbz	r0, 8003092 <_putc_r+0x12>
 800308a:	6983      	ldr	r3, [r0, #24]
 800308c:	b90b      	cbnz	r3, 8003092 <_putc_r+0x12>
 800308e:	f7ff fb53 	bl	8002738 <__sinit>
 8003092:	4b1c      	ldr	r3, [pc, #112]	; (8003104 <_putc_r+0x84>)
 8003094:	429c      	cmp	r4, r3
 8003096:	d124      	bne.n	80030e2 <_putc_r+0x62>
 8003098:	6874      	ldr	r4, [r6, #4]
 800309a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800309c:	07d8      	lsls	r0, r3, #31
 800309e:	d405      	bmi.n	80030ac <_putc_r+0x2c>
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	0599      	lsls	r1, r3, #22
 80030a4:	d402      	bmi.n	80030ac <_putc_r+0x2c>
 80030a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030a8:	f7ff fbe4 	bl	8002874 <__retarget_lock_acquire_recursive>
 80030ac:	68a3      	ldr	r3, [r4, #8]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	60a3      	str	r3, [r4, #8]
 80030b4:	da05      	bge.n	80030c2 <_putc_r+0x42>
 80030b6:	69a2      	ldr	r2, [r4, #24]
 80030b8:	4293      	cmp	r3, r2
 80030ba:	db1c      	blt.n	80030f6 <_putc_r+0x76>
 80030bc:	b2eb      	uxtb	r3, r5
 80030be:	2b0a      	cmp	r3, #10
 80030c0:	d019      	beq.n	80030f6 <_putc_r+0x76>
 80030c2:	6823      	ldr	r3, [r4, #0]
 80030c4:	1c5a      	adds	r2, r3, #1
 80030c6:	6022      	str	r2, [r4, #0]
 80030c8:	701d      	strb	r5, [r3, #0]
 80030ca:	b2ed      	uxtb	r5, r5
 80030cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030ce:	07da      	lsls	r2, r3, #31
 80030d0:	d405      	bmi.n	80030de <_putc_r+0x5e>
 80030d2:	89a3      	ldrh	r3, [r4, #12]
 80030d4:	059b      	lsls	r3, r3, #22
 80030d6:	d402      	bmi.n	80030de <_putc_r+0x5e>
 80030d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030da:	f7ff fbcc 	bl	8002876 <__retarget_lock_release_recursive>
 80030de:	4628      	mov	r0, r5
 80030e0:	bd70      	pop	{r4, r5, r6, pc}
 80030e2:	4b09      	ldr	r3, [pc, #36]	; (8003108 <_putc_r+0x88>)
 80030e4:	429c      	cmp	r4, r3
 80030e6:	d101      	bne.n	80030ec <_putc_r+0x6c>
 80030e8:	68b4      	ldr	r4, [r6, #8]
 80030ea:	e7d6      	b.n	800309a <_putc_r+0x1a>
 80030ec:	4b07      	ldr	r3, [pc, #28]	; (800310c <_putc_r+0x8c>)
 80030ee:	429c      	cmp	r4, r3
 80030f0:	bf08      	it	eq
 80030f2:	68f4      	ldreq	r4, [r6, #12]
 80030f4:	e7d1      	b.n	800309a <_putc_r+0x1a>
 80030f6:	4629      	mov	r1, r5
 80030f8:	4622      	mov	r2, r4
 80030fa:	4630      	mov	r0, r6
 80030fc:	f000 f85c 	bl	80031b8 <__swbuf_r>
 8003100:	4605      	mov	r5, r0
 8003102:	e7e3      	b.n	80030cc <_putc_r+0x4c>
 8003104:	0800355c 	.word	0x0800355c
 8003108:	0800357c 	.word	0x0800357c
 800310c:	0800353c 	.word	0x0800353c

08003110 <_sbrk_r>:
 8003110:	b538      	push	{r3, r4, r5, lr}
 8003112:	4d06      	ldr	r5, [pc, #24]	; (800312c <_sbrk_r+0x1c>)
 8003114:	2300      	movs	r3, #0
 8003116:	4604      	mov	r4, r0
 8003118:	4608      	mov	r0, r1
 800311a:	602b      	str	r3, [r5, #0]
 800311c:	f7fe fdf6 	bl	8001d0c <_sbrk>
 8003120:	1c43      	adds	r3, r0, #1
 8003122:	d102      	bne.n	800312a <_sbrk_r+0x1a>
 8003124:	682b      	ldr	r3, [r5, #0]
 8003126:	b103      	cbz	r3, 800312a <_sbrk_r+0x1a>
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	bd38      	pop	{r3, r4, r5, pc}
 800312c:	20000228 	.word	0x20000228

08003130 <__sread>:
 8003130:	b510      	push	{r4, lr}
 8003132:	460c      	mov	r4, r1
 8003134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003138:	f000 f94e 	bl	80033d8 <_read_r>
 800313c:	2800      	cmp	r0, #0
 800313e:	bfab      	itete	ge
 8003140:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003142:	89a3      	ldrhlt	r3, [r4, #12]
 8003144:	181b      	addge	r3, r3, r0
 8003146:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800314a:	bfac      	ite	ge
 800314c:	6563      	strge	r3, [r4, #84]	; 0x54
 800314e:	81a3      	strhlt	r3, [r4, #12]
 8003150:	bd10      	pop	{r4, pc}

08003152 <__swrite>:
 8003152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003156:	461f      	mov	r7, r3
 8003158:	898b      	ldrh	r3, [r1, #12]
 800315a:	05db      	lsls	r3, r3, #23
 800315c:	4605      	mov	r5, r0
 800315e:	460c      	mov	r4, r1
 8003160:	4616      	mov	r6, r2
 8003162:	d505      	bpl.n	8003170 <__swrite+0x1e>
 8003164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003168:	2302      	movs	r3, #2
 800316a:	2200      	movs	r2, #0
 800316c:	f000 f916 	bl	800339c <_lseek_r>
 8003170:	89a3      	ldrh	r3, [r4, #12]
 8003172:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003176:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800317a:	81a3      	strh	r3, [r4, #12]
 800317c:	4632      	mov	r2, r6
 800317e:	463b      	mov	r3, r7
 8003180:	4628      	mov	r0, r5
 8003182:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003186:	f7fd bfb1 	b.w	80010ec <_write_r>

0800318a <__sseek>:
 800318a:	b510      	push	{r4, lr}
 800318c:	460c      	mov	r4, r1
 800318e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003192:	f000 f903 	bl	800339c <_lseek_r>
 8003196:	1c43      	adds	r3, r0, #1
 8003198:	89a3      	ldrh	r3, [r4, #12]
 800319a:	bf15      	itete	ne
 800319c:	6560      	strne	r0, [r4, #84]	; 0x54
 800319e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80031a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80031a6:	81a3      	strheq	r3, [r4, #12]
 80031a8:	bf18      	it	ne
 80031aa:	81a3      	strhne	r3, [r4, #12]
 80031ac:	bd10      	pop	{r4, pc}

080031ae <__sclose>:
 80031ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031b2:	f000 b8c1 	b.w	8003338 <_close_r>
	...

080031b8 <__swbuf_r>:
 80031b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ba:	460e      	mov	r6, r1
 80031bc:	4614      	mov	r4, r2
 80031be:	4605      	mov	r5, r0
 80031c0:	b118      	cbz	r0, 80031ca <__swbuf_r+0x12>
 80031c2:	6983      	ldr	r3, [r0, #24]
 80031c4:	b90b      	cbnz	r3, 80031ca <__swbuf_r+0x12>
 80031c6:	f7ff fab7 	bl	8002738 <__sinit>
 80031ca:	4b21      	ldr	r3, [pc, #132]	; (8003250 <__swbuf_r+0x98>)
 80031cc:	429c      	cmp	r4, r3
 80031ce:	d12b      	bne.n	8003228 <__swbuf_r+0x70>
 80031d0:	686c      	ldr	r4, [r5, #4]
 80031d2:	69a3      	ldr	r3, [r4, #24]
 80031d4:	60a3      	str	r3, [r4, #8]
 80031d6:	89a3      	ldrh	r3, [r4, #12]
 80031d8:	071a      	lsls	r2, r3, #28
 80031da:	d52f      	bpl.n	800323c <__swbuf_r+0x84>
 80031dc:	6923      	ldr	r3, [r4, #16]
 80031de:	b36b      	cbz	r3, 800323c <__swbuf_r+0x84>
 80031e0:	6923      	ldr	r3, [r4, #16]
 80031e2:	6820      	ldr	r0, [r4, #0]
 80031e4:	1ac0      	subs	r0, r0, r3
 80031e6:	6963      	ldr	r3, [r4, #20]
 80031e8:	b2f6      	uxtb	r6, r6
 80031ea:	4283      	cmp	r3, r0
 80031ec:	4637      	mov	r7, r6
 80031ee:	dc04      	bgt.n	80031fa <__swbuf_r+0x42>
 80031f0:	4621      	mov	r1, r4
 80031f2:	4628      	mov	r0, r5
 80031f4:	f7ff fa0c 	bl	8002610 <_fflush_r>
 80031f8:	bb30      	cbnz	r0, 8003248 <__swbuf_r+0x90>
 80031fa:	68a3      	ldr	r3, [r4, #8]
 80031fc:	3b01      	subs	r3, #1
 80031fe:	60a3      	str	r3, [r4, #8]
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	6022      	str	r2, [r4, #0]
 8003206:	701e      	strb	r6, [r3, #0]
 8003208:	6963      	ldr	r3, [r4, #20]
 800320a:	3001      	adds	r0, #1
 800320c:	4283      	cmp	r3, r0
 800320e:	d004      	beq.n	800321a <__swbuf_r+0x62>
 8003210:	89a3      	ldrh	r3, [r4, #12]
 8003212:	07db      	lsls	r3, r3, #31
 8003214:	d506      	bpl.n	8003224 <__swbuf_r+0x6c>
 8003216:	2e0a      	cmp	r6, #10
 8003218:	d104      	bne.n	8003224 <__swbuf_r+0x6c>
 800321a:	4621      	mov	r1, r4
 800321c:	4628      	mov	r0, r5
 800321e:	f7ff f9f7 	bl	8002610 <_fflush_r>
 8003222:	b988      	cbnz	r0, 8003248 <__swbuf_r+0x90>
 8003224:	4638      	mov	r0, r7
 8003226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003228:	4b0a      	ldr	r3, [pc, #40]	; (8003254 <__swbuf_r+0x9c>)
 800322a:	429c      	cmp	r4, r3
 800322c:	d101      	bne.n	8003232 <__swbuf_r+0x7a>
 800322e:	68ac      	ldr	r4, [r5, #8]
 8003230:	e7cf      	b.n	80031d2 <__swbuf_r+0x1a>
 8003232:	4b09      	ldr	r3, [pc, #36]	; (8003258 <__swbuf_r+0xa0>)
 8003234:	429c      	cmp	r4, r3
 8003236:	bf08      	it	eq
 8003238:	68ec      	ldreq	r4, [r5, #12]
 800323a:	e7ca      	b.n	80031d2 <__swbuf_r+0x1a>
 800323c:	4621      	mov	r1, r4
 800323e:	4628      	mov	r0, r5
 8003240:	f000 f80c 	bl	800325c <__swsetup_r>
 8003244:	2800      	cmp	r0, #0
 8003246:	d0cb      	beq.n	80031e0 <__swbuf_r+0x28>
 8003248:	f04f 37ff 	mov.w	r7, #4294967295
 800324c:	e7ea      	b.n	8003224 <__swbuf_r+0x6c>
 800324e:	bf00      	nop
 8003250:	0800355c 	.word	0x0800355c
 8003254:	0800357c 	.word	0x0800357c
 8003258:	0800353c 	.word	0x0800353c

0800325c <__swsetup_r>:
 800325c:	4b32      	ldr	r3, [pc, #200]	; (8003328 <__swsetup_r+0xcc>)
 800325e:	b570      	push	{r4, r5, r6, lr}
 8003260:	681d      	ldr	r5, [r3, #0]
 8003262:	4606      	mov	r6, r0
 8003264:	460c      	mov	r4, r1
 8003266:	b125      	cbz	r5, 8003272 <__swsetup_r+0x16>
 8003268:	69ab      	ldr	r3, [r5, #24]
 800326a:	b913      	cbnz	r3, 8003272 <__swsetup_r+0x16>
 800326c:	4628      	mov	r0, r5
 800326e:	f7ff fa63 	bl	8002738 <__sinit>
 8003272:	4b2e      	ldr	r3, [pc, #184]	; (800332c <__swsetup_r+0xd0>)
 8003274:	429c      	cmp	r4, r3
 8003276:	d10f      	bne.n	8003298 <__swsetup_r+0x3c>
 8003278:	686c      	ldr	r4, [r5, #4]
 800327a:	89a3      	ldrh	r3, [r4, #12]
 800327c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003280:	0719      	lsls	r1, r3, #28
 8003282:	d42c      	bmi.n	80032de <__swsetup_r+0x82>
 8003284:	06dd      	lsls	r5, r3, #27
 8003286:	d411      	bmi.n	80032ac <__swsetup_r+0x50>
 8003288:	2309      	movs	r3, #9
 800328a:	6033      	str	r3, [r6, #0]
 800328c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003290:	81a3      	strh	r3, [r4, #12]
 8003292:	f04f 30ff 	mov.w	r0, #4294967295
 8003296:	e03e      	b.n	8003316 <__swsetup_r+0xba>
 8003298:	4b25      	ldr	r3, [pc, #148]	; (8003330 <__swsetup_r+0xd4>)
 800329a:	429c      	cmp	r4, r3
 800329c:	d101      	bne.n	80032a2 <__swsetup_r+0x46>
 800329e:	68ac      	ldr	r4, [r5, #8]
 80032a0:	e7eb      	b.n	800327a <__swsetup_r+0x1e>
 80032a2:	4b24      	ldr	r3, [pc, #144]	; (8003334 <__swsetup_r+0xd8>)
 80032a4:	429c      	cmp	r4, r3
 80032a6:	bf08      	it	eq
 80032a8:	68ec      	ldreq	r4, [r5, #12]
 80032aa:	e7e6      	b.n	800327a <__swsetup_r+0x1e>
 80032ac:	0758      	lsls	r0, r3, #29
 80032ae:	d512      	bpl.n	80032d6 <__swsetup_r+0x7a>
 80032b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80032b2:	b141      	cbz	r1, 80032c6 <__swsetup_r+0x6a>
 80032b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80032b8:	4299      	cmp	r1, r3
 80032ba:	d002      	beq.n	80032c2 <__swsetup_r+0x66>
 80032bc:	4630      	mov	r0, r6
 80032be:	f7ff fb47 	bl	8002950 <_free_r>
 80032c2:	2300      	movs	r3, #0
 80032c4:	6363      	str	r3, [r4, #52]	; 0x34
 80032c6:	89a3      	ldrh	r3, [r4, #12]
 80032c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80032cc:	81a3      	strh	r3, [r4, #12]
 80032ce:	2300      	movs	r3, #0
 80032d0:	6063      	str	r3, [r4, #4]
 80032d2:	6923      	ldr	r3, [r4, #16]
 80032d4:	6023      	str	r3, [r4, #0]
 80032d6:	89a3      	ldrh	r3, [r4, #12]
 80032d8:	f043 0308 	orr.w	r3, r3, #8
 80032dc:	81a3      	strh	r3, [r4, #12]
 80032de:	6923      	ldr	r3, [r4, #16]
 80032e0:	b94b      	cbnz	r3, 80032f6 <__swsetup_r+0x9a>
 80032e2:	89a3      	ldrh	r3, [r4, #12]
 80032e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80032e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ec:	d003      	beq.n	80032f6 <__swsetup_r+0x9a>
 80032ee:	4621      	mov	r1, r4
 80032f0:	4630      	mov	r0, r6
 80032f2:	f7ff fae5 	bl	80028c0 <__smakebuf_r>
 80032f6:	89a0      	ldrh	r0, [r4, #12]
 80032f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80032fc:	f010 0301 	ands.w	r3, r0, #1
 8003300:	d00a      	beq.n	8003318 <__swsetup_r+0xbc>
 8003302:	2300      	movs	r3, #0
 8003304:	60a3      	str	r3, [r4, #8]
 8003306:	6963      	ldr	r3, [r4, #20]
 8003308:	425b      	negs	r3, r3
 800330a:	61a3      	str	r3, [r4, #24]
 800330c:	6923      	ldr	r3, [r4, #16]
 800330e:	b943      	cbnz	r3, 8003322 <__swsetup_r+0xc6>
 8003310:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003314:	d1ba      	bne.n	800328c <__swsetup_r+0x30>
 8003316:	bd70      	pop	{r4, r5, r6, pc}
 8003318:	0781      	lsls	r1, r0, #30
 800331a:	bf58      	it	pl
 800331c:	6963      	ldrpl	r3, [r4, #20]
 800331e:	60a3      	str	r3, [r4, #8]
 8003320:	e7f4      	b.n	800330c <__swsetup_r+0xb0>
 8003322:	2000      	movs	r0, #0
 8003324:	e7f7      	b.n	8003316 <__swsetup_r+0xba>
 8003326:	bf00      	nop
 8003328:	2000002c 	.word	0x2000002c
 800332c:	0800355c 	.word	0x0800355c
 8003330:	0800357c 	.word	0x0800357c
 8003334:	0800353c 	.word	0x0800353c

08003338 <_close_r>:
 8003338:	b538      	push	{r3, r4, r5, lr}
 800333a:	4d06      	ldr	r5, [pc, #24]	; (8003354 <_close_r+0x1c>)
 800333c:	2300      	movs	r3, #0
 800333e:	4604      	mov	r4, r0
 8003340:	4608      	mov	r0, r1
 8003342:	602b      	str	r3, [r5, #0]
 8003344:	f7fe fcad 	bl	8001ca2 <_close>
 8003348:	1c43      	adds	r3, r0, #1
 800334a:	d102      	bne.n	8003352 <_close_r+0x1a>
 800334c:	682b      	ldr	r3, [r5, #0]
 800334e:	b103      	cbz	r3, 8003352 <_close_r+0x1a>
 8003350:	6023      	str	r3, [r4, #0]
 8003352:	bd38      	pop	{r3, r4, r5, pc}
 8003354:	20000228 	.word	0x20000228

08003358 <_fstat_r>:
 8003358:	b538      	push	{r3, r4, r5, lr}
 800335a:	4d07      	ldr	r5, [pc, #28]	; (8003378 <_fstat_r+0x20>)
 800335c:	2300      	movs	r3, #0
 800335e:	4604      	mov	r4, r0
 8003360:	4608      	mov	r0, r1
 8003362:	4611      	mov	r1, r2
 8003364:	602b      	str	r3, [r5, #0]
 8003366:	f7fe fca8 	bl	8001cba <_fstat>
 800336a:	1c43      	adds	r3, r0, #1
 800336c:	d102      	bne.n	8003374 <_fstat_r+0x1c>
 800336e:	682b      	ldr	r3, [r5, #0]
 8003370:	b103      	cbz	r3, 8003374 <_fstat_r+0x1c>
 8003372:	6023      	str	r3, [r4, #0]
 8003374:	bd38      	pop	{r3, r4, r5, pc}
 8003376:	bf00      	nop
 8003378:	20000228 	.word	0x20000228

0800337c <_isatty_r>:
 800337c:	b538      	push	{r3, r4, r5, lr}
 800337e:	4d06      	ldr	r5, [pc, #24]	; (8003398 <_isatty_r+0x1c>)
 8003380:	2300      	movs	r3, #0
 8003382:	4604      	mov	r4, r0
 8003384:	4608      	mov	r0, r1
 8003386:	602b      	str	r3, [r5, #0]
 8003388:	f7fe fca7 	bl	8001cda <_isatty>
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	d102      	bne.n	8003396 <_isatty_r+0x1a>
 8003390:	682b      	ldr	r3, [r5, #0]
 8003392:	b103      	cbz	r3, 8003396 <_isatty_r+0x1a>
 8003394:	6023      	str	r3, [r4, #0]
 8003396:	bd38      	pop	{r3, r4, r5, pc}
 8003398:	20000228 	.word	0x20000228

0800339c <_lseek_r>:
 800339c:	b538      	push	{r3, r4, r5, lr}
 800339e:	4d07      	ldr	r5, [pc, #28]	; (80033bc <_lseek_r+0x20>)
 80033a0:	4604      	mov	r4, r0
 80033a2:	4608      	mov	r0, r1
 80033a4:	4611      	mov	r1, r2
 80033a6:	2200      	movs	r2, #0
 80033a8:	602a      	str	r2, [r5, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	f7fe fca0 	bl	8001cf0 <_lseek>
 80033b0:	1c43      	adds	r3, r0, #1
 80033b2:	d102      	bne.n	80033ba <_lseek_r+0x1e>
 80033b4:	682b      	ldr	r3, [r5, #0]
 80033b6:	b103      	cbz	r3, 80033ba <_lseek_r+0x1e>
 80033b8:	6023      	str	r3, [r4, #0]
 80033ba:	bd38      	pop	{r3, r4, r5, pc}
 80033bc:	20000228 	.word	0x20000228

080033c0 <__malloc_lock>:
 80033c0:	4801      	ldr	r0, [pc, #4]	; (80033c8 <__malloc_lock+0x8>)
 80033c2:	f7ff ba57 	b.w	8002874 <__retarget_lock_acquire_recursive>
 80033c6:	bf00      	nop
 80033c8:	20000220 	.word	0x20000220

080033cc <__malloc_unlock>:
 80033cc:	4801      	ldr	r0, [pc, #4]	; (80033d4 <__malloc_unlock+0x8>)
 80033ce:	f7ff ba52 	b.w	8002876 <__retarget_lock_release_recursive>
 80033d2:	bf00      	nop
 80033d4:	20000220 	.word	0x20000220

080033d8 <_read_r>:
 80033d8:	b538      	push	{r3, r4, r5, lr}
 80033da:	4d07      	ldr	r5, [pc, #28]	; (80033f8 <_read_r+0x20>)
 80033dc:	4604      	mov	r4, r0
 80033de:	4608      	mov	r0, r1
 80033e0:	4611      	mov	r1, r2
 80033e2:	2200      	movs	r2, #0
 80033e4:	602a      	str	r2, [r5, #0]
 80033e6:	461a      	mov	r2, r3
 80033e8:	f7fe fc3e 	bl	8001c68 <_read>
 80033ec:	1c43      	adds	r3, r0, #1
 80033ee:	d102      	bne.n	80033f6 <_read_r+0x1e>
 80033f0:	682b      	ldr	r3, [r5, #0]
 80033f2:	b103      	cbz	r3, 80033f6 <_read_r+0x1e>
 80033f4:	6023      	str	r3, [r4, #0]
 80033f6:	bd38      	pop	{r3, r4, r5, pc}
 80033f8:	20000228 	.word	0x20000228

080033fc <_init>:
 80033fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033fe:	bf00      	nop
 8003400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003402:	bc08      	pop	{r3}
 8003404:	469e      	mov	lr, r3
 8003406:	4770      	bx	lr

08003408 <_fini>:
 8003408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340a:	bf00      	nop
 800340c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800340e:	bc08      	pop	{r3}
 8003410:	469e      	mov	lr, r3
 8003412:	4770      	bx	lr
