{
    "DESIGN_NAME": "DFFRAM512x32",
    "DESIGN_IS_CORE": false,
    "VERILOG_FILES": [
        "/home/hosni/ML-SOC/OL-DFFRAM/hdl/rtl//DFFRAM512x32.v",
        "/home/hosni/ML-SOC/OL-DFFRAM/hdl/rtl//DFFRAM.v"
    ],
    "CLOCK_PERIOD": 25,
    "RUN_CTS": 0,
    "ROUTING_CORES": 12,
    "SYNTH_READ_BLACKBOX_LIB": 1,
    "SYNTH_ABC_BUFFERING": false,
    "SYNTH_STRATEGY": "DELAY 0",
    "QUIT_ON_SYNTH_CHECKS": 0,
    "CLOCK_PORT": "CLK",
    "RUN_LINTER": true,
    "SYNTH_DEFINES": "NO_DIODES",
    "MAX_TRANSITION_CONSTRAINT": 1.400,
    "MAX_FANOUT_CONSTRAINT": 16,
    "FP_PDN_VPITCH": 60,
    "FP_SIZING": "relative",
    "FP_ASPECT_RATIO": 0.85,
    "FP_CORE_UTIL": 55,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_TARGET_DENSITY": 0.59,
    "PL_TIME_DRIVEN": 0,
    "PL_ROUTABILITY_DRIVEN": 1,
    "PL_RESIZER_MAX_WIRE_LENGTH": 500,
    "PL_RESIZER_MAX_SLEW_MARGIN": 10,
    "CTS_CLK_MAX_WIRE_LENGTH": 500,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 10,
    "GRT_ALLOW_CONGESTION": false,
    "MAGIC_DEF_LABELS": false,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "HEURISTIC_ANTENNA_THRESHOLD": 200,
    "GRT_REPAIR_ANTENNAS": true,
    "GRT_ADJUSTMENT": 0.12,
    "RT_MAX_LAYER": "met4",
    "DIODE_PADDING": 0,
    "VDD_NETS": [
        "VPWR"
    ],
    "GND_NETS": [
        "VNGD"
    ],
    "PNR_SDC_FILE": "dir::base.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc",
    "RUN_CVC": true,
    dont touch RAM16
}