
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.059557                       # Number of seconds simulated
sim_ticks                                1059557222500                       # Number of ticks simulated
final_tick                               1059557222500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140743                       # Simulator instruction rate (inst/s)
host_op_rate                                   205611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              298250354                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828416                       # Number of bytes of host memory used
host_seconds                                  3552.58                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        47718208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47782208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24794112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24794112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           745597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              746597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        387408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             387408                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45035990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45096392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23400446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23400446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23400446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45035990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68496839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      746597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     387408                       # Number of write requests accepted
system.mem_ctrls.readBursts                    746597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   387408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               47702464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24792640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47782208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24794112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       341885                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25956                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1059524628500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                746597                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               387408                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  736722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       573625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.380656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.459920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.578310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       396151     69.06%     69.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115591     20.15%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25797      4.50%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9749      1.70%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12818      2.23%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2081      0.36%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1645      0.29%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1531      0.27%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8262      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       573625                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.433634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.461910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.821415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22256     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           28      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22293                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.376979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.351327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.931964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6698     30.05%     30.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              850      3.81%     33.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14395     64.57%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              344      1.54%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22293                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10949648750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24924980000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3726755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14690.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33440.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   354968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  204143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     934320.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2134157760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1164471000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2862631200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1246000320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69204844800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         224847971820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         438496824750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           739956901650                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.366952                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 728125208250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35380800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  296047151750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2202447240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1201732125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2951106600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1264254480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69204844800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         227121928965                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         436502125500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           740448439710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.830863                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 724782082500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35380800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  299390277500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2119114445                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2119114445                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1913587                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.201369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294069810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1915635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.510356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3524729500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.201369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2369799195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2369799195                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224601272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224601272                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69468538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69468538                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     294069810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294069810                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294069810                       # number of overall hits
system.cpu.dcache.overall_hits::total       294069810                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1329086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1329086                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       570165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       570165                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1899251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1899251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1915635                       # number of overall misses
system.cpu.dcache.overall_misses::total       1915635                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  47491434000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47491434000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30396533500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30396533500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77887967500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77887967500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77887967500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77887967500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005883                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008141                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006472                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35732.401064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35732.401064                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53311.819386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53311.819386                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41009.833613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41009.833613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40659.085630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40659.085630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231779                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.065589                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       861485                       # number of writebacks
system.cpu.dcache.writebacks::total            861485                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1329086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1329086                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       570165                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       570165                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1899251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1899251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1915635                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1915635                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  46162348000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46162348000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  29826368500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29826368500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1281089463                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1281089463                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  75988716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75988716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  77269805963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77269805963                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006472                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34732.401064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34732.401064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52311.819386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52311.819386                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78191.495544                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78191.495544                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40009.833613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40009.833613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40336.392874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40336.392874                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           670.706677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   670.706677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.327493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.327493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78099500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78099500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78099500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78099500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78099500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78099500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78021.478521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78021.478521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78021.478521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78021.478521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78021.478521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78021.478521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77098500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77098500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77098500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77098500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77098500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77098500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77021.478521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77021.478521                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77021.478521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77021.478521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77021.478521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77021.478521                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    748849                       # number of replacements
system.l2.tags.tagsinuse                 15627.273905                       # Cycle average of tags in use
system.l2.tags.total_refs                     2433538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    764755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.182115                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133014796500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7455.395071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.912349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8167.966485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.455041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.498533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953813                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970825                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5165187                       # Number of tag accesses
system.l2.tags.data_accesses                  5165187                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       861485                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           861485                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             262815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                262815                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         907223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            907223                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1170038                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1170039                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1170038                       # number of overall hits
system.l2.overall_hits::total                 1170039                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           307350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307350                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       438247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          438247                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              745597                       # number of demand (read+write) misses
system.l2.demand_misses::total                 746597                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             745597                       # number of overall misses
system.l2.overall_misses::total                746597                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26211562500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26211562500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75584500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  35899322500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35899322500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   62110885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62186469500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75584500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  62110885000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62186469500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       861485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       861485                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         570165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            570165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1345470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1345470                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1915635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1916636                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1915635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1916636                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.539054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539054                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.325720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.325720                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.389217                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.389535                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.389217                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.389535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85282.454856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85282.454856                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75584.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75584.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81915.729030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81915.729030                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75584.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83303.560771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83293.221778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75584.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83303.560771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83293.221778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               387408                       # number of writebacks
system.l2.writebacks::total                    387408                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        61587                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61587                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       307350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307350                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       438247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       438247                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         745597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            746597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        745597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           746597                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23138062500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23138062500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65584500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65584500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31516852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31516852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65584500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  54654915000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54720499500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65584500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  54654915000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54720499500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.539054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.325720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.325720                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.389217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.389535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.389217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.389535                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75282.454856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75282.454856                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65584.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65584.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71915.729030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71915.729030                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65584.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73303.560771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73293.221778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65584.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73303.560771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73293.221778                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             439247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       387408                       # Transaction distribution
system.membus.trans_dist::CleanEvict           341885                       # Transaction distribution
system.membus.trans_dist::ReadExReq            307350                       # Transaction distribution
system.membus.trans_dist::ReadExResp           307350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        439247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2222487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2222487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2222487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72576320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72576320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72576320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1475890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1475890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1475890                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3033509500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4039042750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3830268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1913632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          81143                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        81143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1346471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1248893                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1413542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           570165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          570165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1345470                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5744856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5746903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    177735680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              177802624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          748849                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2665485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030442                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2584341     96.96%     96.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  81144      3.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2665485                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2776664000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2873452500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
