\hypertarget{struct_s_cn_s_c_b___type}{}\section{S\+Cn\+S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control and ID Register not in the S\+CB.  




{\ttfamily \#include $<$core\+\_\+armv8mml.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_a758b3cae751b227e20698256b6249dd4}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_a34ec1d771245eb9bd0e3ec9336949762}{I\+C\+TR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_a13af9b718dde7481f1c0344f00593c23}{A\+C\+T\+LR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_a356efebfcbdaecaf1176e6cd86a60bf1}{C\+P\+P\+WR}
\item 
uint32\+\_\+t \hyperlink{struct_s_cn_s_c_b___type_a0bce3f86e9f6e00085cf5a126ae201c6}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\+U\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and ID Register not in the S\+CB. 

Definition at line 1009 of file core\+\_\+armv8mml.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a13af9b718dde7481f1c0344f00593c23}\label{struct_s_cn_s_c_b___type_a13af9b718dde7481f1c0344f00593c23}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+A\+C\+T\+LR}

Offset\+: 0x008 (R/W) Auxiliary Control Register 

Definition at line 1013 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a356efebfcbdaecaf1176e6cd86a60bf1}\label{struct_s_cn_s_c_b___type_a356efebfcbdaecaf1176e6cd86a60bf1}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!C\+P\+P\+WR@{C\+P\+P\+WR}}
\index{C\+P\+P\+WR@{C\+P\+P\+WR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+P\+WR}{CPPWR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+C\+P\+P\+WR}

Offset\+: 0x00C (R/W) Coprocessor Power Control Register 

Definition at line 1014 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a34ec1d771245eb9bd0e3ec9336949762}\label{struct_s_cn_s_c_b___type_a34ec1d771245eb9bd0e3ec9336949762}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!I\+C\+TR@{I\+C\+TR}}
\index{I\+C\+TR@{I\+C\+TR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+TR}{ICTR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+I\+C\+TR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

Definition at line 1012 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a758b3cae751b227e20698256b6249dd4}\label{struct_s_cn_s_c_b___type_a758b3cae751b227e20698256b6249dd4}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 1011 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a0bce3f86e9f6e00085cf5a126ae201c6}\label{struct_s_cn_s_c_b___type_a0bce3f86e9f6e00085cf5a126ae201c6}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+Cn\+S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 662 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
