//Product = 
//Doc rev = 
//Version = Internal
//Date: 2020-01-31_10_35_29
$Name$  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R000h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R000h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_e_lane[5:0]$  $5$  $0$  $R000h$  $$  $RW$  $0h$  $F0 Control For Even Bot Data Samplers. No Sign$
$$ND$  $31$  $8$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R004h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_e_lane[5:0]$  $5$  $0$  $R004h$  $$  $RW$  $0h$  $F0 Control For Even Mid Data Samplers. No Sign$
$$ND$  $31$  $8$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R008h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_e_lane[5:0]$  $5$  $0$  $R008h$  $$  $RW$  $0h$  $F0 Control For Even Top Data Samplers. No Sign$
$$ND$  $31$  $8$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R00Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_e_lane[5:0]$  $5$  $0$  $R00Ch$  $$  $RW$  $0h$  $F0 Control For Even Bot Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_e_lane[5:0]$  $5$  $0$  $R010h$  $$  $RW$  $0h$  $F0 Control For Even Mid Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R014h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_e_lane[5:0]$  $5$  $0$  $R014h$  $$  $RW$  $0h$  $F0 Control For Even Top Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R018h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_bot_e_lane[5:0]$  $5$  $0$  $R018h$  $$  $RW$  $0h$  $F1 Control For Even Bot Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_d_mid_e_lane[5:0]$  $5$  $0$  $R01Ch$  $$  $RW$  $0h$  $F1 Control For Even Mid Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R020h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R020h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_top_e_lane[5:0]$  $5$  $0$  $R020h$  $$  $RW$  $0h$  $F1 Control For Even Top Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R024h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_bot_e_lane[5:0]$  $5$  $0$  $R024h$  $$  $RW$  $0h$  $F1 Control For Even Bot Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R028h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_mid_e_lane[5:0]$  $5$  $0$  $R028h$  $$  $RW$  $0h$  $F1 Control For Even Mid Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_s_top_e_lane[5:0]$  $5$  $0$  $R02Ch$  $$  $RW$  $0h$  $F1 Control For Even Top Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R030h$  $$  $RW$  $0h$  $$
$$dfe_f1p5_e_lane[5:0]$  $5$  $0$  $R030h$  $$  $RW$  $0h$  $F1P5 Control For Even Edge Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R034h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_e_lane[5:0]$  $5$  $0$  $R034h$  $$  $RW$  $00h$  $F2 Control For Even Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R038h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_e_lane[5:0]$  $5$  $0$  $R038h$  $$  $RW$  $00h$  $F2 Control For Even Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_e_lane[5:0]$  $5$  $0$  $R03Ch$  $$  $RW$  $00h$  $F2 Control For Even Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_e_lane[5:0]$  $5$  $0$  $R040h$  $$  $RW$  $00h$  $F2 Control For Even Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_e_lane[5:0]$  $5$  $0$  $R044h$  $$  $RW$  $00h$  $F2 Control For Even Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_e_lane[5:0]$  $5$  $0$  $R048h$  $$  $RW$  $00h$  $F2 Control For Even Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_bot_e_lane[5:0]$  $5$  $0$  $R04Ch$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers $
$$ND$  $31$  $8$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R050h$  $$  $RW$  $0h$  $$
$$dfe_f3_sign_e_lane$  $6$  $6$  $R050h$  $$  $RW$  $0h$  $Sign For Tap 3. 0: Positive. 1: Negative$
$$dfe_f3_mid_e_lane[5:0]$  $5$  $0$  $R050h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers $
$$ND$  $31$  $8$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R054h$  $$  $RW$  $0h$  $$
$$dfe_f3_top_e_lane[5:0]$  $5$  $0$  $R054h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers $
$$ND$  $31$  $8$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R058h$  $$  $RW$  $0h$  $$
$$dfe_f4_bot_e_lane[5:0]$  $5$  $0$  $R058h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers $
$$ND$  $31$  $8$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_sign_e_lane$  $6$  $6$  $R05Ch$  $$  $RW$  $0h$  $Sign For Tap 4. 0: Positive. 1: Negative$
$$dfe_f4_mid_e_lane[5:0]$  $5$  $0$  $R05Ch$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers $
$$ND$  $31$  $8$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R060h$  $$  $RW$  $0h$  $$
$$dfe_f4_top_e_lane[5:0]$  $5$  $0$  $R060h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers $
$$ND$  $31$  $8$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R064h$  $$  $RW$  $0h$  $$
$$dfe_f5_lsb_e_lane[4:0]$  $4$  $0$  $R064h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R068h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_e_lane$  $5$  $5$  $R068h$  $$  $RW$  $0h$  $Sign For Tap 5. 0: Positive. 1: Negative$
$$dfe_f5_msb_e_lane[4:0]$  $4$  $0$  $R068h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R06Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_lsb_e_lane[4:0]$  $4$  $0$  $R06Ch$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R070h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R070h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_e_lane$  $5$  $5$  $R070h$  $$  $RW$  $0h$  $Sign For Tap 6. 0: Positive. 1: Negative$
$$dfe_f6_msb_e_lane[4:0]$  $4$  $0$  $R070h$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R074h$  $$  $RW$  $0h$  $$
$$dfe_f7_lsb_e_lane[4:0]$  $4$  $0$  $R074h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R078h$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_e_lane$  $5$  $5$  $R078h$  $$  $RW$  $0h$  $Sign For Tap 7. 0: Positive. 1: Negative$
$$dfe_f7_msb_e_lane[4:0]$  $4$  $0$  $R078h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R07Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_lsb_e_lane[4:0]$  $4$  $0$  $R07Ch$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_e_lane$  $5$  $5$  $R080h$  $$  $RW$  $0h$  $Sign For Tap 8. 0: Positive. 1: Negative$
$$dfe_f8_msb_e_lane[4:0]$  $4$  $0$  $R080h$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R084h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_e_lane[4:0]$  $4$  $0$  $R084h$  $$  $RW$  $00h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R088h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_e_lane$  $5$  $5$  $R088h$  $$  $RW$  $0h$  $Sign For Tap 9. 0: Positive. 1: Negative$
$$dfe_f9_msb_e_lane[4:0]$  $4$  $0$  $R088h$  $$  $RW$  $0h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_e_lane[4:0]$  $4$  $0$  $R08Ch$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R090h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R090h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R090h$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_e_lane$  $5$  $5$  $R090h$  $$  $RW$  $0h$  $Sign For Tap 10. 0: Positive. 1: Negative$
$$dfe_f10_msb_e_lane[4:0]$  $4$  $0$  $R090h$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R094h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_e_lane$  $4$  $4$  $R094h$  $$  $RW$  $0h$  $Sign For Tap 11. 0: Positive. 1: Negative$
$$dfe_f11_e_lane[3:0]$  $3$  $0$  $R094h$  $$  $RW$  $0h$  $Tap 11 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R098h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_e_lane$  $4$  $4$  $R098h$  $$  $RW$  $0h$  $Sign For Tap 12. 0: Positive. 1: Negative$
$$dfe_f12_e_lane[3:0]$  $3$  $0$  $R098h$  $$  $RW$  $0h$  $Tap 12 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R09Ch$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_e_lane$  $4$  $4$  $R09Ch$  $$  $RW$  $0h$  $Sign For Tap 13. 0: Positive. 1: Negative$
$$dfe_f13_e_lane[3:0]$  $3$  $0$  $R09Ch$  $$  $RW$  $0h$  $Tap 13 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A0h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_e_lane$  $4$  $4$  $R0A0h$  $$  $RW$  $0h$  $Sign For Tap 14. 0: Positive. 1: Negative$
$$dfe_f14_e_lane[3:0]$  $3$  $0$  $R0A0h$  $$  $RW$  $0h$  $Tap 14 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A4h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_e_lane$  $4$  $4$  $R0A4h$  $$  $RW$  $0h$  $Sign For Tap 15. 0: Positive. 1: Negative$
$$dfe_f15_e_lane[3:0]$  $3$  $0$  $R0A4h$  $$  $RW$  $0h$  $Tap 15 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A8h$  $$  $RW$  $0h$  $$
$$dfe_ff1_sign_e_lane$  $5$  $5$  $R0A8h$  $$  $RW$  $0h$  $Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff1_e_lane[4:0]$  $4$  $0$  $R0A8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0ACh$  $$  $RW$  $0h$  $$
$$dfe_ff2_sign_e_lane$  $5$  $5$  $R0ACh$  $$  $RW$  $0h$  $Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff2_e_lane[4:0]$  $4$  $0$  $R0ACh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B0h$  $$  $RW$  $0h$  $$
$$dfe_ff3_sign_e_lane$  $5$  $5$  $R0B0h$  $$  $RW$  $0h$  $Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff3_e_lane[4:0]$  $4$  $0$  $R0B0h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B4h$  $$  $RW$  $0h$  $$
$$dfe_ff4_sign_e_lane$  $5$  $5$  $R0B4h$  $$  $RW$  $0h$  $Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff4_e_lane[4:0]$  $4$  $0$  $R0B4h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R0B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B8h$  $$  $RW$  $0h$  $$
$$dfe_ff5_sign_e_lane$  $5$  $5$  $R0B8h$  $$  $RW$  $0h$  $Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff5_e_lane[4:0]$  $4$  $0$  $R0B8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0BCh$  $$  $RW$  $0h$  $$
$$dfe_ff6_sign_e_lane$  $5$  $5$  $R0BCh$  $$  $RW$  $0h$  $Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff6_e_lane[4:0]$  $4$  $0$  $R0BCh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_e_lane[4:0]$  $4$  $0$  $R0C8h$  $$  $RW$  $00h$  $N Side Vref Control For Bot Even Sampler$
$$ND$  $31$  $8$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0CCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_e_lane$  $5$  $5$  $R0CCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_e_lane[4:0]$  $4$  $0$  $R0CCh$  $$  $RW$  $00h$  $P Side Vref Control For Bot Even Sampler$
$$ND$  $31$  $8$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0D0h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_e_lane[4:0]$  $4$  $0$  $R0D0h$  $$  $RW$  $00h$  $N Side Vref Control For Mid Even Sampler$
$$ND$  $31$  $8$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D4h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_e_lane$  $5$  $5$  $R0D4h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_e_lane[4:0]$  $4$  $0$  $R0D4h$  $$  $RW$  $00h$  $P Side Vref Control For Mid Even Sampler$
$$ND$  $31$  $8$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0D8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_e_lane[4:0]$  $4$  $0$  $R0D8h$  $$  $RW$  $00h$  $N Side Vref Control For Top Even Sampler$
$$ND$  $31$  $8$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0DCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_e_lane$  $5$  $5$  $R0DCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_e_lane[4:0]$  $4$  $0$  $R0DCh$  $$  $RW$  $00h$  $P Side Vref Control For Top Even Sampler$
$$ND$  $31$  $8$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E0h$  $$  $RW$  $0h$  $$
$$ofst_d_bot_e_lane[5:0]$  $5$  $0$  $R0E0h$  $$  $RW$  $00h$  $Offset Control For Even Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E4h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_e_lane[5:0]$  $5$  $0$  $R0E4h$  $$  $RW$  $00h$  $Offset Control For Even Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E8h$  $$  $RW$  $0h$  $$
$$ofst_d_top_e_lane[5:0]$  $5$  $0$  $R0E8h$  $$  $RW$  $00h$  $Offset Control For Even Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0ECh$  $$  $RW$  $0h$  $$
$$ofst_s_bot_e_lane[5:0]$  $5$  $0$  $R0ECh$  $$  $RW$  $00h$  $Offset Control For Even Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F0h$  $$  $RW$  $0h$  $$
$$ofst_s_mid_e_lane[5:0]$  $5$  $0$  $R0F0h$  $$  $RW$  $00h$  $Offset Control For Even Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F4h$  $$  $RW$  $0h$  $$
$$ofst_s_top_e_lane[5:0]$  $5$  $0$  $R0F4h$  $$  $RW$  $00h$  $Offset Control For Even Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0F8h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_e_lane[4:0]$  $4$  $0$  $R0F8h$  $$  $RW$  $00h$  $N Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0FCh$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_e_lane$  $5$  $5$  $R0FCh$  $$  $RW$  $0h$  $Offset Sign Control For Edge Sampler$
$$ofst_edge_pos_e_lane[4:0]$  $4$  $0$  $R0FCh$  $$  $RW$  $00h$  $P Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0100h$  $$  $RW$  $0h$  $$
$$ctle_rl2_tune_g_lane[2:0]$  $2$  $0$  $R0100h$  $$  $RW$  $00h$  $CTLE Second Stage Load Resistor Control in Gray Code For Adaptation$
$$ND$  $31$  $8$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0400h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_bot_o_lane[5:0]$  $5$  $0$  $R0400h$  $$  $RW$  $0h$  $F0 Control For Odd Bot Data Samplers. No Sign$
$$ND$  $31$  $8$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0404h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_mid_o_lane[5:0]$  $5$  $0$  $R0404h$  $$  $RW$  $0h$  $F0 Control For Odd Mid Data Samplers. No Sign$
$$ND$  $31$  $8$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0408h$  $$  $RW$  $0h$  $$
$$dfe_f0_d_top_o_lane[5:0]$  $5$  $0$  $R0408h$  $$  $RW$  $0h$  $F0 Control For Odd Top Data Samplers. No Sign$
$$ND$  $31$  $8$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040Ch$  $$  $RW$  $0h$  $$
$$dfe_f0_s_bot_o_lane[5:0]$  $5$  $0$  $R040Ch$  $$  $RW$  $0h$  $F0 Control For Odd Bot Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0410h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_mid_o_lane[5:0]$  $5$  $0$  $R0410h$  $$  $RW$  $0h$  $F0 Control For Odd Mid Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0414h$  $$  $RW$  $0h$  $$
$$dfe_f0_s_top_o_lane[5:0]$  $5$  $0$  $R0414h$  $$  $RW$  $0h$  $F0 Control For Odd Top Slicer Samplers. No Sign$
$$ND$  $31$  $8$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0418h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_bot_o_lane[5:0]$  $5$  $0$  $R0418h$  $$  $RW$  $0h$  $F1 Control For Odd Bot Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R041Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_d_mid_o_lane[5:0]$  $5$  $0$  $R041Ch$  $$  $RW$  $0h$  $F1 Control For Odd Mid Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0420h$  $$  $RW$  $0h$  $$
$$dfe_f1_d_top_o_lane[5:0]$  $5$  $0$  $R0420h$  $$  $RW$  $0h$  $F1 Control For Odd Top Data Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0424h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_bot_o_lane[5:0]$  $5$  $0$  $R0424h$  $$  $RW$  $0h$  $F1 Control For Odd Bot Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0428h$  $$  $RW$  $0h$  $$
$$dfe_f1_s_mid_o_lane[5:0]$  $5$  $0$  $R0428h$  $$  $RW$  $0h$  $F1 Control For Odd Mid Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R042Ch$  $$  $RW$  $0h$  $$
$$dfe_f1_s_top_o_lane[5:0]$  $5$  $0$  $R042Ch$  $$  $RW$  $0h$  $F1 Control For Odd Top Slicer Samplers. No Sign, Always Positive$
$$ND$  $31$  $8$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0430h$  $$  $RW$  $0h$  $$
$$dfe_f1p5_o_lane[5:0]$  $5$  $0$  $R0430h$  $$  $RW$  $0h$  $F1P5 Control For Odd Edge Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0434h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_bot_o_lane[5:0]$  $5$  $0$  $R0434h$  $$  $RW$  $00h$  $F2 Control For Odd Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0438h$  $$  $RW$  $0h$  $$
$$dfe_f2_d_mid_o_lane[5:0]$  $5$  $0$  $R0438h$  $$  $RW$  $00h$  $F2 Control For Odd Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R043Ch$  $$  $RW$  $0h$  $$
$$dfe_f2_d_top_o_lane[5:0]$  $5$  $0$  $R043Ch$  $$  $RW$  $00h$  $F2 Control For Odd Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0440h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_bot_o_lane[5:0]$  $5$  $0$  $R0440h$  $$  $RW$  $00h$  $F2 Control For Odd Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0444h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_mid_o_lane[5:0]$  $5$  $0$  $R0444h$  $$  $RW$  $00h$  $F2 Control For Odd Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0448h$  $$  $RW$  $0h$  $$
$$dfe_f2_s_top_o_lane[5:0]$  $5$  $0$  $R0448h$  $$  $RW$  $00h$  $F2 Control For Odd Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044Ch$  $$  $RW$  $0h$  $$
$$dfe_f3_bot_o_lane[5:0]$  $5$  $0$  $R044Ch$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers $
$$ND$  $31$  $8$  $R0450h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0450h$  $$  $RW$  $0h$  $$
$$dfe_f3_sign_o_lane$  $6$  $6$  $R0450h$  $$  $RW$  $0h$  $Sign For Tap 3. 0: Positive. 1: Negative$
$$dfe_f3_mid_o_lane[5:0]$  $5$  $0$  $R0450h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers $
$$ND$  $31$  $8$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0454h$  $$  $RW$  $0h$  $$
$$dfe_f3_top_o_lane[5:0]$  $5$  $0$  $R0454h$  $$  $RW$  $00h$  $Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers $
$$ND$  $31$  $8$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0458h$  $$  $RW$  $0h$  $$
$$dfe_f4_bot_o_lane[5:0]$  $5$  $0$  $R0458h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers $
$$ND$  $31$  $8$  $R045Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R045Ch$  $$  $RW$  $0h$  $$
$$dfe_f4_sign_o_lane$  $6$  $6$  $R045Ch$  $$  $RW$  $0h$  $Sign For Tap 4. 0: Positive. 1: Negative$
$$dfe_f4_mid_o_lane[5:0]$  $5$  $0$  $R045Ch$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers $
$$ND$  $31$  $8$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0460h$  $$  $RW$  $0h$  $$
$$dfe_f4_top_o_lane[5:0]$  $5$  $0$  $R0460h$  $$  $RW$  $00h$  $Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers $
$$ND$  $31$  $8$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0464h$  $$  $RW$  $0h$  $$
$$dfe_f5_lsb_o_lane[4:0]$  $4$  $0$  $R0464h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0468h$  $$  $RW$  $0h$  $$
$$dfe_f5_sign_o_lane$  $5$  $5$  $R0468h$  $$  $RW$  $0h$  $Sign For Tap 5. 0: Positive. 1: Negative$
$$dfe_f5_msb_o_lane[4:0]$  $4$  $0$  $R0468h$  $$  $RW$  $00h$  $Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R046Ch$  $$  $RW$  $0h$  $$
$$dfe_f6_lsb_o_lane[4:0]$  $4$  $0$  $R046Ch$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0470h$  $$  $RW$  $0h$  $$
$$dfe_f6_sign_o_lane$  $5$  $5$  $R0470h$  $$  $RW$  $0h$  $Sign For Tap 6. 0: Positive. 1: Negative$
$$dfe_f6_msb_o_lane[4:0]$  $4$  $0$  $R0470h$  $$  $RW$  $00h$  $Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0474h$  $$  $RW$  $0h$  $$
$$dfe_f7_lsb_o_lane[4:0]$  $4$  $0$  $R0474h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0478h$  $$  $RW$  $0h$  $$
$$dfe_f7_sign_o_lane$  $5$  $5$  $R0478h$  $$  $RW$  $0h$  $Sign For Tap 7. 0: Positive. 1: Negative$
$$dfe_f7_msb_o_lane[4:0]$  $4$  $0$  $R0478h$  $$  $RW$  $00h$  $Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R047Ch$  $$  $RW$  $0h$  $$
$$dfe_f8_lsb_o_lane[4:0]$  $4$  $0$  $R047Ch$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0480h$  $$  $RW$  $0h$  $$
$$dfe_f8_sign_o_lane$  $5$  $5$  $R0480h$  $$  $RW$  $0h$  $Sign For Tap 8. 0: Positive. 1: Negative$
$$dfe_f8_msb_o_lane[4:0]$  $4$  $0$  $R0480h$  $$  $RW$  $00h$  $Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0484h$  $$  $RW$  $0h$  $$
$$dfe_f9_lsb_o_lane[4:0]$  $4$  $0$  $R0484h$  $$  $RW$  $00h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0488h$  $$  $RW$  $0h$  $$
$$dfe_f9_sign_o_lane$  $5$  $5$  $R0488h$  $$  $RW$  $0h$  $Sign For Tap 9. 0: Positive. 1: Negative$
$$dfe_f9_msb_o_lane[4:0]$  $4$  $0$  $R0488h$  $$  $RW$  $0h$  $Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048Ch$  $$  $RW$  $0h$  $$
$$dfe_f10_lsb_o_lane[4:0]$  $4$  $0$  $R048Ch$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output$
$$ND$  $31$  $8$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0490h$  $$  $RW$  $0h$  $$
$$dfe_f10_sign_o_lane$  $5$  $5$  $R0490h$  $$  $RW$  $0h$  $Sign For Tap 10. 0: Positive. 1: Negative$
$$dfe_f10_msb_o_lane[4:0]$  $4$  $0$  $R0490h$  $$  $RW$  $0h$  $Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output$
$$ND$  $31$  $8$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0494h$  $$  $RW$  $0h$  $$
$$dfe_f11_sign_o_lane$  $4$  $4$  $R0494h$  $$  $RW$  $0h$  $Sign For Tap 11. 0: Positive. 1: Negative$
$$dfe_f11_o_lane[3:0]$  $3$  $0$  $R0494h$  $$  $RW$  $0h$  $Tap 11 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0498h$  $$  $RW$  $0h$  $$
$$dfe_f12_sign_o_lane$  $4$  $4$  $R0498h$  $$  $RW$  $0h$  $Sign For Tap 12. 0: Positive. 1: Negative$
$$dfe_f12_o_lane[3:0]$  $3$  $0$  $R0498h$  $$  $RW$  $0h$  $Tap 12 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R049Ch$  $$  $RW$  $0h$  $$
$$dfe_f13_sign_o_lane$  $4$  $4$  $R049Ch$  $$  $RW$  $0h$  $Sign For Tap 13. 0: Positive. 1: Negative$
$$dfe_f13_o_lane[3:0]$  $3$  $0$  $R049Ch$  $$  $RW$  $0h$  $Tap 13 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04A0h$  $$  $RW$  $0h$  $$
$$dfe_f14_sign_o_lane$  $4$  $4$  $R04A0h$  $$  $RW$  $0h$  $Sign For Tap 14. 0: Positive. 1: Negative$
$$dfe_f14_o_lane[3:0]$  $3$  $0$  $R04A0h$  $$  $RW$  $0h$  $Tap 14 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04A4h$  $$  $RW$  $0h$  $$
$$dfe_f15_sign_o_lane$  $4$  $4$  $R04A4h$  $$  $RW$  $0h$  $Sign For Tap 15. 0: Positive. 1: Negative$
$$dfe_f15_o_lane[3:0]$  $3$  $0$  $R04A4h$  $$  $RW$  $0h$  $Tap 15 Magnitude Control For Both Msb And Lsb$
$$ND$  $31$  $8$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A8h$  $$  $RW$  $0h$  $$
$$dfe_ff1_sign_o_lane$  $5$  $5$  $R04A8h$  $$  $RW$  $0h$  $Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff1_o_lane[4:0]$  $4$  $0$  $R04A8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04ACh$  $$  $RW$  $0h$  $$
$$dfe_ff2_sign_o_lane$  $5$  $5$  $R04ACh$  $$  $RW$  $0h$  $Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff2_o_lane[4:0]$  $4$  $0$  $R04ACh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B0h$  $$  $RW$  $0h$  $$
$$dfe_ff3_sign_o_lane$  $5$  $5$  $R04B0h$  $$  $RW$  $0h$  $Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff3_o_lane[4:0]$  $4$  $0$  $R04B0h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B4h$  $$  $RW$  $0h$  $$
$$dfe_ff4_sign_o_lane$  $5$  $5$  $R04B4h$  $$  $RW$  $0h$  $Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff4_o_lane[4:0]$  $4$  $0$  $R04B4h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B8h$  $$  $RW$  $0h$  $$
$$dfe_ff5_sign_o_lane$  $5$  $5$  $R04B8h$  $$  $RW$  $0h$  $Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff5_o_lane[4:0]$  $4$  $0$  $R04B8h$  $$  $RW$  $00h$  $Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04BCh$  $$  $RW$  $0h$  $$
$$dfe_ff6_sign_o_lane$  $5$  $5$  $R04BCh$  $$  $RW$  $0h$  $Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$dfe_ff6_o_lane[4:0]$  $4$  $0$  $R04BCh$  $$  $RW$  $00h$  $Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number $
$$ND$  $31$  $8$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_bot_o_lane[4:0]$  $4$  $0$  $R04C8h$  $$  $RW$  $00h$  $N Side Vref Control For Bot Odd Sampler$
$$ND$  $31$  $8$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04CCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_bot_o_lane$  $5$  $5$  $R04CCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_bot_o_lane[4:0]$  $4$  $0$  $R04CCh$  $$  $RW$  $00h$  $P Side Vref Control For Bot Odd Sampler$
$$ND$  $31$  $8$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04D0h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_mid_o_lane[4:0]$  $4$  $0$  $R04D0h$  $$  $RW$  $00h$  $N Side Vref Control For Mid Odd Sampler$
$$ND$  $31$  $8$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D4h$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_mid_o_lane$  $5$  $5$  $R04D4h$  $$  $RW$  $0h$  $Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_mid_o_lane[4:0]$  $4$  $0$  $R04D4h$  $$  $RW$  $00h$  $P Side Vref Control For Mid Odd Sampler$
$$ND$  $31$  $8$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04D8h$  $$  $RW$  $0h$  $$
$$dfe_vref_neg_top_o_lane[4:0]$  $4$  $0$  $R04D8h$  $$  $RW$  $00h$  $N Side Vref Control For Top Odd Sampler$
$$ND$  $31$  $8$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04DCh$  $$  $RW$  $0h$  $$
$$dfe_vref_sign_top_o_lane$  $5$  $5$  $R04DCh$  $$  $RW$  $0h$  $Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref$
$$dfe_vref_pos_top_o_lane[4:0]$  $4$  $0$  $R04DCh$  $$  $RW$  $00h$  $P Side Vref Control For Top Odd Sampler$
$$ND$  $31$  $8$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E0h$  $$  $RW$  $0h$  $$
$$ofst_d_bot_o_lane[5:0]$  $5$  $0$  $R04E0h$  $$  $RW$  $00h$  $Offset Control For Odd Bot Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E4h$  $$  $RW$  $0h$  $$
$$ofst_d_mid_o_lane[5:0]$  $5$  $0$  $R04E4h$  $$  $RW$  $00h$  $Offset Control For Odd Mid Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E8h$  $$  $RW$  $0h$  $$
$$ofst_d_top_o_lane[5:0]$  $5$  $0$  $R04E8h$  $$  $RW$  $00h$  $Offset Control For Odd Top Data Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04ECh$  $$  $RW$  $0h$  $$
$$ofst_s_bot_o_lane[5:0]$  $5$  $0$  $R04ECh$  $$  $RW$  $00h$  $Offset Control For Odd Bot Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F0h$  $$  $RW$  $0h$  $$
$$ofst_s_mid_o_lane[5:0]$  $5$  $0$  $R04F0h$  $$  $RW$  $00h$  $Offset Control For Odd Mid Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F4h$  $$  $RW$  $0h$  $$
$$ofst_s_top_o_lane[5:0]$  $5$  $0$  $R04F4h$  $$  $RW$  $00h$  $Offset Control For Odd Top Slicer Samplers. [5] Is Sign$
$$ND$  $31$  $8$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04F8h$  $$  $RW$  $0h$  $$
$$ofst_edge_neg_o_lane[4:0]$  $4$  $0$  $R04F8h$  $$  $RW$  $00h$  $N Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04FCh$  $$  $RW$  $0h$  $$
$$ofst_edge_sign_o_lane$  $5$  $5$  $R04FCh$  $$  $RW$  $0h$  $Offset Sign Control For Edge Sampler$
$$ofst_edge_pos_o_lane[4:0]$  $4$  $0$  $R04FCh$  $$  $RW$  $00h$  $P Side Offset Control For Edge Sampler$
$$ND$  $31$  $8$  $R01000h$  $$  $RW$  $0h$  $$
$$accap_disable_left_lane$  $7$  $7$  $R01000h$  $$  $RW$  $0h$  $Disable Clock Pulse For The Left Switch$
$$accap_disable_right_lane$  $6$  $6$  $R01000h$  $$  $RW$  $0h$  $Disable Clock Pulse For The Right Switch$
$$accap_rftime_sel_lane[2:0]$  $5$  $3$  $R01000h$  $$  $RW$  $4h$  $Set The Rise Fall Time Of The Clock Pulse$
$$clkfw_lane$  $2$  $2$  $R01000h$  $$  $RW$  $0h$  $Clock Generated Using Firmware For Ac Switch Cap$
$$accap_clk_sel_lane[1:0]$  $1$  $0$  $R01000h$  $$  $RW$  $0h$  $Select Clock Source For Ac Switch Cap$
$$ND$  $31$  $8$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01004h$  $$  $RW$  $0h$  $$
$$accap_clkdiv_sel_lane[2:0]$  $2$  $0$  $R01004h$  $$  $RW$  $1h$  $Select AC Cap Clock Divider$
$$ND$  $31$  $8$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01008h$  $$  $RW$  $0h$  $$
$$align90_ref_filt_bw_lane$  $0$  $0$  $R01008h$  $$  $RW$  $0h$  $Control The Filter Bandwidth Of Gate Voltage$
$$ND$  $31$  $8$  $R0100Ch$  $$  $RW$  $0h$  $$
$$ana_rsvd0_lane[7:0]$  $7$  $0$  $R0100Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01010h$  $$  $RW$  $0h$  $$
$$ana_rsvd1_lane[7:0]$  $7$  $0$  $R01010h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01014h$  $$  $RW$  $0h$  $$
$$ana_rsvd2_lane[7:0]$  $7$  $0$  $R01014h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01018h$  $$  $RW$  $0h$  $$
$$ana_rsvd3_lane[7:0]$  $7$  $0$  $R01018h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0101Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0101Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0101Ch$  $$  $RW$  $0h$  $$
$$cdr_pattern_index_lane[1:0]$  $5$  $4$  $R0101Ch$  $$  $RW$  $1h$  $Choose Type Of Pattern Protection For CDR$
$$cdr_pattern_lane[3:0]$  $3$  $0$  $R0101Ch$  $$  $RW$  $3h$  $Set The Data Pattern For CDR Pattern Protection$
$$ND$  $31$  $8$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01020h$  $$  $RW$  $0h$  $$
$$clatch_en_lane$  $2$  $2$  $R01020h$  $$  $RW$  $1h$  $Enable DLL Clock Latch In Delay Cell$
$$clatch_st_lane[1:0]$  $1$  $0$  $R01020h$  $$  $RW$  $2h$  $Controls Strength of DLL Clock Latch In Delay Cell$
$$ND$  $31$  $8$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01024h$  $$  $RW$  $0h$  $$
$$clk_det_en_lane$  $0$  $0$  $R01024h$  $$  $RW$  $1h$  $Enable RX Data And EOM Clock Monitoring Circuit.$
$$ND$  $31$  $8$  $R01028h$  $$  $RW$  $0h$  $$
$$ctle_comp_ana_en_lane$  $7$  $7$  $R01028h$  $$  $RW$  $1h$  $Enable Analog Controlled IPTAT Compensation For CTLE$
$$ctle_comp_dig_en_lane$  $6$  $6$  $R01028h$  $$  $RW$  $0h$  $Enable Digital Controlled IPTAT Compensation For CTLE$
$$ctle_iptat_1st_lane[1:0]$  $5$  $4$  $R01028h$  $$  $RW$  $1h$  $Select IPTAT Current For CTLE First Stage$
$$ctle_iptat_2nde_lane[1:0]$  $3$  $2$  $R01028h$  $$  $RW$  $1h$  $Select IPTAT Current For CTLE Second Even Stage$
$$ctle_iptat_2ndo_lane[1:0]$  $1$  $0$  $R01028h$  $$  $RW$  $1h$  $Select IPTAT Current For CTLE Second Odd Stage$
$$ND$  $31$  $8$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ctle_ipp_1st_lane[4:0]$  $4$  $0$  $R0102Ch$  $$  $RW$  $0h$  $Select IPP Current For CTLE First Stage$
$$ND$  $31$  $8$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01030h$  $$  $RW$  $0h$  $$
$$ctle_ipp_2nde_lane[4:0]$  $4$  $0$  $R01030h$  $$  $RW$  $0h$  $Select IPP Current For Even CTLE Second Stage$
$$ND$  $31$  $8$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01034h$  $$  $RW$  $0h$  $$
$$ctle_ipp_2ndo_lane[4:0]$  $4$  $0$  $R01034h$  $$  $RW$  $0h$  $Select IPP Current For Odd CTLE Second Stage$
$$ND$  $31$  $8$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01038h$  $$  $RW$  $0h$  $$
$$ctle_hpf_rsel_lane[1:0]$  $3$  $2$  $R01038h$  $$  $RW$  $0h$  $Select HPF Bandwidth Inside CTLE$
$$ctle_rl1_extra_lane[1:0]$  $1$  $0$  $R01038h$  $$  $RW$  $0h$  $Select Backup Load Resistor For First Stage C.T.L.E.$
$$ND$  $31$  $8$  $R0103Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0103Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $4$  $R0103Ch$  $$  $RW$  $0h$  $$
$$ctle_cl2_sel_lane[1:0]$  $3$  $2$  $R0103Ch$  $$  $RW$  $0h$  $Select 2nd Stage CTLE Loading Cap$
$$ctle_cl1_sel_lane[1:0]$  $1$  $0$  $R0103Ch$  $$  $RW$  $0h$  $Select 1st Stage CTLE Loading Cap$
$$ND$  $31$  $8$  $R01040h$  $$  $RW$  $0h$  $$
$$ctle_rs1_mid_lane[1:0]$  $7$  $6$  $R01040h$  $$  $RW$  $0h$  $Select CTLE 1st Stage Middle Frequency Boosting Res$
$$ctle_cs1_mid_lane[1:0]$  $5$  $4$  $R01040h$  $$  $RW$  $0h$  $Select CTLE 1st Stage Middle Frequency Boosting Cap$
$$ctle_vicm1_lane[1:0]$  $3$  $2$  $R01040h$  $$  $RW$  $1h$  $Select CTLE First Stage Input Common Mode$
$$ctle_vicm2_lane[1:0]$  $1$  $0$  $R01040h$  $$  $RW$  $1h$  $Select CTLE Second Stage Input Common Mode$
$$ND$  $31$  $8$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01044h$  $$  $RW$  $0h$  $$
$$ctle_bypass1_en_lane$  $5$  $5$  $R01044h$  $$  $RW$  $0h$  $Enable Bypass Of Ctle First Stage Tcoil$
$$ctle_bypass2_en_lane$  $4$  $4$  $R01044h$  $$  $RW$  $0h$  $Enable Bypass Of Ctle Second Stage Tcoil$
$$ND$  $3$  $2$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01048h$  $$  $RW$  $0h$  $$
$$ctle_cap1_sel_lane[3:0]$  $3$  $0$  $R01048h$  $$  $RW$  $fh$  $Select CTLE First Stage Degeneration Capacitor$
$$ND$  $31$  $8$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ctle_cap2_sel_lane[3:0]$  $3$  $0$  $R0104Ch$  $$  $RW$  $fh$  $Select CTLE Second Stage Degeneration Capacitor$
$$ND$  $31$  $8$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01050h$  $$  $RW$  $0h$  $$
$$ctle_current1_sel_lane[3:0]$  $3$  $0$  $R01050h$  $$  $RW$  $fh$  $Select CTLE First Stage Current$
$$ND$  $31$  $8$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01054h$  $$  $RW$  $0h$  $$
$$ctle_current2_sel_lane[3:0]$  $3$  $0$  $R01054h$  $$  $RW$  $fh$  $Select CTLE Second Stage Current$
$$ND$  $31$  $8$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01058h$  $$  $RW$  $0h$  $$
$$ctle_res1_sel_lane[3:0]$  $3$  $0$  $R01058h$  $$  $RW$  $3h$  $Select CTLE First Stage Degeneration Resistor$
$$ND$  $31$  $8$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ctle_res2_sel_lane[3:0]$  $3$  $0$  $R0105Ch$  $$  $RW$  $0h$  $Select CTLE Second Stage Degeneration Resistor$
$$ND$  $31$  $8$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01060h$  $$  $RW$  $0h$  $$
$$ctle_rl1_sel_lane[3:0]$  $3$  $0$  $R01060h$  $$  $RW$  $fh$  $Select CTLE First Stage Load Resistor$
$$ND$  $31$  $8$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01064h$  $$  $RW$  $0h$  $$
$$ctle_rl2_sel_lane[3:0]$  $3$  $0$  $R01064h$  $$  $RW$  $fh$  $Select CTLE Second Stage Load Resistor$
$$ND$  $31$  $8$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01068h$  $$  $RW$  $0h$  $$
$$dfe_f0_res_double_lane$  $3$  $3$  $R01068h$  $$  $RW$  $0h$  $Double F0 Resolution And Range For PAM2$
$$demux2_sync_en_lane$  $2$  $2$  $R01068h$  $$  $RW$  $0h$  $Enables Synchronization Of Dividers In DEMUX2$
$$dfe_clk_dly_lane[1:0]$  $1$  $0$  $R01068h$  $$  $RW$  $0h$  $Select DFE Clock Delay For More Sampler Hold Time$
$$ND$  $31$  $8$  $R0106Ch$  $$  $RW$  $0h$  $$
$$dfe_res_double_lane[1:0]$  $7$  $6$  $R0106Ch$  $$  $RW$  $0h$  $Increase F3 To Ff6 Resolution By 0, 50, 75 Or 100%$
$$dfe_res_f0_lane[1:0]$  $5$  $4$  $R0106Ch$  $$  $RW$  $0h$  $Select F0 Resolution$
$$dfe_res_f1_lane[1:0]$  $3$  $2$  $R0106Ch$  $$  $RW$  $0h$  $Select F1 Resolution$
$$dfe_res_f1p5_lane[1:0]$  $1$  $0$  $R0106Ch$  $$  $RW$  $0h$  $Select F1P5 Resolution$
$$ND$  $31$  $8$  $R01070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01070h$  $$  $RW$  $0h$  $$
$$dfe_res_f2_lane[1:0]$  $6$  $5$  $R01070h$  $$  $RW$  $0h$  $Select F2 Resolution$
$$dfe_res_f34_lane$  $4$  $4$  $R01070h$  $$  $RW$  $0h$  $Select F3 And F4 Resolution$
$$dfe_res_f567_lane$  $3$  $3$  $R01070h$  $$  $RW$  $0h$  $Select F5 To F7 Resolution$
$$dfe_res_f8to10_lane$  $2$  $2$  $R01070h$  $$  $RW$  $0h$  $Select F8 To F10 Resolution$
$$dfe_res_f11to15_lane$  $1$  $1$  $R01070h$  $$  $RW$  $0h$  $Select F10 To F15 Resolution$
$$dfe_res_floating_lane$  $0$  $0$  $R01070h$  $$  $RW$  $0h$  $Select Floating Tap Resolution$
$$ND$  $31$  $8$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01074h$  $$  $RW$  $0h$  $$
$$dfe_res_vref_lane[1:0]$  $1$  $0$  $R01074h$  $$  $RW$  $0h$  $Select Sampler Vref Resolution$
$$ND$  $31$  $8$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01078h$  $$  $RW$  $0h$  $$
$$dll_hi_bw_lane$  $1$  $1$  $R01078h$  $$  $RW$  $0h$  $Enable High DLL Bandwidth $
$$dll_ref_filt_bw_lane$  $0$  $0$  $R01078h$  $$  $RW$  $0h$  $Controls the DLL Delay Cell Voltage Filter Bandwidth$
$$ND$  $31$  $8$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01080h$  $$  $RW$  $0h$  $$
$$dpherck_dly_sel_lane[1:0]$  $1$  $0$  $R01080h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into Phase Interpolator$
$$ND$  $31$  $8$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $3$  $R01084h$  $$  $RW$  $0h$  $$
$$dtl_clk_speedup_lane[2:0]$  $2$  $0$  $R01084h$  $$  $RW$  $4h$  $Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals $
$$ND$  $31$  $8$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01088h$  $$  $RW$  $0h$  $$
$$en_ctle_mid_freq_lane$  $4$  $4$  $R01088h$  $$  $RW$  $0h$  $Enable CTLE Mid Frequency Equalization$
$$en_dfe_f0_lane$  $3$  $3$  $R01088h$  $$  $RW$  $1h$  $Enable Dfe F0$
$$en_dfe_f11to15_lane$  $2$  $2$  $R01088h$  $$  $RW$  $1h$  $Enable Dfe F11 To F15$
$$en_dfe_f1p5_lane$  $1$  $1$  $R01088h$  $$  $RW$  $1h$  $Enable Dfe F1P5$
$$en_dfe_f1to2_lane$  $0$  $0$  $R01088h$  $$  $RW$  $1h$  $Enable Dfe F1 And F2$
$$ND$  $31$  $8$  $R0108Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0108Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0108Ch$  $$  $RW$  $0h$  $$
$$en_dfe_f3to7_lane$  $5$  $5$  $R0108Ch$  $$  $RW$  $1h$  $Enable DFE F3 To F7$
$$en_dfe_f8to10_lane$  $4$  $4$  $R0108Ch$  $$  $RW$  $1h$  $Enable DFE F8 To F10$
$$en_dfe_floating_lane$  $3$  $3$  $R0108Ch$  $$  $RW$  $1h$  $Enable DFE Floating Taps$
$$en_dfe_vref_lane$  $2$  $2$  $R0108Ch$  $$  $RW$  $1h$  $Enable Sampler VREF$
$$en_f0_d_lane$  $1$  $1$  $R0108Ch$  $$  $RW$  $1h$  $Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)$
$$en_f0_s_lane$  $0$  $0$  $R0108Ch$  $$  $RW$  $1h$  $Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)$
$$ND$  $31$  $8$  $R01090h$  $$  $RW$  $0h$  $$
$$eom_clatch_st_lane[1:0]$  $7$  $6$  $R01090h$  $$  $RW$  $1h$  $Controls Strength of EOM DLL Clock Latch In Delay Cell$
$$eom_dccen_lane$  $5$  $5$  $R01090h$  $$  $RW$  $1h$  $Enable RX DCC DAC For EOM CLK$
$$eom_clk_en_lane$  $4$  $4$  $R01090h$  $$  $RW$  $0h$  $Enable EOM Clock$
$$eom_dpherck_dly_sel_lane[1:0]$  $3$  $2$  $R01090h$  $$  $RW$  $1h$  $Select DPHER Clock Delay Into EOM Phase Interpolator$
$$eom_reset_intp_ext_lane$  $1$  $1$  $R01090h$  $$  $RW$  $0h$  $Reset The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$eom_dll_ref_filt_bw_lane$  $0$  $0$  $R01090h$  $$  $RW$  $0h$  $Controls the EOM DLL Delay Cell Voltage Filter Bandwidth$
$$ND$  $31$  $8$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01094h$  $$  $RW$  $0h$  $$
$$eom_dll_hi_bw_lane$  $3$  $3$  $R01094h$  $$  $RW$  $0h$  $Enable High EOM DLL Bandwidth $
$$eom_clatch_en_lane$  $2$  $2$  $R01094h$  $$  $RW$  $1h$  $Enable EOM DLL Clock Latch In Delay Cell$
$$eom_dpherck_lane$  $1$  $1$  $R01094h$  $$  $RW$  $0h$  $Clock For Latching EOM External EOM PI DPHER Code$
$$eom_dpherck_sel_lane$  $0$  $0$  $R01094h$  $$  $RW$  $1h$  $Select EOM DPHER Clock Source$
$$ND$  $31$  $8$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01098h$  $$  $RW$  $0h$  $$
$$eom_en_d_lane$  $3$  $3$  $R01098h$  $$  $RW$  $0h$  $Enable EOM Clock For Data Sampler$
$$eom_en_e_lane$  $2$  $2$  $R01098h$  $$  $RW$  $0h$  $Enable EOM Clock For Edge Sampler$
$$eom_en_s_lane$  $1$  $1$  $R01098h$  $$  $RW$  $0h$  $Enable EOM Clock For Slicer Sampler$
$$eom_intp_bias_short_en_lane$  $0$  $0$  $R01098h$  $$  $RW$  $0h$  $Short EOM PI NBIAS_HIGH and NBIAS_LOW$
$$ND$  $31$  $8$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0109Ch$  $$  $RW$  $0h$  $$
$$rxpll_hi_speed_lane$  $0$  $0$  $R0109Ch$  $$  $RW$  $1h$  $Controls the Amount of RX PLL CLK Routing Slave Branches$
$$ND$  $31$  $8$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R010A0h$  $$  $RW$  $0h$  $$
$$txpll_hi_speed_lane$  $0$  $0$  $R010A0h$  $$  $RW$  $1h$  $Controls the Amount of TX PLL CLK Routing Slave Branches$
$$ND$  $31$  $8$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R010A4h$  $$  $RW$  $0h$  $$
$$hpf_bw_lane[1:0]$  $1$  $0$  $R010A4h$  $$  $RW$  $0h$  $Select RX Input HPF Bandwidth$
$$ND$  $31$  $8$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010A8h$  $$  $RW$  $0h$  $$
$$path_disable_edge_lane$  $2$  $2$  $R010A8h$  $$  $RW$  $0h$  $Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate$
$$intpr_lane[1:0]$  $1$  $0$  $R010A8h$  $$  $RW$  $0h$  $Select Phase Interpolator Resistor$
$$ND$  $31$  $8$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010ACh$  $$  $RW$  $0h$  $$
$$impcal_rx_lane[4:0]$  $4$  $0$  $R010ACh$  $$  $RW$  $10h$  $RX Impedance Calibration Code$
$$ND$  $31$  $8$  $R010B0h$  $$  $RW$  $0h$  $$
$$rxintpi_low_lane[3:0]$  $7$  $4$  $R010B0h$  $$  $RW$  $bh$  $Select Phase Interpolator LSB Bias Current$
$$rxintpi_lane[3:0]$  $3$  $0$  $R010B0h$  $$  $RW$  $bh$  $Select Phase Interpolator Bias Current$
$$ND$  $31$  $8$  $R010B4h$  $$  $RW$  $0h$  $$
$$ofst_res_lane$  $7$  $7$  $R010B4h$  $$  $RW$  $0h$  $Select Sampler Offset Resolution$
$$lb_res_sel_lane[3:0]$  $6$  $3$  $R010B4h$  $$  $RW$  $ch$  $Select The Resistor Divider For Loopback Eye Size In CTLE$
$$intp_bias_short_en_lane$  $2$  $2$  $R010B4h$  $$  $RW$  $0h$  $Short PI NBIAS_HIGH and NBIAS_LOW$
$$ND$  $1$  $0$  $R010B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010B8h$  $$  $RW$  $0h$  $$
$$pu_eom_align90_dcc_cmp_lane$  $7$  $7$  $R010B8h$  $$  $RW$  $1h$  $Power Control For EOM ALIGN, DLL And DCC Calibration Comparator$
$$pam2_f5ff6_fullrange_lane$  $6$  $6$  $R010B8h$  $$  $RW$  $0h$  $Enable DFE Full Range Mode for F5 To FF6 At Cost Of Power In PAM2 Mode$
$$ND$  $5$  $5$  $R010B8h$  $$  $RW$  $0h$  $$
$$pi_dccen_lane$  $4$  $4$  $R010B8h$  $$  $RW$  $1h$  $Enable RX Phase Interpolator DCC Dac$
$$pu_lb_lane$  $3$  $3$  $R010B8h$  $$  $RW$  $0h$  $Enable RX For Internal Loopback$
$$pu_align90_dcc_cmp_lane$  $2$  $2$  $R010B8h$  $$  $RW$  $1h$  $Power Control For DLL, Align90 And DCC Calibration Comparator$
$$pu_os_lane$  $1$  $1$  $R010B8h$  $$  $RW$  $1h$  $Power Up Sampler Offset Bias Circuits$
$$pu_vcm_lane$  $0$  $0$  $R010B8h$  $$  $RW$  $1h$  $Power Up Sampler Input Common Mode Buffer$
$$ND$  $31$  $8$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010BCh$  $$  $RW$  $0h$  $$
$$reg_floop_en_lane$  $5$  $5$  $R010BCh$  $$  $RW$  $1h$  $Enables DTL Frequency Loop$
$$reg_sq_det_lane$  $4$  $4$  $R010BCh$  $$  $RW$  $1h$  $For Test Purpose, If It Is 1, It Is Used To OR With Sq_out$
$$reg_sq_ploop_off_lane$  $3$  $3$  $R010BCh$  $$  $RW$  $1h$  $Enable The Squelch Signal To Only Freeze The Frequency Loop But Not Phase Loop $
$$reset_intp_ext_lane$  $2$  $2$  $R010BCh$  $$  $RW$  $0h$  $Reset The Phase Interpolator's Digital Phase Select Circuitry Into A Valid State.$
$$ND$  $1$  $1$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010C0h$  $$  $RW$  $0h$  $$
$$pu_smplr_d_e_lane[2:0]$  $5$  $3$  $R010C0h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Even Data Samplers$
$$pu_smplr_d_o_lane[2:0]$  $2$  $0$  $R010C0h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Odd Data Samplers$
$$ND$  $31$  $8$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010C4h$  $$  $RW$  $0h$  $$
$$reg_selmupf_lane[2:0]$  $2$  $0$  $R010C4h$  $$  $RW$  $4h$  $Phase Loop Final Coefficient$
$$ND$  $31$  $8$  $R010C8h$  $$  $RW$  $0h$  $$
$$pu_ctle_even_lane$  $7$  $7$  $R010C8h$  $$  $RW$  $1h$  $Power Control For Even CTLE Second Stage$
$$pu_ctle_odd_lane$  $6$  $6$  $R010C8h$  $$  $RW$  $1h$  $Power Control For Odd CTLE Second Stage$
$$pu_smplr_s_e_lane[2:0]$  $5$  $3$  $R010C8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Even Slicer Samplers$
$$pu_smplr_s_o_lane[2:0]$  $2$  $0$  $R010C8h$  $$  $RW$  $7h$  $Power Control For Top, Mid And Bot Odd Slicer Samplers$
$$ND$  $31$  $8$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010CCh$  $$  $RW$  $0h$  $$
$$reg_selmupi_lane[2:0]$  $2$  $0$  $R010CCh$  $$  $RW$  $3h$  $Phase Loop Initial Coefficient$
$$ND$  $31$  $8$  $R010D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010D0h$  $$  $RW$  $0h$  $$
$$rxclk_4x_en_lane$  $5$  $5$  $R010D0h$  $$  $RW$  $0h$  $Enable RX Clock 4X Path$
$$rximpcal_en_lane$  $4$  $4$  $R010D0h$  $$  $RW$  $0h$  $Enable RX Impedance Calibration$
$$rxdcc_en_dllclk_lane$  $3$  $3$  $R010D0h$  $$  $RW$  $1h$  $Enable RX DCC DAC For DLL CLK$
$$rxdcc_hg_dataclk_lane$  $2$  $2$  $R010D0h$  $$  $RW$  $0h$  $Enable High Gain Setting For DATA CLK DCC$
$$rxdcc_hg_dllclk_lane$  $1$  $1$  $R010D0h$  $$  $RW$  $0h$  $Enable High Gain Setting For DLL CLK DCC$
$$rxdcc_hg_eomclk_lane$  $0$  $0$  $R010D0h$  $$  $RW$  $0h$  $Enable High Gain Setting For EOM CLK DCC$
$$ND$  $31$  $8$  $R010D4h$  $$  $RW$  $0h$  $$
$$rxclk_25m_div_lane[7:0]$  $7$  $0$  $R010D4h$  $$  $RW$  $f0h$  $Select 25MHz N-Divider (N=32~255)$
$$ND$  $31$  $8$  $R010D8h$  $$  $RW$  $0h$  $$
$$rxclk_25m_en_lane$  $7$  $7$  $R010D8h$  $$  $RW$  $0h$  $Enable 25MHz Clock Path$
$$rxclk_nt_ctrl_lane[1:0]$  $6$  $5$  $R010D8h$  $$  $RW$  $0h$  $Select Divider For NT Clock Path$
$$rxclk_25m_ctrl_lane[1:0]$  $4$  $3$  $R010D8h$  $$  $RW$  $0$  $Select Divider For 25MHz Clock Path$
$$rxclk_25m_div_reset_lane$  $2$  $2$  $R010D8h$  $$  $RW$  $0h$  $Reset N-Divider For 25MHz Clock Path$
$$rxclk_25m_div1p5_en_lane$  $1$  $1$  $R010D8h$  $$  $RW$  $0h$  $Enable Divide By 1.5 For 25MHz Clock Path$
$$rxclk_25m_fix_div_en_lane$  $0$  $0$  $R010D8h$  $$  $RW$  $0h$  $Select Divider Operation for 25MHz N-Divider (N=32~255)$
$$ND$  $31$  $8$  $R010DCh$  $$  $RW$  $0h$  $$
$$rxclk_nt_en_lane$  $7$  $7$  $R010DCh$  $$  $RW$  $0h$  $Enable NT Clock Path$
$$rxclk_nt_fix_div_en_lane$  $6$  $6$  $R010DCh$  $$  $RW$  $0h$  $Select Divider Operation for NT Clock N-Divider (N=4~31)$
$$rxclk_nt_div_reset_lane$  $5$  $5$  $R010DCh$  $$  $RW$  $0h$  $Reset N-Divider For NT Clock Path$
$$rxclk_nt_div_lane[4:0]$  $4$  $0$  $R010DCh$  $$  $RW$  $1eh$  $Select N-Divider For NT Clock Path (N=4~31)$
$$ND$  $31$  $8$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010E0h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_clk_half_lane$  $3$  $3$  $R010E0h$  $$  $RW$  $0h$  $Reduce Slave Regulator Size When Clock Speed Is Halved$
$$rxreg_speedtrk_clk_lane[2:0]$  $2$  $0$  $R010E0h$  $$  $RW$  $7h$  $Select Slave Regulator Size For RX Clock Path$
$$ND$  $31$  $8$  $R010E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010E4h$  $$  $RW$  $0h$  $$
$$rxspeed_div_lane[2:0]$  $6$  $4$  $R010E4h$  $$  $RW$  $4h$  $Control RX Speed Divider $
$$ND$  $3$  $3$  $R010E4h$  $$  $RW$  $0h$  $$
$$rxreg_speedtrk_data_lane[2:0]$  $2$  $0$  $R010E4h$  $$  $RW$  $7h$  $Select Slave Regulator Size For RX Data Path$
$$ND$  $31$  $8$  $R010E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $4$  $R010E8h$  $$  $RW$  $0h$  $$
$$smplr_cal_en_lane$  $3$  $3$  $R010E8h$  $$  $RW$  $0h$  $Enable Sampler Calibration$
$$sel_edge_eq_lane$  $2$  $2$  $R010E8h$  $$  $RW$  $0h$  $Enable Edge Equalization. $
$$sel_edge_dly_lane[1:0]$  $1$  $0$  $R010E8h$  $$  $RW$  $1h$  $Changes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock$
$$ND$  $31$  $8$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010ECh$  $$  $RW$  $0h$  $$
$$rxtsen_sel_lane$  $3$  $3$  $R010ECh$  $$  $RW$  $0h$  $Select RX Temperature Sensor$
$$rxterm_extra_lane[1:0]$  $2$  $1$  $R010ECh$  $$  $RW$  $0h$  $Enable Extra RX Termination To Reduce Input Amplitude At The Cost Of Reflection$
$$rxtest_lane[8]$  $0$  $0$  $R010ECh$  $$  $RW$  $0h$  $Enable RX Test Point$
$$ND$  $31$  $8$  $R010F0h$  $$  $RW$  $0h$  $$
$$rxtest_lane[7:0]$  $7$  $0$  $R010F0h$  $$  $RW$  $0h$  $Select Different Test Points$
$$ND$  $31$  $8$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010F4h$  $$  $RW$  $0h$  $$
$$sq_linear_disable_lane$  $3$  $3$  $R010F4h$  $$  $RW$  $0h$  $Squelch Linearity Boost  1: Diable Boost   0 : Enable Boost$
$$sq_cal_en_lane$  $2$  $2$  $R010F4h$  $$  $RW$  $0h$  $Power Up SQ Calibration$
$$sq_ampbw_lane[1:0]$  $1$  $0$  $R010F4h$  $$  $RW$  $0h$  $Select SQ Amplifier Bandwidth$
$$ND$  $31$  $8$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010FCh$  $$  $RW$  $0h$  $$
$$sq_offset_lane[4:0]$  $4$  $0$  $R010FCh$  $$  $RW$  $0h$  $SQ Offset Calibration Results$
$$ND$  $31$  $8$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01100h$  $$  $RW$  $0h$  $$
$$sq_offset_cal_en_lane$  $3$  $3$  $R01100h$  $$  $RW$  $0h$  $Enable SQ Offset Calibration$
$$sq_thresh_cal_en_lane$  $2$  $2$  $R01100h$  $$  $RW$  $0h$  $Enable SQ Threshold Calibration$
$$sq_thriptat_lane[1:0]$  $1$  $0$  $R01100h$  $$  $RW$  $2h$  $Select The IPTAT Current For SQ Threshold Temperature Compensation$
$$ND$  $31$  $8$  $R01104h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01104h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01104h$  $$  $RW$  $0h$  $$
$$sq_offsetcal_sel_lane[1:0]$  $5$  $4$  $R01104h$  $$  $RW$  $3h$  $Select Different Peak Detector Branches For Offset Calibration$
$$sq_pkdetcap_lane[1:0]$  $3$  $2$  $R01104h$  $$  $RW$  $3h$  $Squelch Peak Detector Capacitor Setting$
$$sq_pkdeti_lane[1:0]$  $1$  $0$  $R01104h$  $$  $RW$  $0h$  $Squelch Peak Detector Current Setting$
$$ND$  $31$  $8$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01108h$  $$  $RW$  $0h$  $$
$$sq_refthr_lane[4:0]$  $4$  $0$  $R01108h$  $$  $RW$  $6h$  $Squelch Detector Threshold Setting Single Ended Vpp$
$$ND$  $31$  $8$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0110Ch$  $$  $RW$  $0h$  $$
$$vcm_smplr_gen_ctrl_lane[2:0]$  $2$  $0$  $R0110Ch$  $$  $RW$  $4h$  $Select Input Common Mode Of Sampler Generated From IPP And Diode$
$$ND$  $31$  $8$  $R01110h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01110h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01110h$  $$  $RW$  $0h$  $$
$$vref_shift_lane[1:0]$  $5$  $4$  $R01110h$  $$  $RW$  $0h$  $Select Sampler VREF DC Shift$
$$vicm_dfe_f11to15_ctrl_lane[1:0]$  $3$  $2$  $R01110h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F11 To F15$
$$vicm_dfe_f3_ctrl_lane[1:0]$  $1$  $0$  $R01110h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F3$
$$ND$  $31$  $8$  $R01114h$  $$  $RW$  $0h$  $$
$$vicm_dfe_f4_ctrl_lane[1:0]$  $7$  $6$  $R01114h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F4$
$$vicm_dfe_f5to7_ctrl_lane[1:0]$  $5$  $4$  $R01114h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F5 To F7$
$$vicm_dfe_f8to10_ctrl_lane[1:0]$  $3$  $2$  $R01114h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE F8 To F10$
$$vicm_dfe_float_ctrl_lane[1:0]$  $1$  $0$  $R01114h$  $$  $RW$  $1h$  $Select Cascode Bias Of DFE Floating$
$$ND$  $31$  $8$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01118h$  $$  $RW$  $0h$  $$
$$vdda_rxsampler_half_en_lane$  $4$  $4$  $R01118h$  $$  $RW$  $0h$  $Enable Half VDDA_RXSMPLR Generation For VDDA Calibration$
$$vcm_smplr_sel_lane$  $3$  $3$  $R01118h$  $$  $RW$  $0h$  $Select Constant Or Process And Temperature Tracking Input Common Mode$
$$vdda_rxdataclk_half_en_lane$  $2$  $2$  $R01118h$  $$  $RW$  $0h$  $Enable Half VDDA_RXCLK Generation For VDDA Calibration$
$$vdda_rxdll_half_en_lane$  $1$  $1$  $R01118h$  $$  $RW$  $0h$  $Enable Half VDDA_RXDLL Generation For VDDA Calibration$
$$vdda_rxeomclk_half_en_lane$  $0$  $0$  $R01118h$  $$  $RW$  $0h$  $Enable Half VDDA_RXEOMCLK Generation For VDDA Calibration$
$$ND$  $31$  $8$  $R0111Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0111Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0111Ch$  $$  $RW$  $0h$  $$
$$txclk_div_dig_lane[2:0]$  $5$  $3$  $R0111Ch$  $$  $RW$  $0h$  $Tx decimation ratio$
$$txspeed_div_lane[2:0]$  $2$  $0$  $R0111Ch$  $$  $RW$  $0h$  $Control TX Speed Divider $
$$ND$  $31$  $8$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01120h$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_clk_lane[3:0]$  $3$  $0$  $R01120h$  $$  $RW$  $Fh$  $Select Slave Regulator Size For TX Clock Path$
$$ND$  $31$  $8$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01124h$  $$  $RW$  $0h$  $$
$$txreg_speedtrk_data_lane[3:0]$  $3$  $0$  $R01124h$  $$  $RW$  $Fh$  $Select Slave Regulator Size For TX Data Path$
$$ND$  $31$  $8$  $R01128h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01128h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01128h$  $$  $RW$  $0h$  $$
$$txdrv_reg_gm_lane[1:0]$  $5$  $4$  $R01128h$  $$  $RW$  $3h$  $Select TX Driver Regulator Branch Size$
$$txdrv_comp_en_lane$  $3$  $3$  $R01128h$  $$  $RW$  $0h$  $Turn On Current Compensation Function$
$$txdrv_comp_current_lane[2:0]$  $2$  $0$  $R01128h$  $$  $RW$  $0h$  $Set Different Compensation Current$
$$ND$  $31$  $8$  $R0112Ch$  $$  $RW$  $0h$  $$
$$txclk_nt_div_lane[4:0]$  $7$  $3$  $R0112Ch$  $$  $RW$  $1eh$  $Select N-Divider For NT Clock Path (N=4~31)$
$$txclk_nt_fix_div_en_lane$  $2$  $2$  $R0112Ch$  $$  $RW$  $0h$  $Select Divider Operation for NT Clock N-Divider (N=4~31)$
$$txclk_nt_ctrl_lane[1:0]$  $1$  $0$  $R0112Ch$  $$  $RW$  $00$  $Select Divider For NT Clock Path$
$$ND$  $31$  $8$  $R01130h$  $$  $RW$  $0h$  $$
$$txclk_nt_div_reset_lane$  $7$  $7$  $R01130h$  $$  $RW$  $0h$  $Reset N-Divider For NT Clock Path$
$$txclk_nt_en_lane$  $6$  $6$  $R01130h$  $$  $RW$  $0h$  $Enable NT TX Clock Path$
$$txclk_4x_en_lane$  $5$  $5$  $R01130h$  $$  $RW$  $0h$  $Enable 4X TX Clock Path$
$$idcon_vddadata_lane$  $4$  $4$  $R01130h$  $$  $RW$  $0h$  $Enable VDDA_DATA Bleeding Current$
$$local_ana_tx2rx_lpbk_en_lane$  $3$  $3$  $R01130h$  $$  $RW$  $0h$  $Enable Internal TX To RX Analog Loopback. $
$$idcon_cur_lane[1:0]$  $2$  $1$  $R01130h$  $$  $RW$  $0h$  $Select VDDA_DATA Bleeding Current$
$$ND$  $0$  $0$  $R01130h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01134h$  $$  $RW$  $0h$  $$
$$txcal_en_lane$  $7$  $7$  $R01134h$  $$  $RW$  $0h$  $Enable TX Comparator For DCC AND TX ALIGN90$
$$ND$  $6$  $6$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01134h$  $$  $RW$  $0h$  $$
$$txdcc_en_lane$  $2$  $2$  $R01134h$  $$  $RW$  $1h$  $Enable TX DCC DAC For TX CLK$
$$txdcc_hg_lane$  $1$  $1$  $R01134h$  $$  $RW$  $0h$  $Enable High Gain Setting For TX CLK DCC$
$$txdcc_pdiv_en_lane$  $0$  $0$  $R01134h$  $$  $RW$  $0h$  $Enable TX Post Divider Duty Cycle Correction$
$$ND$  $31$  $8$  $R01138h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01138h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01138h$  $$  $RW$  $0h$  $$
$$txhiz_hold_cur_lane[1:0]$  $5$  $4$  $R01138h$  $$  $RW$  $0h$  $TX Common Mode Voltage Holding Current During TX HiZ Idle.$
$$txdetrx_vth_lane[1:0]$  $3$  $2$  $R01138h$  $$  $RW$  $0h$  $TXDETRX Threshold Voltage Select$
$$txdetrx_imp_lane[1:0]$  $1$  $0$  $R01138h$  $$  $RW$  $0h$  $Set TX Impedance When TXDETRX_START Is Enabled.$
$$ND$  $31$  $8$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0113Ch$  $$  $RW$  $0h$  $$
$$rcal_2nd_en_lane$  $4$  $4$  $R0113Ch$  $$  $RW$  $0h$  $Swap The Current Mirror For TXIMP Calibration$
$$ND$  $3$  $3$  $R0113Ch$  $$  $RW$  $0h$  $$
$$tximpcal_bot_lane$  $2$  $2$  $R0113Ch$  $$  $RW$  $0h$  $Select TX Impedance Calibration$
$$tximpcal_en_lane$  $1$  $1$  $R0113Ch$  $$  $RW$  $0h$  $Enable TX Impedance Calibration$
$$tximpcal_side_lane$  $0$  $0$  $R0113Ch$  $$  $RW$  $0h$  $Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) $
$$ND$  $31$  $8$  $R01140h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R01140h$  $$  $RW$  $0h$  $$
$$tximp_tempc_iccn_en_lane$  $1$  $1$  $R01140h$  $$  $RW$  $0h$  $Enable Tx impedance temperature current NMOS side$
$$tximp_tempc_iccp_en_lane$  $0$  $0$  $R01140h$  $$  $RW$  $0h$  $Enable Tx impedance temperature current PMOS side$
$$ND$  $31$  $8$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01144h$  $$  $RW$  $0h$  $$
$$txfir_clk_off_lane$  $3$  $3$  $R01144h$  $$  $RW$  $1h$  $Register To Turn Off TX FIR clocks$
$$txreset_fir_lane$  $2$  $2$  $R01144h$  $$  $RW$  $1h$  $Register To Reset TX FIR$
$$ND$  $1$  $1$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01148h$  $$  $RW$  $0h$  $$
$$txfir_bypass_din_latch_lane$  $1$  $1$  $R01148h$  $$  $RW$  $0h$  $Register to bypass input interface latching registers$
$$txfir_bypass_dout_latch_lane$  $0$  $0$  $R01148h$  $$  $RW$  $0h$  $Register to bypass output interface latching registers$
$$ND$  $31$  $8$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01154h$  $$  $RW$  $0h$  $$
$$txclk500m_div_lane[1:0]$  $1$  $0$  $R01154h$  $$  $RW$  $0h$  $500M clk setting.$
$$ND$  $31$  $8$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01158h$  $$  $RW$  $0h$  $$
$$txalign90_ref_filt_bw_lane$  $4$  $4$  $R01158h$  $$  $RW$  $0h$  $Bandwidth Setting For Align90 Dac RC Filter$
$$txtsen_sel_lane$  $3$  $3$  $R01158h$  $$  $RW$  $0h$  $TX Temperature Sensor Selection.$
$$txclk_align_en_lane$  $2$  $2$  $R01158h$  $$  $RW$  $0h$  $Enable TXCLK Alignment Between Different Lanes$
$$txtest_lane[9:8]$  $1$  $0$  $R01158h$  $$  $RW$  $0h$  $Select TX Test Point$
$$ND$  $31$  $8$  $R0115Ch$  $$  $RW$  $0h$  $$
$$txtest_lane[7:0]$  $7$  $0$  $R0115Ch$  $$  $RW$  $0h$  $Select TX Test Point$
$$ND$  $31$  $8$  $R01160h$  $$  $RW$  $0h$  $$
$$txmux_scan_en_lane$  $7$  $7$  $R01160h$  $$  $RW$  $0h$  $Enable tx mux scan.$
$$ND$  $6$  $0$  $R01160h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01164h$  $$  $RW$  $0h$  $$
$$txmux_scan0_lane[7:0]$  $7$  $0$  $R01164h$  $$  $R$  $Vh$  $tx mux 0 scan output$
$$ND$  $31$  $8$  $R01168h$  $$  $RW$  $0h$  $$
$$txmux_scan1_lane[7:0]$  $7$  $0$  $R01168h$  $$  $R$  $Vh$  $tx mux 1 scan output$
$$ND$  $31$  $8$  $R0116Ch$  $$  $RW$  $0h$  $$
$$txmux_scan2_lane[7:0]$  $7$  $0$  $R0116Ch$  $$  $R$  $Vh$  $tx mux 2 scan output$
$$ND$  $31$  $8$  $R01170h$  $$  $RW$  $0h$  $$
$$txmux_scan3_lane[7:0]$  $7$  $0$  $R01170h$  $$  $R$  $Vh$  $tx mux 3 scan output$
$$ND$  $31$  $8$  $R01174h$  $$  $RW$  $0h$  $$
$$txrsvd0_lane[7:0]$  $7$  $0$  $R01174h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01178h$  $$  $RW$  $0h$  $$
$$txrsvd1_lane[7:0]$  $7$  $0$  $R01178h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0117Ch$  $$  $RW$  $0h$  $$
$$txrsvd2_lane[7:0]$  $7$  $0$  $R0117Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01180h$  $$  $RW$  $0h$  $$
$$txrsvd3_lane[7:0]$  $7$  $0$  $R01180h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01184h$  $$  $RW$  $0h$  $$
$$txrsvd4_lane[7:0]$  $7$  $0$  $R01184h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01188h$  $$  $RW$  $0h$  $$
$$txrsvd5_lane[7:0]$  $7$  $0$  $R01188h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0118Ch$  $$  $RW$  $0h$  $$
$$txrsvd6_lane[7:0]$  $7$  $0$  $R0118Ch$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01190h$  $$  $RW$  $0h$  $$
$$txrsvd7_lane[7:0]$  $7$  $0$  $R01190h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01194h$  $$  $RW$  $0h$  $$
$$txrsvd8_lane[7:0]$  $7$  $0$  $R01194h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R01198h$  $$  $RW$  $0h$  $$
$$txrsvd9_lane[7:0]$  $7$  $0$  $R01198h$  $$  $RW$  $0h$  $Reserved Registers$
$$ND$  $31$  $8$  $R0119Ch$  $$  $RW$  $0h$  $$
$$txckpom_dly_lane[2:0]$  $7$  $5$  $R0119Ch$  $$  $RW$  $0h$  $Delay For Post Mux Retime Clocks$
$$txckret_dly_lane[2:0]$  $4$  $2$  $R0119Ch$  $$  $RW$  $0h$  $Delay For Pre Driver Retime Clocks$
$$ND$  $1$  $0$  $R0119Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011A0h$  $$  $RW$  $0h$  $$
$$txckdrv_dly_lane[2:0]$  $7$  $5$  $R011A0h$  $$  $RW$  $0h$  $delay for driver mux clocks$
$$tximp_tempc_pmos_cal_en_lane$  $4$  $4$  $R011A0h$  $$  $RW$  $0h$  $Enable TX Impedance Temperature Compensation Calibration for PMOS Side$
$$tximp_tempc_nmos_cal_en_lane$  $3$  $3$  $R011A0h$  $$  $RW$  $0h$  $Enable TX Impedance Temperature Compensation Calibration for NMOS Side$
$$ND$  $2$  $0$  $R011A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011A4h$  $$  $RW$  $0h$  $$
$$f1_tune_bot_d_o_lane[2:0]$  $5$  $3$  $R011A4h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Odd Bot Data Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$f1_tune_bot_d_e_lane[2:0]$  $2$  $0$  $R011A4h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Even Bot Data Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011A8h$  $$  $RW$  $0h$  $$
$$f1_tune_bot_s_o_lane[2:0]$  $5$  $3$  $R011A8h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Odd Bot Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$f1_tune_bot_s_e_lane[2:0]$  $2$  $0$  $R011A8h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Even Bot Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011ACh$  $$  $RW$  $0h$  $$
$$f1_tune_mid_d_o_lane[2:0]$  $5$  $3$  $R011ACh$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Odd Mid Data Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$f1_tune_mid_d_e_lane[2:0]$  $2$  $0$  $R011ACh$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Even Mid Data Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011B0h$  $$  $RW$  $0h$  $$
$$f1_tune_mid_s_o_lane[2:0]$  $5$  $3$  $R011B0h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Odd Mid Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$f1_tune_mid_s_e_lane[2:0]$  $2$  $0$  $R011B0h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Even Mid Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011B4h$  $$  $RW$  $0h$  $$
$$f1_tune_top_d_o_lane[2:0]$  $5$  $3$  $R011B4h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Odd Top Data Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$f1_tune_top_d_e_lane[2:0]$  $2$  $0$  $R011B4h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Even Top Data Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011B8h$  $$  $RW$  $0h$  $$
$$f1_tune_top_s_o_lane[2:0]$  $5$  $3$  $R011B8h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Odd Top Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$f1_tune_top_s_e_lane[2:0]$  $2$  $0$  $R011B8h$  $$  $RW$  $7h$  $Scale The Mid Feedback Weighting Of F1 In Even Top Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R011BCh$  $$  $RW$  $0h$  $$
$$f1_tune_com_lane[2:0]$  $2$  $0$  $R011BCh$  $Digital TRX Calibration Register 0$  $RW$  $7h$  $Scale The Top and Bot Feedback Weighting Of F1 In All Samplers. 000: Smallest Scale. 111: Biggest Scale$
$$ND$  $31$  $8$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$trx_dig_cal_clk_en_top_lane$  $7$  $7$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $1h$  $TRX Calibration Reference Clock Enable$
$$trx_dig_cal_clk_rst_top_lane$  $6$  $6$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $TRX Calibration Reference Clock Reset$
$$trx_dig_cal_clk_en_bot_lane$  $5$  $5$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $1h$  $TRX Calibration Reference Clock Enable$
$$trx_dig_cal_clk_rst_bot_lane$  $4$  $4$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $TRX Calibration Reference Clock Reset$
$$ND$  $3$  $3$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R011C0h$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011C4h$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$trx_dig_cal2m_div_top_lane[7:0]$  $7$  $0$  $R011C4h$  $Digital TRX Calibration Register 2$  $RW$  $9ch$  $TRX Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R011C8h$  $Digital TRX Calibration Register 2$  $RW$  $0h$  $$
$$trx_dig_cal2m_div_bot_lane[7:0]$  $7$  $0$  $R011C8h$  $Digital TRX Calibration Register 3$  $RW$  $9ch$  $TRX Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R011CCh$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $$
$$trx_dig_testbus_sel_top_lane[3:0]$  $7$  $4$  $R011CCh$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $TRX Calibration Testbus Selection$
$$trx_dig_testbus_sel_bot_lane[3:0]$  $3$  $0$  $R011CCh$  $Digital TRX Calibration Register 4$  $RW$  $0h$  $TRX Calibration Testbus Selection$
$$ND$  $31$  $8$  $R011D0h$  $Digital TRX Calibration Register 4$  $RW$  $0h$  $$
$$trx_dig_scan_ff_top_lane[7:0]$  $7$  $0$  $R011D0h$  $Digital TRX Calibration Register 5$  $RW$  $0h$  $TRX_TOP Dig Input Scan Mux Value For Test_mode$
$$ND$  $31$  $8$  $R011D4h$  $Digital TRX Calibration Register 5$  $RW$  $0h$  $$
$$trx_dig_scan_ff_bot_lane[7:0]$  $7$  $0$  $R011D4h$  $TBD$  $RW$  $0h$  $TRX_BOT Dig Input Scan Mux Value For Test_mode$
$$ND$  $31$  $8$  $R01800h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_dcc_imp_comn_ext_en_lane$  $7$  $7$  $R01800h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R01800h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_auto_zero_clk_ext_lane$  $3$  $3$  $R01800h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_updn_rd_lane$  $2$  $2$  $R01800h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_dcc_imp_top_start_lane$  $1$  $1$  $R01800h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_top_cont_start_lane$  $0$  $0$  $R01800h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01804h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_dcc_imp_testbus_core_sel_lane[2:0]$  $7$  $5$  $R01804h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_dcc_imp_top_done_lane$  $4$  $4$  $R01804h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_dcc_imp_top_cont_done_lane$  $3$  $3$  $R01804h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01804h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01808h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_single_en_lane$  $7$  $7$  $R01808h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_cont_en_lane$  $6$  $6$  $R01808h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_bypass_en_lane$  $5$  $5$  $R01808h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_cont_num_lane[3:0]$  $4$  $1$  $R01808h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_align90_cal_dir_inv_lane$  $0$  $0$  $R01808h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0180Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0180Ch$  $TBD$  $RW$  $3h$  $TBD$
$$tx_align90_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0180Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_bin_search_enable_lane$  $1$  $1$  $R0180Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_result_avg_en_lane$  $0$  $0$  $R0180Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01810h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01810h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R01810h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_toggle_times_lane[2:0]$  $2$  $0$  $R01810h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01814h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01814h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01818h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01818h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01818h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_align90_cal_timeout_chk_dis_lane$  $1$  $1$  $R01818h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_indv_ext_en_lane$  $0$  $0$  $R01818h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0181Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R0181Ch$  $TBD$  $RW$  $5h$  $TBD$
$$tx_align90_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R0181Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_align90_cal_cal_en_ext_lane$  $1$  $1$  $R0181Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_dummy_clk_ext_lane$  $0$  $0$  $R0181Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01820h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R01820h$  $TBD$  $RW$  $7eh$  $TBD$
$$tx_align90_cal_cal_done_rd_lane$  $0$  $0$  $R01820h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01824h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R01824h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_align90_cal_timeout_rd_lane$  $0$  $0$  $R01824h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01828h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R01828h$  $TBD$  $RW$  $5h$  $TBD$
$$tx_align90_cal_overflow_rd_lane$  $4$  $4$  $R01828h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_cal_underflow_rd_lane$  $3$  $3$  $R01828h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_align90_cal_dummy_clk_rd_lane$  $2$  $2$  $R01828h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01828h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0182Ch$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R0182Ch$  $TBD$  $RW$  $7eh$  $TBD$
$$ND$  $0$  $0$  $R0182Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01830h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R01830h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $4$  $0$  $R01830h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01834h$  $TBD$  $RW$  $0h$  $$
$$tx_align90_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R01834h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01834h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01838h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_single_en_lane$  $7$  $7$  $R01838h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_bypass_en_lane$  $6$  $6$  $R01838h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R01838h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_dir_inv_lane$  $2$  $2$  $R01838h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc1_cal_bin_search_enable_lane$  $1$  $1$  $R01838h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_result_avg_en_lane$  $0$  $0$  $R01838h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0183Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R0183Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R0183Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_toggle_times_lane[2:0]$  $2$  $0$  $R0183Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01840h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R01840h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_dcc1_cal_timeout_chk_dis_lane$  $4$  $4$  $R01840h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_indv_ext_en_lane$  $3$  $3$  $R01840h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cal_en_ext_lane$  $2$  $2$  $R01840h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc1_cal_cal_done_rd_lane$  $1$  $1$  $R01840h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc1_cal_timeout_rd_lane$  $0$  $0$  $R01840h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01844h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_val_max_lane[6:0]$  $7$  $1$  $R01844h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc1_cal_overflow_rd_lane$  $0$  $0$  $R01844h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01848h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_val_min_lane[6:0]$  $7$  $1$  $R01848h$  $TBD$  $RW$  $7fh$  $TBD$
$$tx_dcc1_cal_underflow_rd_lane$  $0$  $0$  $R01848h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0184Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_result_ext_lane[6:0]$  $7$  $1$  $R0184Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R0184Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01850h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc1_cal_result_rd_lane[6:0]$  $7$  $1$  $R01850h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01850h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01854h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_single_en_lane$  $7$  $7$  $R01854h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_bypass_en_lane$  $6$  $6$  $R01854h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R01854h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_dir_inv_lane$  $2$  $2$  $R01854h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_result_avg_en_lane$  $1$  $1$  $R01854h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_timeout_chk_dis_lane$  $0$  $0$  $R01854h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01858h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_toggle_times_lane[2:0]$  $7$  $5$  $R01858h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc2_cal_indv_ext_en_lane$  $4$  $4$  $R01858h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_cal_en_ext_lane$  $3$  $3$  $R01858h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc2_cal_cal_done_rd_lane$  $2$  $2$  $R01858h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc2_cal_timeout_rd_lane$  $1$  $1$  $R01858h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc2_cal_overflow_rd_lane$  $0$  $0$  $R01858h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0185Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_val_max_lane[5:0]$  $7$  $2$  $R0185Ch$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc2_cal_underflow_rd_lane$  $1$  $1$  $R0185Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0185Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01860h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_val_min_lane[5:0]$  $7$  $2$  $R01860h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01860h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01864h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_result_ext_lane[5:0]$  $7$  $2$  $R01864h$  $TBD$  $RW$  $20h$  $TBD$
$$ND$  $1$  $0$  $R01864h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01868h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc2_cal_result_rd_lane[5:0]$  $7$  $2$  $R01868h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01868h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0186Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_single_en_lane$  $7$  $7$  $R0186Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_cont_en_lane$  $6$  $6$  $R0186Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_bypass_en_lane$  $5$  $5$  $R0186Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cont_num_lane[3:0]$  $4$  $1$  $R0186Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_dir_inv_lane$  $0$  $0$  $R0186Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01870h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01870h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_dcc3_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01870h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_result_avg_en_lane$  $1$  $1$  $R01870h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_timeout_chk_dis_lane$  $0$  $0$  $R01870h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01874h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01874h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01874h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_indv_ext_en_lane$  $1$  $1$  $R01874h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_cal_en_ext_lane$  $0$  $0$  $R01874h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01878h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R01878h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_dcc3_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R01878h$  $TBD$  $RW$  $3h$  $TBD$
$$tx_dcc3_cal_dummy_clk_ext_lane$  $1$  $1$  $R01878h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc3_cal_cal_done_rd_lane$  $0$  $0$  $R01878h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0187Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R0187Ch$  $TBD$  $RW$  $7h$  $TBD$
$$tx_dcc3_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R0187Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc3_cal_timeout_rd_lane$  $1$  $1$  $R0187Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc3_cal_overflow_rd_lane$  $0$  $0$  $R0187Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01880h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R01880h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc3_cal_underflow_rd_lane$  $1$  $1$  $R01880h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc3_cal_dummy_clk_rd_lane$  $0$  $0$  $R01880h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01884h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R01884h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01884h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01888h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R01888h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01888h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0188Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R0188Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $4$  $0$  $R0188Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01890h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc3_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R01890h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01890h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01894h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_single_en_lane$  $7$  $7$  $R01894h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cont_en_lane$  $6$  $6$  $R01894h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_bypass_en_lane$  $5$  $5$  $R01894h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_cont_num_lane[3:0]$  $4$  $1$  $R01894h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dir_inv_lane$  $0$  $0$  $R01894h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01898h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01898h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R01898h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_result_avg_en_lane$  $1$  $1$  $R01898h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_indv_ext_en_lane$  $0$  $0$  $R01898h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0189Ch$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_toggle_times_lane[2:0]$  $7$  $5$  $R0189Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_dcc4_cal_val_max_msb_lane[2:0]$  $4$  $2$  $R0189Ch$  $TBD$  $RW$  $3h$  $TBD$
$$tx_dcc4_cal_cal_en_ext_lane$  $1$  $1$  $R0189Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dummy_clk_ext_lane$  $0$  $0$  $R0189Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R018A0h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_min_msb_lane[2:0]$  $7$  $5$  $R018A0h$  $TBD$  $RW$  $7h$  $TBD$
$$tx_dcc4_cal_result_msb_ext_lane[2:0]$  $4$  $2$  $R018A0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_cal_done_rd_lane$  $1$  $1$  $R018A0h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc4_cal_timeout_rd_lane$  $0$  $0$  $R018A0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018A4h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R018A4h$  $TBD$  $RW$  $3fh$  $TBD$
$$tx_dcc4_cal_overflow_rd_lane$  $1$  $1$  $R018A4h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_dcc4_cal_underflow_rd_lane$  $0$  $0$  $R018A4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018A8h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R018A8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_dcc4_cal_dummy_clk_rd_lane$  $1$  $1$  $R018A8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R018A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018ACh$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R018ACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R018ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018B0h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_msb_rd_lane[2:0]$  $7$  $5$  $R018B0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $4$  $0$  $R018B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018B4h$  $TBD$  $RW$  $0h$  $$
$$tx_dcc4_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R018B4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R018B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018B8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_single_en_lane$  $7$  $7$  $R018B8h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_n_cal_bypass_en_lane$  $6$  $6$  $R018B8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R018B8h$  $TBD$  $RW$  $4h$  $TBD$
$$tx_imp_n_cal_dir_inv_lane$  $2$  $2$  $R018B8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_bin_search_enable_lane$  $1$  $1$  $R018B8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_result_avg_en_lane$  $0$  $0$  $R018B8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R018BCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R018BCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R018BCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_toggle_times_lane[2:0]$  $2$  $0$  $R018BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R018C0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R018C0h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R018C4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R018C4h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_n_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R018C4h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_n_cal_timeout_chk_dis_lane$  $1$  $1$  $R018C4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_indv_ext_en_lane$  $0$  $0$  $R018C4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R018C8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_val_max_lane[6:0]$  $7$  $1$  $R018C8h$  $TBD$  $RW$  $7fh$  $TBD$
$$tx_imp_n_cal_cal_en_ext_lane$  $0$  $0$  $R018C8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R018CCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_val_min_lane[6:0]$  $7$  $1$  $R018CCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_n_cal_cal_done_rd_lane$  $0$  $0$  $R018CCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018D0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_ext_lane[6:0]$  $7$  $1$  $R018D0h$  $TBD$  $RW$  $20h$  $TBD$
$$tx_imp_n_cal_timeout_rd_lane$  $0$  $0$  $R018D0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018D4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_overflow_rd_lane$  $7$  $7$  $R018D4h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_n_cal_underflow_rd_lane$  $6$  $6$  $R018D4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R018D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018D8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_n_cal_result_rd_lane[6:0]$  $7$  $1$  $R018D8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R018D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018DCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_single_en_lane$  $7$  $7$  $R018DCh$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_p_cal_bypass_en_lane$  $6$  $6$  $R018DCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R018DCh$  $TBD$  $RW$  $4h$  $TBD$
$$tx_imp_p_cal_dir_inv_lane$  $2$  $2$  $R018DCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_bin_search_enable_lane$  $1$  $1$  $R018DCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_result_avg_en_lane$  $0$  $0$  $R018DCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R018E0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R018E0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R018E0h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_toggle_times_lane[2:0]$  $2$  $0$  $R018E0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R018E4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R018E4h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_p_cal_timeout_chk_dis_lane$  $4$  $4$  $R018E4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_indv_ext_en_lane$  $3$  $3$  $R018E4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cal_en_ext_lane$  $2$  $2$  $R018E4h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_cal_done_rd_lane$  $1$  $1$  $R018E4h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_p_cal_timeout_rd_lane$  $0$  $0$  $R018E4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018E8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_val_max_lane[6:0]$  $7$  $1$  $R018E8h$  $TBD$  $RW$  $7fh$  $TBD$
$$tx_imp_p_cal_overflow_rd_lane$  $0$  $0$  $R018E8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018ECh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_val_min_lane[6:0]$  $7$  $1$  $R018ECh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_p_cal_underflow_rd_lane$  $0$  $0$  $R018ECh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R018F0h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_ext_lane[6:0]$  $7$  $1$  $R018F0h$  $TBD$  $RW$  $20h$  $TBD$
$$ND$  $0$  $0$  $R018F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018F4h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_p_cal_result_rd_lane[6:0]$  $7$  $1$  $R018F4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R018F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018F8h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_single_en_lane$  $7$  $7$  $R018F8h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccp_cal_bypass_en_lane$  $6$  $6$  $R018F8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R018F8h$  $TBD$  $RW$  $5h$  $TBD$
$$tx_imp_iccp_cal_dir_inv_lane$  $2$  $2$  $R018F8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_bin_search_enable_lane$  $1$  $1$  $R018F8h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_result_avg_en_lane$  $0$  $0$  $R018F8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R018FCh$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R018FCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R018FCh$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_toggle_times_lane[2:0]$  $2$  $0$  $R018FCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01900h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R01900h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_iccp_cal_timeout_chk_dis_lane$  $4$  $4$  $R01900h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_indv_ext_en_lane$  $3$  $3$  $R01900h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_cal_en_ext_lane$  $2$  $2$  $R01900h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccp_cal_cal_done_rd_lane$  $1$  $1$  $R01900h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccp_cal_timeout_rd_lane$  $0$  $0$  $R01900h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01904h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_val_max_lane[4:0]$  $7$  $3$  $R01904h$  $TBD$  $RW$  $1fh$  $TBD$
$$tx_imp_iccp_cal_overflow_rd_lane$  $2$  $2$  $R01904h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccp_cal_underflow_rd_lane$  $1$  $1$  $R01904h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01904h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01908h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_val_min_lane[4:0]$  $7$  $3$  $R01908h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $2$  $0$  $R01908h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0190Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_result_ext_lane[4:0]$  $7$  $3$  $R0190Ch$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $2$  $0$  $R0190Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01910h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccp_cal_result_rd_lane[4:0]$  $7$  $3$  $R01910h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01910h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01914h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_single_en_lane$  $7$  $7$  $R01914h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccn_cal_bypass_en_lane$  $6$  $6$  $R01914h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_cmp_ctrl_lane[2:0]$  $5$  $3$  $R01914h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_imp_iccn_cal_dir_inv_lane$  $2$  $2$  $R01914h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_iccn_cal_bin_search_enable_lane$  $1$  $1$  $R01914h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_result_avg_en_lane$  $0$  $0$  $R01914h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01918h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R01918h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R01918h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_toggle_times_lane[2:0]$  $2$  $0$  $R01918h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0191Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R0191Ch$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_iccn_cal_timeout_chk_dis_lane$  $4$  $4$  $R0191Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_indv_ext_en_lane$  $3$  $3$  $R0191Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_cal_en_ext_lane$  $2$  $2$  $R0191Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_iccn_cal_cal_done_rd_lane$  $1$  $1$  $R0191Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccn_cal_timeout_rd_lane$  $0$  $0$  $R0191Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01920h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_val_max_lane[4:0]$  $7$  $3$  $R01920h$  $TBD$  $RW$  $1fh$  $TBD$
$$tx_imp_iccn_cal_overflow_rd_lane$  $2$  $2$  $R01920h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_iccn_cal_underflow_rd_lane$  $1$  $1$  $R01920h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01920h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01924h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_val_min_lane[4:0]$  $7$  $3$  $R01924h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $2$  $0$  $R01924h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01928h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_result_ext_lane[4:0]$  $7$  $3$  $R01928h$  $TBD$  $RW$  $10h$  $TBD$
$$ND$  $2$  $0$  $R01928h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0192Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_iccn_cal_result_rd_lane[4:0]$  $7$  $3$  $R0192Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R0192Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01930h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_single_en_lane$  $7$  $7$  $R01930h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_cont_en_lane$  $6$  $6$  $R01930h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_bypass_en_lane$  $5$  $5$  $R01930h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_cont_num_lane[3:0]$  $4$  $1$  $R01930h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_dir_inv_lane$  $0$  $0$  $R01930h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01934h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01934h$  $TBD$  $RW$  $5h$  $TBD$
$$tx_imp_tempc_pcal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01934h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_bin_search_enable_lane$  $1$  $1$  $R01934h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_result_avg_en_lane$  $0$  $0$  $R01934h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01938h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01938h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_pcal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R01938h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_toggle_times_lane[2:0]$  $2$  $0$  $R01938h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R0193Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_timeout_steps_lane[2:0]$  $7$  $5$  $R0193Ch$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_tempc_pcal_timeout_chk_dis_lane$  $4$  $4$  $R0193Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_val_max_lane[3:0]$  $3$  $0$  $R0193Ch$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $8$  $R01940h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_val_min_lane[3:0]$  $7$  $4$  $R01940h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_indv_ext_en_lane$  $3$  $3$  $R01940h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_cal_en_ext_lane$  $2$  $2$  $R01940h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_cal_done_rd_lane$  $1$  $1$  $R01940h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_pcal_timeout_rd_lane$  $0$  $0$  $R01940h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01944h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_result_ext_lane[3:0]$  $7$  $4$  $R01944h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_pcal_overflow_rd_lane$  $3$  $3$  $R01944h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_pcal_underflow_rd_lane$  $2$  $2$  $R01944h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01944h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01948h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_pcal_result_rd_lane[3:0]$  $7$  $4$  $R01948h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01948h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0194Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_single_en_lane$  $7$  $7$  $R0194Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_cont_en_lane$  $6$  $6$  $R0194Ch$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_bypass_en_lane$  $5$  $5$  $R0194Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_cont_num_lane[3:0]$  $4$  $1$  $R0194Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_dir_inv_lane$  $0$  $0$  $R0194Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01950h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01950h$  $TBD$  $RW$  $6h$  $TBD$
$$tx_imp_tempc_ncal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01950h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_bin_search_enable_lane$  $1$  $1$  $R01950h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_result_avg_en_lane$  $0$  $0$  $R01950h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01954h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01954h$  $TBD$  $RW$  $1h$  $TBD$
$$tx_imp_tempc_ncal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R01954h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_toggle_times_lane[2:0]$  $2$  $0$  $R01954h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01958h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_timeout_steps_lane[2:0]$  $7$  $5$  $R01958h$  $TBD$  $RW$  $2h$  $TBD$
$$tx_imp_tempc_ncal_timeout_chk_dis_lane$  $4$  $4$  $R01958h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_val_max_lane[3:0]$  $3$  $0$  $R01958h$  $TBD$  $RW$  $fh$  $TBD$
$$ND$  $31$  $8$  $R0195Ch$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_val_min_lane[3:0]$  $7$  $4$  $R0195Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_indv_ext_en_lane$  $3$  $3$  $R0195Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_cal_en_ext_lane$  $2$  $2$  $R0195Ch$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_cal_done_rd_lane$  $1$  $1$  $R0195Ch$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_ncal_timeout_rd_lane$  $0$  $0$  $R0195Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01960h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_result_ext_lane[3:0]$  $7$  $4$  $R01960h$  $TBD$  $RW$  $0h$  $TBD$
$$tx_imp_tempc_ncal_overflow_rd_lane$  $3$  $3$  $R01960h$  $TBD$  $R$  $Vh$  $TBD$
$$tx_imp_tempc_ncal_underflow_rd_lane$  $2$  $2$  $R01960h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01960h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01964h$  $TBD$  $RW$  $0h$  $$
$$tx_imp_tempc_ncal_result_rd_lane[3:0]$  $7$  $4$  $R01964h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01964h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01968h$  $TBD$  $RW$  $0h$  $$
$$smplr_odd_overflow_all_rd_lane$  $7$  $7$  $R01968h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_odd_underflow_all_rd_lane$  $6$  $6$  $R01968h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_odd_updn_rd_lane$  $5$  $5$  $R01968h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_odd_top_start_lane$  $4$  $4$  $R01968h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_odd_testbus_core_sel_lane[2:0]$  $3$  $1$  $R01968h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_odd_top_done_lane$  $0$  $0$  $R01968h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0196Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_o_cal_single_en_lane$  $7$  $7$  $R0196Ch$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_o_cal_bypass_en_lane$  $6$  $6$  $R0196Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_o_cal_dir_inv_lane$  $5$  $5$  $R0196Ch$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_o_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0196Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_o_cal_result_avg_en_lane$  $1$  $1$  $R0196Ch$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_o_cal_timeout_chk_dis_lane$  $0$  $0$  $R0196Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01970h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_o_cal_toggle_times_lane[2:0]$  $7$  $5$  $R01970h$  $TBD$  $RW$  $4h$  $TBD$
$$smplr_d_top_o_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01970h$  $TBD$  $RW$  $6h$  $TBD$
$$smplr_d_top_o_cal_indv_ext_en_lane$  $1$  $1$  $R01970h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_o_cal_cal_en_ext_lane$  $0$  $0$  $R01970h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01974h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_o_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01974h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01978h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_o_cal_val_max_lane[5:0]$  $7$  $2$  $R01978h$  $TBD$  $RW$  $1fh$  $TBD$
$$smplr_d_top_o_cal_cal_done_rd_lane$  $1$  $1$  $R01978h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_top_o_cal_timeout_rd_lane$  $0$  $0$  $R01978h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0197Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_o_cal_val_min_lane[5:0]$  $7$  $2$  $R0197Ch$  $TBD$  $RW$  $3fh$  $TBD$
$$smplr_d_top_o_cal_overflow_rd_lane$  $1$  $1$  $R0197Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_top_o_cal_underflow_rd_lane$  $0$  $0$  $R0197Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01980h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_o_cal_result_rd_lane[5:0]$  $7$  $2$  $R01980h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01980h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01984h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_o_cal_bypass_en_lane$  $7$  $7$  $R01984h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_o_cal_indv_ext_en_lane$  $6$  $6$  $R01984h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_o_cal_cal_en_ext_lane$  $5$  $5$  $R01984h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_o_cal_cal_done_rd_lane$  $4$  $4$  $R01984h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_mid_o_cal_timeout_rd_lane$  $3$  $3$  $R01984h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_mid_o_cal_overflow_rd_lane$  $2$  $2$  $R01984h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_mid_o_cal_underflow_rd_lane$  $1$  $1$  $R01984h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01984h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01988h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_o_cal_result_rd_lane[5:0]$  $7$  $2$  $R01988h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01988h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0198Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_o_cal_bypass_en_lane$  $7$  $7$  $R0198Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_o_cal_indv_ext_en_lane$  $6$  $6$  $R0198Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_o_cal_cal_en_ext_lane$  $5$  $5$  $R0198Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_o_cal_cal_done_rd_lane$  $4$  $4$  $R0198Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_bot_o_cal_timeout_rd_lane$  $3$  $3$  $R0198Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_bot_o_cal_overflow_rd_lane$  $2$  $2$  $R0198Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_bot_o_cal_underflow_rd_lane$  $1$  $1$  $R0198Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0198Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01990h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_o_cal_result_rd_lane[5:0]$  $7$  $2$  $R01990h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01990h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01994h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_o_cal_bypass_en_lane$  $7$  $7$  $R01994h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_o_cal_indv_ext_en_lane$  $6$  $6$  $R01994h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_o_cal_cal_en_ext_lane$  $5$  $5$  $R01994h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_o_cal_cal_done_rd_lane$  $4$  $4$  $R01994h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_top_o_cal_timeout_rd_lane$  $3$  $3$  $R01994h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_top_o_cal_overflow_rd_lane$  $2$  $2$  $R01994h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_top_o_cal_underflow_rd_lane$  $1$  $1$  $R01994h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01994h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01998h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_o_cal_result_rd_lane[5:0]$  $7$  $2$  $R01998h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01998h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0199Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_o_cal_bypass_en_lane$  $7$  $7$  $R0199Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_o_cal_indv_ext_en_lane$  $6$  $6$  $R0199Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_o_cal_cal_en_ext_lane$  $5$  $5$  $R0199Ch$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_o_cal_cal_done_rd_lane$  $4$  $4$  $R0199Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_mid_o_cal_timeout_rd_lane$  $3$  $3$  $R0199Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_mid_o_cal_overflow_rd_lane$  $2$  $2$  $R0199Ch$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_mid_o_cal_underflow_rd_lane$  $1$  $1$  $R0199Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0199Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019A0h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_o_cal_result_rd_lane[5:0]$  $7$  $2$  $R019A0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019A4h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_o_cal_bypass_en_lane$  $7$  $7$  $R019A4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_o_cal_indv_ext_en_lane$  $6$  $6$  $R019A4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_o_cal_cal_en_ext_lane$  $5$  $5$  $R019A4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_o_cal_cal_done_rd_lane$  $4$  $4$  $R019A4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_bot_o_cal_timeout_rd_lane$  $3$  $3$  $R019A4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_bot_o_cal_overflow_rd_lane$  $2$  $2$  $R019A4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_bot_o_cal_underflow_rd_lane$  $1$  $1$  $R019A4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R019A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019A8h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_o_cal_result_rd_lane[5:0]$  $7$  $2$  $R019A8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019ACh$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_o_cal_single_en_lane$  $7$  $7$  $R019ACh$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_o_cal_bypass_en_lane$  $6$  $6$  $R019ACh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_o_cal_dir_inv_lane$  $5$  $5$  $R019ACh$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_o_cal_val_max_pn_sign_lane$  $4$  $4$  $R019ACh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_o_cal_val_min_pn_sign_lane$  $3$  $3$  $R019ACh$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_o_cal_indv_ext_en_lane$  $2$  $2$  $R019ACh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_o_cal_cal_en_ext_lane$  $1$  $1$  $R019ACh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_o_cal_cal_done_rd_lane$  $0$  $0$  $R019ACh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R019B0h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_o_cal_val_max_pn_lane[4:0]$  $7$  $3$  $R019B0h$  $TBD$  $RW$  $1fh$  $TBD$
$$smplr_edge_o_cal_timeout_rd_lane$  $2$  $2$  $R019B0h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_edge_o_cal_overflow_rd_lane$  $1$  $1$  $R019B0h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_edge_o_cal_underflow_rd_lane$  $0$  $0$  $R019B0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R019B4h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_o_cal_val_min_pn_lane[4:0]$  $7$  $3$  $R019B4h$  $TBD$  $RW$  $1fh$  $TBD$
$$smplr_edge_o_cal_result_pn_sign_rd_lane$  $2$  $2$  $R019B4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019B8h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_o_cal_result_p_rd_lane[4:0]$  $7$  $3$  $R019B8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R019B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019BCh$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_o_cal_result_n_rd_lane[4:0]$  $7$  $3$  $R019BCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R019BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019C0h$  $TBD$  $RW$  $0h$  $$
$$smplr_even_overflow_all_rd_lane$  $7$  $7$  $R019C0h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_even_underflow_all_rd_lane$  $6$  $6$  $R019C0h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_even_updn_rd_lane$  $5$  $5$  $R019C0h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_even_top_start_lane$  $4$  $4$  $R019C0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_even_testbus_core_sel_lane[2:0]$  $3$  $1$  $R019C0h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_even_top_done_lane$  $0$  $0$  $R019C0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R019C4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_e_cal_single_en_lane$  $7$  $7$  $R019C4h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_e_cal_bypass_en_lane$  $6$  $6$  $R019C4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_e_cal_dir_inv_lane$  $5$  $5$  $R019C4h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_e_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R019C4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_e_cal_result_avg_en_lane$  $1$  $1$  $R019C4h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_d_top_e_cal_timeout_chk_dis_lane$  $0$  $0$  $R019C4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R019C8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_e_cal_toggle_times_lane[2:0]$  $7$  $5$  $R019C8h$  $TBD$  $RW$  $4h$  $TBD$
$$smplr_d_top_e_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R019C8h$  $TBD$  $RW$  $6h$  $TBD$
$$smplr_d_top_e_cal_indv_ext_en_lane$  $1$  $1$  $R019C8h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_top_e_cal_cal_en_ext_lane$  $0$  $0$  $R019C8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R019CCh$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_e_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R019CCh$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R019D0h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_e_cal_val_max_lane[5:0]$  $7$  $2$  $R019D0h$  $TBD$  $RW$  $1fh$  $TBD$
$$smplr_d_top_e_cal_cal_done_rd_lane$  $1$  $1$  $R019D0h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_top_e_cal_timeout_rd_lane$  $0$  $0$  $R019D0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R019D4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_e_cal_val_min_lane[5:0]$  $7$  $2$  $R019D4h$  $TBD$  $RW$  $3fh$  $TBD$
$$smplr_d_top_e_cal_overflow_rd_lane$  $1$  $1$  $R019D4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_top_e_cal_underflow_rd_lane$  $0$  $0$  $R019D4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R019D8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_top_e_cal_result_rd_lane[5:0]$  $7$  $2$  $R019D8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019DCh$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_e_cal_bypass_en_lane$  $7$  $7$  $R019DCh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_e_cal_indv_ext_en_lane$  $6$  $6$  $R019DCh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_e_cal_cal_en_ext_lane$  $5$  $5$  $R019DCh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_mid_e_cal_cal_done_rd_lane$  $4$  $4$  $R019DCh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_mid_e_cal_timeout_rd_lane$  $3$  $3$  $R019DCh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_mid_e_cal_overflow_rd_lane$  $2$  $2$  $R019DCh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_mid_e_cal_underflow_rd_lane$  $1$  $1$  $R019DCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R019DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019E0h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_mid_e_cal_result_rd_lane[5:0]$  $7$  $2$  $R019E0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019E4h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_e_cal_bypass_en_lane$  $7$  $7$  $R019E4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_e_cal_indv_ext_en_lane$  $6$  $6$  $R019E4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_e_cal_cal_en_ext_lane$  $5$  $5$  $R019E4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_d_bot_e_cal_cal_done_rd_lane$  $4$  $4$  $R019E4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_bot_e_cal_timeout_rd_lane$  $3$  $3$  $R019E4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_bot_e_cal_overflow_rd_lane$  $2$  $2$  $R019E4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_d_bot_e_cal_underflow_rd_lane$  $1$  $1$  $R019E4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R019E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019E8h$  $TBD$  $RW$  $0h$  $$
$$smplr_d_bot_e_cal_result_rd_lane[5:0]$  $7$  $2$  $R019E8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019ECh$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_e_cal_bypass_en_lane$  $7$  $7$  $R019ECh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_e_cal_indv_ext_en_lane$  $6$  $6$  $R019ECh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_e_cal_cal_en_ext_lane$  $5$  $5$  $R019ECh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_top_e_cal_cal_done_rd_lane$  $4$  $4$  $R019ECh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_top_e_cal_timeout_rd_lane$  $3$  $3$  $R019ECh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_top_e_cal_overflow_rd_lane$  $2$  $2$  $R019ECh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_top_e_cal_underflow_rd_lane$  $1$  $1$  $R019ECh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R019ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019F0h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_top_e_cal_result_rd_lane[5:0]$  $7$  $2$  $R019F0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019F4h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_e_cal_bypass_en_lane$  $7$  $7$  $R019F4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_e_cal_indv_ext_en_lane$  $6$  $6$  $R019F4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_e_cal_cal_en_ext_lane$  $5$  $5$  $R019F4h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_mid_e_cal_cal_done_rd_lane$  $4$  $4$  $R019F4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_mid_e_cal_timeout_rd_lane$  $3$  $3$  $R019F4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_mid_e_cal_overflow_rd_lane$  $2$  $2$  $R019F4h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_mid_e_cal_underflow_rd_lane$  $1$  $1$  $R019F4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R019F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019F8h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_mid_e_cal_result_rd_lane[5:0]$  $7$  $2$  $R019F8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R019F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019FCh$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_e_cal_bypass_en_lane$  $7$  $7$  $R019FCh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_e_cal_indv_ext_en_lane$  $6$  $6$  $R019FCh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_e_cal_cal_en_ext_lane$  $5$  $5$  $R019FCh$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_s_bot_e_cal_cal_done_rd_lane$  $4$  $4$  $R019FCh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_bot_e_cal_timeout_rd_lane$  $3$  $3$  $R019FCh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_bot_e_cal_overflow_rd_lane$  $2$  $2$  $R019FCh$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_s_bot_e_cal_underflow_rd_lane$  $1$  $1$  $R019FCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R019FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A00h$  $TBD$  $RW$  $0h$  $$
$$smplr_s_bot_e_cal_result_rd_lane[5:0]$  $7$  $2$  $R01A00h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01A00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A04h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_e_cal_single_en_lane$  $7$  $7$  $R01A04h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_e_cal_bypass_en_lane$  $6$  $6$  $R01A04h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_e_cal_dir_inv_lane$  $5$  $5$  $R01A04h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_e_cal_val_max_pn_sign_lane$  $4$  $4$  $R01A04h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_e_cal_val_min_pn_sign_lane$  $3$  $3$  $R01A04h$  $TBD$  $RW$  $1h$  $TBD$
$$smplr_edge_e_cal_indv_ext_en_lane$  $2$  $2$  $R01A04h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_e_cal_cal_en_ext_lane$  $1$  $1$  $R01A04h$  $TBD$  $RW$  $0h$  $TBD$
$$smplr_edge_e_cal_cal_done_rd_lane$  $0$  $0$  $R01A04h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A08h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_e_cal_val_max_pn_lane[4:0]$  $7$  $3$  $R01A08h$  $TBD$  $RW$  $1fh$  $TBD$
$$smplr_edge_e_cal_timeout_rd_lane$  $2$  $2$  $R01A08h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_edge_e_cal_overflow_rd_lane$  $1$  $1$  $R01A08h$  $TBD$  $R$  $Vh$  $TBD$
$$smplr_edge_e_cal_underflow_rd_lane$  $0$  $0$  $R01A08h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A0Ch$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_e_cal_val_min_pn_lane[4:0]$  $7$  $3$  $R01A0Ch$  $TBD$  $RW$  $1fh$  $TBD$
$$smplr_edge_e_cal_result_pn_sign_rd_lane$  $2$  $2$  $R01A0Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01A0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A10h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_e_cal_result_p_rd_lane[4:0]$  $7$  $3$  $R01A10h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01A10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A14h$  $TBD$  $RW$  $0h$  $$
$$smplr_edge_e_cal_result_n_rd_lane[4:0]$  $7$  $3$  $R01A14h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01A14h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A18h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_comn_ext_en_lane$  $7$  $7$  $R01A18h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R01A18h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_auto_zero_clk_ext_lane$  $3$  $3$  $R01A18h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $2$  $0$  $R01A18h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A1Ch$  $TBD$  $RW$  $0h$  $$
$$rx_clk_setting_ext_lane[7:0]$  $7$  $0$  $R01A1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01A20h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_setting_ext_lane[12:8]$  $7$  $3$  $R01A20h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_updn_rd_lane$  $2$  $2$  $R01A20h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_clk_top_start_lane$  $1$  $1$  $R01A20h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_top_cont_start_lane$  $0$  $0$  $R01A20h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01A24h$  $TBD$  $RW$  $0h$  $$
$$rx_clk_testbus_core_sel_lane[2:0]$  $7$  $5$  $R01A24h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_clk_top_done_lane$  $4$  $4$  $R01A24h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_clk_top_cont_done_lane$  $3$  $3$  $R01A24h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01A24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A28h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_single_en_lane$  $7$  $7$  $R01A28h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_cont_en_lane$  $6$  $6$  $R01A28h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_bypass_en_lane$  $5$  $5$  $R01A28h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01A28h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_e2c_dcc_cal_dir_inv_lane$  $0$  $0$  $R01A28h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01A2Ch$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01A2Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01A2Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_bin_search_enable_lane$  $1$  $1$  $R01A2Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_result_avg_en_lane$  $0$  $0$  $R01A2Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01A30h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01A30h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $4$  $3$  $R01A30h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_toggle_times_lane[2:0]$  $2$  $0$  $R01A30h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $8$  $R01A34h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01A34h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01A38h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01A38h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_e2c_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01A38h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_e2c_dcc_cal_timeout_chk_dis_lane$  $1$  $1$  $R01A38h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01A38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A3Ch$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_setting_lane[7:0]$  $7$  $0$  $R01A3Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01A40h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_setting_lane[12:8]$  $7$  $3$  $R01A40h$  $TBD$  $RW$  $10h$  $TBD$
$$rx_e2c_dcc_cal_indv_ext_en_lane$  $2$  $2$  $R01A40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_cal_en_ext_lane$  $1$  $1$  $R01A40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_cal_done_rd_lane$  $0$  $0$  $R01A40h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A44h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R01A44h$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_e2c_dcc_cal_timeout_rd_lane$  $0$  $0$  $R01A44h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A48h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R01A48h$  $TBD$  $RW$  $7fh$  $TBD$
$$rx_e2c_dcc_cal_overflow_rd_lane$  $0$  $0$  $R01A48h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A4Ch$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R01A4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_e2c_dcc_cal_underflow_rd_lane$  $0$  $0$  $R01A4Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A50h$  $TBD$  $RW$  $0h$  $$
$$rx_e2c_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R01A50h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01A50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A54h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_single_en_lane$  $7$  $7$  $R01A54h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dll_cal_cont_en_lane$  $6$  $6$  $R01A54h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dll_cal_bypass_en_lane$  $5$  $5$  $R01A54h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dll_cal_cont_num_lane[3:0]$  $4$  $1$  $R01A54h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_dll_cal_dir_inv_lane$  $0$  $0$  $R01A54h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01A58h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01A58h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dll_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01A58h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01A58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A5Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_setting_lane[7:0]$  $7$  $0$  $R01A5Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01A60h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_setting_lane[12:8]$  $7$  $3$  $R01A60h$  $TBD$  $RW$  $10h$  $TBD$
$$rx_dll_cal_indv_ext_en_lane$  $2$  $2$  $R01A60h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dll_cal_cal_en_ext_lane$  $1$  $1$  $R01A60h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dll_cal_dummy_clk_ext_lane$  $0$  $0$  $R01A60h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01A64h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01A64h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dll_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $4$  $2$  $R01A64h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_dll_cal_cal_done_rd_lane$  $1$  $1$  $R01A64h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_dll_cal_timeout_rd_lane$  $0$  $0$  $R01A64h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A68h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01A68h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01A6Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R01A6Ch$  $TBD$  $RW$  $7h$  $TBD$
$$rx_dll_cal_val_max_msb_lane[3:0]$  $4$  $1$  $R01A6Ch$  $TBD$  $RW$  $ah$  $TBD$
$$rx_dll_cal_overflow_rd_lane$  $0$  $0$  $R01A6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A70h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_val_min_msb_lane[3:0]$  $7$  $4$  $R01A70h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_dll_cal_result_msb_ext_lane[3:0]$  $3$  $0$  $R01A70h$  $TBD$  $RW$  $ah$  $TBD$
$$ND$  $31$  $8$  $R01A74h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R01A74h$  $TBD$  $RW$  $7eh$  $TBD$
$$rx_dll_cal_underflow_rd_lane$  $0$  $0$  $R01A74h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A78h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R01A78h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_dll_cal_dummy_clk_rd_lane$  $0$  $0$  $R01A78h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A7Ch$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R01A7Ch$  $TBD$  $RW$  $7eh$  $TBD$
$$ND$  $0$  $0$  $R01A7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A80h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_result_msb_rd_lane[3:0]$  $7$  $4$  $R01A80h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01A80h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A84h$  $TBD$  $RW$  $0h$  $$
$$rx_dll_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R01A84h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01A84h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A88h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_single_en_lane$  $7$  $7$  $R01A88h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_pi_dcc_cal_cont_en_lane$  $6$  $6$  $R01A88h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_pi_dcc_cal_bypass_en_lane$  $5$  $5$  $R01A88h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_pi_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01A88h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_pi_dcc_cal_dir_inv_lane$  $0$  $0$  $R01A88h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01A8Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01A8Ch$  $TBD$  $RW$  $6h$  $TBD$
$$rx_pi_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01A8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01A8Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A90h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_setting_lane[7:0]$  $7$  $0$  $R01A90h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01A94h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_setting_lane[12:8]$  $7$  $3$  $R01A94h$  $TBD$  $RW$  $10h$  $TBD$
$$rx_pi_dcc_cal_indv_ext_en_lane$  $2$  $2$  $R01A94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_pi_dcc_cal_cal_en_ext_lane$  $1$  $1$  $R01A94h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_pi_dcc_cal_cal_done_rd_lane$  $0$  $0$  $R01A94h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A98h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01A98h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_pi_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $4$  $2$  $R01A98h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_pi_dcc_cal_timeout_rd_lane$  $1$  $1$  $R01A98h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_pi_dcc_cal_overflow_rd_lane$  $0$  $0$  $R01A98h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01A9Ch$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01A9Ch$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01AA0h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R01AA0h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_pi_dcc_cal_underflow_rd_lane$  $4$  $4$  $R01AA0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01AA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AA4h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_val_max_lane[5:0]$  $7$  $2$  $R01AA4h$  $TBD$  $RW$  $1fh$  $TBD$
$$ND$  $1$  $0$  $R01AA4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AA8h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_val_min_lane[5:0]$  $7$  $2$  $R01AA8h$  $TBD$  $RW$  $3fh$  $TBD$
$$ND$  $1$  $0$  $R01AA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AACh$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_result_ext_lane[5:0]$  $7$  $2$  $R01AACh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01AACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AB0h$  $TBD$  $RW$  $0h$  $$
$$rx_pi_dcc_cal_result_rd_lane[5:0]$  $7$  $2$  $R01AB0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01AB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AB4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_single_en_lane$  $7$  $7$  $R01AB4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_cont_en_lane$  $6$  $6$  $R01AB4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_bypass_en_lane$  $5$  $5$  $R01AB4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_cont_num_lane[3:0]$  $4$  $1$  $R01AB4h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_align90_cal_dir_inv_lane$  $0$  $0$  $R01AB4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01AB8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01AB8h$  $TBD$  $RW$  $4h$  $TBD$
$$rx_align90_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01AB8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01AB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01ABCh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_setting_lane[7:0]$  $7$  $0$  $R01ABCh$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $8$  $R01AC0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_setting_lane[12:8]$  $7$  $3$  $R01AC0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_indv_ext_en_lane$  $2$  $2$  $R01AC0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_cal_en_ext_lane$  $1$  $1$  $R01AC0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_align90_cal_dummy_clk_ext_lane$  $0$  $0$  $R01AC0h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01AC4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01AC4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01AC4h$  $TBD$  $RW$  $6h$  $TBD$
$$rx_align90_cal_cal_done_rd_lane$  $1$  $1$  $R01AC4h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_align90_cal_timeout_rd_lane$  $0$  $0$  $R01AC4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01AC8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R01AC8h$  $TBD$  $RW$  $5h$  $TBD$
$$rx_align90_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R01AC8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_align90_cal_overflow_rd_lane$  $1$  $1$  $R01AC8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_align90_cal_underflow_rd_lane$  $0$  $0$  $R01AC8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01ACCh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R01ACCh$  $TBD$  $RW$  $7eh$  $TBD$
$$rx_align90_cal_dummy_clk_rd_lane$  $0$  $0$  $R01ACCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01AD0h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R01AD0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01AD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AD4h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R01AD4h$  $TBD$  $RW$  $5h$  $TBD$
$$rx_align90_cal_result_msb_rd_lane[2:0]$  $4$  $2$  $R01AD4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01AD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AD8h$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R01AD8h$  $TBD$  $RW$  $7eh$  $TBD$
$$ND$  $0$  $0$  $R01AD8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01ADCh$  $TBD$  $RW$  $0h$  $$
$$rx_align90_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R01ADCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01ADCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AE0h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_single_en_lane$  $7$  $7$  $R01AE0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_data_dcc_cal_cont_en_lane$  $6$  $6$  $R01AE0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_data_dcc_cal_bypass_en_lane$  $5$  $5$  $R01AE0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_data_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01AE0h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_data_dcc_cal_dir_inv_lane$  $0$  $0$  $R01AE0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01AE4h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01AE4h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_data_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01AE4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01AE4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AE8h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_setting_lane[7:0]$  $7$  $0$  $R01AE8h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01AECh$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_setting_lane[12:8]$  $7$  $3$  $R01AECh$  $TBD$  $RW$  $10h$  $TBD$
$$rx_data_dcc_cal_indv_ext_en_lane$  $2$  $2$  $R01AECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_data_dcc_cal_cal_en_ext_lane$  $1$  $1$  $R01AECh$  $TBD$  $RW$  $0h$  $TBD$
$$rx_data_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R01AECh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01AF0h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01AF0h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_data_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01AF0h$  $TBD$  $RW$  $5h$  $TBD$
$$rx_data_dcc_cal_cal_done_rd_lane$  $1$  $1$  $R01AF0h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_data_dcc_cal_timeout_rd_lane$  $0$  $0$  $R01AF0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01AF4h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R01AF4h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_data_dcc_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R01AF4h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_data_dcc_cal_overflow_rd_lane$  $1$  $1$  $R01AF4h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_data_dcc_cal_underflow_rd_lane$  $0$  $0$  $R01AF4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01AF8h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R01AF8h$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_data_dcc_cal_dummy_clk_rd_lane$  $1$  $1$  $R01AF8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01AF8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AFCh$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R01AFCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01AFCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B00h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R01B00h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_data_dcc_cal_result_msb_rd_lane[2:0]$  $4$  $2$  $R01B00h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01B00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B04h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R01B04h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01B04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B08h$  $TBD$  $RW$  $0h$  $$
$$rx_data_dcc_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R01B08h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01B08h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B0Ch$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_single_en_lane$  $7$  $7$  $R01B0Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_edge_dcc_cal_cont_en_lane$  $6$  $6$  $R01B0Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_edge_dcc_cal_bypass_en_lane$  $5$  $5$  $R01B0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_edge_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01B0Ch$  $TBD$  $RW$  $2h$  $TBD$
$$rx_edge_dcc_cal_dir_inv_lane$  $0$  $0$  $R01B0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B10h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R01B10h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_edge_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01B10h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01B10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B14h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_setting_lane[7:0]$  $7$  $0$  $R01B14h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01B18h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_setting_lane[12:8]$  $7$  $3$  $R01B18h$  $TBD$  $RW$  $10h$  $TBD$
$$rx_edge_dcc_cal_indv_ext_en_lane$  $2$  $2$  $R01B18h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_edge_dcc_cal_cal_en_ext_lane$  $1$  $1$  $R01B18h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_edge_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R01B18h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01B1Ch$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R01B1Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_edge_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01B1Ch$  $TBD$  $RW$  $5h$  $TBD$
$$rx_edge_dcc_cal_cal_done_rd_lane$  $1$  $1$  $R01B1Ch$  $TBD$  $R$  $Vh$  $TBD$
$$rx_edge_dcc_cal_timeout_rd_lane$  $0$  $0$  $R01B1Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01B20h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_val_max_msb_lane[2:0]$  $7$  $5$  $R01B20h$  $TBD$  $RW$  $3h$  $TBD$
$$rx_edge_dcc_cal_val_min_msb_lane[2:0]$  $4$  $2$  $R01B20h$  $TBD$  $RW$  $7h$  $TBD$
$$rx_edge_dcc_cal_overflow_rd_lane$  $1$  $1$  $R01B20h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_edge_dcc_cal_underflow_rd_lane$  $0$  $0$  $R01B20h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01B24h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_val_max_lsb_lane[5:0]$  $7$  $2$  $R01B24h$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_edge_dcc_cal_dummy_clk_rd_lane$  $1$  $1$  $R01B24h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01B24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B28h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_val_min_lsb_lane[5:0]$  $7$  $2$  $R01B28h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01B28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B2Ch$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_result_msb_ext_lane[2:0]$  $7$  $5$  $R01B2Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_edge_dcc_cal_result_msb_rd_lane[2:0]$  $4$  $2$  $R01B2Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01B2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B30h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_result_lsb_ext_lane[5:0]$  $7$  $2$  $R01B30h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01B30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B34h$  $TBD$  $RW$  $0h$  $$
$$rx_edge_dcc_cal_result_lsb_rd_lane[5:0]$  $7$  $2$  $R01B34h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01B34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B38h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_comn_ext_en_lane$  $7$  $7$  $R01B38h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_cmp_ctrl_ext_lane[1:0]$  $6$  $5$  $R01B38h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_auto_zero_clk_ext_lane$  $4$  $4$  $R01B38h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $3$  $0$  $R01B38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B3Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_setting_ext_lane[7:0]$  $7$  $0$  $R01B3Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B40h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_setting_ext_lane[12:8]$  $7$  $3$  $R01B40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_updn_rd_lane$  $2$  $2$  $R01B40h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_top_start_lane$  $1$  $1$  $R01B40h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_top_cont_start_lane$  $0$  $0$  $R01B40h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B44h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_testbus_core_sel_lane[2:0]$  $7$  $5$  $R01B44h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_top_done_lane$  $4$  $4$  $R01B44h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_top_cont_done_lane$  $3$  $3$  $R01B44h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R01B44h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B48h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_single_en_lane$  $7$  $7$  $R01B48h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dll_cal_cont_en_lane$  $6$  $6$  $R01B48h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dll_cal_bypass_en_lane$  $5$  $5$  $R01B48h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_cont_num_lane[3:0]$  $4$  $1$  $R01B48h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_dir_inv_lane$  $0$  $0$  $R01B48h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B4Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R01B4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R01B4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R01B4Ch$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01B50h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_bin_search_enable_lane$  $7$  $7$  $R01B50h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_updn_toggle_dir_sel_lane[1:0]$  $6$  $5$  $R01B50h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_toggle_times_lane[2:0]$  $4$  $2$  $R01B50h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_eom_dll_cal_result_avg_en_lane$  $1$  $1$  $R01B50h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dll_cal_timeout_chk_dis_lane$  $0$  $0$  $R01B50h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B54h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01B54h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01B58h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01B58h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_dll_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01B58h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $1$  $0$  $R01B58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B5Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_setting_lane[7:0]$  $7$  $0$  $R01B5Ch$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01B60h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_setting_lane[12:8]$  $7$  $3$  $R01B60h$  $TBD$  $RW$  $10h$  $TBD$
$$rx_eom_dll_cal_indv_ext_en_lane$  $2$  $2$  $R01B60h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_cal_en_ext_lane$  $1$  $1$  $R01B60h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_dummy_clk_ext_lane$  $0$  $0$  $R01B60h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01B64h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_val_max_msb_lane[3:0]$  $7$  $4$  $R01B64h$  $TBD$  $RW$  $ah$  $TBD$
$$rx_eom_dll_cal_val_min_msb_lane[3:0]$  $3$  $0$  $R01B64h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01B68h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_val_max_lsb_lane[6:0]$  $7$  $1$  $R01B68h$  $TBD$  $RW$  $7eh$  $TBD$
$$rx_eom_dll_cal_cal_done_rd_lane$  $0$  $0$  $R01B68h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01B6Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_val_min_lsb_lane[6:0]$  $7$  $1$  $R01B6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_dll_cal_timeout_rd_lane$  $0$  $0$  $R01B6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01B70h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_result_msb_ext_lane[3:0]$  $7$  $4$  $R01B70h$  $TBD$  $RW$  $ah$  $TBD$
$$rx_eom_dll_cal_overflow_rd_lane$  $3$  $3$  $R01B70h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_dll_cal_underflow_rd_lane$  $2$  $2$  $R01B70h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_dll_cal_dummy_clk_rd_lane$  $1$  $1$  $R01B70h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01B70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B74h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_result_lsb_ext_lane[6:0]$  $7$  $1$  $R01B74h$  $TBD$  $RW$  $7eh$  $TBD$
$$ND$  $0$  $0$  $R01B74h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B78h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_result_msb_rd_lane[3:0]$  $7$  $4$  $R01B78h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R01B78h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B7Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_dll_cal_result_lsb_rd_lane[6:0]$  $7$  $1$  $R01B7Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01B7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B80h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_single_en_lane$  $7$  $7$  $R01B80h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_cal_bypass_en_lane$  $6$  $6$  $R01B80h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_cmp_ctrl_lane[1:0]$  $5$  $4$  $R01B80h$  $TBD$  $RW$  $2h$  $TBD$
$$rx_eom_pi_cal_dir_inv_lane$  $3$  $3$  $R01B80h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_single_mode_stepsize_lane[2:0]$  $2$  $0$  $R01B80h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B84h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01B84h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R01B88h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R01B88h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R01B88h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $1$  $0$  $R01B88h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B8Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_max_lane[7:0]$  $7$  $0$  $R01B8Ch$  $TBD$  $RW$  $9fh$  $TBD$
$$ND$  $31$  $8$  $R01B90h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_max_lane[10:8]$  $7$  $5$  $R01B90h$  $TBD$  $RW$  $7h$  $TBD$
$$ND$  $4$  $0$  $R01B90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B94h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_min_lane[7:0]$  $7$  $0$  $R01B94h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01B98h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_val_min_lane[10:8]$  $7$  $5$  $R01B98h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $4$  $0$  $R01B98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B9Ch$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_setting_lane[7:0]$  $7$  $0$  $R01B9Ch$  $TBD$  $RW$  $6h$  $TBD$
$$ND$  $31$  $8$  $R01BA0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_setting_lane[12:8]$  $7$  $3$  $R01BA0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_indv_ext_en_lane$  $2$  $2$  $R01BA0h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_cal_en_ext_lane$  $1$  $1$  $R01BA0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R01BA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BA4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_result_ext_lane[7:0]$  $7$  $0$  $R01BA4h$  $TBD$  $RW$  $80h$  $TBD$
$$ND$  $31$  $8$  $R01BA8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_result_ext_lane[10:8]$  $7$  $5$  $R01BA8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_cal_cal_done_rd_lane$  $4$  $4$  $R01BA8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_pi_cal_timeout_rd_lane$  $3$  $3$  $R01BA8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_pi_cal_overflow_rd_lane$  $2$  $2$  $R01BA8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_pi_cal_underflow_rd_lane$  $1$  $1$  $R01BA8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01BA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BACh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_result_rd_lane[7:0]$  $7$  $0$  $R01BACh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01BB0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_cal_result_rd_lane[10:8]$  $7$  $5$  $R01BB0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $4$  $0$  $R01BB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BB4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_single_en_lane$  $7$  $7$  $R01BB4h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_dcc_cal_cont_en_lane$  $6$  $6$  $R01BB4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_dcc_cal_bypass_en_lane$  $5$  $5$  $R01BB4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R01BB4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_dcc_cal_dir_inv_lane$  $0$  $0$  $R01BB4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01BB8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_cmp_ctrl_lane[1:0]$  $7$  $6$  $R01BB8h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_eom_pi_dcc_cal_single_mode_stepsize_lane[2:0]$  $5$  $3$  $R01BB8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_dcc_cal_cont_mode_stepsize_lane[2:0]$  $2$  $0$  $R01BB8h$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R01BBCh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_timeout_steps_lane[2:0]$  $7$  $5$  $R01BBCh$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $4$  $0$  $R01BBCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BC0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_setting_lane[7:0]$  $7$  $0$  $R01BC0h$  $TBD$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R01BC4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_setting_lane[12:8]$  $7$  $3$  $R01BC4h$  $TBD$  $RW$  $10h$  $TBD$
$$rx_eom_pi_dcc_cal_indv_ext_en_lane$  $2$  $2$  $R01BC4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_dcc_cal_cal_en_ext_lane$  $1$  $1$  $R01BC4h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_eom_pi_dcc_cal_cal_done_rd_lane$  $0$  $0$  $R01BC4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01BC8h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_val_max_lane[5:0]$  $7$  $2$  $R01BC8h$  $TBD$  $RW$  $1fh$  $TBD$
$$rx_eom_pi_dcc_cal_timeout_rd_lane$  $1$  $1$  $R01BC8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_eom_pi_dcc_cal_overflow_rd_lane$  $0$  $0$  $R01BC8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01BCCh$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_val_min_lane[5:0]$  $7$  $2$  $R01BCCh$  $TBD$  $RW$  $3fh$  $TBD$
$$rx_eom_pi_dcc_cal_underflow_rd_lane$  $1$  $1$  $R01BCCh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01BCCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BD0h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_result_ext_lane[5:0]$  $7$  $2$  $R01BD0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $1$  $0$  $R01BD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BD4h$  $TBD$  $RW$  $0h$  $$
$$rx_eom_pi_dcc_cal_result_rd_lane[5:0]$  $7$  $2$  $R01BD4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R01BD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BD8h$  $TBD$  $RW$  $0h$  $$
$$rx_sq_comn_ext_en_lane$  $7$  $7$  $R01BD8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_cmp_ctrl_ext_lane$  $6$  $6$  $R01BD8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_updn_rd_lane$  $5$  $5$  $R01BD8h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_sq_top_start_lane$  $4$  $4$  $R01BD8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_testbus_core_sel_lane[2:0]$  $3$  $1$  $R01BD8h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_sq_top_done_lane$  $0$  $0$  $R01BD8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01BDCh$  $TBD$  $RW$  $0h$  $$
$$sq_cal_single_en_lane$  $7$  $7$  $R01BDCh$  $TBD$  $RW$  $1h$  $TBD$
$$sq_cal_bypass_en_lane$  $6$  $6$  $R01BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_dir_inv_lane$  $5$  $5$  $R01BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R01BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_bin_search_enable_lane$  $1$  $1$  $R01BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_result_avg_en_lane$  $0$  $0$  $R01BDCh$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01BE0h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_updn_toggle_dir_sel_lane[1:0]$  $7$  $6$  $R01BE0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_toggle_times_lane[2:0]$  $5$  $3$  $R01BE0h$  $TBD$  $RW$  $2h$  $TBD$
$$sq_cal_timeout_steps_lane[2:0]$  $2$  $0$  $R01BE0h$  $TBD$  $RW$  $2h$  $TBD$
$$ND$  $31$  $8$  $R01BE4h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R01BE4h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R01BE8h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_timeout_chk_dis_lane$  $7$  $7$  $R01BE8h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_val_max_lane[5:0]$  $6$  $1$  $R01BE8h$  $TBD$  $RW$  $1fh$  $TBD$
$$sq_cal_indv_ext_en_lane$  $0$  $0$  $R01BE8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R01BECh$  $TBD$  $RW$  $0h$  $$
$$sq_cal_val_min_lane[5:0]$  $7$  $2$  $R01BECh$  $TBD$  $RW$  $3fh$  $TBD$
$$sq_cal_cal_en_ext_lane$  $1$  $1$  $R01BECh$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_cal_done_rd_lane$  $0$  $0$  $R01BECh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01BF0h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_result_ext_lane[5:0]$  $7$  $2$  $R01BF0h$  $TBD$  $RW$  $0h$  $TBD$
$$sq_cal_timeout_rd_lane$  $1$  $1$  $R01BF0h$  $TBD$  $R$  $Vh$  $TBD$
$$sq_cal_overflow_rd_lane$  $0$  $0$  $R01BF0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R01BF4h$  $TBD$  $RW$  $0h$  $$
$$sq_cal_underflow_rd_lane$  $7$  $7$  $R01BF4h$  $TBD$  $R$  $Vh$  $TBD$
$$sq_cal_result_rd_lane[5:0]$  $6$  $1$  $R01BF4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R01BF4h$  $Analog Register 000$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02000h$  $Analog Register 000$  $RW$  $0h$  $$
$$pll_ts_vind_band_sel_lane$  $7$  $7$  $R02000h$  $Analog Register 000$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$pll_ts_fbdiv_lane[9:8]$  $6$  $5$  $R02000h$  $Analog Register 000$  $RW$  $1h$  $Feed-back Divider Ratio$
$$pll_ts_pll_lpfr_lane[2:0]$  $4$  $2$  $R02000h$  $Analog Register 000$  $RW$  $0h$  $PLL Loop R Value Selection$
$$pll_ts_tx_intpr_lane[1:0]$  $1$  $0$  $R02000h$  $Analog Register 001$  $RW$  $0h$  $Interpolator Resistor Selection$
$$ND$  $31$  $8$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $$
$$pll_ts_pllcal_en_lane$  $7$  $7$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $PLL Calibration Enable$
$$pll_ts_pllampcal_en_lane$  $6$  $6$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$pll_ts_force_no_dll_rst_lane$  $5$  $5$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $TBD$
$$pll_ts_vind_bias_sel_lane[1:0]$  $4$  $3$  $R02004h$  $Analog Register 001$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $2$  $2$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02004h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02008h$  $Analog Register 002$  $RW$  $0h$  $$
$$pll_ts_fbdiv_lane[7:0]$  $7$  $0$  $R02008h$  $Analog Register 003$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R0200Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$pll_ts_refdiv_lane[3:0]$  $7$  $4$  $R0200Ch$  $Analog Register 003$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_ts_pll_lpfc_lane[1:0]$  $3$  $2$  $R0200Ch$  $Analog Register 003$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$ND$  $1$  $1$  $R0200Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0200Ch$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02010h$  $Analog Register 004$  $RW$  $0h$  $$
$$pll_ts_icp_lane[4:0]$  $7$  $3$  $R02010h$  $Analog Register 004$  $RW$  $Fh$  $Charge Pump Current$
$$pll_ts_pll_reg_sel_lane[2:0]$  $2$  $0$  $R02010h$  $Analog Register 005$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$ND$  $31$  $8$  $R02014h$  $Analog Register 005$  $RW$  $0h$  $$
$$pll_ts_vcon_ref_sel_lane[3:0]$  $7$  $4$  $R02014h$  $Analog Register 005$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$pll_ts_vcap_off_sel_lane[1:0]$  $3$  $2$  $R02014h$  $Analog Register 005$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$pll_ts_pwexp_dis_lane$  $1$  $1$  $R02014h$  $Analog Register 005$  $RW$  $0h$  $Feed-back Divider Pulse Width Extension Disable$
$$pll_ts_pwexp_dis_div1g_lane$  $0$  $0$  $R02014h$  $Analog Register 006$  $RW$  $0h$  $Divider 1G Pulse Width Extension Disable$
$$ND$  $31$  $8$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $$
$$pll_ts_tempc_rshrt_en_lane$  $6$  $6$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$pll_ts_tempc_rshrt_sel_lane$  $5$  $5$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$pll_ts_lccap_ulsb_lane[3:0]$  $4$  $1$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $LCVCO Capacitance ULSB$
$$ND$  $0$  $0$  $R02018h$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0201Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$pll_ts_lccap_lsb_lane[5:0]$  $7$  $2$  $R0201Ch$  $Analog Register 007$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $1$  $1$  $R0201Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$pll_ts_vcoamp_vth_sel_lane[3:0]$  $3$  $0$  $R02020h$  $Analog Register 009$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R02024h$  $Analog Register 009$  $RW$  $0h$  $$
$$pll_ts_vcon_max_sel_lane[2:0]$  $7$  $5$  $R02024h$  $Analog Register 009$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$pll_ts_vcon_min_sel_lane[2:0]$  $4$  $2$  $R02024h$  $Analog Register 009$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$pll_ts_ind_sw_dac_sel_lane[1:0]$  $1$  $0$  $R02024h$  $Analog Register 010$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R02028h$  $Analog Register 010$  $RW$  $0h$  $$
$$pll_ts_varac_bias_sel_lane[2:0]$  $7$  $5$  $R02028h$  $Analog Register 010$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$pll_ts_ind_sw_mode_lane$  $4$  $4$  $R02028h$  $Analog Register 010$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$pll_ts_vind_bias_en_lane$  $3$  $3$  $R02028h$  $Analog Register 010$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$pll_ts_ind_gate_mode_lane$  $2$  $2$  $R02028h$  $Analog Register 010$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$pll_ts_lcvcocal_buf_en_lane$  $1$  $1$  $R02028h$  $Analog Register 010$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$pll_ts_lcvco_nsf_iptat_en_lane$  $0$  $0$  $R02028h$  $Analog Register 011$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$pll_ts_lcpll_dcc_en_lane$  $5$  $5$  $R0202Ch$  $Analog Register 011$  $RW$  $1h$  $LCPLL DCC Enable$
$$pll_ts_lcpll_dcc_hg_lane$  $4$  $4$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$ND$  $3$  $3$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02030h$  $Analog Register 012$  $RW$  $0h$  $$
$$pll_ts_txclk_pi_icc_ctrl_lane[3:0]$  $7$  $4$  $R02030h$  $Analog Register 012$  $RW$  $ch$  $TBD$
$$pll_ts_txclk_pi_icclow_ctrl_lane[3:0]$  $3$  $0$  $R02030h$  $Analog Register 013$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$pll_ts_vco_slave_adj_lane[2:0]$  $3$  $1$  $R02034h$  $Analog Register 013$  $RW$  $3h$  $VCO Slave Regulator Output Selection$
$$ND$  $0$  $0$  $R02034h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02038h$  $Analog Register 014$  $RW$  $0h$  $$
$$pll_ts_vddr_dac_adj_lane[2:0]$  $7$  $5$  $R02038h$  $Analog Register 014$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$pll_ts_vco_reg_mid_sel_lane[2:0]$  $4$  $2$  $R02038h$  $Analog Register 014$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$ND$  $1$  $1$  $R02038h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02038h$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$pll_ts_tx_intpreset_ext_lane$  $5$  $5$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $Interpolator External Reset$
$$pll_ts_dpherck_dly_sel_lane[1:0]$  $4$  $3$  $R0203Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Dpher Delay Selection$
$$pll_ts_clk_det_en_lane$  $2$  $2$  $R0203Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$pll_ts_ssc_clk_en_lane$  $1$  $1$  $R0203Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_ts_pll_ol_en_lane$  $0$  $0$  $R0203Ch$  $Analog Register 016$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R02040h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_ts_lccap_msb_lane[11:8]$  $7$  $4$  $R02040h$  $Analog Register 016$  $RW$  $0h$  $LCVCO Capacitance MSB$
$$ND$  $3$  $2$  $R02040h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_ts_intp_short_nbias_en_lane$  $1$  $1$  $R02040h$  $Analog Register 016$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R02040h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02044h$  $Analog Register 017$  $RW$  $0h$  $$
$$pll_ts_lccap_msb_lane[7:0]$  $7$  $0$  $R02044h$  $Analog Register 018$  $RW$  $3h$  $LCVCO Capacitance MSB$
$$ND$  $31$  $8$  $R02048h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_ts_ck500m_div_lane[1:0]$  $7$  $6$  $R02048h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$ND$  $5$  $2$  $R02048h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_ts_lcpll_postdiv_en_lane$  $1$  $1$  $R02048h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$pll_ts_lcpll_postdiv_1p5or2_en_lane$  $0$  $0$  $R02048h$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0204Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$pll_ts_icp_bias_enlarge_lane[1:0]$  $7$  $6$  $R0204Ch$  $Analog Register 019$  $RW$  $1h$  $TBD$
$$pll_ts_lcpll_deadzone_tune_lane[1:0]$  $5$  $4$  $R0204Ch$  $Analog Register 019$  $RW$  $2h$  $TBD$
$$pll_ts_enlarge_op_gm_lane$  $3$  $3$  $R0204Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$pll_ts_pcie_highk_en_lane$  $2$  $2$  $R0204Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $1$  $1$  $R0204Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0204Ch$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02050h$  $Analog Register 020$  $RW$  $0h$  $$
$$pll_ts_varaclv_bias_sel_lane[2:0]$  $7$  $5$  $R02050h$  $Analog Register 020$  $RW$  $4h$  $NA$
$$pll_ts_lcpllreg_sel_3k_to_4k_ratio_lane$  $4$  $4$  $R02050h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_ts_lcpllreg_sel_7k_to_8k_ratio_lane$  $3$  $3$  $R02050h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_ts_lock_range_sel_lane[1:0]$  $2$  $1$  $R02050h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$ND$  $0$  $0$  $R02050h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02054h$  $Analog Register 021$  $RW$  $0h$  $$
$$pll_ts_lcdiv1p5_dcc_en_lane$  $7$  $7$  $R02054h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_ts_dcccomp_test_en_lane$  $6$  $6$  $R02054h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_ts_tsen_sel_lane$  $5$  $5$  $R02054h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_ts_vddr_sel_lane[3:0]$  $4$  $1$  $R02054h$  $Analog Register 021$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R02054h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02058h$  $Analog Register 022$  $RW$  $0h$  $$
$$pll_ts_ana_rsvda_lane[7:0]$  $7$  $0$  $R02058h$  $Analog Register 023$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R0205Ch$  $Analog Register 023$  $RW$  $0h$  $$
$$pll_ts_ana_rsvdb_lane[7:0]$  $7$  $0$  $R0205Ch$  $Analog Register 024$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R02060h$  $Analog Register 024$  $RW$  $0h$  $$
$$pll_ts_ana_rsvdc_lane[7:0]$  $7$  $0$  $R02060h$  $Analog Register 025$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R02064h$  $Analog Register 025$  $RW$  $0h$  $$
$$pll_ts_ana_rsvdd_lane[7:0]$  $7$  $0$  $R02064h$  $Analog Register 026$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$pll_ts_reg0p9_speed_track_clk_lane[2:0]$  $7$  $5$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $TBD$
$$ND$  $4$  $4$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02068h$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0206Ch$  $Analog Register 027$  $RW$  $0h$  $$
$$pll_ts_selhv_lcpll_cp_lane[3:0]$  $7$  $4$  $R0206Ch$  $Analog Register 027$  $RW$  $dh$  $TBD$
$$pll_ts_dtxclk_div_en_lane$  $3$  $3$  $R0206Ch$  $Analog Register 027$  $RW$  $0h$  $TBD$
$$pll_ts_txvco_sf_icptat_sel_lane[2:0]$  $2$  $0$  $R0206Ch$  $Analog Register 028$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$pll_ts_vdda_cal_en_lane$  $7$  $7$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$pll_ts_shrtr_pll_lane$  $6$  $6$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$ND$  $5$  $5$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02070h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_ts_dig_cal_clk_en_lane$  $7$  $7$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $1h$  $PLL Calibration Reference Clock Enable$
$$pll_ts_dig_cal_clk_rst_lane$  $6$  $6$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $PLL Calibration Reference Clock Reset$
$$ND$  $5$  $5$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_ts_dig_testbus_sel_lane[3:0]$  $3$  $0$  $R02074h$  $Digital PLL Calibration Register1$  $RW$  $0h$  $Testbus Sel for PLL_TS Calibration $
$$ND$  $31$  $8$  $R02078h$  $Digital PLL Calibration Register1$  $RW$  $0h$  $$
$$pll_ts_dig_cal2m_div_lane[7:0]$  $7$  $0$  $R02078h$  $Digital PLL Calibration Register2$  $RW$  $9ch$  $PLL Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R0207Ch$  $Digital PLL Calibration Register2$  $RW$  $0h$  $$
$$pll_ts_ana_test_lane[7:0]$  $7$  $0$  $R0207Ch$  $Digital PLL Calibration Register 3$  $RW$  $00h$  $TBD$
$$ND$  $31$  $8$  $R02080h$  $Digital PLL Calibration Register 3$  $RW$  $0h$  $$
$$pll_dig_scan_ff_lane[7:0]$  $7$  $0$  $R02080h$  $TBD$  $RW$  $0h$  $PLL Dig Input Scan Mux Value for Test_mode$
$$ND$  $31$  $8$  $R02400h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_ts_comn_ext_en_lane$  $7$  $7$  $R02400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R02400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_auto_zero_clk_ext_lane$  $3$  $3$  $R02400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_updn_rd_lane$  $2$  $2$  $R02400h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_ts_top_start_lane$  $1$  $1$  $R02400h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_top_cont_start_lane$  $0$  $0$  $R02400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02404h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_ts_testbus_core_sel_lane[2:0]$  $7$  $5$  $R02404h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_ts_top_done_lane$  $4$  $4$  $R02404h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_ts_top_cont_done_lane$  $3$  $3$  $R02404h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R02404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02408h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_single_en_lane$  $7$  $7$  $R02408h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_cont_en_lane$  $6$  $6$  $R02408h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_bypass_en_lane$  $5$  $5$  $R02408h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R02408h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_dir_inv_lane$  $0$  $0$  $R02408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0240Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R0240Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R0240Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R0240Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02410h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02410h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02410h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_result_avg_en_lane$  $1$  $1$  $R02410h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R02410h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02414h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02414h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02418h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02418h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02418h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R02418h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R02418h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0241Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R0241Ch$  $TBD$  $RW$  $1fh$  $TBD$
$$pll_ts_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R0241Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02420h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R02420h$  $TBD$  $RW$  $3fh$  $TBD$
$$pll_ts_dcc_cal_result_msb_ext_lane$  $0$  $0$  $R02420h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02424h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R02424h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R02424h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02428h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_cal_done_rd_lane$  $7$  $7$  $R02428h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_dcc_cal_timeout_rd_lane$  $6$  $6$  $R02428h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_dcc_cal_overflow_rd_lane$  $5$  $5$  $R02428h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_dcc_cal_underflow_rd_lane$  $4$  $4$  $R02428h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R02428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0242Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R0242Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R0242Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02430h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_single_en_lane$  $7$  $7$  $R02430h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_cont_en_lane$  $6$  $6$  $R02430h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_bypass_en_lane$  $5$  $5$  $R02430h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R02430h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_dir_inv_lane$  $0$  $0$  $R02430h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02434h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02434h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02434h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02434h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02438h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02438h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02438h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_result_avg_en_lane$  $1$  $1$  $R02438h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R02438h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0243Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R0243Ch$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02440h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02440h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_div_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02440h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_ts_div_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R02440h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R02440h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02444h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_val_max_lane[4:0]$  $7$  $3$  $R02444h$  $TBD$  $RW$  $10h$  $TBD$
$$pll_ts_div_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R02444h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_result_msb_ext_lane$  $1$  $1$  $R02444h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R02444h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02448h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_val_min_lane[4:0]$  $7$  $3$  $R02448h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_cal_done_rd_lane$  $2$  $2$  $R02448h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_div_dcc_cal_timeout_rd_lane$  $1$  $1$  $R02448h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_div_dcc_cal_overflow_rd_lane$  $0$  $0$  $R02448h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0244Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_result_ext_lane[4:0]$  $7$  $3$  $R0244Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_div_dcc_cal_underflow_rd_lane$  $2$  $2$  $R0244Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R0244Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02450h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_div_dcc_cal_result_rd_lane[4:0]$  $7$  $3$  $R02450h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R02450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02454h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_single_en_lane$  $7$  $7$  $R02454h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cont_en_lane$  $6$  $6$  $R02454h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_bypass_en_lane$  $5$  $5$  $R02454h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cont_num_lane[3:0]$  $4$  $1$  $R02454h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_dir_inv_lane$  $0$  $0$  $R02454h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02458h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02458h$  $TBD$  $RW$  $4h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02458h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02458h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0245Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0245Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0245Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_avg_en_lane$  $1$  $1$  $R0245Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_timeout_chk_dis_lane$  $0$  $0$  $R0245Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02460h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02460h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02464h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02464h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02464h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_indv_ext_en_lane$  $1$  $1$  $R02464h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cal_en_ext_lane$  $0$  $0$  $R02464h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02468h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_val_max_lane[3:0]$  $7$  $4$  $R02468h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_val_min_lane[3:0]$  $3$  $0$  $R02468h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0246Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_dummy_clk_ext_lane$  $7$  $7$  $R0246Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_ext_lane[3:0]$  $6$  $3$  $R0246Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_msb_ext_lane$  $2$  $2$  $R0246Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_lsb_ext_lane$  $1$  $1$  $R0246Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_fbdiv_cal_cal_done_rd_lane$  $0$  $0$  $R0246Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02470h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_fbdiv_cal_timeout_rd_lane$  $7$  $7$  $R02470h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_overflow_rd_lane$  $6$  $6$  $R02470h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_underflow_rd_lane$  $5$  $5$  $R02470h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_fbdiv_cal_result_rd_lane[3:0]$  $4$  $1$  $R02470h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02474h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_single_en_lane$  $7$  $7$  $R02474h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_cont_en_lane$  $6$  $6$  $R02474h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_bypass_en_lane$  $5$  $5$  $R02474h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_cont_num_lane[3:0]$  $4$  $1$  $R02474h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_dir_inv_lane$  $0$  $0$  $R02474h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02478h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02478h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_ts_vdda_intp_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02478h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02478h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0247Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0247Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0247Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_result_avg_en_lane$  $1$  $1$  $R0247Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_timeout_chk_dis_lane$  $0$  $0$  $R0247Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02480h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02480h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02484h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02484h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_intp_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02484h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_vdda_intp_cal_indv_ext_en_lane$  $1$  $1$  $R02484h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_cal_en_ext_lane$  $0$  $0$  $R02484h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02488h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_val_max_lane[3:0]$  $7$  $4$  $R02488h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_ts_vdda_intp_cal_val_min_lane[3:0]$  $3$  $0$  $R02488h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0248Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_dummy_clk_ext_lane$  $7$  $7$  $R0248Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_result_ext_lane[3:0]$  $6$  $3$  $R0248Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_result_msb_ext_lane$  $2$  $2$  $R0248Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_result_lsb_ext_lane$  $1$  $1$  $R0248Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_intp_cal_cal_done_rd_lane$  $0$  $0$  $R0248Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02490h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_intp_cal_timeout_rd_lane$  $7$  $7$  $R02490h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_intp_cal_overflow_rd_lane$  $6$  $6$  $R02490h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_intp_cal_underflow_rd_lane$  $5$  $5$  $R02490h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_intp_cal_result_rd_lane[3:0]$  $4$  $1$  $R02490h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02490h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02494h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_single_en_lane$  $7$  $7$  $R02494h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_cont_en_lane$  $6$  $6$  $R02494h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_bypass_en_lane$  $5$  $5$  $R02494h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_cont_num_lane[3:0]$  $4$  $1$  $R02494h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_dir_inv_lane$  $0$  $0$  $R02494h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02498h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02498h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_ts_vdda_pfd_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02498h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02498h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0249Ch$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R0249Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_toggle_times_lane[2:0]$  $4$  $2$  $R0249Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_avg_en_lane$  $1$  $1$  $R0249Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_timeout_chk_dis_lane$  $0$  $0$  $R0249Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024A0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R024A0h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R024A4h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R024A4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_vdda_pfd_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R024A4h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_ts_vdda_pfd_cal_indv_ext_en_lane$  $1$  $1$  $R024A4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_cal_en_ext_lane$  $0$  $0$  $R024A4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024A8h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_val_max_lane[3:0]$  $7$  $4$  $R024A8h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_ts_vdda_pfd_cal_val_min_lane[3:0]$  $3$  $0$  $R024A8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024ACh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_dummy_clk_ext_lane$  $7$  $7$  $R024ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_ext_lane[3:0]$  $6$  $3$  $R024ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_msb_ext_lane$  $2$  $2$  $R024ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_result_lsb_ext_lane$  $1$  $1$  $R024ACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_vdda_pfd_cal_cal_done_rd_lane$  $0$  $0$  $R024ACh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R024B0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_vdda_pfd_cal_timeout_rd_lane$  $7$  $7$  $R024B0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_pfd_cal_overflow_rd_lane$  $6$  $6$  $R024B0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_pfd_cal_underflow_rd_lane$  $5$  $5$  $R024B0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_vdda_pfd_cal_result_rd_lane[3:0]$  $4$  $1$  $R024B0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R024B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024B4h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_ts_comn_ext_en_lane$  $7$  $7$  $R024B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_cmp_ctrl_ext_lane$  $6$  $6$  $R024B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_updn_rd_lane$  $5$  $5$  $R024B4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_ts_top_start_lane$  $4$  $4$  $R024B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_top_cont_start_lane$  $3$  $3$  $R024B4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_ts_testbus_core_sel_lane[2:0]$  $2$  $0$  $R024B4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024B8h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_ts_top_done_lane$  $7$  $7$  $R024B8h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_ts_top_cont_done_lane$  $6$  $6$  $R024B8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R024B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024BCh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_single_en_lane$  $7$  $7$  $R024BCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_amp_cal_cont_en_lane$  $6$  $6$  $R024BCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_amp_cal_bypass_en_lane$  $5$  $5$  $R024BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cont_num_lane[3:0]$  $4$  $1$  $R024BCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_dir_inv_lane$  $0$  $0$  $R024BCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R024C0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R024C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R024C0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R024C0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024C4h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_toggle_times_lane[2:0]$  $7$  $5$  $R024C4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_ts_amp_cal_result_avg_en_lane$  $4$  $4$  $R024C4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R024C4h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_ts_amp_cal_timeout_chk_dis_lane$  $0$  $0$  $R024C4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024C8h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R024C8h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $31$  $8$  $R024CCh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_val_max_lane[7:0]$  $7$  $0$  $R024CCh$  $TBD$  $RW$  $ffh$  $TBD$
$$ND$  $31$  $8$  $R024D0h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_val_min_lane[7:0]$  $7$  $0$  $R024D0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R024D4h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_indv_ext_en_lane$  $7$  $7$  $R024D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cal_en_ext_lane$  $6$  $6$  $R024D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_dummy_clk_ext_lane$  $5$  $5$  $R024D4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_ts_amp_cal_cal_done_rd_lane$  $4$  $4$  $R024D4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_amp_cal_timeout_rd_lane$  $3$  $3$  $R024D4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_amp_cal_overflow_rd_lane$  $2$  $2$  $R024D4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_ts_amp_cal_underflow_rd_lane$  $1$  $1$  $R024D4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R024D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024D8h$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_result_ext_lane[7:0]$  $7$  $0$  $R024D8h$  $TBD$  $RW$  $4fh$  $TBD$
$$ND$  $31$  $8$  $R024DCh$  $TBD$  $RW$  $0h$  $$
$$pll_ts_amp_cal_result_rd_lane[7:0]$  $7$  $0$  $R024DCh$  $Analog Register 000$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02800h$  $Analog Register 000$  $RW$  $0h$  $$
$$pll_rs_vind_band_sel_lane$  $7$  $7$  $R02800h$  $Analog Register 000$  $RW$  $1h$  $Inductor Band Select 1:high 0:low$
$$pll_rs_fbdiv_lane[9:8]$  $6$  $5$  $R02800h$  $Analog Register 000$  $RW$  $1h$  $Feed-back Divider Ratio$
$$pll_rs_pll_lpfr_lane[2:0]$  $4$  $2$  $R02800h$  $Analog Register 000$  $RW$  $0h$  $PLL Loop R Value Selection$
$$pll_rs_tx_intpr_lane[1:0]$  $1$  $0$  $R02800h$  $Analog Register 001$  $RW$  $0h$  $Interpolator Resistor Selection$
$$ND$  $31$  $8$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $$
$$pll_rs_pllcal_en_lane$  $7$  $7$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $PLL Calibration Enable$
$$pll_rs_pllampcal_en_lane$  $6$  $6$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $PLL Amplitude Calibration Enable$
$$pll_rs_force_no_dll_rst_lane$  $5$  $5$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $TBD$
$$pll_rs_vind_bias_sel_lane[1:0]$  $4$  $3$  $R02804h$  $Analog Register 001$  $RW$  $1h$  $Inductor Bias Voltage Selection$
$$ND$  $2$  $2$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02804h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02808h$  $Analog Register 002$  $RW$  $0h$  $$
$$pll_rs_fbdiv_lane[7:0]$  $7$  $0$  $R02808h$  $Analog Register 003$  $RW$  $18h$  $Feed-back Divider Ratio$
$$ND$  $31$  $8$  $R0280Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$pll_rs_refdiv_lane[3:0]$  $7$  $4$  $R0280Ch$  $Analog Register 003$  $RW$  $1h$  $Reference Divider Ratio$
$$pll_rs_pll_lpfc_lane[1:0]$  $3$  $2$  $R0280Ch$  $Analog Register 003$  $RW$  $0h$  $PLL Loop C2 Value Selection$
$$ND$  $1$  $1$  $R0280Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0280Ch$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02810h$  $Analog Register 004$  $RW$  $0h$  $$
$$pll_rs_icp_lane[4:0]$  $7$  $3$  $R02810h$  $Analog Register 004$  $RW$  $Fh$  $Charge Pump Current$
$$pll_rs_pll_reg_sel_lane[2:0]$  $2$  $0$  $R02810h$  $Analog Register 005$  $RW$  $4h$  $Regulator Output Voltage High/low Speed Mode Selection$
$$ND$  $31$  $8$  $R02814h$  $Analog Register 005$  $RW$  $0h$  $$
$$pll_rs_vcon_ref_sel_lane[3:0]$  $7$  $4$  $R02814h$  $Analog Register 005$  $RW$  $3h$  $VCON Reference Voltage Selection$
$$pll_rs_vcap_off_sel_lane[1:0]$  $3$  $2$  $R02814h$  $Analog Register 005$  $RW$  $1h$  $Capacitance Off Voltage Selection$
$$pll_rs_pwexp_dis_lane$  $1$  $1$  $R02814h$  $Analog Register 005$  $RW$  $0h$  $Feed-back Divider Pulse Width Extension Disable$
$$pll_rs_pwexp_dis_div1g_lane$  $0$  $0$  $R02814h$  $Analog Register 006$  $RW$  $0h$  $Divider 1G Pulse Width Extension Disable$
$$ND$  $31$  $8$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $$
$$pll_rs_tempc_rshrt_en_lane$  $6$  $6$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Enable$
$$pll_rs_tempc_rshrt_sel_lane$  $5$  $5$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $Temperature Compensation Short Resistance Selection$
$$pll_rs_lccap_ulsb_lane[3:0]$  $4$  $1$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $LCVCO Capacitance ULSB$
$$ND$  $0$  $0$  $R02818h$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0281Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$pll_rs_lccap_lsb_lane[5:0]$  $7$  $2$  $R0281Ch$  $Analog Register 007$  $RW$  $10h$  $LCVCO Capacitance LSB$
$$ND$  $1$  $1$  $R0281Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0281Ch$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$pll_rs_vcoamp_vth_sel_lane[3:0]$  $3$  $0$  $R02820h$  $Analog Register 009$  $RW$  $Ch$  $VCO Amplitude Threshold Selection$
$$ND$  $31$  $8$  $R02824h$  $Analog Register 009$  $RW$  $0h$  $$
$$pll_rs_vcon_max_sel_lane[2:0]$  $7$  $5$  $R02824h$  $Analog Register 009$  $RW$  $3h$  $VCON Voltage Max Value Selection$
$$pll_rs_vcon_min_sel_lane[2:0]$  $4$  $2$  $R02824h$  $Analog Register 009$  $RW$  $5h$  $VCON Voltage Min Value Selection$
$$pll_rs_ind_sw_dac_sel_lane[1:0]$  $1$  $0$  $R02824h$  $Analog Register 010$  $RW$  $2h$  $Inductor Switch Dac Value Selection$
$$ND$  $31$  $8$  $R02828h$  $Analog Register 010$  $RW$  $0h$  $$
$$pll_rs_varac_bias_sel_lane[2:0]$  $7$  $5$  $R02828h$  $Analog Register 010$  $RW$  $5h$  $Varactor Bias Voltage Selection$
$$pll_rs_ind_sw_mode_lane$  $4$  $4$  $R02828h$  $Analog Register 010$  $RW$  $0h$  $Inductor Switch Mode Selection$
$$pll_rs_vind_bias_en_lane$  $3$  $3$  $R02828h$  $Analog Register 010$  $RW$  $1h$  $Inductor Bias Voltage Enable$
$$pll_rs_ind_gate_mode_lane$  $2$  $2$  $R02828h$  $Analog Register 010$  $RW$  $0h$  $Inductor Gate Mode Selection$
$$pll_rs_lcvcocal_buf_en_lane$  $1$  $1$  $R02828h$  $Analog Register 010$  $RW$  $0h$  $LCVCO Calibration Buffer Enable$
$$pll_rs_lcvco_nsf_iptat_en_lane$  $0$  $0$  $R02828h$  $Analog Register 011$  $RW$  $1h$  $LCVCO NSF Iptat Current Enable$
$$ND$  $31$  $8$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$pll_rs_lcpll_dcc_en_lane$  $5$  $5$  $R0282Ch$  $Analog Register 011$  $RW$  $1h$  $LCPLL DCC Enable$
$$pll_rs_lcpll_dcc_hg_lane$  $4$  $4$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $LCPLL DCC High Gain Enable$
$$ND$  $3$  $3$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0282Ch$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02830h$  $Analog Register 012$  $RW$  $0h$  $$
$$pll_rs_txclk_pi_icc_ctrl_lane[3:0]$  $7$  $4$  $R02830h$  $Analog Register 012$  $RW$  $ch$  $TBD$
$$pll_rs_txclk_pi_icclow_ctrl_lane[3:0]$  $3$  $0$  $R02830h$  $Analog Register 013$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$pll_rs_vco_slave_adj_lane[2:0]$  $3$  $1$  $R02834h$  $Analog Register 013$  $RW$  $3h$  $VCO Slave Regulator Output Selection$
$$ND$  $0$  $0$  $R02834h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02838h$  $Analog Register 014$  $RW$  $0h$  $$
$$pll_rs_vddr_dac_adj_lane[2:0]$  $7$  $5$  $R02838h$  $Analog Register 014$  $RW$  $4h$  $Temperature Compensation Dac Regulator Output Selection$
$$pll_rs_vco_reg_mid_sel_lane[2:0]$  $4$  $2$  $R02838h$  $Analog Register 014$  $RW$  $4h$  $VCO 2nd Stage Regulator Gate Voltage Selection$
$$ND$  $1$  $1$  $R02838h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02838h$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$pll_rs_tx_intpreset_ext_lane$  $5$  $5$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $Interpolator External Reset$
$$pll_rs_dpherck_dly_sel_lane[1:0]$  $4$  $3$  $R0283Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Dpher Delay Selection$
$$pll_rs_clk_det_en_lane$  $2$  $2$  $R0283Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator Clock Detection Enable$
$$pll_rs_ssc_clk_en_lane$  $1$  $1$  $R0283Ch$  $Analog Register 015$  $RW$  $1h$  $Interpolator SSC Clock Enable$
$$pll_rs_pll_ol_en_lane$  $0$  $0$  $R0283Ch$  $Analog Register 016$  $RW$  $0h$  $PLL Open Loop Mode Enable$
$$ND$  $31$  $8$  $R02840h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_rs_lccap_msb_lane[11:8]$  $7$  $4$  $R02840h$  $Analog Register 016$  $RW$  $0h$  $LCVCO Capacitance MSB$
$$ND$  $3$  $2$  $R02840h$  $Analog Register 016$  $RW$  $0h$  $$
$$pll_rs_intp_short_nbias_en_lane$  $1$  $1$  $R02840h$  $Analog Register 016$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R02840h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02844h$  $Analog Register 017$  $RW$  $0h$  $$
$$pll_rs_lccap_msb_lane[7:0]$  $7$  $0$  $R02844h$  $Analog Register 018$  $RW$  $3h$  $LCVCO Capacitance MSB$
$$ND$  $31$  $8$  $R02848h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_rs_ck500m_div_lane[1:0]$  $7$  $6$  $R02848h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$ND$  $5$  $2$  $R02848h$  $Analog Register 018$  $RW$  $0h$  $$
$$pll_rs_lcpll_postdiv_en_lane$  $1$  $1$  $R02848h$  $Analog Register 018$  $RW$  $0h$  $TBD$
$$pll_rs_lcpll_postdiv_1p5or2_en_lane$  $0$  $0$  $R02848h$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0284Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$pll_rs_icp_bias_enlarge_lane[1:0]$  $7$  $6$  $R0284Ch$  $Analog Register 019$  $RW$  $1h$  $TBD$
$$pll_rs_lcpll_deadzone_tune_lane[1:0]$  $5$  $4$  $R0284Ch$  $Analog Register 019$  $RW$  $2h$  $TBD$
$$pll_rs_enlarge_op_gm_lane$  $3$  $3$  $R0284Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$pll_rs_pcie_highk_en_lane$  $2$  $2$  $R0284Ch$  $Analog Register 019$  $RW$  $0h$  $TBD$
$$ND$  $1$  $1$  $R0284Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0284Ch$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02850h$  $Analog Register 020$  $RW$  $0h$  $$
$$pll_rs_varaclv_bias_sel_lane[2:0]$  $7$  $5$  $R02850h$  $Analog Register 020$  $RW$  $4h$  $NA$
$$pll_rs_lcpllreg_sel_3k_to_4k_ratio_lane$  $4$  $4$  $R02850h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_rs_lcpllreg_sel_7k_to_8k_ratio_lane$  $3$  $3$  $R02850h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$pll_rs_lock_range_sel_lane[1:0]$  $2$  $1$  $R02850h$  $Analog Register 020$  $RW$  $0h$  $NA$
$$ND$  $0$  $0$  $R02850h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02854h$  $Analog Register 021$  $RW$  $0h$  $$
$$pll_rs_lcdiv1p5_dcc_en_lane$  $7$  $7$  $R02854h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_rs_dcccomp_test_en_lane$  $6$  $6$  $R02854h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_rs_tsen_sel_lane$  $5$  $5$  $R02854h$  $Analog Register 021$  $RW$  $0h$  $NA$
$$pll_rs_vddr_sel_lane[3:0]$  $4$  $1$  $R02854h$  $Analog Register 021$  $RW$  $0h$  $TBD$
$$ND$  $0$  $0$  $R02854h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02858h$  $Analog Register 022$  $RW$  $0h$  $$
$$pll_rs_ana_rsvda_lane[7:0]$  $7$  $0$  $R02858h$  $Analog Register 023$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R0285Ch$  $Analog Register 023$  $RW$  $0h$  $$
$$pll_rs_ana_rsvdb_lane[7:0]$  $7$  $0$  $R0285Ch$  $Analog Register 024$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R02860h$  $Analog Register 024$  $RW$  $0h$  $$
$$pll_rs_ana_rsvdc_lane[7:0]$  $7$  $0$  $R02860h$  $Analog Register 025$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R02864h$  $Analog Register 025$  $RW$  $0h$  $$
$$pll_rs_ana_rsvdd_lane[7:0]$  $7$  $0$  $R02864h$  $Analog Register 026$  $RW$  $f0h$  $NA$
$$ND$  $31$  $8$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$pll_rs_reg0p9_speed_track_clk_lane[2:0]$  $7$  $5$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $TBD$
$$ND$  $4$  $4$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02868h$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0286Ch$  $Analog Register 027$  $RW$  $0h$  $$
$$pll_rs_selhv_lcpll_cp_lane[3:0]$  $7$  $4$  $R0286Ch$  $Analog Register 027$  $RW$  $dh$  $TBD$
$$pll_rs_dtxclk_div_en_lane$  $3$  $3$  $R0286Ch$  $Analog Register 027$  $RW$  $0h$  $TBD$
$$pll_rs_txvco_sf_icptat_sel_lane[2:0]$  $2$  $0$  $R0286Ch$  $Analog Register 028$  $RW$  $3h$  $TBD$
$$ND$  $31$  $8$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$pll_rs_vdda_cal_en_lane$  $7$  $7$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$pll_rs_shrtr_pll_lane$  $6$  $6$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $TBD$
$$ND$  $5$  $5$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02870h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_rs_dig_cal_clk_en_lane$  $7$  $7$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $1h$  $PLL Calibration Reference Clock Enable$
$$pll_rs_dig_cal_clk_rst_lane$  $6$  $6$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $PLL Calibration Reference Clock Reset$
$$ND$  $5$  $5$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$pll_rs_dig_testbus_sel_lane[3:0]$  $3$  $0$  $R02874h$  $Digital PLL Calibration Register 1$  $RW$  $0h$  $Testbus Sel for PLL_RS Calibration $
$$ND$  $31$  $8$  $R02878h$  $Digital PLL Calibration Register 1$  $RW$  $0h$  $$
$$pll_rs_dig_cal2m_div_lane[7:0]$  $7$  $0$  $R02878h$  $Digital PLL Calibration Register 2$  $RW$  $9ch$  $PLL Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R0287Ch$  $Digital PLL Calibration Register 2$  $RW$  $0h$  $$
$$pll_rs_ana_test_lane[7:0]$  $7$  $0$  $R0287Ch$  $TBD$  $RW$  $00h$  $TBD$
$$ND$  $31$  $8$  $R02C00h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_rs_comn_ext_en_lane$  $7$  $7$  $R02C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_cmp_ctrl_ext_lane[2:0]$  $6$  $4$  $R02C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_auto_zero_clk_ext_lane$  $3$  $3$  $R02C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_updn_rd_lane$  $2$  $2$  $R02C00h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_rs_top_start_lane$  $1$  $1$  $R02C00h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_top_cont_start_lane$  $0$  $0$  $R02C00h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C04h$  $TBD$  $RW$  $0h$  $$
$$pll_dcc_vdd_rs_testbus_core_sel_lane[2:0]$  $7$  $5$  $R02C04h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_dcc_vdd_rs_top_done_lane$  $4$  $4$  $R02C04h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_dcc_vdd_rs_top_cont_done_lane$  $3$  $3$  $R02C04h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R02C04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C08h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_single_en_lane$  $7$  $7$  $R02C08h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_cont_en_lane$  $6$  $6$  $R02C08h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_bypass_en_lane$  $5$  $5$  $R02C08h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R02C08h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_dir_inv_lane$  $0$  $0$  $R02C08h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C0Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02C0Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C10h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02C10h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02C10h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_result_avg_en_lane$  $1$  $1$  $R02C10h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R02C10h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C14h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02C14h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02C18h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02C18h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02C18h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R02C18h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R02C18h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C1Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_val_max_lane[6:0]$  $7$  $1$  $R02C1Ch$  $TBD$  $RW$  $1fh$  $TBD$
$$pll_rs_dcc_cal_dummy_clk_ext_lane$  $0$  $0$  $R02C1Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C20h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_val_min_lane[6:0]$  $7$  $1$  $R02C20h$  $TBD$  $RW$  $3fh$  $TBD$
$$pll_rs_dcc_cal_result_msb_ext_lane$  $0$  $0$  $R02C20h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C24h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_result_ext_lane[6:0]$  $7$  $1$  $R02C24h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R02C24h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C28h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_cal_done_rd_lane$  $7$  $7$  $R02C28h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_dcc_cal_timeout_rd_lane$  $6$  $6$  $R02C28h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_dcc_cal_overflow_rd_lane$  $5$  $5$  $R02C28h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_dcc_cal_underflow_rd_lane$  $4$  $4$  $R02C28h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $3$  $0$  $R02C28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C2Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_dcc_cal_result_rd_lane[6:0]$  $7$  $1$  $R02C2Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02C2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C30h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_single_en_lane$  $7$  $7$  $R02C30h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_cont_en_lane$  $6$  $6$  $R02C30h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_bypass_en_lane$  $5$  $5$  $R02C30h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_cont_num_lane[3:0]$  $4$  $1$  $R02C30h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_dir_inv_lane$  $0$  $0$  $R02C30h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C34h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02C34h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02C34h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02C34h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C38h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02C38h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02C38h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_result_avg_en_lane$  $1$  $1$  $R02C38h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_timeout_chk_dis_lane$  $0$  $0$  $R02C38h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C3Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02C3Ch$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02C40h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02C40h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_div_dcc_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02C40h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_rs_div_dcc_cal_indv_ext_en_lane$  $1$  $1$  $R02C40h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_cal_en_ext_lane$  $0$  $0$  $R02C40h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C44h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_val_max_lane[4:0]$  $7$  $3$  $R02C44h$  $TBD$  $RW$  $10h$  $TBD$
$$pll_rs_div_dcc_cal_dummy_clk_ext_lane$  $2$  $2$  $R02C44h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_result_msb_ext_lane$  $1$  $1$  $R02C44h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_result_lsb_ext_lane$  $0$  $0$  $R02C44h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C48h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_val_min_lane[4:0]$  $7$  $3$  $R02C48h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_cal_done_rd_lane$  $2$  $2$  $R02C48h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_div_dcc_cal_timeout_rd_lane$  $1$  $1$  $R02C48h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_div_dcc_cal_overflow_rd_lane$  $0$  $0$  $R02C48h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02C4Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_result_ext_lane[4:0]$  $7$  $3$  $R02C4Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_div_dcc_cal_underflow_rd_lane$  $2$  $2$  $R02C4Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $1$  $0$  $R02C4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C50h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_div_dcc_cal_result_rd_lane[4:0]$  $7$  $3$  $R02C50h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R02C50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C54h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_single_en_lane$  $7$  $7$  $R02C54h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cont_en_lane$  $6$  $6$  $R02C54h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_bypass_en_lane$  $5$  $5$  $R02C54h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cont_num_lane[3:0]$  $4$  $1$  $R02C54h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_dir_inv_lane$  $0$  $0$  $R02C54h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C58h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02C58h$  $TBD$  $RW$  $4h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02C58h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02C58h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C5Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02C5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02C5Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_avg_en_lane$  $1$  $1$  $R02C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_timeout_chk_dis_lane$  $0$  $0$  $R02C5Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C60h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02C60h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02C64h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02C64h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02C64h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_indv_ext_en_lane$  $1$  $1$  $R02C64h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cal_en_ext_lane$  $0$  $0$  $R02C64h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C68h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_val_max_lane[3:0]$  $7$  $4$  $R02C68h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_val_min_lane[3:0]$  $3$  $0$  $R02C68h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C6Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_dummy_clk_ext_lane$  $7$  $7$  $R02C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_ext_lane[3:0]$  $6$  $3$  $R02C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_msb_ext_lane$  $2$  $2$  $R02C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_lsb_ext_lane$  $1$  $1$  $R02C6Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_fbdiv_cal_cal_done_rd_lane$  $0$  $0$  $R02C6Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02C70h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_fbdiv_cal_timeout_rd_lane$  $7$  $7$  $R02C70h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_overflow_rd_lane$  $6$  $6$  $R02C70h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_underflow_rd_lane$  $5$  $5$  $R02C70h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_fbdiv_cal_result_rd_lane[3:0]$  $4$  $1$  $R02C70h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02C70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C74h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_single_en_lane$  $7$  $7$  $R02C74h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_cont_en_lane$  $6$  $6$  $R02C74h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_bypass_en_lane$  $5$  $5$  $R02C74h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_cont_num_lane[3:0]$  $4$  $1$  $R02C74h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_dir_inv_lane$  $0$  $0$  $R02C74h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C78h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02C78h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_rs_vdda_intp_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02C78h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02C78h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C7Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02C7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02C7Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_result_avg_en_lane$  $1$  $1$  $R02C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_timeout_chk_dis_lane$  $0$  $0$  $R02C7Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C80h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02C80h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02C84h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02C84h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_intp_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02C84h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_vdda_intp_cal_indv_ext_en_lane$  $1$  $1$  $R02C84h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_cal_en_ext_lane$  $0$  $0$  $R02C84h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C88h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_val_max_lane[3:0]$  $7$  $4$  $R02C88h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_rs_vdda_intp_cal_val_min_lane[3:0]$  $3$  $0$  $R02C88h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C8Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_dummy_clk_ext_lane$  $7$  $7$  $R02C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_result_ext_lane[3:0]$  $6$  $3$  $R02C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_result_msb_ext_lane$  $2$  $2$  $R02C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_result_lsb_ext_lane$  $1$  $1$  $R02C8Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_intp_cal_cal_done_rd_lane$  $0$  $0$  $R02C8Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02C90h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_intp_cal_timeout_rd_lane$  $7$  $7$  $R02C90h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_intp_cal_overflow_rd_lane$  $6$  $6$  $R02C90h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_intp_cal_underflow_rd_lane$  $5$  $5$  $R02C90h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_intp_cal_result_rd_lane[3:0]$  $4$  $1$  $R02C90h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02C90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C94h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_single_en_lane$  $7$  $7$  $R02C94h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_cont_en_lane$  $6$  $6$  $R02C94h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_bypass_en_lane$  $5$  $5$  $R02C94h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_cont_num_lane[3:0]$  $4$  $1$  $R02C94h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_dir_inv_lane$  $0$  $0$  $R02C94h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C98h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_cmp_ctrl_lane[2:0]$  $7$  $5$  $R02C98h$  $TBD$  $RW$  $6h$  $TBD$
$$pll_rs_vdda_pfd_cal_single_mode_stepsize_lane[2:0]$  $4$  $2$  $R02C98h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02C98h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02C9Ch$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]$  $7$  $5$  $R02C9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_toggle_times_lane[2:0]$  $4$  $2$  $R02C9Ch$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_avg_en_lane$  $1$  $1$  $R02C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_timeout_chk_dis_lane$  $0$  $0$  $R02C9Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CA0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02CA0h$  $TBD$  $RW$  $14h$  $TBD$
$$ND$  $31$  $8$  $R02CA4h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]$  $7$  $5$  $R02CA4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_vdda_pfd_cal_timeout_steps_lane[2:0]$  $4$  $2$  $R02CA4h$  $TBD$  $RW$  $3h$  $TBD$
$$pll_rs_vdda_pfd_cal_indv_ext_en_lane$  $1$  $1$  $R02CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_cal_en_ext_lane$  $0$  $0$  $R02CA4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CA8h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_val_max_lane[3:0]$  $7$  $4$  $R02CA8h$  $TBD$  $RW$  $fh$  $TBD$
$$pll_rs_vdda_pfd_cal_val_min_lane[3:0]$  $3$  $0$  $R02CA8h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CACh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_dummy_clk_ext_lane$  $7$  $7$  $R02CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_ext_lane[3:0]$  $6$  $3$  $R02CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_msb_ext_lane$  $2$  $2$  $R02CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_result_lsb_ext_lane$  $1$  $1$  $R02CACh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_vdda_pfd_cal_cal_done_rd_lane$  $0$  $0$  $R02CACh$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R02CB0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_vdda_pfd_cal_timeout_rd_lane$  $7$  $7$  $R02CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_pfd_cal_overflow_rd_lane$  $6$  $6$  $R02CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_pfd_cal_underflow_rd_lane$  $5$  $5$  $R02CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_vdda_pfd_cal_result_rd_lane[3:0]$  $4$  $1$  $R02CB0h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02CB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CB4h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_rs_comn_ext_en_lane$  $7$  $7$  $R02CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_cmp_ctrl_ext_lane$  $6$  $6$  $R02CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_updn_rd_lane$  $5$  $5$  $R02CB4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_rs_top_start_lane$  $4$  $4$  $R02CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_top_cont_start_lane$  $3$  $3$  $R02CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_amp_rs_testbus_core_sel_lane[2:0]$  $2$  $0$  $R02CB4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CB8h$  $TBD$  $RW$  $0h$  $$
$$pll_amp_rs_top_done_lane$  $7$  $7$  $R02CB8h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_amp_rs_top_cont_done_lane$  $6$  $6$  $R02CB8h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $5$  $0$  $R02CB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CBCh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_single_en_lane$  $7$  $7$  $R02CBCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_amp_cal_cont_en_lane$  $6$  $6$  $R02CBCh$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_amp_cal_bypass_en_lane$  $5$  $5$  $R02CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cont_num_lane[3:0]$  $4$  $1$  $R02CBCh$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_dir_inv_lane$  $0$  $0$  $R02CBCh$  $TBD$  $RW$  $1h$  $TBD$
$$ND$  $31$  $8$  $R02CC0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_single_mode_stepsize_lane[2:0]$  $7$  $5$  $R02CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cont_mode_stepsize_lane[2:0]$  $4$  $2$  $R02CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_updn_toggle_dir_sel_lane[1:0]$  $1$  $0$  $R02CC0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CC4h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_toggle_times_lane[2:0]$  $7$  $5$  $R02CC4h$  $TBD$  $RW$  $1h$  $TBD$
$$pll_rs_amp_cal_result_avg_en_lane$  $4$  $4$  $R02CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_timeout_steps_lane[2:0]$  $3$  $1$  $R02CC4h$  $TBD$  $RW$  $5h$  $TBD$
$$pll_rs_amp_cal_timeout_chk_dis_lane$  $0$  $0$  $R02CC4h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CC8h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_sample_pulse_div_lane[7:0]$  $7$  $0$  $R02CC8h$  $TBD$  $RW$  $5h$  $TBD$
$$ND$  $31$  $8$  $R02CCCh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_val_max_lane[7:0]$  $7$  $0$  $R02CCCh$  $TBD$  $RW$  $ffh$  $TBD$
$$ND$  $31$  $8$  $R02CD0h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_val_min_lane[7:0]$  $7$  $0$  $R02CD0h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R02CD4h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_indv_ext_en_lane$  $7$  $7$  $R02CD4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cal_en_ext_lane$  $6$  $6$  $R02CD4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_dummy_clk_ext_lane$  $5$  $5$  $R02CD4h$  $TBD$  $RW$  $0h$  $TBD$
$$pll_rs_amp_cal_cal_done_rd_lane$  $4$  $4$  $R02CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_amp_cal_timeout_rd_lane$  $3$  $3$  $R02CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_amp_cal_overflow_rd_lane$  $2$  $2$  $R02CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$pll_rs_amp_cal_underflow_rd_lane$  $1$  $1$  $R02CD4h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $0$  $0$  $R02CD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CD8h$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_result_ext_lane[7:0]$  $7$  $0$  $R02CD8h$  $TBD$  $RW$  $4fh$  $TBD$
$$ND$  $31$  $8$  $R02CDCh$  $TBD$  $RW$  $0h$  $$
$$pll_rs_amp_cal_result_rd_lane[7:0]$  $7$  $0$  $R02CDCh$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $TBD$
$$ana_pu_tx_force_lane$  $31$  $31$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force PU_TX To Use Register Value Ana_pu_tx$
$$ana_pu_tx_lane$  $30$  $30$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Powre Up TX.$
$$beacon_en_dly_num_lane[2:0]$  $29$  $27$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $5h$  $Beacon Enable Delay Number$
$$ana_tx_idle_force_lane$  $26$  $26$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $TX Idle Signals Force.$
$$tx_drv_idle_cal_dis_lane$  $25$  $25$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Transmitter Driver Idle Calibration Disable.$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$ana_tx_txdetrx_out_rd_lane$  $23$  $23$  $R04400h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $Analog Tx Detect Rx Out$
$$ana_tx_clk500m_dig_en_lane$  $22$  $22$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Analog 500M Clock Enable$
$$sft_rst_no_reg_tx_rd_lane$  $21$  $21$  $R04400h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $Internal TX soft reset status$
$$PLL_READY_TX_LANE$  $20$  $20$  $R04400h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$txdata_pre_code_msb_lsb_swap_lane$  $19$  $19$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Transmit PAM4 Symbol of PRE Code MSB LSB Swap$
$$pin_pll_ready_tx_lane$  $18$  $18$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL Ready Tx$
$$ana_idle_sync_en_force_lane$  $17$  $17$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable Force$
$$ana_idle_sync_en_lane$  $16$  $16$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Idle Sync Enable$
$$pll_ready_tx_prot_clear_lane$  $15$  $15$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $PLL_READY_TX Hardware Protection Clear Register$
$$pll_ready_tx_prot_en_lane$  $14$  $14$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $PLL_READY_TX Hardware Protection Enable Register$
$$ana_tx_txclk_sync_en_force_lane$  $13$  $13$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Force Txclk_sync_en To Use Register Value$
$$ana_tx_txclk_sync_en_lane$  $12$  $12$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Clock Sync Enable$
$$tx_clk_en_lane$  $11$  $11$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Global Clock Enable$
$$tx_main_clk_on_lane$  $10$  $10$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Main Path Clock On$
$$tx_main_clk_en_lane$  $9$  $9$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Tx Main Path Clock Enable$
$$tx_main_clk_rst_lane$  $8$  $8$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Tx Main path Reset$
$$ND$  $7$  $7$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$refclk_dis_fm_pm_lane$  $5$  $5$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Disable Reference Clock$
$$pin_refclk_sel_rd_lane$  $4$  $4$  $R04400h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $Reference Clock Selection Read Value$
$$REFCLK_SEL_LANE$  $3$  $3$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$refclk_sel_fm_reg_lane$  $2$  $2$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Value Of Refclk_sel From Register Selection$
$$lane_id_rd_lane[1:0]$  $1$  $0$  $R04400h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $Lane ID Read value$
$$ana_tx_hiz_en_lane$  $31$  $31$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Analog TX HiZ Enable$
$$ND$  $30$  $30$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$pin_pu_pll_rd_lane$  $29$  $29$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_PLL Value Read$
$$pin_pu_tx_rd_lane$  $28$  $28$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN PU_TX Value Read$
$$pin_tx_idle_hiz_rd_lane$  $27$  $27$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_IDLE_HIZ Value Read$
$$pin_tx_idle_rd_lane$  $26$  $26$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_IDLE Value Read$
$$pin_tx_vcmhold_en_rd_lane$  $25$  $25$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX Common Mode Voltage Enable Value Read$
$$pin_txdetrx_en_rd_lane$  $24$  $24$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX-DETECT-RX Enable Value Read$
$$pin_tx_acjtag_en_rd_lane$  $23$  $23$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $PIN TX_ACJTAG Enable Value Read$
$$lane_disable_rd_lane$  $22$  $22$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $Dphy_ana_lane_disable Value Read$
$$ND$  $21$  $21$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$txdetrx_out_src_sel_lane$  $20$  $20$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $TX-DETECT-RX Output Source Select$
$$ana_txdetrx_en_lane$  $19$  $19$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Detect Rx Enable$
$$ana_txdetrx_start_lane$  $18$  $18$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Tx Detect Rx Start$
$$pin_txdetrx_valid_lane$  $17$  $17$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $TX Detect RX Result Is Valud.$
$$txdetrx_sampling_point_dbg_lane$  $16$  $16$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Select Debug Mode For Txdetrx Sampling Point$
$$txdetrx_sampling_point_lane[2:0]$  $15$  $13$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $1h$  $TX-Detect-RX Sampling Point.$
$$p2_state_lane$  $12$  $12$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $P2 Power State$
$$ND$  $11$  $11$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ana_beacon_en_force_lane$  $10$  $10$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Force ANA_BEACON_EN To Use Register Value$
$$ana_beacon_en_lane$  $9$  $9$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Beacon Mode Enable$
$$beacon_in_fm_pin_lane$  $8$  $8$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Beacon Data From Pin$
$$BEACON_EN_DELAY_LANE[1:0]$  $7$  $6$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Beacon Enable Delay$
$$txdetrx_out_lane$  $5$  $5$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $TX-Detect-RX Out$
$$txdetrx_sample_done_lane$  $4$  $4$  $R04404h$  $Power Control Tx Lane Register 2$  $R$  $Vh$  $TX-Detect-RX Sampling Is Done.$
$$pin_spd_cfg_rd_lane[3:0]$  $3$  $0$  $R04404h$  $Input Interface Tx Lane Reg0$  $R$  $Vh$  $PHY Speed Config Read Value From PIN_SPD_CFG$
$$PHY_GEN_TX_LANE[5:0]$  $31$  $26$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $9h$  $PHY Tx Speed Generation$
$$phy_gen_tx_fm_reg_lane$  $25$  $25$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Phy_gen_tx From Register$
$$remote_status_field_reset_lane$  $24$  $24$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field Reset$
$$remote_status_field_reset_fm_reg_lane$  $23$  $23$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_status_field_reset_lane From Register$
$$pu_pll_lane$  $22$  $22$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Pll$
$$pu_pll_fm_reg_lane$  $21$  $21$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_pll From Register$
$$remote_ctrl_field_reset_lane[3:0]$  $20$  $17$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field Reset$
$$remote_ctrl_field_reset_fm_reg_lane$  $16$  $16$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_reset From Register$
$$pu_tx_lane$  $15$  $15$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Power Up Tx$
$$remote_ctrl_field_lane[5:0]$  $14$  $9$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Countrol Field$
$$remote_ctrl_field_fm_reg_lane$  $8$  $8$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Remote_ctrl_field From Register$
$$pu_tx_fm_reg_lane$  $7$  $7$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Force Value Of Pu_tx From Register$
$$remote_status_field_lane[5:0]$  $6$  $1$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $0h$  $Remote Status Field$
$$remote_status_field_fm_reg_lane$  $0$  $0$  $R04408h$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Remote_status_field From Register$
$$gpi_lane[7:0]$  $31$  $24$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $GPI$
$$gpi_fm_reg_lane$  $23$  $23$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Gpi From Register$
$$reserved_input_tx_lane[15:0]$  $22$  $7$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx Reserved Input$
$$reserved_input_tx_fm_reg_lane$  $6$  $6$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Reserved_input_tx From Register$
$$tx_deemph_lane[1:0]$  $5$  $4$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Tx De-emphasis$
$$tx_deemph_fm_reg_lane$  $3$  $3$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of Tx_deemph From Register$
$$SSC_EN_LANE$  $2$  $2$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0440Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$repeat_mode_en_fm_reg_lane$  $31$  $31$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Repeat_mode_en From Register$
$$ND$  $30$  $30$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ana_tx_ana_rsvd_out_lane[15:0]$  $27$  $12$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Analog Tx Reserved Output$
$$ana_tx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Ana_tx_ana_rsvd_out From Register$
$$power_state_valid_fm_reg_lane$  $10$  $10$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Power_state_valid From Register$
$$power_state_valid_lane$  $9$  $9$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Power State Valid$
$$tx_acjtag_en_fm_reg_lane$  $8$  $8$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_acjtag_en From Register$
$$tx_acjtag_en_lane$  $7$  $7$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Acjtag Mode Enable$
$$tx_train_enable_fm_reg_lane$  $6$  $6$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_enable From Register$
$$tx_train_enable_lane$  $5$  $5$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Enable$
$$ND$  $4$  $4$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$tx_train_frame_lock_enable_lane$  $3$  $3$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Tx Training Frame Lock Enable$
$$tx_train_frame_lock_enable_fm_reg_lane$  $2$  $2$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Force Value Of Tx_train_frame_lock_enable From Register$
$$local_ctrl_field_ready_lane$  $1$  $1$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $Local Control Filed Ready$
$$local_ctrl_field_ready_fm_reg_lane$  $0$  $0$  $R04410h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Local_ctrl_field_ready From Register$
$$txdclk_nt_sel_lane[2:0]$  $31$  $29$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Txdclk_nt_sel From Register Value$
$$txdclk_nt_sel_fm_reg_lane$  $28$  $28$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Txdclk_nt_sel_lane From Register$
$$snrz_mode_lane$  $27$  $27$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $SNRZ Mode$
$$snrz_mode_fm_reg_lane$  $26$  $26$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Snrz_mode From Register$
$$remote_ctrl_field_pat_lane[1:0]$  $25$  $24$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Field Pattern$
$$remote_ctrl_field_pat_fm_reg_lane$  $23$  $23$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_pat_lane From Register$
$$remote_ctrl_field_valid_lane$  $22$  $22$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Control Feld Valid$
$$remote_ctrl_field_valid_fm_reg_lane$  $21$  $21$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_ctrl_field_valid From Register$
$$remote_status_field_valid_lane$  $20$  $20$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Valid$
$$remote_status_field_valid_fm_reg_lane$  $19$  $19$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Remote_status_field_valid From Register$
$$TX_IDLE_LANE$  $18$  $18$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$tx_idle_fm_reg_lane$  $17$  $17$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle From Register$
$$tx_idle_hiz_lane$  $16$  $16$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle High-Z$
$$tx_idle_hiz_fm_reg_lane$  $15$  $15$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_idle_hiz From Register$
$$phy_gen_max_tx_lane[5:0]$  $14$  $9$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $9h$  $PHY Maximum Tx Speed Generation$
$$phy_gen_max_tx_fm_reg_lane$  $8$  $8$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Phy_genmax__tx From Register$
$$reset_core_fm_pipe_tx_lane$  $7$  $7$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Reset Core From Pipe$
$$tx_acjtag_in_lane$  $6$  $6$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Acjtag Input$
$$tx_acjtag_in_fm_reg_lane$  $5$  $5$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Tx_acjtag_in From Register$
$$lane_disable_lane$  $4$  $4$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Value Of Lane Disable From Register$
$$lane_disable_fm_reg_lane$  $3$  $3$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Force Of Lane Disable From Register$
$$remote_status_field_pat_lane[1:0]$  $2$  $1$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Remote Status Field Pattern$
$$remote_status_field_pat_fm_reg_lane$  $0$  $0$  $R04414h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Force Value Of Remote_status_field_pat_lane From Register$
$$int_pu_pll_chg_rising_isr_lane$  $31$  $31$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg_rising Interrupt $
$$int_pu_pll_chg_falling_isr_lane$  $30$  $30$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_chg_falling Interrupt $
$$int_pu_tx_chg_rising_isr_lane$  $29$  $29$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg_rising Interrupt $
$$int_pu_tx_chg_falling_isr_lane$  $28$  $28$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_tx_chg_falling Interrupt $
$$int_pu_rx_chg_rising_isr_lane$  $27$  $27$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg_rising Interrupt $
$$int_pu_rx_chg_falling_isr_lane$  $26$  $26$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_rx_chg_falling Interrupt $
$$tx_sft_rst_chg_rising_isr_lane$  $25$  $25$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $TX Soft Reset Change Rising Edge Interrupt to MCU$
$$tx_sft_rst_chg_falling_isr_lane$  $24$  $24$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $TX Soft Reset Change Falling Edge Interrupt to MCU$
$$int_rx_init_chg_rising_isr_lane$  $23$  $23$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_rising Interrupt$
$$int_rx_init_chg_falling_isr_lane$  $22$  $22$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Rx_init_falling Interrupt$
$$int_refclk_dis_chg_rising_isr_lane$  $21$  $21$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg rising Interrupt$
$$int_refclk_dis_chg_falling_isr_lane$  $20$  $20$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Refclk_dis_chg falling Interrupt$
$$int_pu_pll_or_chg_rising_isr_lane$  $19$  $19$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg rising Interrupt $
$$int_pu_pll_or_chg_falling_isr_lane$  $18$  $18$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_pll_or_chg falling Interrupt $
$$int_pu_ivref_chg_isr_lane$  $17$  $17$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt $
$$int_tx_idle_chg_rising_isr_lane$  $16$  $16$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Rising Interrupt $
$$int_tx_idle_chg_falling_isr_lane$  $15$  $15$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_chg Falling Interrupt $
$$int_txdetrx_en_chg_rising_isr_lane$  $14$  $14$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Txdetrx_en_chg Rising Interrupt $
$$int_txdetrx_en_chg_falling_isr_lane$  $13$  $13$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Txdetrx_en_chg Falling Interrupt $
$$int_beacon_tx_en_chg_rising_isr_lane$  $12$  $12$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Beacon_tx_en_chg Rising Interrupt $
$$int_beacon_tx_en_chg_falling_isr_lane$  $11$  $11$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Beacon_tx_en_chg Falling Interrupt $
$$int_tx_vcmhold_en_chg_isr_lane$  $10$  $10$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_vcmhold_en_chg Interrupt $
$$int_tx_idle_hiz_chg_isr_lane$  $9$  $9$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Tx_idle_hiz_chg Interrupt $
$$int_pu_sq_chg_isr_lane$  $8$  $8$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Pu_sq_chg Interrupt $
$$dphy_ana_lane_disable_chg_rising_isr_lane$  $7$  $7$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Lane_disable_chg Rising Interrupt $
$$dphy_ana_lane_disable_chg_falling_isr_lane$  $6$  $6$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Lane_disable_chg Falling Interrupt $
$$int_power_state_valid_chg_rising_isr_lane$  $5$  $5$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $Power_state_valid_chg Rising Interrupt $
$$ND$  $4$  $4$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04418h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_pu_pll_chg_rising_mask_lane$  $31$  $31$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg_rising Interrupt Mask $
$$int_pu_pll_chg_falling_mask_lane$  $30$  $30$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_chg_falling Interrupt Mask $
$$int_pu_tx_chg_rising_mask_lane$  $29$  $29$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg_rising Interrupt Mask $
$$int_pu_tx_chg_falling_mask_lane$  $28$  $28$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_tx_chg_falling Interrupt Mask $
$$int_pu_rx_chg_rising_mask_lane$  $27$  $27$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg_rising Interrupt Mask $
$$int_pu_rx_chg_falling_mask_lane$  $26$  $26$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_rx_chg_falling Interrupt Mask $
$$tx_sft_rst_chg_rising_mask_lane$  $25$  $25$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $TX Soft Reset Change Rising Edge Interrupt Mask$
$$tx_sft_rst_chg_falling_mask_lane$  $24$  $24$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $TX Soft Reset Change Falling Edge Interrupt Mask$
$$int_rx_init_chg_rising_mask_lane$  $23$  $23$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_chg_rising Interrupt Mask$
$$int_rx_init_chg_falling_mask_lane$  $22$  $22$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Rx_init_chg_falling Interrupt Mask$
$$int_refclk_dis_chg_rising_mask_lane$  $21$  $21$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg_rising Interrupt Mask$
$$int_refclk_dis_chg_falling_mask_lane$  $20$  $20$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Refclk_dis_chg_falling Interrupt Mask$
$$int_pu_pll_or_chg_rising_mask_lane$  $19$  $19$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg_rising Interrupt Mask $
$$int_pu_pll_or_chg_falling_mask_lane$  $18$  $18$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_pll_or_chg_falling Interrupt Mask $
$$int_pu_ivref_chg_mask_lane$  $17$  $17$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Pu_ivref_chg Interrupt Mask $
$$int_tx_idle_chg_rising_mask_lane$  $16$  $16$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Tx_idle_chg_rising Interrupt Mask $
$$int_tx_idle_chg_falling_mask_lane$  $15$  $15$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Tx_idle_chg_falling Interrupt Mask $
$$int_txdetrx_en_chg_rising_mask_lane$  $14$  $14$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Txdetrx_en_chg_rising Interrupt Mask $
$$int_txdetrx_en_chg_falling_mask_lane$  $13$  $13$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Txdetrx_en_chg_falling Interrupt Mask $
$$int_beacon_tx_en_chg_rising_mask_lane$  $12$  $12$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Beacon_tx_en_chg_rising Interrupt Mask $
$$int_beacon_tx_en_chg_falling_mask_lane$  $11$  $11$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Beacon_tx_en_chg_falling Interrupt Mask $
$$int_tx_vcmhold_en_chg_mask_lane$  $10$  $10$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_vcmhold_en_chg Interrupt Mask $
$$int_tx_idle_hiz_chg_mask_lane$  $9$  $9$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Tx_idle_hiz_chg Interrupt Mask $
$$int_pu_sq_chg_mask_lane$  $8$  $8$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $1h$  $Pu_sq_chg Interrupt Mask $
$$dphy_ana_lane_disable_chg_rising_mask_lane$  $7$  $7$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Lane_disable_chg_rising Interrupt Mask $
$$dphy_ana_lane_disable_chg_falling_mask_lane$  $6$  $6$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Lane_disable_chg_falling Interrupt Mask $
$$int_power_state_valid_chg_rising_mask_lane$  $5$  $5$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $Power_state_valid_chg Rising Interrupt Mask $
$$ND$  $4$  $4$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0441Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$pin_tx_clk_on_lane$  $29$  $29$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_TXDCLK$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ref_clk_en_lane$  $27$  $27$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Reference Clock Enable Lane. $
$$rst_ref_clk_lane$  $26$  $26$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset Reference Clock Lane$
$$ND$  $25$  $25$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_txclk_inv_lane$  $24$  $24$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Analog Transmit Data Clock Invert$
$$txdclk_ah_lane$  $23$  $23$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Transmit Data Clock Active High.$
$$pt_tx_clk_en_lane$  $22$  $22$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force Phytest TX Clock Enable.$
$$rx2tx_lpbk_tx_clk_en_lane$  $21$  $21$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable.$
$$rst_rx2tx_lpbk_tx_clk_lane$  $20$  $20$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock$
$$ND$  $19$  $19$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ana_tx_txclk_align_s3_lane$  $7$  $7$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 3 From Register Value$
$$ana_tx_txclk_align_s3_fm_reg_lane$  $6$  $6$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 3 From Register Value Force$
$$ana_tx_txclk_align_s2_lane$  $5$  $5$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 2 From Register Value$
$$ana_tx_txclk_align_s2_fm_reg_lane$  $4$  $4$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 2 From Register Value Force$
$$ana_tx_txclk_align_s1_lane$  $3$  $3$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 1 From Register Value$
$$ana_tx_txclk_align_s1_fm_reg_lane$  $2$  $2$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Sample 1 From Register Value Force$
$$ana_tx_txclk_align_in_dig_lane$  $1$  $1$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Align Reference Clock From Register$
$$ana_tx_txclk_align_in_dig_fm_reg_lane$  $0$  $0$  $R04420h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Align Reference Clock From Register Force$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$add_err_en_lane$  $29$  $29$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Enable$
$$add_err_num_lane[2:0]$  $28$  $26$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $TXDATA Error Injection Number$
$$rx2tx_fifo_no_stop_lane$  $25$  $25$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Not Stop$
$$rx2tx_fifo_rd_start_point_lane$  $24$  $24$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point$
$$rx2tx_fifo_full_lane$  $23$  $23$  $R04424h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Full$
$$rx2tx_fifo_empty_lane$  $22$  $22$  $R04424h$  $TX Clock and Data Speed Convert$  $R$  $Vh$  $Far End Loopback FIFO Is Empty$
$$rx2tx_fifo_status_clear_lane$  $21$  $21$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Status Clear$
$$rx2tx_fifo_full_force_lane$  $20$  $20$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Full Force$
$$rx2tx_fifo_empty_force_lane$  $19$  $19$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback FIFO Empty Force$
$$txd_msb_lsb_swap_lane$  $18$  $18$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol Of Analog Data MSB LSB Swap$
$$txdata_gray_code_en_lane$  $17$  $17$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Gray Code Enable$
$$txdata_pre_code_en_lane$  $16$  $16$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 PRE Code Enable$
$$txdata_latency_reduce_en_lane$  $15$  $15$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Tx Data Path Latency Reduction Enable$
$$ND$  $14$  $8$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$txdata_gray_code_en_fm_reg_lane$  $7$  $7$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Gray Code Control From Register$
$$txdata_pre_code_en_fm_reg_lane$  $6$  $6$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 PRE Code Control From Register$
$$txdata_msb_lsb_swap_lane$  $5$  $5$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit PAM4 Symbol Of PIN Data MSB LSB Swap$
$$rx2tx_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R04424h$  $Speed Control Interrupt Register 1$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$int_phy_gen_tx_chg_isr_lane$  $31$  $31$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt $
$$int_phy_gen_rx_chg_isr_lane$  $30$  $30$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt $
$$ND$  $29$  $29$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04428h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_mask_lane$  $31$  $31$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Tx Speed Change Interrupt Mask$
$$int_phy_gen_rx_chg_mask_lane$  $30$  $30$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $Rx Speed Change Interrupt Mask$
$$ND$  $29$  $29$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0442Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_tx_rd_lane[5:0]$  $31$  $26$  $R04430h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $Tx GEN Value Read$
$$ND$  $25$  $25$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_txdclk_nt_sel_rd_lane[2:0]$  $23$  $21$  $R04430h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $PIN_TXDCLK_NT_SEL Read Register$
$$ND$  $20$  $20$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_max_tx_rd_lane[5:0]$  $15$  $10$  $R04430h$  $Speed Control Tx Lane Register 1$  $R$  $Vh$  $Tx GEN Max Value Read$
$$ND$  $9$  $9$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $1$  $1$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $0$  $0$  $R04430h$  $Tx System Register0$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $Select Tx Data Bus Width$
$$train_tx_sel_bits_lane$  $30$  $30$  $R04434h$  $Tx System Register0$  $RW$  $1h$  $Select Tx Data Bus Width For Tx Training$
$$TRX_TXCLK_SEL_LANE$  $29$  $29$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $Select PLL Source For Tx$
$$ND$  $28$  $25$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $$
$$SSC_DSPREAD_TX_LANE$  $24$  $24$  $R04434h$  $Tx System Register0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread Select$
$$SSC_AMP_LANE[6:0]$  $23$  $17$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $16$  $8$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $$
$$tx_data_width_lane[1:0]$  $7$  $6$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $Tx Data Width$
$$ND$  $5$  $0$  $R04434h$  $Tx System Register1$  $RW$  $0h$  $$
$$TX_HALFRATE_EN_LANE$  $31$  $31$  $R0443Ch$  $Tx System Register1$  $RW$  $0h$  $Tx Half Rate Enable$
$$TX_PAM2_EN_LANE$  $30$  $30$  $R0443Ch$  $Tx System Register1$  $RW$  $0h$  $Tx PAM2 Enable$
$$ND$  $29$  $8$  $R0443Ch$  $Tx System Register1$  $RW$  $0h$  $$
$$dig_id_lane[7:0]$  $7$  $0$  $R0443Ch$  $Digital TX Reserved Register0$  $R$  $Vh$  $TRx Revision$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R04444h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$dig_tx_int_rsvd0_lane[15:0]$  $15$  $0$  $R04444h$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $Internal Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ana_tx_ana_rsvd_in_lane[15:0]$  $15$  $0$  $R0444Ch$  $Tx Reserved Register 1$  $RW$  $ff00h$  $Analog TX Reserved PIN Control$
$$tx_ana_rsvd_out_rd_lane[15:0]$  $31$  $16$  $R0445Ch$  $Tx Reserved Register 1$  $R$  $Vh$  $TX_ANA_RSVD_OUT Value$
$$pin_reserved_input_tx_rd_lane[15:0]$  $15$  $0$  $R0445Ch$  $Tx Reserved Register 2$  $R$  $Vh$  $PIN_RESERVED_INPUT_TX Value$
$$ND$  $31$  $31$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output_tx_lane[15:0]$  $15$  $0$  $R04460h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_TX Value$
$$int_pu_pll_chg_rising_isr_clear_lane$  $31$  $31$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg_rising Interrupt Clear$
$$int_pu_pll_chg_falling_isr_clear_lane$  $30$  $30$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_chg_falling Interrupt Clear$
$$int_pu_tx_chg_rising_isr_clear_lane$  $29$  $29$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg_rising Interrupt Clear$
$$int_pu_tx_chg_falling_isr_clear_lane$  $28$  $28$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_tx_chg_falling Interrupt Clear$
$$int_pu_rx_chg_rising_isr_clear_lane$  $27$  $27$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg_rising Interrupt Clear$
$$int_pu_rx_chg_falling_isr_clear_lane$  $26$  $26$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_rx_chg_falling Interrupt Clear$
$$tx_sft_rst_chg_rising_isr_clear_lane$  $25$  $25$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $TX Soft Reset Rising Edge Change Interrupt Clear$
$$tx_sft_rst_chg_falling_isr_clear_lane$  $24$  $24$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $TX Soft Reset Falling Edge Change Interrupt Clear$
$$int_rx_init_chg_rising_isr_clear_lane$  $23$  $23$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_chg_rising Interrupt Clear$
$$int_rx_init_chg_falling_isr_clear_lane$  $22$  $22$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx_init_chg_falling Interrupt Clear$
$$int_refclk_dis_chg_rising_isr_clear_lane$  $21$  $21$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg_rising Interrupt Clear$
$$int_refclk_dis_chg_falling_isr_clear_lane$  $20$  $20$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Refclk_dis_chg_falling Interrupt Clear$
$$int_pu_pll_or_chg_rising_isr_clear_lane$  $19$  $19$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg_rising Interrupt Clear$
$$int_pu_pll_or_chg_falling_isr_clear_lane$  $18$  $18$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_pll_or_chg_falling Interrupt Clear$
$$int_pu_ivref_chg_isr_clear_lane$  $17$  $17$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_ivref_chg Interrupt Clear$
$$int_tx_idle_chg_rising_isr_clear_lane$  $16$  $16$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg_rising Interrupt Clear $
$$int_tx_idle_chg_falling_isr_clear_lane$  $15$  $15$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_chg_falling Interrupt Clear $
$$int_txdetrx_en_chg_rising_isr_clear_lane$  $14$  $14$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Txdetrx_en_chg_rising Interrupt Clear $
$$int_txdetrx_en_chg_falling_isr_clear_lane$  $13$  $13$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Txdetrx_en_chg_falling Interrupt Clear $
$$int_beacon_tx_en_chg_rising_isr_clear_lane$  $12$  $12$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Beacon_tx_en_chg_rising Interrupt Clear $
$$int_beacon_tx_en_chg_falling_isr_clear_lane$  $11$  $11$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Beacon_tx_en_chg_falling Interrupt Clear $
$$int_tx_vcmhold_en_chg_isr_clear_lane$  $10$  $10$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_vcmhold_en_chg Interrupt Clear $
$$int_tx_idle_hiz_chg_isr_clear_lane$  $9$  $9$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx_idle_hiz_chg Interrupt Clear $
$$int_pu_sq_chg_isr_clear_lane$  $8$  $8$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Pu_sq_chg Interrupt Clear $
$$dphy_ana_lane_disable_chg_rising_isr_clear_lane$  $7$  $7$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Lane_disable_chg_rising Interrupt Clear $
$$dphy_ana_lane_disable_chg_falling_isr_clear_lane$  $6$  $6$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Lane_disable_chg_falling Interrupt Clear $
$$int_power_state_valid_chg_rising_isr_clear_lane$  $5$  $5$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $Power_state_valid_chg Rising Interrupt Clear $
$$ND$  $4$  $4$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04464h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$int_phy_gen_tx_chg_isr_clear_lane$  $31$  $31$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Tx Speed Change Interrupt Clear$
$$int_phy_gen_rx_chg_isr_clear_lane$  $30$  $30$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $Rx Speed Change Interrupt Clear$
$$ND$  $29$  $29$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04468h$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $21$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$pwron_seq_lane$  $5$  $5$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $1h$  $Power Up Sequence Status$
$$ND$  $4$  $4$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0446Ch$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $23$  $8$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ref1m_gen_div_lane[7:0]$  $7$  $0$  $R04470h$  $DTX Register 2$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$rx2tx_fifo_cnt_rd_req_lane$  $31$  $31$  $R0447Ch$  $DTX Register 2$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request$
$$rx2tx_w_fifo_cnt_lane[4:0]$  $30$  $26$  $R0447Ch$  $DTX Register 2$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$ND$  $25$  $21$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$rx2tx_ratio_force_lane$  $20$  $20$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $Rx Clock To Tx Clock Frequency Ratio Force$
$$rx2tx_ratio_lane[2:0]$  $19$  $17$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $Rx Clock To Tx Clock Frequency Ratio$
$$RX2TX_FREQ_TRAN_EN_LANE$  $16$  $16$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $DTX Rx to Tx Frequency Transfer Enable$
$$ND$  $15$  $11$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$repeat_mode_en_lane$  $10$  $10$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $Repeat Mode Enable$
$$repeat_mode_dis_lane$  $9$  $9$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $Repeat Mode Disable$
$$ND$  $8$  $8$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $0$  $R0447Ch$  $Lane_alignment Register 1$  $RW$  $0h$  $$
$$txclk_sync_start_in_rd_lane$  $31$  $31$  $R04480h$  $Lane_alignment Register 1$  $R$  $Vh$  $PIN_TXCLK_SYNC_START_IN Input Read Value$
$$txclk_sync_en_pll_in_rd_lane$  $30$  $30$  $R04480h$  $Lane_alignment Register 1$  $R$  $Vh$  $PIN_TXCLK_SYNC_EN_PLL_IN Input Read Value$
$$txclk_sync_en_in_rd_lane$  $29$  $29$  $R04480h$  $Lane_alignment Register 1$  $R$  $Vh$  $PIN_TXCLK_SYNC_EN_IN Input Read Value$
$$int_lane_align_ready_in_lane$  $28$  $28$  $R04480h$  $Lane_alignment Register 1$  $R$  $Vh$  $PIN_LANE_ALIGN_READY_IN Input Read Value$
$$int_lane_align_ready_out_lane$  $27$  $27$  $R04480h$  $Lane_alignment Register 1$  $R$  $Vh$  $PIN_LANE_ALIGN_READY_OUT Output Read Value$
$$txclk_sync_start_in_lane$  $26$  $26$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Register Version of Txclk_sync_start_in$
$$txclk_sync_start_in_force_lane$  $25$  $25$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Force Txclk_sync_start_in to Use Register Value$
$$txclk_sync_en_pll_in_lane$  $24$  $24$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Register Version of Txclk_sync_en_pll_in$
$$txclk_sync_en_pll_in_force_lane$  $23$  $23$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Force Txclk_sync_en_pll_in to Use Register Value$
$$txclk_sync_en_in_lane$  $22$  $22$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Register Version of Txclk_sync_start_in$
$$txclk_sync_en_in_force_lane$  $21$  $21$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Force Txclk_sync_en_in to Use Register Value$
$$reset_dtx_fm_master_lane$  $20$  $20$  $R04480h$  $Lane_alignment Register 1$  $RW$  $1h$  $Reset DTX Control By Master Lane.$
$$lane_align_ready_mode_lane[1:0]$  $19$  $18$  $R04480h$  $Lane_alignment Register 1$  $RW$  $2h$  $Lane Align Ready Mode $
$$lane_align_ready_out_force_lane$  $17$  $17$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Lane_align_ready_out Force Signal$
$$lane_align_ready_out_lane$  $16$  $16$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Value For pll_ts_lane_align_ready_out.$
$$lane_align_ready_in_force_lane$  $15$  $15$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Lane_align_ready_in Force Enable$
$$lane_align_ready_in_lane$  $14$  $14$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Lane_align_ready_in Forced Value$
$$lane_align_sample_sel_lane$  $13$  $13$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $DTX Lane Alignment Sample Selection$
$$lane_align_freeze_lane$  $12$  $12$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Freeze DTX Lane Alignment$
$$bypass_tx_sync_lane$  $11$  $11$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Register to Bypass TX_SYNC Function$
$$txclk_sync_start_out_lane$  $10$  $10$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Register Version of Txclk_sync_start_out$
$$txclk_sync_start_out_force_lane$  $9$  $9$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Force Txclk_sync_start_out to Use Register Value$
$$force_couple_mode_en_low_lane$  $8$  $8$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Force Couple Mode Enable Low$
$$reset_tx_sync_lane$  $7$  $7$  $R04480h$  $Lane_alignment Register 1$  $RW$  $1h$  $Reset TX Sync$
$$ana_tx_pll_txclk_sync_en_force_lane$  $6$  $6$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Force Txclk_sync_en_pll to Use Register Value$
$$ana_tx_pll_txclk_sync_en_lane$  $5$  $5$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $Tx Sync Clock Gating Enable, sent to PLL that supplies TX$
$$LANE_ALIGN_OFF_LANE$  $4$  $4$  $R04480h$  $Lane_alignment Register 1$  $RW$  $1h$  $PCIe Lane Alignment Function Disable$
$$MASTER_LANE_EN_LANE$  $3$  $3$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $PCIe Lane Alignment Function Master Lane Select$
$$ND$  $2$  $0$  $R04480h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_hi1_lane[5:0]$  $21$  $16$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$testbus_sel_lo1_lane[5:0]$  $5$  $0$  $R04484h$  $Power Control Tx Lane Register 3$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$couple_mode_sync_en_fal_dly_cnt_num_lane[7:0]$  $31$  $24$  $R04488h$  $Power Control Tx Lane Register 3$  $RW$  $d2h$  $Ethernet Couple Mode Txclk_sync_en Falling Edge Delay Counter number$
$$sync_en_high_cnt_num_lane[7:0]$  $23$  $16$  $R04488h$  $Power Control Tx Lane Register 3$  $RW$  $14h$  $PCIe Tx Sync Txclk_sync_en High Duration Counter number$
$$sync_en_fal_dly_cnt_num_lane[7:0]$  $15$  $8$  $R04488h$  $Power Control Tx Lane Register 3$  $RW$  $28h$  $PCIe Tx Sync Txclk_sync_en Falling Edge Delay Counter number$
$$ND$  $7$  $0$  $R04488h$  $Lane_alignment Register 2$  $RW$  $0h$  $$
$$cnt1m_ini_txclk_lane[9:0]$  $31$  $22$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $7dh$  $TX Lane Alignment Settle Time Counter Setting$
$$cnt1m_ini_txclk_force_lane$  $21$  $21$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $0h$  $TX Lane Alignment Settle Time Counter Setting Force$
$$lane_align_fast_done_sel_lane[1:0]$  $20$  $19$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $1h$  $TX Lane Alignment Fast Done Timer Selection$
$$lane_align_settle_time_sel_lane[2:0]$  $18$  $16$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $1h$  $TX Alignment Settle Time Selection$
$$lane_align_comp_phase_lane[7:0]$  $15$  $8$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $0h$  $TX Lane Alignment Compensation Phase Number$
$$lane_align_coarse_timeout_en_lane$  $7$  $7$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $1h$  $TX Alignment Coarse Stage Timeout Enable$
$$lane_align_coarse_step_lane[2:0]$  $6$  $4$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $3h$  $TX Lane Alignment Coarse Step Size Selection$
$$lane_align_accurate_step_lane[1:0]$  $3$  $2$  $R0448Ch$  $Lane_alignment Register 2$  $RW$  $0h$  $TX Lane Alignment Accurate Step Size Selection$
$$lane_align_fine_step_lane[1:0]$  $1$  $0$  $R0448Ch$  $Lane_alignment Register 3$  $RW$  $3h$  $TX Lane Alignment Fine Step Size Selection$
$$lane_align_accurate_en_lane$  $31$  $31$  $R04490h$  $Lane_alignment Register 3$  $RW$  $0h$  $TX Lane Alignment Accurate State Enable$
$$lane_align_cmpsat_en_lane$  $30$  $30$  $R04490h$  $Lane_alignment Register 3$  $RW$  $0h$  $TX Lane Alignment Compensation Enable$
$$lane_align_valid_width_force_lane$  $29$  $29$  $R04490h$  $Lane_alignment Register 3$  $RW$  $0h$  $TX Lane Alignment Valid Signal Width Force$
$$lane_align_valid_width_lane[1:0]$  $28$  $27$  $R04490h$  $Lane_alignment Register 3$  $RW$  $0h$  $TX Lane Alignment Valid Signal Width$
$$ND$  $26$  $0$  $R04490h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$PT_TX_EN_LANE$  $31$  $31$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test Enable$
$$PT_TX_PHYREADY_FORCE_LANE$  $30$  $30$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $10h$  $PHY Test TX Pattern Select$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $23$  $22$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX Training Pattern Select$
$$ND$  $21$  $16$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$SSPRQ_UI_DLY_CTRL_LANE[4:0]$  $15$  $11$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX SSPRQ UI Delay Control For Each Lane$
$$pt_tx_ssprq_inv_lane$  $10$  $10$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX SSPRQ Test Pattern Inversion$
$$ND$  $9$  $8$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$pt_tx_prbs_inv_lane$  $7$  $7$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PRBS Pattern Inversion$
$$pt_tx_prbs_gray_en_lane$  $6$  $6$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PRBS PAM4 Gray Code Enable$
$$PT_TX_RST_LANE$  $5$  $5$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test TX Reset$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $4$  $4$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select$
$$PT_TX_EN_MODE_LANE[1:0]$  $3$  $2$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test Enable Mode$
$$tx_train_pat_force_lane$  $1$  $1$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX Training Pattern Force$
$$pt_tx_mode2_rst_dis_lane$  $0$  $0$  $R04498h$  $PHYTEST Control Registers 1$  $RW$  $0h$  $Disable Tx Pattern Reset When PHY Test Enable Mode 2$
$$PT_TX_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R0449Ch$  $PHYTEST Control Registers 2$  $RW$  $0h$  $User Defined Pattern$
$$PT_TX_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R044A0h$  $PHYTEST Control Registers 3$  $RW$  $0h$  $User Defined Pattern$
$$PT_TX_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R044A4h$  $PHYTEST Control Registers 3$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $0$  $R044A4h$  $PHYTEST Control Registers 4$  $RW$  $0h$  $$
$$pt_tx_prbs_seed_lane[31:0]$  $31$  $0$  $R044A8h$  $Input Interface Tx Lane Reg4$  $RW$  $ffffffffh$  $PRBS Seed$
$$ND$  $31$  $27$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$power_state_p2_lane$  $26$  $26$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $P2 Power State$
$$power_state_p2_fm_reg_lane$  $25$  $25$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Power_state_p2 From Register$
$$papta_train_enable_lane$  $24$  $24$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $PAPTA Transmitter Train Enable$
$$papta_train_enable_fm_reg_lane$  $23$  $23$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Papta_train_enable_lane From Register$
$$ND$  $22$  $15$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$refclk_dis_lane$  $14$  $14$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Reference Clock Disable$
$$refclk_dis_fm_reg_lane$  $13$  $13$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Refclk_dis Control From Register Selection.$
$$pin_refclk_dis_rd_lane$  $12$  $12$  $R044ACh$  $Input Interface Tx Lane Reg4$  $R$  $Vh$  $PIN Referece Clock Disable Value$
$$refclk_dis_ack_force_lane$  $11$  $11$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Control From Register Selection$
$$refclk_dis_ack_lane$  $10$  $10$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $PIN_REFCLK_DIS_ACK Value$
$$ND$  $9$  $8$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$strx_train_cmd_in_fm_reg_lane$  $7$  $7$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Strx_Train_Cmd_In From Register$
$$strx_train_en_in_lane$  $6$  $6$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Strx_Train_En_In$
$$strx_train_en_in_fm_reg_lane$  $5$  $5$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Strx_Train_En_in From Register$
$$strx_train_pat_en_in_lane$  $4$  $4$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Strx_Train_Pat_En_In$
$$strx_train_pat_en_in_fm_reg_lane$  $3$  $3$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Force Value Of Strx_Train_Pat_En_in From Register$
$$strx_train_pat_code_sel_in_lane[1:0]$  $2$  $1$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $Strx_Train_Pat_Code_Sel_In$
$$strx_train_pat_code_sel_in_fm_reg_lane$  $0$  $0$  $R044ACh$  $Input Interface Tx Lane Reg5$  $RW$  $0h$  $Force Value Of Strx_Train_Pat_Code_Sel_In From Register$
$$strx_train_cmd_in_lane[31:0]$  $31$  $0$  $R044B0h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $Strx_Train_Cmd_In$
$$ND$  $31$  $31$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$tx_coeff_valid_fm_reg_lane$  $20$  $20$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $Force Value Of Tx_coeff From Register$
$$tx_coeff_valid_lane$  $19$  $19$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $Force Value Of Tx_coeff_Valid$
$$tx_coeff_fm_reg_lane$  $18$  $18$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $Force Value Of Tx_coeff From Register$
$$tx_coeff_lane[17:0]$  $17$  $0$  $R044B4h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Tx Co-efficient$
$$tx_margin_lane[2:0]$  $31$  $29$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Tx Margin$
$$tx_margin_fm_reg_lane$  $28$  $28$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Force Value Of Tx_margin From Register$
$$tx_swing_lane$  $27$  $27$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Tx Swing$
$$tx_swing_fm_reg_lane$  $26$  $26$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Force Value Of Tx_swing From Register$
$$ND$  $25$  $25$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $19$  $15$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$tx_vcmhold_en_lane$  $14$  $14$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Tx Common Mode Voltage Hold Enable$
$$tx_vcmhold_en_fm_reg_lane$  $13$  $13$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Force Value Of Tx_vcmhold_en From Registe$
$$txdetrx_en_lane$  $12$  $12$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Tx Detect Rx Enable$
$$txdetrx_en_fm_reg_lane$  $11$  $11$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Force Value Of Txdetrx_en From Register$
$$ana_tx_txdetrx_out_lane$  $10$  $10$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Tx Detect Rx Out$
$$ana_tx_txdetrx_out_fm_reg_lane$  $9$  $9$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $Force Value Of Ana_tx_txdetrx_out From Register$
$$ND$  $8$  $0$  $R044B8h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ana_pu_rx_force_lane$  $31$  $31$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force PU_RX To Use Register Value Ana_pu_rx$
$$ana_pu_rx_lane$  $30$  $30$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX.$
$$ana_pu_sq_lane$  $29$  $29$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog Power Up Squetch Detector$
$$pu_sq_force_lane$  $28$  $28$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Force ANA_PU_SQ To Use Register Value$
$$pin_pu_sq_rd_lane$  $27$  $27$  $R04500h$  $Power Control RX Lane Register1$  $R$  $Vh$  $INT_PU_SQ Value Read$
$$ND$  $26$  $26$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$rx_init_rd_lane$  $25$  $25$  $R04500h$  $Power Control RX Lane Register1$  $R$  $Vh$  $RX INIT READ Value$
$$PLL_READY_RX_LANE$  $24$  $24$  $R04500h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_sync_lane$  $23$  $23$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Sync Reset DTL$
$$pin_pll_ready_rx_lane$  $22$  $22$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PHY Output Port PIN_PLL_READY_RX$
$$reset_dtl_lane$  $21$  $21$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Reset DTL$
$$dtl_clk_off_lane$  $20$  $20$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $1h$  $DTL Clock Off$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$pin_pu_rx_rd_lane$  $18$  $18$  $R04500h$  $Power Control RX Lane Register1$  $R$  $Vh$  $PIN PU_RX Value Read$
$$ana_rx_dtl_loop_freeze_lane$  $17$  $17$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Analog DTL Loop Freeze$
$$rx_clk_en_lane$  $16$  $16$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Global Clock Enable$
$$ana_pu_rx_dly_lane$  $15$  $15$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Powre Up RX Delay$
$$pll_ready_rx_prot_clear_lane$  $14$  $14$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $PLL_READY_RX Hardware Protection Clear Register$
$$pll_ready_rx_prot_en_lane$  $13$  $13$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $1h$  $PLL_READY_RX Hardware Protection Enable Register$
$$rx_init_done_prot_clear_lane$  $12$  $12$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $RX_INIT_DONE Hardware Protection Clear Register$
$$rx_init_done_prot_en_lane$  $11$  $11$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $1h$  $RX_INIT_DONE Hardware Protection Enable Register$
$$rx_main_clk_on_lane$  $10$  $10$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Main Path Clock On$
$$rx_main_clk_en_lane$  $9$  $9$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $1h$  $Rx Main Path Clock Enable$
$$rx_main_clk_rst_lane$  $8$  $8$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Main path Reset$
$$RX_SELMUFF_LANE[3:0]$  $7$  $4$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $5h$  $Select Final Multiple Frequency.$
$$RX_SELMUFI_LANE[3:0]$  $3$  $0$  $R04500h$  $$  $RW$  $4h$  $Select Initial Multiple Frequency.$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R04504h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$TRX_RXCLK_SEL_LANE$  $30$  $30$  $R04504h$  $$  $RW$  $0h$  $Select PLL Source For Rx$
$$train_rx_sel_bits_lane$  $29$  $29$  $R04504h$  $$  $RW$  $1h$  $Select Rx Data Bus Width For Tx Training$
$$ND$  $28$  $3$  $R04504h$  $$  $RW$  $0h$  $$
$$rx_data_width_lane[1:0]$  $2$  $1$  $R04504h$  $$  $RW$  $0h$  $Rx Data Width$
$$RX_PAM2_EN_LANE$  $0$  $0$  $R04504h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx PAM2 Enable$
$$reserved_input_rx_lane[15:0]$  $31$  $16$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reserved Input$
$$reserved_input_rx_fm_reg_lane$  $15$  $15$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Reserved_input_rx From Register$
$$PHY_GEN_RX_LANE[5:0]$  $14$  $9$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $PHY Rx Speed Generation$
$$phy_gen_rx_fm_reg_lane$  $8$  $8$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Phy_gen_rx From Register$
$$rx_acjtag_hyst_lane[2:0]$  $7$  $5$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Acjtage Hyst$
$$rx_acjtag_hyst_fm_reg_lane$  $4$  $4$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Force Value Of Rx_acjtag_hyst From Register$
$$ND$  $3$  $3$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$reset_core_fm_pipe_rx_lane$  $2$  $2$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx Reset Core From Pipe$
$$pu_rx_lane$  $1$  $1$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Power Up Rx$
$$pu_rx_fm_reg_lane$  $0$  $0$  $R04508h$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Pu_rx From Register$
$$ND$  $31$  $31$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_dc_term_en_lane$  $29$  $29$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Enable Analog Dc Termination During Normal Function Model$
$$ND$  $28$  $28$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$rx_dc_term_en_fm_reg_lane$  $24$  $24$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Using Register Rx_dc_term_en_lane$
$$ana_rx_dn2floop_lane[3:0]$  $23$  $20$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop$
$$ana_rx_up2floop_lane[3:0]$  $19$  $16$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop$
$$ana_rx_dn2floop_fm_reg_lane$  $15$  $15$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX DN Indicator To Frequency Loop From Register$
$$ana_rx_up2floop_fm_reg_lane$  $14$  $14$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Analog RX UP Indicator To Frequency Loop From Register$
$$rx_acjtag_initn_fm_reg_lane$  $13$  $13$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initn From Register$
$$rx_acjtag_initn_lane$  $12$  $12$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initn$
$$rx_acjtag_initp_fm_reg_lane$  $11$  $11$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_initp From Register$
$$rx_acjtag_initp_lane$  $10$  $10$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtage Initp$
$$rx_acjtag_mode_fm_reg_lane$  $9$  $9$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_acjtag_mode From Register$
$$rx_acjtag_mode_lane$  $8$  $8$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Acjtag Mode$
$$RX_INIT_LANE$  $7$  $7$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$rx_init_fm_reg_lane$  $6$  $6$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_init From Register$
$$SYNC_DET_EN_LANE$  $5$  $5$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Sync Detect Enable.$
$$sync_det_en_fm_reg_lane$  $4$  $4$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Sync_det_en From Register$
$$rx_train_enable_lane$  $3$  $3$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Training Enable$
$$rx_train_enable_fm_reg_lane$  $2$  $2$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Force Value Of Rx_train_enable From Register$
$$rx_hiz_lane$  $1$  $1$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx High-Z$
$$rx_hiz_fm_reg_lane$  $0$  $0$  $R0450Ch$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_hiz From Register$
$$rx_acjtag_dcbias_lane[2:0]$  $31$  $29$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtag Dc Bias Selection$
$$rx_acjtag_dcbias_fm_reg_lane$  $28$  $28$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Using Register Rx_acjtag_dcbias_lane$
$$packet_sync_en_lane$  $27$  $27$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Packet Sync Enable$
$$packet_sync_en_fm_reg_lane$  $26$  $26$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Packet_sync_en From Register$
$$ND$  $25$  $25$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$rx_acjtag_init_clk_lane$  $24$  $24$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Init Clock$
$$rx_acjtag_init_clk_fm_reg_lane$  $23$  $23$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_init_clk From Register$
$$pu_sq_lane$  $22$  $22$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Power Up SQ$
$$pu_sq_fm_reg_lane$  $21$  $21$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Pu_sq From Register$
$$ND$  $20$  $11$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ana_rx_sq_out_lane$  $10$  $10$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Sq Output$
$$ana_rx_sq_out_fm_reg_lane$  $9$  $9$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Ana_rx_sq_out From Register$
$$ND$  $8$  $8$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$eye_open_en_lane$  $6$  $6$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Eye Open Enable$
$$eye_open_en_fm_reg_lane$  $5$  $5$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Eye_open_en From Register$
$$rx_acjtag_ac_fm_reg_lane$  $4$  $4$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_ac From Register$
$$rx_acjtag_ac_lane$  $3$  $3$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage AC$
$$rx_acjtag_en_fm_reg_lane$  $2$  $2$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Force Value Of Rx_acjtag_en From Register$
$$rx_acjtag_en_lane$  $1$  $1$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $Rx Acjtage Enable$
$$ND$  $0$  $0$  $R04510h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_rx_rd_lane[5:0]$  $31$  $26$  $R04514h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $Rx GEN Value Read$
$$ND$  $25$  $16$  $R04514h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$pin_phy_gen_max_rx_rd_lane[5:0]$  $15$  $10$  $R04514h$  $Speed Control Rx Lane Register 1$  $R$  $Vh$  $Rx GEN Max Value Read$
$$ND$  $9$  $9$  $R04514h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$phy_gen_max_rx_fm_reg_lane$  $8$  $8$  $R04514h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $Force Value Of Phy_gen_max_rx From Register$
$$phy_gen_max_rx_lane[5:0]$  $7$  $2$  $R04514h$  $Speed Control Rx Lane Register 1$  $RW$  $9h$  $PHY Maximum Rx Speed Generation$
$$ND$  $1$  $0$  $R04514h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $$
$$dig_rx_rsvd0_lane[15:0]$  $31$  $16$  $R04518h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $Digital RX Reserved Register 0$
$$dig_rx_int_rsvd0_lane[15:0]$  $15$  $0$  $R04518h$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Digital RX Internal Reserved Register 0$
$$ND$  $31$  $31$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ana_rxclk_inv_lane$  $30$  $30$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Analog Receiver Data Clock Active High.$
$$pin_rx_clk_on_lane$  $29$  $29$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For PIN_RXDCLK$
$$ND$  $28$  $28$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$frame_sync_det_clk_en_lane$  $27$  $27$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $1h$  $Clock Enable For Frame_sync_det  Clock$
$$rst_frame_sync_det_clk_lane$  $26$  $26$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Software Reset For Frame_sync_de_clk Clock Domain$
$$rxdclk_ah_lane$  $25$  $25$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Receiver Data Clock Active High.$
$$ND$  $24$  $24$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$pt_rx_clk_en_lane$  $22$  $22$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Phytest RX Clock Enable.$
$$rx2tx_lpbk_rx_clk_en_lane$  $21$  $21$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back Clock Enable.$
$$rst_rx2tx_lpbk_rx_clk_lane$  $20$  $20$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back Clock$
$$rst_sq_mcu_clk_lane$  $19$  $19$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset SQ Filter Clock $
$$dtl_floop_clk_off_lane$  $18$  $18$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Off$
$$dtl_floop_clk_en_lane$  $17$  $17$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $DTL Frequency Loop Clock Enable$
$$rx2pll_lpbk_pll_clk_en_lane$  $16$  $16$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To TX Loop Back TX Clock Enable.$
$$rst_rx2pll_lpbk_pll_clk_lane$  $15$  $15$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To TX Loop Back TX Clock$
$$rx2pll_lpbk_rx_clk_en_lane$  $14$  $14$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force RX To PLL Loop Back Rx Clock Enable.$
$$rst_rx2pll_lpbk_rx_clk_lane$  $13$  $13$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Reset RX To PLL Loop Back Rx Clock$
$$ND$  $12$  $11$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$rxdclk_nt_sel_lane[2:0]$  $10$  $8$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Rxdclk_nt_sel From Register Value$
$$ND$  $7$  $7$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$rxdclk_nt_sel_fm_reg_lane$  $6$  $6$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Force Value Of Rxdclk_nt_sel_lane From Register$
$$pin_rxdclk_nt_sel_rd_lane[2:0]$  $5$  $3$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $R$  $Vh$  $PIN_RXDCLK_NT_SEL Read Register$
$$RXDCLK_25M_EN_LANE$  $2$  $2$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_25M$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R0451Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$frame_det_midd_level_lane[1:0]$  $31$  $30$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Middle Level For Frame Detection$
$$frame_det_side_level_lane[1:0]$  $29$  $28$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $3h$  $Side Level For Frame Detection$
$$FRAME_LOCK_SEL_LANE$  $27$  $27$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$good_marker_num_lane[2:0]$  $26$  $24$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Good Frame Marker Number$
$$bad_marker_num_lane[2:0]$  $23$  $21$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $4h$  $Bad Frame Marker Number$
$$ND$  $20$  $12$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$frame_end_sel_lane$  $11$  $11$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Frame End Selection For Frame Detection$
$$FRAME_REALIGN_MODE_LANE$  $10$  $10$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $9$  $9$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Detection Mode$
$$align_stat_rd_req_lane$  $8$  $8$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Align Status Read Request$
$$word_found_lane$  $7$  $7$  $R04520h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Word Align Found Indicator$
$$FRAME_FOUND_LANE$  $6$  $6$  $R04520h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Found Indicator$
$$frame_lock_lane$  $5$  $5$  $R04520h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Lock Indicator$
$$ND$  $4$  $4$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04520h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$frame_align_level_lane[15:0]$  $31$  $16$  $R04524h$  $Frame Sync Detection Reg1$  $R$  $Vh$  $Frame Alignment Level Register Readout$
$$ND$  $15$  $0$  $R04524h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$align_pos_lane[79:64]$  $31$  $16$  $R04528h$  $Frame Sync Detection Reg2$  $R$  $Vh$  $Data Alignment Position$
$$ND$  $15$  $0$  $R04528h$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$align_pos_lane[63:32]$  $31$  $0$  $R0452Ch$  $Frame Sync Detection Reg4$  $R$  $Vh$  $Data Alignment Position$
$$align_pos_lane[31:0]$  $31$  $0$  $R04530h$  $Input Interface Register For Rx Lane7$  $R$  $Vh$  $Data Alignment Position$
$$ND$  $31$  $20$  $R04534h$  $Input Interface Register For Rx Lane7$  $RW$  $0h$  $$
$$ana_rx_ana_rsvd_out_lane[7:0]$  $19$  $12$  $R04534h$  $Input Interface Register For Rx Lane7$  $RW$  $0h$  $Analog Rx Reserved Output$
$$ana_rx_ana_rsvd_out_fm_reg_lane$  $11$  $11$  $R04534h$  $Input Interface Register For Rx Lane7$  $RW$  $0h$  $Force Value Of Ana_rx_ana_rsvd_out From Register$
$$ND$  $10$  $0$  $R04534h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R04538h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$rx_ana_rsvd_out_rd_lane[7:0]$  $23$  $16$  $R04538h$  $Rx Analog Reserved Register0$  $R$  $Vh$  $RX_ANA_RSVD_OUT Value$
$$ND$  $15$  $8$  $R04538h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ana_rx_ana_rsvd_in_lane[7:0]$  $7$  $0$  $R04538h$  $Input Interface Register For Rx Lane3$  $RW$  $f0h$  $Analog RX Reserved PIN Control$
$$margin_offset_lane[6:0]$  $31$  $25$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset$
$$margin_offset_fm_reg_lane$  $24$  $24$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Force$
$$margin_offset_chg_lane$  $23$  $23$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Change$
$$margin_offset_chg_fm_reg_lane$  $22$  $22$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Change Force$
$$margin_type_lane$  $21$  $21$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Type$
$$margin_type_fm_reg_lane$  $20$  $20$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Type Force$
$$margin_en_lane$  $19$  $19$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Enable$
$$margin_en_fm_reg_lane$  $18$  $18$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Enable Force$
$$margin_dir_lane$  $17$  $17$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Direction$
$$margin_dir_fm_reg_lane$  $16$  $16$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Lane Margin Offset Direction Force$
$$ND$  $15$  $15$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$rx_preset_hint_lane[3:0]$  $5$  $2$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Rx Present Hint$
$$rx_preset_hint_fm_reg_lane$  $1$  $1$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $Force Value Of Rx_preset_hint From Register$
$$ND$  $0$  $0$  $R0453Ch$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$rx_sft_rst_chg_rising_isr_lane$  $31$  $31$  $R04540h$  $RX Lane Interrupt Register$  $RW$  $0h$  $RX soft reset rising edge interrupt to MCU$
$$rx_sft_rst_chg_falling_isr_lane$  $30$  $30$  $R04540h$  $RX Lane Interrupt Register$  $RW$  $0h$  $RX soft reset falling interrupt to MCU$
$$frame_lock_isr_lane$  $29$  $29$  $R04540h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Lock Interrupt To MCU$
$$frame_unlock_isr_lane$  $28$  $28$  $R04540h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Frame Unlock Interrupt To MCU$
$$lane_margin_en_isr_lane$  $27$  $27$  $R04540h$  $RX Lane Interrupt Register$  $RW$  $0h$  $Lane Margin Enable Interrupt To MCU$
$$ND$  $26$  $0$  $R04540h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$rx_sft_rst_chg_rising_mask_lane$  $31$  $31$  $R04544h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $RX soft reset rising edge interrupt mask$
$$rx_sft_rst_chg_falling_mask_lane$  $30$  $30$  $R04544h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $RX soft reset falling interrupt mask$
$$frame_lock_mask_lane$  $29$  $29$  $R04544h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Lock Interupt Disable$
$$frame_unlock_mask_lane$  $28$  $28$  $R04544h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Frame Unlock Interupt Disable$
$$lane_margin_en_mask_lane$  $27$  $27$  $R04544h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $Lane Margin Enable Interupt Disable$
$$ND$  $26$  $0$  $R04544h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$RXDATA_LATENCY_REDUCE_EN_LANE$  $28$  $28$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Rx Data Path Latency Reduction Enable$
$$rxd_msb_lsb_swap_lane$  $27$  $27$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of Analog Data MSB LSB Swap$
$$rxdata_gray_code_en_lane$  $26$  $26$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Gray Code Enable$
$$rxdata_pre_code_en_lane$  $25$  $25$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 PRE Code Enable$
$$rxdata_msb_lsb_swap_lane$  $24$  $24$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of PIN Data MSB LSB Swap$
$$rxdata_gray_code_en_fm_reg_lane$  $23$  $23$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Gray Code Control From Register$
$$rxdata_pre_code_en_fm_reg_lane$  $22$  $22$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 PRE Code Control From Register$
$$rxdata_pre_code_msb_lsb_swap_lane$  $21$  $21$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receiver PAM4 Symbol Of PRE Code MSB LSB Swap$
$$ND$  $20$  $0$  $R04548h$  $RX Reserved Register$  $RW$  $0h$  $$
$$pin_reserved_output_rx_lane[15:0]$  $31$  $16$  $R0454Ch$  $RX Reserved Register$  $RW$  $0h$  $PIN_RESERVED_OUTPUT_RX Value$
$$pin_reserved_input_rx_rd_lane[15:0]$  $15$  $0$  $R0454Ch$  $RX Lane Interrupt Clear Register1$  $R$  $Vh$  $PIN_RESERVED_INPUT_RX Value$
$$rx_sft_rst_chg_rising_isr_clear_lane$  $31$  $31$  $R04558h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $RX soft reset rising edge interrupt clear$
$$rx_sft_rst_chg_falling_isr_clear_lane$  $30$  $30$  $R04558h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $RX soft reset falling edge interrupt clear$
$$frame_lock_isr_clear_lane$  $29$  $29$  $R04558h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Lock Interrupt Clear$
$$frame_unlock_isr_clear_lane$  $28$  $28$  $R04558h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Frame Unlock Interrupt Clear$
$$lane_margin_en_isr_clear_lane$  $27$  $27$  $R04558h$  $RX Lane Interrupt Clear Register1$  $RW$  $0h$  $Lane Margin Enable Interrupt Clear$
$$ND$  $26$  $0$  $R04558h$  $DTL related register 4$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R0455Ch$  $DTL related register 4$  $RW$  $0h$  $$
$$dtl_clamp_foffs_lane[12:0]$  $12$  $0$  $R0455Ch$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Reset Value$
$$sel_mu_f_lane$  $31$  $31$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $Select Mu Phase Selector And Frequency Selector$
$$dtl_floop_freeze_lane$  $30$  $30$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Loop Freeze$
$$dtl_clamping_triggered_lane$  $29$  $29$  $R04560h$  $DTL related register 0$  $R$  $Vh$  $DTL Frequency Offset Clamping Triggered$
$$rx_ssc_found_lane$  $28$  $28$  $R04560h$  $DTL related register 0$  $R$  $Vh$  $Spread Spectrum Clock Found.$
$$dtl_clamping_en_lane$  $27$  $27$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $DTL Frequency Offset Clamping Enable$
$$dtl_clamping_sel_lane[2:0]$  $26$  $24$  $R04560h$  $DTL related register 0$  $RW$  $6h$  $DTL Frequency Offset Clamping Setting$
$$dtl_clamping_scale_lane$  $23$  $23$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Scale$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio$
$$rx_foffset_extraction_en_lane$  $20$  $20$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Enable.$
$$rx_foffset_extraction_rst_lane$  $19$  $19$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $Receiver Frequency Offset Extraction Reset. $
$$avg_window_lane[1:0]$  $18$  $17$  $R04560h$  $DTL related register 0$  $RW$  $2h$  $Average Window.$
$$rx_foffset_rd_req_lane$  $16$  $16$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $RX Frequency Offset Read Request$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R04560h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R04560h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R04560h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL$
$$clear_dtl_clamping_triggered_lane$  $12$  $12$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $Clear DTL Clamping Status Register$
$$dtl_clamp_rst_mode_lane[1:0]$  $11$  $10$  $R04560h$  $DTL related register 0$  $RW$  $2h$  $DTL Clamping Reset Mode$
$$dtl_clamping_div16_en_lane$  $9$  $9$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $DTL Clamping Value Divided By 16 Enable$
$$ND$  $8$  $8$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $$
$$rx_foffset_ssc_bias_lane[7:0]$  $7$  $0$  $R04560h$  $DTL related register 1$  $RW$  $0h$  $Receiver Frequency Offset Spread Spectrum Clock Bias.$
$$rx_foffset_ready_cnt_lane[3:0]$  $31$  $28$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $SSC Detection Window Count. $
$$rx_foffset_ready_thres_lane[3:0]$  $27$  $24$  $R04564h$  $DTL related register 1$  $RW$  $2h$  $SSC Detection Threshold.$
$$ND$  $23$  $23$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$rx_foffset_ssc_detect_thres_lane[3:0]$  $19$  $16$  $R04564h$  $DTL related register 1$  $RW$  $2h$  $Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. $
$$ND$  $15$  $15$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$init_rxfoffs_lane[12:0]$  $12$  $0$  $R04564h$  $DTL related register 2$  $RW$  $0h$  $Initial RX Frequency Offset$
$$rx_foffset_rdy_lane$  $31$  $31$  $R04568h$  $DTL related register 2$  $R$  $Vh$  $Receiver Frequency Offset Ready.$
$$rx_foffset_rd_lane[12:0]$  $30$  $18$  $R04568h$  $DTL related register 2$  $R$  $Vh$  $Receiver Frequency Offset Read Value.$
$$DTL_STEP_MODE_LANE$  $17$  $17$  $R04568h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode$
$$RX_FOFFSET_DISABLE_LANE$  $16$  $16$  $R04568h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset$
$$dtl_clk_mode_lane[1:0]$  $15$  $14$  $R04568h$  $DTL related register 2$  $RW$  $2h$  $DTL Clock Mode$
$$rx_foffset_extra_m_lane[13:0]$  $13$  $0$  $R04568h$  $DTL related register 3$  $RW$  $064fh$  $RX Frequency Offset Exctraction SSC Frequency. $
$$ND$  $31$  $31$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$pm_dis_timer_sel_lane[5:0]$  $29$  $24$  $R0456Ch$  $DTL related register 3$  $RW$  $bh$  $Nnumber Of Frames, Each Frame Is 4 DTL Clock$
$$pm_auto_ctrl_en_lane$  $23$  $23$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $1: Enable Pattern Match Enable Control Feature.$
$$pm_dis_timer_on_lane$  $22$  $22$  $R0456Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0]$
$$pm_en_timer_on_lane$  $21$  $21$  $R0456Ch$  $DTL related register 3$  $RW$  $1h$  $1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0]$
$$pm_en_timer_sel_lane[2:0]$  $20$  $18$  $R0456Ch$  $DTL related register 3$  $RW$  $2h$  $Select Number Of Frames, Each Frame Is 4 DTL Clock$
$$ana_rx_cdr_pattern_en_force_lane$  $17$  $17$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable Force$
$$ana_rx_cdr_pattern_en_lane$  $16$  $16$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $Analog RX CDR Pattern Enable$
$$ND$  $15$  $15$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$rx_extra_ssc_amp_rd_lane[12:0]$  $12$  $0$  $R0456Ch$  $squelch glitch filter control$  $R$  $Vh$  $RX SSC Amplitude Extracted$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R04570h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R04570h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Output Read$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R04570h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Low Pass Filter Output Read$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R04570h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R04570h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R04570h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$sq_detected_gate_en_lane$  $10$  $10$  $R04570h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Gate Enable$
$$sq_detected_during_cal_lane$  $9$  $9$  $R04570h$  $squelch glitch filter control$  $RW$  $1h$  $SQ_DETECTED Value During Power On Sequence Or SQ Calibration$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R04570h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R04570h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R04570h$  $PHYtest Rx Control Register 0$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$PT_RX_EN_MODE_LANE[1:0]$  $31$  $30$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $10h$  $PHY Test RX Pattern Select$
$$PT_RX_EN_LANE$  $23$  $23$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Enable$
$$PT_RX_PHYREADY_FORCE_LANE$  $22$  $22$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_RX_CNT_RST_LANE$  $21$  $21$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$pt_rx_cnt_pause_lane$  $20$  $20$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Pattern Counter Pause$
$$pt_rx_relock_lane$  $19$  $19$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Relock Enable$
$$pt_rx_sync_mode_lane$  $18$  $18$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Sync Mode Select$
$$pt_rx_prbs_load_lane$  $17$  $17$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $1h$  $PRBS Input Select$
$$pt_rx_lock_mode_lane$  $16$  $16$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $1h$  $Lock Mode Selection$
$$pt_rx_prbs_gray_en_lane$  $15$  $15$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PRBS PAM4 Gray Code Enable$
$$pt_rx_prbs_inv_lane$  $14$  $14$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PRBS Pattern Inversion in PHY RX$
$$force_pt_rx_lock_lane$  $13$  $13$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $Force PT Lock Indicator$
$$pt_rx_lock_set_lane$  $12$  $12$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $Force PT Lock Indicator Value$
$$force_pt_rx_prbs_data_set_lane$  $11$  $11$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $Force PHY PRBS Data Selection In TX Train$
$$tx_train_pat_lock_mode_rx_lane$  $10$  $10$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $TX Training Pattern Lock Mode$
$$TX_TRAIN_PAT_SEL_RX_LANE[1:0]$  $9$  $8$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $TX Training Pattern Select For RX PRBS Control$
$$PT_RX_LOCK_CNT_LANE[7:0]$  $7$  $0$  $R04580h$  $PHYtest Rx Control Register 1$  $RW$  $40h$  $PHY Test Pattern Lock Count Threshold$
$$PT_RX_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R04584h$  $PHYtest Rx Control Register 2$  $RW$  $0h$  $User Defined Pattern$
$$PT_RX_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R04588h$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $User Defined Pattern$
$$PT_RX_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $9$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $$
$$PT_TRX_EN_LANE$  $8$  $8$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY Test Enable$
$$PT_RX_RST_LANE$  $7$  $7$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY Test RX Reset$
$$pt_rx_prbs_data_set_lane[1:0]$  $6$  $5$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY PRBS Data Selection In TX Train$
$$prbs_data_detected_rx_lane[1:0]$  $4$  $3$  $R0458Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY PRBS Detected In TX Train$
$$PT_RX_CNT_READY_LANE$  $2$  $2$  $R0458Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY TEST Pattern Count Ready$
$$PT_RX_PASS_LANE$  $1$  $1$  $R0458Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_RX_LOCK_LANE$  $0$  $0$  $R0458Ch$  $PHYtest Rx Control Register 4$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_RX_CNT_LANE[47:32]$  $31$  $16$  $R04590h$  $PHYtest Rx Control Register 4$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $0$  $R04590h$  $PHYtest Rx Control Register 5$  $RW$  $0h$  $$
$$PT_RX_CNT_LANE[31:0]$  $31$  $0$  $R04594h$  $PHYtest Rx Control Register 6$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_RX_ERR_CNT_LANE[47:32]$  $31$  $16$  $R04598h$  $PHYtest Rx Control Register 6$  $R$  $Vh$  $PHY Test Error Count$
$$ND$  $15$  $0$  $R04598h$  $PHYtest Rx Control Register 7$  $RW$  $0h$  $$
$$PT_RX_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0459Ch$  $PHYtest Rx Control Register 8$  $R$  $Vh$  $PHY Test Error Count$
$$PT_RX_CNT_MAX_LANE[47:32]$  $31$  $16$  $R045A0h$  $PHYtest Rx Control Register 8$  $RW$  $ffffh$  $PHY Test Maximum Pattern Count$
$$ND$  $15$  $0$  $R045A0h$  $PHYtest Rx Control Register 9$  $RW$  $0h$  $$
$$PT_RX_CNT_MAX_LANE[31:0]$  $31$  $0$  $R045A4h$  $squelch glitch filter control1$  $RW$  $ffffffffh$  $PHY Test Maximum Pattern Count$
$$int_sq_det_force_lane$  $31$  $31$  $R045A8h$  $squelch glitch filter control1$  $RW$  $0h$  $Internal SQ Detect Force$
$$int_sq_det_lane$  $30$  $30$  $R045A8h$  $squelch glitch filter control1$  $RW$  $0h$  $Internal SQ Detect $
$$ND$  $29$  $0$  $R045A8h$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $$
$$strx_enable_fm_reg_lane$  $7$  $7$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_enable From Register$
$$strx_enable_lane$  $6$  $6$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $Separation Tx/Rx Mode Enable$
$$strx_train_cmd_valid_in_fm_reg_lane$  $5$  $5$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_train_cmd_valid_in From Register$
$$strx_train_cmd_valid_in_lane$  $4$  $4$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $Separation Tx/Rx Mode Train Cmd Valid In$
$$strx_train_coe_valid_in_fm_reg_lane$  $3$  $3$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_train_coe_valid_in From Register$
$$strx_train_coe_valid_in_lane$  $2$  $2$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $Separation Tx/Rx Mode Train Coefficient Valid In$
$$strx_train_field_end_in_fm_reg_lane$  $1$  $1$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $ Force Value Of  strx_train_field_end_in From Register$
$$strx_train_field_end_in_lane$  $0$  $0$  $R045ACh$  $Input Interface Register For Rx Lane5$  $RW$  $0h$  $ Separation Tx/Rx Mode Train Field End In$
$$strx_train_coe_in_lane[31:0]$  $31$  $0$  $R045B0h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $ strx_train_coe_in[31:0]$
$$ND$  $31$  $17$  $R045B4h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $$
$$strx_train_coe_in_fm_reg_lane$  $16$  $16$  $R045B4h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $ Force Value Of  strx_train_coe_in  From Register$
$$strx_train_coe_in_lane[47:32]$  $15$  $0$  $R045B4h$  $Rx To PLL Registers$  $RW$  $0h$  $ strx_train_coe_in[47:16]$
$$ND$  $31$  $25$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$RX2PLL_FREQ_TRAN_EN_LANE$  $24$  $24$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $DTX Rx to PLL Frequency Transfer Enable$
$$rx2pll_fifo_no_stop_lane$  $23$  $23$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Not Stop$
$$rx2pll_fifo_rd_start_point_lane$  $22$  $22$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Read Start Point$
$$rx2pll_fifo_full_lane$  $21$  $21$  $R045B8h$  $Rx To PLL Registers$  $R$  $Vh$  $Far End Loopback FIFO Is Full$
$$rx2pll_fifo_empty_lane$  $20$  $20$  $R045B8h$  $Rx To PLL Registers$  $R$  $Vh$  $Far End Loopback FIFO Is Empty$
$$rx2pll_fifo_status_clear_lane$  $19$  $19$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Status Clear$
$$rx2pll_fifo_full_force_lane$  $18$  $18$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Full Force$
$$rx2pll_fifo_empty_force_lane$  $17$  $17$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $Far End Loopback FIFO Empty Force$
$$rx2pll_fifo_cnt_rd_req_lane$  $16$  $16$  $R045B8h$  $Rx To PLL Registers$  $RW$  $1h$  $Far End Loopback FIFO Count Read Request$
$$ND$  $15$  $13$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$rx2pll_w_fifo_cnt_lane[4:0]$  $12$  $8$  $R045B8h$  $Rx To PLL Registers$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$ND$  $7$  $5$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$rx2pll_r_fifo_cnt_lane[4:0]$  $4$  $0$  $R045B8h$  $DTL related register 5$  $R$  $Vh$  $Far End Loopback FIFO Count In Write Side$
$$ND$  $31$  $19$  $R045BCh$  $DTL related register 5$  $RW$  $0h$  $$
$$rx_foffset_inph_req_lane$  $18$  $18$  $R045BCh$  $DTL related register 5$  $RW$  $0h$  $To Analog RX_FOFFSET_INPH Read Request$
$$rx_foffset_inph_lane[17:0]$  $17$  $0$  $R045BCh$  $MCU Control Register$  $R$  $Vh$  $To Analog RX_FOFFSET_INPH Read Value$
$$mcu_trace_en_lane$  $31$  $31$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $MCU trace buffer enable$
$$mcu_ocds_en_lane$  $30$  $30$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $MCU On Chip Debug Enable$
$$clkcpu_en_lane$  $29$  $29$  $R04600h$  $MCU Control Register$  $R$  $Vh$  $MCU Clock Status$
$$intoccus_mcu_lane$  $28$  $28$  $R04600h$  $MCU Control Register$  $R$  $Vh$  $MCU Interrupt Occurred In Hold Mode$
$$holda_mcu_lane$  $27$  $27$  $R04600h$  $MCU Control Register$  $R$  $Vh$  $MCU  Hold ACK$
$$ND$  $26$  $25$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $$
$$rst_reg_clk_lane$  $24$  $24$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $Reset Lane Control Register$
$$set_int_to_master_mcu_lane$  $23$  $23$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $Set INT to Master MCU$
$$ND$  $22$  $9$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $$
$$mcu_restart_lane$  $8$  $8$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $MCU Restart$
$$mcu_id_lane[7:0]$  $7$  $0$  $R04600h$  $MCU GPIO Control Register$  $R$  $Vh$  $MCU Lane ID For Each Lane$
$$ND$  $31$  $25$  $R04604h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpo_sel_lane$  $24$  $24$  $R04604h$  $MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_lane[7:0]$  $23$  $16$  $R04604h$  $MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_LANE Control Register$
$$pin_gpo_rd_lane[7:0]$  $15$  $8$  $R04604h$  $MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO Read Back Value$
$$pin_gpi_rd_lane[7:0]$  $7$  $0$  $R04604h$  $Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI Read Back Value$
$$int_enable_all_lane$  $31$  $31$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $1h$  $Overall MCU INT Enable$
$$ND$  $30$  $29$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_lane[4:0]$  $28$  $24$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $23$  $21$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel0_lane[4:0]$  $20$  $16$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $15$  $9$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$line_tag_lane[8:0]$  $8$  $0$  $R04608h$  $Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $21$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$line_tag_sel_lane[4:0]$  $20$  $16$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $15$  $13$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_lane[4:0]$  $12$  $8$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $7$  $5$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel0_lane[4:0]$  $4$  $0$  $R0460Ch$  $Lane System Control$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $31$  $9$  $R04610h$  $Lane System Control$  $RW$  $0h$  $$
$$mcu_sft_rst_trx_en_lane$  $8$  $8$  $R04610h$  $Lane System Control$  $RW$  $0h$  $Enable MCU soft reset when both SFT_RST_NO_REG_RX_LANE and SFT_RST_NO_REG_TX_LANE are set$
$$ND$  $7$  $7$  $R04610h$  $Lane System Control$  $RW$  $0h$  $$
$$INIT_DONE_LANE$  $6$  $6$  $R04610h$  $Lane System Control$  $RW$  $0h$  $MCU Initialization Done$
$$clear_phy_fm_rst_lane$  $5$  $5$  $R04610h$  $Lane System Control$  $RW$  $0h$  $Clear MCU_PHY_FM_RST_LANE Status$
$$phy_fm_rst_lane$  $4$  $4$  $R04610h$  $Lane System Control$  $R$  $Vh$  $PHY SFT_RST_NO_REG_LANE is set$
$$SFT_RST_NO_REG_RX_FM_REG_LANE$  $3$  $3$  $R04610h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection RX$
$$SFT_RST_NO_REG_RX_LANE$  $2$  $2$  $R04610h$  $Lane System Control$  $RW$  $0h$  $Soft Reset LANE$
$$SFT_RST_NO_REG_TX_FM_REG_LANE$  $1$  $1$  $R04610h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection TX$
$$SFT_RST_NO_REG_TX_LANE$  $0$  $0$  $R04610h$  $MCU overall INT Control$  $RW$  $0h$  $Soft Reset LANE$
$$ND$  $31$  $14$  $R04614h$  $MCU overall INT Control$  $RW$  $0h$  $$
$$pin_phy_int_en_lane$  $13$  $13$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $PIN_PHY_INT_OUT Input Enable For Each Lane$
$$mcu_int12_en_lane$  $12$  $12$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT12 Input Enable$
$$mcu_int11_en_lane$  $11$  $11$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT11 Input Enable$
$$mcu_int10_en_lane$  $10$  $10$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT10 Input Enable$
$$mcu_int9_en_lane$  $9$  $9$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT9 Input Enable$
$$mcu_int8_en_lane$  $8$  $8$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT8 Input Enable$
$$mcu_int7_en_lane$  $7$  $7$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT7 Input Enable$
$$mcu_int6_en_lane$  $6$  $6$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT6 Input Enable$
$$mcu_int5_en_lane$  $5$  $5$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT5 Input Enable$
$$mcu_int4_en_lane$  $4$  $4$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT4 Input Enable$
$$mcu_int3_en_lane$  $3$  $3$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT3 Input Enable$
$$mcu_int2_en_lane$  $2$  $2$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT2 Input Enable$
$$mcu_int1_en_lane$  $1$  $1$  $R04614h$  $MCU overall INT Control$  $RW$  $1h$  $MCU INT1 Input Enable$
$$mcu_int0_en_lane$  $0$  $0$  $R04614h$  $ALL MCU int status0$  $RW$  $1h$  $MCU INT0 Input Enable$
$$mcu_isr0_rd_lane[31:0]$  $31$  $0$  $R04618h$  $ALL MCU int status1$  $R$  $Vh$  $MCU ISR status 0$
$$mcu_isr1_rd_lane[31:0]$  $31$  $0$  $R0461Ch$  $Analog Interface Register 0$  $R$  $Vh$  $MCU ISR status 1$
$$ana_reg_dfee_addr_lane[7:0]$  $31$  $24$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register ADDR PIN$
$$ana_reg_dfee_wd_lane[7:0]$  $23$  $16$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WD PIN$
$$ana_reg_dfee_rd_out_lane[7:0]$  $15$  $8$  $R04620h$  $Analog Interface Register 0$  $R$  $Vh$  $DFEE Analog Register RD_OUT Output$
$$ana_reg_dfee_rst_lane$  $7$  $7$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RST PIN$
$$ana_reg_dfee_we_lane$  $6$  $6$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register WE PIN$
$$ana_reg_dfee_re_lane$  $5$  $5$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEE Analog Register RE PIN$
$$ana_reg_dfee_force_lane$  $4$  $4$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $DFEE Analog Register Force$
$$ND$  $3$  $0$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_dfeo_addr_lane[7:0]$  $31$  $24$  $R04624h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register ADDR PIN$
$$ana_reg_dfeo_wd_lane[7:0]$  $23$  $16$  $R04624h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WD PIN$
$$ana_reg_dfeo_rd_out_lane[7:0]$  $15$  $8$  $R04624h$  $Analog Interface Register 0$  $R$  $Vh$  $DFEO Analog Register RD_OUT Output$
$$ana_reg_dfeo_rst_lane$  $7$  $7$  $R04624h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RST PIN$
$$ana_reg_dfeo_we_lane$  $6$  $6$  $R04624h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register WE PIN$
$$ana_reg_dfeo_re_lane$  $5$  $5$  $R04624h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register RE PIN$
$$ana_reg_dfeo_force_lane$  $4$  $4$  $R04624h$  $Analog Interface Register 0$  $RW$  $0h$  $Force DFEO Analog Register Force$
$$ND$  $3$  $0$  $R04624h$  $Lane MCU Status Register 0$  $RW$  $0h$  $$
$$mcu_status0_lane[31:0]$  $31$  $0$  $R04630h$  $Lane MCU Status Register 1$  $RW$  $0h$  $For Firmware Only$
$$mcu_status1_lane[31:0]$  $31$  $0$  $R04634h$  $Lane MCU Status Register 2$  $RW$  $0h$  $For Firmware Only$
$$mcu_status2_lane[31:0]$  $31$  $0$  $R04638h$  $Lane MCU Status Register 3$  $RW$  $0h$  $For Firmware Only$
$$mcu_status3_lane[31:0]$  $31$  $0$  $R0463Ch$  $MCU INT0 Control Register 0$  $RW$  $0h$  $For Firmware Only$
$$int0_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT0$
$$int0_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT0$
$$int0_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling edge INT for INT0$
$$int0_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling edge INT for INT0$
$$int0_int_cmn_irq_en_lane$  $27$  $27$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int0_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT0$
$$int0_trx_train_stop_int_en_lane$  $25$  $25$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT0$
$$int0_rx_train_disable_int_en_lane$  $24$  $24$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT0$
$$int0_lane_margin_en_int_en_lane$  $23$  $23$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT0$
$$int0_tx_train_disable_int_en_lane$  $22$  $22$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT0$
$$int0_refclk_dis_en_int_en_lane$  $21$  $21$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT0$
$$int0_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT0$
$$int0_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT0$
$$int0_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT0$
$$int0_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT0$
$$int0_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT0$
$$int0_pm_others_chg_int_en_lane$  $15$  $15$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT0$
$$int0_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT0$
$$int0_dme_dec_error_int_en_lane$  $13$  $13$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT0$
$$int0_remote_balance_err_int_en_lane$  $12$  $12$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT0$
$$int0_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT0$
$$int0_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT0$
$$int0_tx_train_enable_int_en_lane$  $9$  $9$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT0$
$$int0_rx_train_enable_int_en_lane$  $8$  $8$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT0$
$$int0_frame_lock_int_en_lane$  $7$  $7$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT0$
$$int0_frame_unlock_int_en_lane$  $6$  $6$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT0$
$$int0_timer3_int_en_lane$  $5$  $5$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT0$
$$int0_timer2_int_en_lane$  $4$  $4$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT0$
$$int0_timer1_int_en_lane$  $3$  $3$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT0$
$$int0_timer0_int_en_lane$  $2$  $2$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT0$
$$int0_spd_int_gen_en_lane$  $1$  $1$  $R04640h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT0$
$$int0_pm_chg_int_en_lane$  $0$  $0$  $R04640h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT0$
$$ND$  $31$  $8$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $$
$$int0_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT0$
$$int0_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT0$
$$int0_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT0$
$$int0_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT0$
$$int0_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT0$
$$int0_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT0$
$$int0_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT0$
$$int0_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04644h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT0$
$$int1_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT1$
$$int1_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT1$
$$int1_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling edge INT for INT1$
$$int1_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling edge INT for INT1$
$$int1_int_cmn_irq_en_lane$  $27$  $27$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int1_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT1$
$$int1_trx_train_stop_int_en_lane$  $25$  $25$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT1$
$$int1_rx_train_disable_int_en_lane$  $24$  $24$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT1$
$$int1_lane_margin_en_int_en_lane$  $23$  $23$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT1$
$$int1_tx_train_disable_int_en_lane$  $22$  $22$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT1$
$$int1_refclk_dis_en_int_en_lane$  $21$  $21$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT1$
$$int1_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT1$
$$int1_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT1$
$$int1_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT1$
$$int1_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT1$
$$int1_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT1$
$$int1_pm_others_chg_int_en_lane$  $15$  $15$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT1$
$$int1_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT1$
$$int1_dme_dec_error_int_en_lane$  $13$  $13$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT1$
$$int1_remote_balance_err_int_en_lane$  $12$  $12$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT1$
$$int1_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT1$
$$int1_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT1$
$$int1_tx_train_enable_int_en_lane$  $9$  $9$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT1$
$$int1_rx_train_enable_int_en_lane$  $8$  $8$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT1$
$$int1_frame_lock_int_en_lane$  $7$  $7$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT1$
$$int1_frame_unlock_int_en_lane$  $6$  $6$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT1$
$$int1_timer3_int_en_lane$  $5$  $5$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT1$
$$int1_timer2_int_en_lane$  $4$  $4$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT1$
$$int1_timer1_int_en_lane$  $3$  $3$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT1$
$$int1_timer0_int_en_lane$  $2$  $2$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT1$
$$int1_spd_int_gen_en_lane$  $1$  $1$  $R04648h$  $MCU INT1 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT1$
$$int1_pm_chg_int_en_lane$  $0$  $0$  $R04648h$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT1$
$$ND$  $31$  $8$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $$
$$int1_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT1$
$$int1_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT1$
$$int1_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT1$
$$int1_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT1$
$$int1_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT1$
$$int1_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT1$
$$int1_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT1$
$$int1_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0464Ch$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT1$
$$int2_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT2$
$$int2_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT2$
$$int2_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT2$
$$int2_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT2$
$$int2_int_cmn_irq_en_lane$  $27$  $27$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int2_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT2$
$$int2_trx_train_stop_int_en_lane$  $25$  $25$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT2$
$$int2_rx_train_disable_int_en_lane$  $24$  $24$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT2$
$$int2_lane_margin_en_int_en_lane$  $23$  $23$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT2$
$$int2_tx_train_disable_int_en_lane$  $22$  $22$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT2$
$$int2_refclk_dis_en_int_en_lane$  $21$  $21$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT2$
$$int2_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT2$
$$int2_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT2$
$$int2_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT2$
$$int2_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT2$
$$int2_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT2$
$$int2_pm_others_chg_int_en_lane$  $15$  $15$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT2$
$$int2_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT2$
$$int2_dme_dec_error_int_en_lane$  $13$  $13$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT2$
$$int2_remote_balance_err_int_en_lane$  $12$  $12$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT2$
$$int2_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT2$
$$int2_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT2$
$$int2_tx_train_enable_int_en_lane$  $9$  $9$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2$
$$int2_rx_train_enable_int_en_lane$  $8$  $8$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT2$
$$int2_frame_lock_int_en_lane$  $7$  $7$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT2$
$$int2_frame_unlock_int_en_lane$  $6$  $6$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT2$
$$int2_timer3_int_en_lane$  $5$  $5$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT2$
$$int2_timer2_int_en_lane$  $4$  $4$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT2$
$$int2_timer1_int_en_lane$  $3$  $3$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT2$
$$int2_timer0_int_en_lane$  $2$  $2$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT2$
$$int2_spd_int_gen_en_lane$  $1$  $1$  $R04650h$  $MCU INT2 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT2$
$$int2_pm_chg_int_en_lane$  $0$  $0$  $R04650h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT2$
$$ND$  $31$  $8$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $$
$$int2_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT2$
$$int2_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT2$
$$int2_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT2$
$$int2_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT2$
$$int2_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT2$
$$int2_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT2$
$$int2_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT2$
$$int2_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04654h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT2$
$$int3_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT3$
$$int3_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT3$
$$int3_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling edge INT for INT3$
$$int3_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling edge INT for INT3$
$$int3_int_cmn_irq_en_lane$  $27$  $27$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int3_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT3$
$$int3_trx_train_stop_int_en_lane$  $25$  $25$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT3$
$$int3_rx_train_disable_int_en_lane$  $24$  $24$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT3$
$$int3_lane_margin_en_int_en_lane$  $23$  $23$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT3$
$$int3_tx_train_disable_int_en_lane$  $22$  $22$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT3$
$$int3_refclk_dis_en_int_en_lane$  $21$  $21$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT3$
$$int3_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT3$
$$int3_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT3$
$$int3_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT3$
$$int3_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT3$
$$int3_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT3$
$$int3_pm_others_chg_int_en_lane$  $15$  $15$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT3$
$$int3_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT3$
$$int3_dme_dec_error_int_en_lane$  $13$  $13$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT3$
$$int3_remote_balance_err_int_en_lane$  $12$  $12$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT3$
$$int3_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT3$
$$int3_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT3$
$$int3_tx_train_enable_int_en_lane$  $9$  $9$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT3$
$$int3_rx_train_enable_int_en_lane$  $8$  $8$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT3$
$$int3_frame_lock_int_en_lane$  $7$  $7$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT3$
$$int3_frame_unlock_int_en_lane$  $6$  $6$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT3$
$$int3_timer3_int_en_lane$  $5$  $5$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT3$
$$int3_timer2_int_en_lane$  $4$  $4$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT3$
$$int3_timer1_int_en_lane$  $3$  $3$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT3$
$$int3_timer0_int_en_lane$  $2$  $2$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT3$
$$int3_spd_int_gen_en_lane$  $1$  $1$  $R04658h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT3$
$$int3_pm_chg_int_en_lane$  $0$  $0$  $R04658h$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT3$
$$ND$  $31$  $8$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $$
$$int3_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT3$
$$int3_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT3$
$$int3_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT3$
$$int3_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT3$
$$int3_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT3$
$$int3_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT3$
$$int3_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT3$
$$int3_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0465Ch$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT3$
$$int4_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT4$
$$int4_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT4$
$$int4_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT4$
$$int4_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT4$
$$int4_int_cmn_irq_en_lane$  $27$  $27$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int4_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT4$
$$int4_trx_train_stop_int_en_lane$  $25$  $25$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT4$
$$int4_rx_train_disable_int_en_lane$  $24$  $24$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT4$
$$int4_lane_margin_en_int_en_lane$  $23$  $23$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT4$
$$int4_tx_train_disable_int_en_lane$  $22$  $22$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT4$
$$int4_refclk_dis_en_int_en_lane$  $21$  $21$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT 4$
$$int4_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT4$
$$int4_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT4$
$$int4_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $.$
$$int4_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT4$
$$int4_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT4$
$$int4_pm_others_chg_int_en_lane$  $15$  $15$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT4$
$$int4_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT4$
$$int4_dme_dec_error_int_en_lane$  $13$  $13$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT4$
$$int4_remote_balance_err_int_en_lane$  $12$  $12$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT4$
$$int4_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT4$
$$int4_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT4$
$$int4_tx_train_enable_int_en_lane$  $9$  $9$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT4$
$$int4_rx_train_enable_int_en_lane$  $8$  $8$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT4$
$$int4_frame_lock_int_en_lane$  $7$  $7$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT4$
$$int4_frame_unlock_int_en_lane$  $6$  $6$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT4$
$$int4_timer3_int_en_lane$  $5$  $5$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT4$
$$int4_timer2_int_en_lane$  $4$  $4$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT4$
$$int4_timer1_int_en_lane$  $3$  $3$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT4$
$$int4_timer0_int_en_lane$  $2$  $2$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT4$
$$int4_spd_int_gen_en_lane$  $1$  $1$  $R04660h$  $MCU INT3 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT4$
$$int4_pm_chg_int_en_lane$  $0$  $0$  $R04660h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT4$
$$ND$  $31$  $8$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $$
$$int4_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT4$
$$int4_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT4$
$$int4_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT4$
$$int4_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT4$
$$int4_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT4$
$$int4_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT4$
$$int4_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT4$
$$int4_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04664h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT4$
$$int5_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT5$
$$int5_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT5$
$$int5_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT5$
$$int5_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT5$
$$int5_int_cmn_irq_en_lane$  $27$  $27$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int5_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT5$
$$int5_trx_train_stop_int_en_lane$  $25$  $25$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT5$
$$int5_rx_train_disable_int_en_lane$  $24$  $24$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT5$
$$int5_lane_margin_en_int_en_lane$  $23$  $23$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT5$
$$int5_tx_train_disable_int_en_lane$  $22$  $22$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT5$
$$int5_refclk_dis_en_int_en_lane$  $21$  $21$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT5$
$$int5_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT5$
$$int5_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT5$
$$int5_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT5$
$$int5_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT5$
$$int5_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT5$
$$int5_pm_others_chg_int_en_lane$  $15$  $15$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT5$
$$int5_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT5$
$$int5_dme_dec_error_int_en_lane$  $13$  $13$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT5$
$$int5_remote_balance_err_int_en_lane$  $12$  $12$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT5$
$$int5_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT5$
$$int5_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT5$
$$int5_tx_train_enable_int_en_lane$  $9$  $9$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT5$
$$int5_rx_train_enable_int_en_lane$  $8$  $8$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT5$
$$int5_frame_lock_int_en_lane$  $7$  $7$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT5$
$$int5_frame_unlock_int_en_lane$  $6$  $6$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT5$
$$int5_timer3_int_en_lane$  $5$  $5$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT5$
$$int5_timer2_int_en_lane$  $4$  $4$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT5$
$$int5_timer1_int_en_lane$  $3$  $3$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT5$
$$int5_timer0_int_en_lane$  $2$  $2$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT5$
$$int5_spd_int_gen_en_lane$  $1$  $1$  $R04668h$  $MCU INT5 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT5$
$$int5_pm_chg_int_en_lane$  $0$  $0$  $R04668h$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT5$
$$ND$  $31$  $8$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $$
$$int5_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT5$
$$int5_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT5$
$$int5_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT5$
$$int5_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT5$
$$int5_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT5$
$$int5_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT5$
$$int5_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT5$
$$int5_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0466Ch$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT5$
$$int6_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT6$
$$int6_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT6$
$$int6_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT6$
$$int6_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT6$
$$int6_int_cmn_irq_en_lane$  $27$  $27$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int6_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT6$
$$int6_trx_train_stop_int_en_lane$  $25$  $25$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT6$
$$int6_rx_train_disable_int_en_lane$  $24$  $24$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT6$
$$int6_lane_margin_en_int_en_lane$  $23$  $23$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT6$
$$int6_tx_train_disable_int_en_lane$  $22$  $22$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT6$
$$int6_refclk_dis_en_int_en_lane$  $21$  $21$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT6$
$$int6_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT6$
$$int6_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT6$
$$int6_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT6$
$$int6_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT6$
$$int6_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT6$
$$int6_pm_others_chg_int_en_lane$  $15$  $15$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT6$
$$int6_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT6$
$$int6_dme_dec_error_int_en_lane$  $13$  $13$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT6$
$$int6_remote_balance_err_int_en_lane$  $12$  $12$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT6$
$$int6_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT6$
$$int6_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT6$
$$int6_tx_train_enable_int_en_lane$  $9$  $9$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT6$
$$int6_rx_train_enable_int_en_lane$  $8$  $8$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT6$
$$int6_frame_lock_int_en_lane$  $7$  $7$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT6$
$$int6_frame_unlock_int_en_lane$  $6$  $6$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT6$
$$int6_timer3_int_en_lane$  $5$  $5$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT6$
$$int6_timer2_int_en_lane$  $4$  $4$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT6$
$$int6_timer1_int_en_lane$  $3$  $3$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT6$
$$int6_timer0_int_en_lane$  $2$  $2$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT6$
$$int6_spd_int_gen_en_lane$  $1$  $1$  $R04670h$  $MCU INT6 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT6$
$$int6_pm_chg_int_en_lane$  $0$  $0$  $R04670h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT6$
$$ND$  $31$  $8$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $$
$$int6_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT6$
$$int6_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT6$
$$int6_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT6$
$$int6_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT6$
$$int6_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT6$
$$int6_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT6$
$$int6_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT6$
$$int6_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04674h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT6$
$$int7_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT7$
$$int7_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT7$
$$int7_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT7$
$$int7_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT7$
$$int7_int_cmn_irq_en_lane$  $27$  $27$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int7_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT7$
$$int7_trx_train_stop_int_en_lane$  $25$  $25$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT7$
$$int7_rx_train_disable_int_en_lane$  $24$  $24$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT7$
$$int7_lane_margin_en_int_en_lane$  $23$  $23$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT7$
$$int7_tx_train_disable_int_en_lane$  $22$  $22$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT7$
$$int7_refclk_dis_en_int_en_lane$  $21$  $21$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT7$
$$int7_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT7$
$$int7_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT7$
$$int7_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT7$
$$int7_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT7$
$$int7_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT7$
$$int7_pm_others_chg_int_en_lane$  $15$  $15$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT7$
$$int7_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT7$
$$int7_dme_dec_error_int_en_lane$  $13$  $13$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT7$
$$int7_remote_balance_err_int_en_lane$  $12$  $12$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT7$
$$int7_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT7$
$$int7_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT7$
$$int7_tx_train_enable_int_en_lane$  $9$  $9$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT7$
$$int7_rx_train_enable_int_en_lane$  $8$  $8$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT7$
$$int7_frame_lock_int_en_lane$  $7$  $7$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT7$
$$int7_frame_unlock_int_en_lane$  $6$  $6$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT7$
$$int7_timer3_int_en_lane$  $5$  $5$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT7$
$$int7_timer2_int_en_lane$  $4$  $4$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT7$
$$int7_timer1_int_en_lane$  $3$  $3$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT7$
$$int7_timer0_int_en_lane$  $2$  $2$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT7$
$$int7_spd_int_gen_en_lane$  $1$  $1$  $R04678h$  $MCU INT7 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT7$
$$int7_pm_chg_int_en_lane$  $0$  $0$  $R04678h$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT7$
$$ND$  $31$  $8$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $$
$$int7_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT7$
$$int7_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT7$
$$int7_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT7$
$$int7_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT7$
$$int7_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT7$
$$int7_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT7$
$$int7_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT7$
$$int7_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0467Ch$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT7$
$$int8_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT8$
$$int8_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT8$
$$int8_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT8$
$$int8_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT8$
$$int8_int_cmn_irq_en_lane$  $27$  $27$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int8_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT8$
$$int8_trx_train_stop_int_en_lane$  $25$  $25$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT8$
$$int8_rx_train_disable_int_en_lane$  $24$  $24$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT8$
$$int8_lane_margin_en_int_en_lane$  $23$  $23$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT8$
$$int8_tx_train_disable_int_en_lane$  $22$  $22$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT8$
$$int8_refclk_dis_en_int_en_lane$  $21$  $21$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT8$
$$int8_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT8$
$$int8_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT8$
$$int8_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT8$
$$int8_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT8$
$$int8_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT8$
$$int8_pm_others_chg_int_en_lane$  $15$  $15$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT8$
$$int8_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT8$
$$int8_dme_dec_error_int_en_lane$  $13$  $13$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT8$
$$int8_remote_balance_err_int_en_lane$  $12$  $12$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT8$
$$int8_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT8$
$$int8_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT8$
$$int8_tx_train_enable_int_en_lane$  $9$  $9$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT8$
$$int8_rx_train_enable_int_en_lane$  $8$  $8$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT8$
$$int8_frame_lock_int_en_lane$  $7$  $7$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT8$
$$int8_frame_unlock_int_en_lane$  $6$  $6$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT8$
$$int8_timer3_int_en_lane$  $5$  $5$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT8$
$$int8_timer2_int_en_lane$  $4$  $4$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT8$
$$int8_timer1_int_en_lane$  $3$  $3$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT8$
$$int8_timer0_int_en_lane$  $2$  $2$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT8$
$$int8_spd_int_gen_en_lane$  $1$  $1$  $R04680h$  $MCU INT0 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT8$
$$int8_pm_chg_int_en_lane$  $0$  $0$  $R04680h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT8$
$$ND$  $31$  $8$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $$
$$int8_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT8$
$$int8_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT8$
$$int8_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT8$
$$int8_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT8$
$$int8_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT8$
$$int8_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT8$
$$int8_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT8$
$$int8_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04684h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT8$
$$int9_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT9$
$$int9_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT9$
$$int9_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT9$
$$int9_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT9$
$$int9_int_cmn_irq_en_lane$  $27$  $27$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int9_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT9$
$$int9_trx_train_stop_int_en_lane$  $25$  $25$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT9$
$$int9_rx_train_disable_int_en_lane$  $24$  $24$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT9$
$$int9_lane_margin_en_int_en_lane$  $23$  $23$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT9$
$$int9_tx_train_disable_int_en_lane$  $22$  $22$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT9$
$$int9_refclk_dis_en_int_en_lane$  $21$  $21$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT9$
$$int9_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT9$
$$int9_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT9$
$$int9_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT9$
$$int9_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT9$
$$int9_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT9$
$$int9_pm_others_chg_int_en_lane$  $15$  $15$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT9$
$$int9_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT9$
$$int9_dme_dec_error_int_en_lane$  $13$  $13$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT9$
$$int9_remote_balance_err_int_en_lane$  $12$  $12$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT9$
$$int9_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT9$
$$int9_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT9$
$$int9_tx_train_enable_int_en_lane$  $9$  $9$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT9$
$$int9_rx_train_enable_int_en_lane$  $8$  $8$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT9$
$$int9_frame_lock_int_en_lane$  $7$  $7$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT9$
$$int9_frame_unlock_int_en_lane$  $6$  $6$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT9$
$$int9_timer3_int_en_lane$  $5$  $5$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT9$
$$int9_timer2_int_en_lane$  $4$  $4$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT9$
$$int9_timer1_int_en_lane$  $3$  $3$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT9$
$$int9_timer0_int_en_lane$  $2$  $2$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT9$
$$int9_spd_int_gen_en_lane$  $1$  $1$  $R04688h$  $MCU INT9 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT9$
$$int9_pm_chg_int_en_lane$  $0$  $0$  $R04688h$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT9$
$$ND$  $31$  $8$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $$
$$int9_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT9$
$$int9_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT9$
$$int9_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT9$
$$int9_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT9$
$$int9_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT9$
$$int9_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT9$
$$int9_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT9$
$$int9_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0468Ch$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT9$
$$int10_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT10$
$$int10_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT10$
$$int10_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT10$
$$int10_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT10$
$$int10_int_cmn_irq_en_lane$  $27$  $27$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int10_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT10$
$$int10_trx_train_stop_int_en_lane$  $25$  $25$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT10$
$$int10_rx_train_disable_int_en_lane$  $24$  $24$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT10$
$$int10_lane_margin_en_int_en_lane$  $23$  $23$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT10$
$$int10_tx_train_disable_int_en_lane$  $22$  $22$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT10$
$$int10_refclk_dis_en_int_en_lane$  $21$  $21$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT10$
$$int10_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT10$
$$int10_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT10$
$$int10_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT10$
$$int10_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT10$
$$int10_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT10$
$$int10_pm_others_chg_int_en_lane$  $15$  $15$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT10$
$$int10_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT10$
$$int10_dme_dec_error_int_en_lane$  $13$  $13$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT10$
$$int10_remote_balance_err_int_en_lane$  $12$  $12$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT10$
$$int10_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT10$
$$int10_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT10$
$$int10_tx_train_enable_int_en_lane$  $9$  $9$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT10$
$$int10_rx_train_enable_int_en_lane$  $8$  $8$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT10$
$$int10_frame_lock_int_en_lane$  $7$  $7$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT10$
$$int10_frame_unlock_int_en_lane$  $6$  $6$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT10$
$$int10_timer3_int_en_lane$  $5$  $5$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT10$
$$int10_timer2_int_en_lane$  $4$  $4$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT10$
$$int10_timer1_int_en_lane$  $3$  $3$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT10$
$$int10_timer0_int_en_lane$  $2$  $2$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT10$
$$int10_spd_int_gen_en_lane$  $1$  $1$  $R04690h$  $MCU INT10 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT10$
$$int10_pm_chg_int_en_lane$  $0$  $0$  $R04690h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT10$
$$ND$  $31$  $8$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $$
$$int10_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT10$
$$int10_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT10$
$$int10_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT10$
$$int10_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT10$
$$int10_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT10$
$$int10_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT10$
$$int10_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT10$
$$int10_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04694h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT10$
$$int11_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT11$
$$int11_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT11$
$$int11_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT11$
$$int11_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT11$
$$int11_int_cmn_irq_en_lane$  $27$  $27$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int11_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT11$
$$int11_trx_train_stop_int_en_lane$  $25$  $25$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT11$
$$int11_rx_train_disable_int_en_lane$  $24$  $24$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT11$
$$int11_lane_margin_en_int_en_lane$  $23$  $23$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT11$
$$int11_tx_train_disable_int_en_lane$  $22$  $22$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT11$
$$int11_refclk_dis_en_int_en_lane$  $21$  $21$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT11$
$$int11_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT11$
$$int11_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT11$
$$int11_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT11$
$$int11_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT11$
$$int11_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT11$
$$int11_pm_others_chg_int_en_lane$  $15$  $15$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT11$
$$int11_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT11$
$$int11_dme_dec_error_int_en_lane$  $13$  $13$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT11$
$$int11_remote_balance_err_int_en_lane$  $12$  $12$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT11$
$$int11_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT11$
$$int11_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT11$
$$int11_tx_train_enable_int_en_lane$  $9$  $9$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT11$
$$int11_rx_train_enable_int_en_lane$  $8$  $8$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT11$
$$int11_frame_lock_int_en_lane$  $7$  $7$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT11$
$$int11_frame_unlock_int_en_lane$  $6$  $6$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT11$
$$int11_timer3_int_en_lane$  $5$  $5$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT11$
$$int11_timer2_int_en_lane$  $4$  $4$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT11$
$$int11_timer1_int_en_lane$  $3$  $3$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT11$
$$int11_timer0_int_en_lane$  $2$  $2$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT11$
$$int11_spd_int_gen_en_lane$  $1$  $1$  $R04698h$  $MCU INT11 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT11$
$$int11_pm_chg_int_en_lane$  $0$  $0$  $R04698h$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT11$
$$ND$  $31$  $8$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $$
$$int11_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT11$
$$int11_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT11$
$$int11_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT11$
$$int11_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT11$
$$int11_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT11$
$$int11_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT11$
$$int11_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT11$
$$int11_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R0469Ch$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT11$
$$int12_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for INT12$
$$int12_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable RX soft reset rising edge INT for INT12$
$$int12_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable TX soft reset falling INT for INT12$
$$int12_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable RX soft reset falling INT for INT12$
$$int12_int_cmn_irq_en_lane$  $27$  $27$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$int12_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For INT12$
$$int12_trx_train_stop_int_en_lane$  $25$  $25$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For INT12$
$$int12_rx_train_disable_int_en_lane$  $24$  $24$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for INT12$
$$int12_lane_margin_en_int_en_lane$  $23$  $23$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For INT12$
$$int12_tx_train_disable_int_en_lane$  $22$  $22$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For INT12$
$$int12_refclk_dis_en_int_en_lane$  $21$  $21$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Refclk_dis_en_int For INT12$
$$int12_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For INT12$
$$int12_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For INT12$
$$int12_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For INT12$
$$int12_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For INT12$
$$int12_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For INT12$
$$int12_pm_others_chg_int_en_lane$  $15$  $15$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Pm_others_chg_int For INT12$
$$int12_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For INT12$
$$int12_dme_dec_error_int_en_lane$  $13$  $13$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Dme_dec_error_int For INT12$
$$int12_remote_balance_err_int_en_lane$  $12$  $12$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For INT12$
$$int12_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For INT12$
$$int12_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For INT12$
$$int12_tx_train_enable_int_en_lane$  $9$  $9$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Tx_train_enable_int For INT12$
$$int12_rx_train_enable_int_en_lane$  $8$  $8$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Rx_train_enable_int For INT12$
$$int12_frame_lock_int_en_lane$  $7$  $7$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Frame_lock_int For INT12$
$$int12_frame_unlock_int_en_lane$  $6$  $6$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Frame_unlock_int For INT12$
$$int12_timer3_int_en_lane$  $5$  $5$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer4_int For INT12$
$$int12_timer2_int_en_lane$  $4$  $4$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer3_int For INT12$
$$int12_timer1_int_en_lane$  $3$  $3$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer2_int For INT12$
$$int12_timer0_int_en_lane$  $2$  $2$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Timer1_int For INT12$
$$int12_spd_int_gen_en_lane$  $1$  $1$  $R046A0h$  $MCU INT12 Control Register 0$  $RW$  $0h$  $Enable Spd_int_gen_lane For INT12$
$$int12_pm_chg_int_en_lane$  $0$  $0$  $R046A0h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable Pm_chg_int For INT12$
$$ND$  $31$  $8$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $$
$$int12_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for INT12$
$$int12_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for INT12$
$$int12_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for INT12$
$$int12_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for INT12$
$$int12_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For INT12$
$$int12_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for INT12$
$$int12_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for INT12$
$$int12_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R046A4h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for INT12$
$$ND$  $31$  $5$  $R046A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_lane$  $4$  $4$  $R046A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_lane$  $3$  $3$  $R046A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_lane$  $2$  $2$  $R046A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_lane$  $1$  $1$  $R046A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_lane$  $0$  $0$  $R046A8h$  $MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_lane[15:0]$  $31$  $16$  $R046ACh$  $MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_lane[15:0]$  $15$  $0$  $R046ACh$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_lane[15:0]$  $31$  $16$  $R046B0h$  $MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_lane[15:0]$  $15$  $0$  $R046B0h$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_lane[15:0]$  $31$  $16$  $R046B4h$  $MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_lane[15:0]$  $15$  $0$  $R046B4h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_lane[15:0]$  $31$  $16$  $R046B8h$  $MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_lane[15:0]$  $15$  $0$  $R046B8h$  $MCU Ext Timer Control Register 5$  $RW$  $01h$  $Timer 3 Counter Number$
$$ND$  $31$  $6$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_cmn_isr_lane$  $5$  $5$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $INT Form CMN MCU$
$$ND$  $4$  $4$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$int_timer3_isr_lane$  $3$  $3$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer3 IRQ ISR$
$$int_timer2_isr_lane$  $2$  $2$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer2 IRQ ISR$
$$int_timer1_isr_lane$  $1$  $1$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $Timer1 IRQ ISR$
$$int_timer0_isr_lane$  $0$  $0$  $R046BCh$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer0 IRQ ISR$
$$ND$  $31$  $6$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_cmn_mask_lane$  $5$  $5$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $INT Form CMN MCU Mask$
$$ND$  $4$  $4$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$int_timer3_mask_lane$  $3$  $3$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer3 IRQ Mask$
$$int_timer2_mask_lane$  $2$  $2$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer2 IRQ Mask$
$$int_timer1_mask_lane$  $1$  $1$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $Timer1 IRQ Mask$
$$int_timer0_mask_lane$  $0$  $0$  $R046C0h$  $Lane Memory Control Register 0$  $RW$  $0h$  $Timer0 IRQ Mask$
$$xdata_auto_clear_enable_lane$  $31$  $31$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $1h$  $xdata memory is clear when MCU is enabled$
$$sram_ceb_force_enable_lane$  $30$  $30$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $Force all memory CEB to 0 ( enable )$
$$sram_sd_force_disable_lane$  $29$  $29$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $Force all memory SD (shut down ) to 0 ( Not shou_down )$
$$ND$  $28$  $20$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$iram_rtsel_lane[1:0]$  $19$  $18$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $2h$  $IRAM Read Timing Control$
$$iram_wtsel_lane[1:0]$  $17$  $16$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $1h$  $IRAM Write Timing Control$
$$ND$  $15$  $4$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$xram_rtsel_lane[1:0]$  $3$  $2$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $2h$  $Data Memory Read Timing Control$
$$xram_wtsel_lane[1:0]$  $1$  $0$  $R046C4h$  $Lane Memory Control Register 1$  $RW$  $1h$  $Data Memory Write Timing Control$
$$xdata_clear_done_lane$  $31$  $31$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata memory clear done$
$$xdata_clear_enable_lane$  $30$  $30$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata memory clear enable$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$cache_rtsel_lane[1:0]$  $3$  $2$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $2h$  $Cache Memory Read Timing Control$
$$cache_wtsel_lane[1:0]$  $1$  $0$  $R046C8h$  $MCU Ext Timer Control Register 7$  $RW$  $1h$  $Cache Memory Write Timing Control$
$$ND$  $31$  $8$  $R046CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$timer_2ex_sel_lane[1:0]$  $7$  $6$  $R046CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2EX Input Selection$
$$timer_2_sel_lane[1:0]$  $5$  $4$  $R046CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T2 Input Selection$
$$timer_1_sel_lane[1:0]$  $3$  $2$  $R046CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $MCU Timer T1 Input Selection$
$$timer_0_sel_lane[1:0]$  $1$  $0$  $R046CCh$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $MCU Timer T0 Input Selection$
$$pwm0_en_lane$  $31$  $31$  $R046D0h$  $MCU Ext Timer Control Register 8$  $RW$  $0h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_lane[30:0]$  $30$  $0$  $R046D0h$  $MCU Ext Timer Control Register 9$  $RW$  $ah$  $Timer Clock Block 0 Control$
$$pwm1_en_lane$  $31$  $31$  $R046D4h$  $MCU Ext Timer Control Register 9$  $RW$  $0h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_lane[30:0]$  $30$  $0$  $R046D4h$  $MCU Ext Timer Control Register 10$  $RW$  $ah$  $Timer Clock Block 1 Control$
$$pwm2_en_lane$  $31$  $31$  $R046D8h$  $MCU Ext Timer Control Register 10$  $RW$  $0h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_lane[30:0]$  $30$  $0$  $R046D8h$  $MCU Ext Timer Control Register 11$  $RW$  $ah$  $Timer Clock Block 2 Control$
$$pwm3_en_lane$  $31$  $31$  $R046DCh$  $MCU Ext Timer Control Register 11$  $RW$  $0h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_lane[30:0]$  $30$  $0$  $R046DCh$  $MCU Ext Timer Control Register 12$  $RW$  $ah$  $Timer Clock Block 3 Control$
$$ND$  $31$  $8$  $R046E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$pwm3_clk_sel_lane[1:0]$  $7$  $6$  $R046E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_lane[1:0]$  $5$  $4$  $R046E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_lane[1:0]$  $3$  $2$  $R046E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_lane[1:0]$  $1$  $0$  $R046E0h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$ND$  $31$  $8$  $R046E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$timer3_clk_sel_lane[1:0]$  $7$  $6$  $R046E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_lane[1:0]$  $5$  $4$  $R046E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_lane[1:0]$  $3$  $2$  $R046E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_lane[1:0]$  $1$  $0$  $R046E4h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$mcu_debug3_lane[7:0]$  $31$  $24$  $R046E8h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug2_lane[7:0]$  $23$  $16$  $R046E8h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug1_lane[7:0]$  $15$  $8$  $R046E8h$  $Lane MCU Debug Register 0$  $RW$  $0h$  $For Debug Only$
$$mcu_debug0_lane[7:0]$  $7$  $0$  $R046E8h$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug7_lane[7:0]$  $31$  $24$  $R046ECh$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug6_lane[7:0]$  $23$  $16$  $R046ECh$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug5_lane[7:0]$  $15$  $8$  $R046ECh$  $Lane MCU Debug Register 1$  $RW$  $0h$  $For Debug Only$
$$mcu_debug4_lane[7:0]$  $7$  $0$  $R046ECh$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debugb_lane[7:0]$  $31$  $24$  $R046F0h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debuga_lane[7:0]$  $23$  $16$  $R046F0h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug9_lane[7:0]$  $15$  $8$  $R046F0h$  $Lane MCU Debug Register 2$  $RW$  $0h$  $For Debug Only$
$$mcu_debug8_lane[7:0]$  $7$  $0$  $R046F0h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugf_lane[7:0]$  $31$  $24$  $R046F4h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debuge_lane[7:0]$  $23$  $16$  $R046F4h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugd_lane[7:0]$  $15$  $8$  $R046F4h$  $Lane MCU Debug Register 3$  $RW$  $0h$  $For Debug Only$
$$mcu_debugc_lane[7:0]$  $7$  $0$  $R046F4h$  $Lane MCU Debug Register 4$  $RW$  $0h$  $For Debug Only$
$$mcu_debug_lane[31:0]$  $31$  $0$  $R046F8h$  $Ext INT Control0$  $RW$  $0h$  $For Debug Only$
$$extint_tx_sft_rst_chg_rising_int_en_lane$  $31$  $31$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable TX soft reset rising edge INT for EXT INT$
$$extint_rx_sft_rst_chg_rising_int_en_lane$  $30$  $30$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable RX soft reset rising INT for EXT INT$
$$extint_tx_sft_rst_chg_falling_int_en_lane$  $29$  $29$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable TX soft reset falling INT for EXT INT$
$$extint_rx_sft_rst_chg_falling_int_en_lane$  $28$  $28$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable RX soft reset falling INT for EXT INT$
$$extint_int_cmn_irq_en_lane$  $27$  $27$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Int_cmn_irq$
$$extint_tx_train_if_rsvd_int_en_lane$  $26$  $26$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Tx_train_if_rsvd_int_lane For EXT_INT$
$$extint_trx_train_stop_int_en_lane$  $25$  $25$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Trx_train_stop_int_lane For EXT_INT$
$$extint_rx_train_disable_int_en_lane$  $24$  $24$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Rx_train_disable_int_lane for EXT_INT$
$$extint_lane_margin_en_int_en_lane$  $23$  $23$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enanle Lane_margin_en_int INT For EXT_INT$
$$extint_tx_train_disable_int_en_lane$  $22$  $22$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Tx_train_disable_int_lane For EXT_INT$
$$extint_refclk_dis_en_int_en_lane$  $21$  $21$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Refclk_dis_en_int For EXT_INT$
$$extint_pin_papta_train_enable_int_en_lane$  $20$  $20$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable pin_papta_train_enable_int INT For EXT_INT$
$$extint_pin_papta_train_disable_int_en_lane$  $19$  $19$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable pin_papta_train_disable_int INT For EXT_INT$
$$extint_int_pu_ivref_chg_int_en_lane$  $18$  $18$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Pu_ivref_chg_int For  EXT_INT$
$$extint_dphy_ana_lane_disable_chg_falling_int_en_lane$  $17$  $17$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_falling_int_lane For EXT_INT$
$$extint_dphy_ana_lane_disable_chg_rising_int_en_lane$  $16$  $16$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable dphy_ana_lane_disable_chg_rising_int_lane For EXT_INT$
$$extint_pm_others_chg_int_en_lane$  $15$  $15$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Pm_others_chg_int For  EXT_INT$
$$extint_local_ctrl_field_ready_int_en_lane$  $14$  $14$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable local_ctrl_field_ready_int For EXT_INT$
$$extint_dme_dec_error_int_en_lane$  $13$  $13$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Dme_dec_error_int For  EXT_INT$
$$extint_remote_balance_err_int_en_lane$  $12$  $12$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Remote_balance_err_int_lane For EXT_INT$
$$extint_remote_ctrl_field_valid_mux_int_en_lane$  $11$  $11$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT$
$$extint_remote_status_field_valid_mux_int_en_lane$  $10$  $10$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Remote_status_field_valid_mux_int_lane For EXT_INT$
$$extint_tx_train_enable_int_en_lane$  $9$  $9$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Tx_train_enable_int For  EXT_INT$
$$extint_rx_train_enable_int_en_lane$  $8$  $8$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Rx_train_enable_int For  EXT_INT$
$$extint_frame_lock_int_en_lane$  $7$  $7$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Frame_lock_int For  EXT_INT$
$$extint_frame_unlock_int_en_lane$  $6$  $6$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Frame_unlock_int For  EXT_INT$
$$extint_timer3_int_en_lane$  $5$  $5$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer4_int For  EXT_INT$
$$extint_timer2_int_en_lane$  $4$  $4$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer3_int For  EXT_INT$
$$extint_timer1_int_en_lane$  $3$  $3$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer2_int For  EXT_INT$
$$extint_timer0_int_en_lane$  $2$  $2$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Timer1_int For  EXT_INT$
$$extint_spd_int_gen_en_lane$  $1$  $1$  $R046FCh$  $Ext INT Control0$  $RW$  $0h$  $Enable Spd_int_gen_lane For  EXT_INT$
$$extint_pm_chg_int_en_lane$  $0$  $0$  $R046FCh$  $Ext INT Control1$  $RW$  $0h$  $Enable Pm_chg_int For  EXT_INT$
$$ND$  $31$  $8$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $$
$$extint_int_power_state_valid_chg_rising_int_en_lane$  $7$  $7$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_power_state_valid_chg_rising_int_lane for EXT_INT$
$$extint_pm_pcie_func_chg_int_en_lane$  $6$  $6$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable pm_pcie_func_chg_int_lane for EXT_INT$
$$extint_rx_init_chg_rising_int_en_lane$  $5$  $5$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_rx_init_chg_rising_int_lane for EXT_INT$
$$extint_rx_init_chg_falling_int_en_lane$  $4$  $4$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_rx_init_chg_falling_int_lane for EXT_INT$
$$extint_refclk_dis_chg_rising_int_en_lane$  $3$  $3$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_refclk_dis_chg_rising_int_lane For EXT_INT$
$$extint_refclk_dis_chg_falling_int_en_lane$  $2$  $2$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_refclk_dis_chg_falling_int_lane for EXT_INT$
$$extint_pu_pll_or_chg_rising_int_en_lane$  $1$  $1$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $Enable int_pu_pll_or_chg_rising_int_lane for EXT_INT$
$$extint_pu_pll_or_chg_falling_int_en_lane$  $0$  $0$  $R04700h$  $Analog Interface Register 0$  $RW$  $0h$  $Enable int_pu_pll_or_chg_falling_int_lane for EXT_INT$
$$ana_reg_trx_wd_lane[7:0]$  $31$  $24$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WD PIN$
$$ana_reg_trx_rd_out_lane[7:0]$  $23$  $16$  $R04704h$  $Analog Interface Register 0$  $R$  $Vh$  $TRX Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_trx_rst_lane$  $13$  $13$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RST PIN$
$$ana_reg_trx_we_lane$  $12$  $12$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register WE PIN$
$$ana_reg_trx_re_lane$  $11$  $11$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register RE PIN$
$$ana_reg_trx_force_lane$  $10$  $10$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $TRX Analog Register Force$
$$ana_reg_trx_addr_lane[9:0]$  $9$  $0$  $R04704h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force TRX Analog Register ADDR PIN$
$$ana_reg_pll_ts_wd_lane[7:0]$  $31$  $24$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register WD PIN$
$$ana_reg_pll_ts_rd_out_lane[7:0]$  $23$  $16$  $R04708h$  $Analog PLL TX Interface Register 0$  $R$  $Vh$  $PLL TS Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_ts_rst_lane$  $13$  $13$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register RST PIN$
$$ana_reg_pll_ts_we_lane$  $12$  $12$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register WE PIN$
$$ana_reg_pll_ts_re_lane$  $11$  $11$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register RE PIN$
$$ana_reg_pll_ts_force_lane$  $10$  $10$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $PLL TS Analog Register Force$
$$ND$  $9$  $9$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_ts_addr_lane[8:0]$  $8$  $0$  $R04708h$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL TS Analog Register ADDR PIN$
$$ana_reg_pll_rs_wd_lane[7:0]$  $31$  $24$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register WD PIN$
$$ana_reg_pll_rs_rd_out_lane[7:0]$  $23$  $16$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $R$  $Vh$  $PLL RS Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_rs_rst_lane$  $13$  $13$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register RST PIN$
$$ana_reg_pll_rs_we_lane$  $12$  $12$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register WE PIN$
$$ana_reg_pll_rs_re_lane$  $11$  $11$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $Force PLL RS Analog Register RE PIN$
$$ana_reg_pll_rs_force_lane$  $10$  $10$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $PLL RS Analog Register Force$
$$ND$  $9$  $9$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_pll_rs_addr_lane[8:0]$  $8$  $0$  $R0470Ch$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Force PLL RS Analog Register ADDR PIN$
$$ND$  $31$  $6$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_cmn_isr_clear_lane$  $5$  $5$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $INT Form CMN MCU Clear$
$$ND$  $4$  $4$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$int_timer3_isr_clear_lane$  $3$  $3$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer3 IRQ ISR Clear$
$$int_timer2_isr_clear_lane$  $2$  $2$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer2 IRQ ISR Clear$
$$int_timer1_isr_clear_lane$  $1$  $1$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $Timer1 IRQ ISR Clear$
$$int_timer0_isr_clear_lane$  $0$  $0$  $R04710h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Timer0 IRQ ISR Clear$
$$mcu_wdt_reset_lane$  $31$  $31$  $R04714h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET.$
$$ND$  $30$  $16$  $R04714h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_lane$  $15$  $15$  $R04714h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_lane[14:0]$  $14$  $0$  $R04714h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $400h$  $MCU Watch Dog Timer counter$
$$ND$  $31$  $26$  $R04718h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R04718h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R04718h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R04718h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R0471Ch$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R04720h$  $LANE MCU Address $  $R$  $Vh$  $Xdata Memory Checksum Readback$
$$ND$  $31$  $18$  $R04724h$  $LANE MCU Address $  $RW$  $0h$  $$
$$memaddr_lane[17:0]$  $17$  $0$  $R04724h$  $DFE Control$  $R$  $Vh$  $LANE MCU instruction address read out$
$$dfe_ec_mode_lane$  $31$  $31$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE Eye Check Mode$
$$dfe_ee_mode_lane$  $30$  $30$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE Edge Equalizer Mode$
$$ND$  $29$  $29$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_vref_mode_lane[1:0]$  $27$  $26$  $R04800h$  $DFE Control$  $RW$  $1h$  $VREF Adaptation Mode Select$
$$dfe_tap_refresh_lane$  $25$  $25$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE Tap Refresh $
$$dfe_tap_restore_lane$  $24$  $24$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE Tap Restore$
$$ND$  $23$  $23$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_adapt_adj_vref_dc_en_lane$  $20$  $20$  $R04800h$  $DFE Control$  $RW$  $0h$  $Vref/Voff Adjustment Logic Enable$
$$dfe_adapt_adj_vref_dc_mid_en_lane$  $19$  $19$  $R04800h$  $DFE Control$  $RW$  $0h$  $Vref/Voff Adjustment Logic For Mid Enable$
$$ND$  $18$  $18$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_done_lane$  $17$  $17$  $R04800h$  $DFE Control$  $R$  $Vh$  $DFE Done Flag$
$$dfe_start_lane$  $16$  $16$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE Start$
$$dfe_f0x_mode_lane$  $15$  $15$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE F0X Mode$
$$dfe_adapt_abort_lane$  $14$  $14$  $R04800h$  $DFE Control$  $RW$  $0h$  $Abort DFE Adaptation$
$$dfe_adapt_cont_lane$  $13$  $13$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE Continuous Adaptation Mode$
$$dfe_f0a_mode_lane$  $12$  $12$  $R04800h$  $DFE Control$  $RW$  $1h$  $DFE F0A Mode$
$$dfe_f0k_mode_lane$  $11$  $11$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE F0 Peak Mode$
$$dfe_mmse_mode_lane$  $10$  $10$  $R04800h$  $DFE Control$  $RW$  $1h$  $DFE Adaptation Algorithm$
$$dfe_f0b_mode_lane$  $9$  $9$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE F0B Mode$
$$dfe_f0d_mode_lane$  $8$  $8$  $R04800h$  $DFE Control$  $RW$  $0h$  $DFE F0D Mode$
$$dfe_adapt_splr_en_lane[3:0]$  $7$  $4$  $R04800h$  $DFE Control$  $RW$  $fh$  $DFE Adaptation Sampler Selection$
$$ND$  $3$  $0$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_fir_adapt_hp1_en_lane$  $31$  $31$  $R04804h$  $DFE Control$  $RW$  $0h$  $FIR HP1 Close Loop Adapt Enable$
$$dfe_fir_adapt_hn1_en_lane$  $30$  $30$  $R04804h$  $DFE Control$  $RW$  $0h$  $FIR HN1 Close Loop Adapt Enable$
$$dfe_edge_all_tran_en_lane$  $29$  $29$  $R04804h$  $DFE Control$  $RW$  $0h$  $Edge All Transition Enable$
$$dfe_fir_dn1_msb_tran_adapt_en_lane$  $28$  $28$  $R04804h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For FIR$
$$dfe_fir_dn1_no_tran_adapt_en_lane$  $27$  $27$  $R04804h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable For FIR$
$$dfe_dn1_msb_tran_adapt_en_lane$  $26$  $26$  $R04804h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable$
$$dfe_dn1_no_tran_adapt_en_lane$  $25$  $25$  $R04804h$  $DFE Control$  $RW$  $0h$  $DN1 No Transition Adapt Enable$
$$dfe_f0b_dn1_msb_atran_adapt_en_lane$  $24$  $24$  $R04804h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For F0B$
$$dfe_f0b_dn1_no_tran_adapt_en_lane$  $23$  $23$  $R04804h$  $DFE Control$  $RW$  $1h$  $DN1 No Transition Adapt Enable For F0B$
$$dfe_f0d_dn1_msb_tran_adapt_en_lane$  $22$  $22$  $R04804h$  $DFE Control$  $RW$  $0h$  $Dn1 MSB Transition Adapt Enable For F0D$
$$dfe_f0d_dn1_no_tran_adapt_en_lane$  $21$  $21$  $R04804h$  $DFE Control$  $RW$  $1h$  $DN1 No Transition Adapt Enable For F0D$
$$dfe_cmn_mode_tmb_lane$  $20$  $20$  $R04804h$  $DFE Control$  $RW$  $0h$  $Common Mode Top Mid Bot$
$$dfe_cmn_mode_mlsb_lane$  $19$  $19$  $R04804h$  $DFE Control$  $RW$  $0h$  $Common Mode MSB LSB$
$$dfe_tmb_vld_mode_dc_lane$  $18$  $18$  $R04804h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For DC$
$$dfe_tmb_vld_mode_vref_lane$  $17$  $17$  $R04804h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For VREF$
$$dfe_tmb_vld_mode_f0d_lane$  $16$  $16$  $R04804h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F0D$
$$dfe_tmb_vld_mode_f2_lane$  $15$  $15$  $R04804h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F2$
$$ND$  $14$  $14$  $R04804h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_tmb_vld_mode_f1_lane$  $13$  $13$  $R04804h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F1$
$$dfe_tmb_vld_mode_f0_lane$  $12$  $12$  $R04804h$  $DFE Control$  $RW$  $0h$  $Top Mid Bot Valid Mode For F0$
$$dfe_upper_eo_en_lane$  $11$  $11$  $R04804h$  $DFE Control$  $RW$  $1h$  $F0D Upper Eye Enable$
$$dfe_lower_eo_en_lane$  $10$  $10$  $R04804h$  $DFE Control$  $RW$  $1h$  $F0D Lower Eye Enable$
$$dfe_fbmd_vref_lane$  $9$  $9$  $R04804h$  $DFE Control$  $RW$  $0h$  $VREF Adaptation Feedback Mode$
$$dfe_fbmd_f0_lane$  $8$  $8$  $R04804h$  $DFE Control$  $RW$  $0h$  $DFE F0 Feedback Mode$
$$dfe_fbmd_ds_lane$  $7$  $7$  $R04804h$  $DFE Control$  $RW$  $0h$  $Data/Slicer Feedback Mode$
$$dfe_fbmd_eo_lane$  $6$  $6$  $R04804h$  $DFE Control$  $RW$  $0h$  $Even/Odd Feedback Mode$
$$ND$  $5$  $5$  $R04804h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04804h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_fbmd_f0d_lane$  $3$  $3$  $R04804h$  $DFE Control$  $RW$  $0h$  $F0 Feedback Mode During F0D Adaptation$
$$dfe_fbmd_f0k_lane$  $2$  $2$  $R04804h$  $DFE Control$  $RW$  $1h$  $F0 Feedback Mode During F0K Adaptation$
$$dfe_fbmd_dc_lane$  $1$  $1$  $R04804h$  $DFE Control$  $RW$  $0h$  $DC Feedback Mode$
$$dfe_fbmd_dce_lane$  $0$  $0$  $R04804h$  $DFE Control$  $RW$  $0h$  $Edge DC Feedback Mode$
$$dfe_updated_lane$  $31$  $31$  $R04808h$  $DFE Control$  $R$  $Vh$  $DFE Updated$
$$ND$  $30$  $22$  $R04808h$  $DFE Control$  $RW$  $0h$  $$
$$dfe_update_f_en_lane[5:0]$  $21$  $16$  $R04808h$  $DFE Control$  $RW$  $00h$  $DFE Update Enable For Floating Taps$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R04808h$  $DFE Control$  $RW$  $0000h$  $DFE Tap Adaptation Enable. $
$$ND$  $31$  $31$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_update_vref_mid_en_lane$  $30$  $30$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $VREF Middle Update Enable$
$$ND$  $29$  $29$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_update_hp1_en_lane$  $27$  $27$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $FIR HP1 Update Enable$
$$dfe_update_hn1_en_lane$  $26$  $26$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $FIR HN1 Update Enable$
$$dfe_update_vref_en_lane$  $25$  $25$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $VREF Update Enable$
$$dfe_update_ee_en_lane$  $24$  $24$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $Edge F1P5 Update Enable$
$$dfe_update_dce_en_lane$  $23$  $23$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $Edge DC Update Enable$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC$
$$dfe_tmb_err_en_fir_lane[2:0]$  $21$  $19$  $R0480Ch$  $DFE Control$  $RW$  $7h$  $Top Mid Bot Error Enable For FIR$
$$dfe_tmb_err_en_lane[2:0]$  $18$  $16$  $R0480Ch$  $DFE Control$  $RW$  $7h$  $Top Mid Bot Error Enable$
$$ND$  $15$  $9$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$dfe_dce_ds_sel_lane$  $8$  $8$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $Edge DC Select From Data Or Slicer$
$$dfe_vote_top_bot_outer_lane$  $7$  $7$  $R0480Ch$  $DFE Control$  $RW$  $1h$  $Vote Top Bot On Outer Eye Only$
$$dfe_clr_frac_en_lane[1:0]$  $6$  $5$  $R0480Ch$  $DFE Control$  $RW$  $1h$  $Enable Freg_frac Clear When Switching Sampler$
$$dfe_data_f0_sel_lane$  $4$  $4$  $R0480Ch$  $DFE Control$  $RW$  $1h$  $Set F0 To Be The Following Value When Sampler Selected As Data Path$
$$dfe_float_sel_lane[3:0]$  $3$  $0$  $R0480Ch$  $DFE Control$  $RW$  $1h$  $DFE Floating Tap Select$
$$dfe_track_mode_lane$  $31$  $31$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE Tracking Mode$
$$dfe_dly_sat_f0_lane$  $30$  $30$  $R04810h$  $DFE Control$  $R$  $Vh$  $Delayed Saturation Status, Active High$
$$dfe_dly_sat_vref_lane$  $29$  $29$  $R04810h$  $DFE Control$  $R$  $Vh$  $Delayed Saturation Status, Active High$
$$dfe_lock_lane$  $28$  $28$  $R04810h$  $DFE Control$  $R$  $Vh$  $DFE Lock Indicator$
$$dfe_lock_clr_lane$  $27$  $27$  $R04810h$  $DFE Control$  $RW$  $0h$  $Clear The Lock Flag To 1$
$$dfe_rt_sat_f0_lane$  $26$  $26$  $R04810h$  $DFE Control$  $R$  $Vh$  $DFE Realtime F0 Saturation Flag$
$$dfe_tap_settle_scale_lane[1:0]$  $25$  $24$  $R04810h$  $DFE Control$  $RW$  $0h$  $Select Tap Settling Time Scale Factor$
$$dfe_rt_sat_vref_lane$  $23$  $23$  $R04810h$  $DFE Control$  $R$  $Vh$  $DFE Realtime VREF Saturation Flag$
$$cdr_edge_path_sel_lane$  $22$  $22$  $R04810h$  $DFE Control$  $RW$  $0h$  $Select Which Path To Use For Edge (even) Samplers In Full Rate Mode$
$$dfe_coarse_step_en_lane$  $21$  $21$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE Coarse Step Enable$
$$dfe_fine_step_en_lane$  $20$  $20$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE Fine Step Enable$
$$dfe_dc_coarse_step_en_lane$  $19$  $19$  $R04810h$  $DFE Control$  $RW$  $0h$  $DC Coarse Step Enable$
$$dfe_dc_fine_step_en_lane$  $18$  $18$  $R04810h$  $DFE Control$  $RW$  $0h$  $DC Fine Step Enable$
$$dfe_vref_coarse_step_en_lane$  $17$  $17$  $R04810h$  $DFE Control$  $RW$  $0h$  $VREF Coarse Step Enable$
$$dfe_vref_fine_step_en_lane$  $16$  $16$  $R04810h$  $DFE Control$  $RW$  $0h$  $VREF Fine Step Enable$
$$dfe_f0_coarse_step_en_lane$  $15$  $15$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE F0 Coarse Step Enable$
$$dfe_f0_fine_step_en_lane$  $14$  $14$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE F0 Fine Step Enable$
$$dfe_f0b_coarse_step_en_lane$  $13$  $13$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE F0B Coarse Step Enable$
$$dfe_f0b_fine_step_en_lane$  $12$  $12$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE F0B Fine Step Enable$
$$dfe_f0d_coarse_step_en_lane$  $11$  $11$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE F0D Coarse Step Enable$
$$dfe_f0k_coarse_step_en_lane$  $10$  $10$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE F0K Coarse Step Enable$
$$dfe_rate_mode_lane[1:0]$  $9$  $8$  $R04810h$  $DFE Control$  $RW$  $0h$  $DFE Full Rate Mode$
$$ND$  $7$  $7$  $R04810h$  $DFE Control$  $RW$  $0h$  $$
$$ana_rx_sel_mu_f_lane$  $6$  $6$  $R04810h$  $DFE Control$  $RW$  $1h$  $CDR Mu Select$
$$eye_open_lane[5:0]$  $5$  $0$  $R04810h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Eye Open To PIPE$
$$ND$  $31$  $31$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_fsm_debug_pause_lane$  $30$  $30$  $R04814h$  $Dfe_ctrl Output Override$  $R$  $Vh$  $DFE FSM Debug Pause Flag$
$$dfe_fsm_debug_next_lane$  $29$  $29$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE FSM Debug Mode Next Step Trigger$
$$dfe_fsm_debug_mode_lane$  $28$  $28$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE FSM Debug Mode$
$$dfe_ctrl_pol1_lane[2:0]$  $27$  $25$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_pol0_lane$  $24$  $24$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_fb_sel_lane[7:0]$  $23$  $16$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_splr_lane[2:0]$  $15$  $13$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_pol2_lane[2:0]$  $12$  $10$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_adapt_lane$  $9$  $9$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $Used When DFE_CTRL_BYPASS_LANE = 1$
$$dfe_ctrl_bypass_lane$  $8$  $8$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $DFE Control Bypass$
$$ND$  $7$  $7$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$dfe_dis_lane$  $0$  $0$  $R04814h$  $DFE Timing Control$  $RW$  $0h$  $Disable DFE From Speed Table$
$$ND$  $31$  $30$  $R04818h$  $DFE Timing Control$  $RW$  $0h$  $$
$$dfe_switch_time_lane[9:0]$  $29$  $20$  $R04818h$  $DFE Timing Control$  $RW$  $3fh$  $DFE Switch Time$
$$dfe_pol_lpnum_lane[9:0]$  $19$  $10$  $R04818h$  $DFE Timing Control$  $RW$  $1h$  $Polarity Table Loop Number$
$$dfe_adapt_lpnum_lane[9:0]$  $9$  $0$  $R04818h$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Adapt FSM Loop Number$
$$dfe_en_fm_reg_lane$  $31$  $31$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_EN From Reg$
$$dfe_pat_dis_fm_reg_lane$  $30$  $30$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_PAT_DIS From Reg$
$$dfe_update_dis_fm_reg_lane$  $29$  $29$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Select DFE_UPDATE_DIS From Reg$
$$ND$  $28$  $19$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$dfe_f0x_full_tran_adapt_en_lane$  $18$  $18$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $F0X Full Transition Adapt Enable$
$$dfe_f0x_part_tran_adapt_en_lane$  $17$  $17$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $F0X Part Transition Adapt Enable$
$$dfe_f0x_full_atran_adapt_en_lane$  $16$  $16$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $F0X Full Anti-Transition Adapt Enable$
$$dfe_f0x_part_atran_adapt_en_lane$  $15$  $15$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $F0X Part Anti-Transition Adapt Enable$
$$dfe_f0x_sel_lane[4:0]$  $14$  $10$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE F0X Select$
$$int_dfe_en_lane$  $9$  $9$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $R$  $Vh$  $DFE_EN From PIN Readback$
$$dfe_clk_on_lane$  $8$  $8$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Clock On$
$$ND$  $7$  $7$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable$
$$DFE_EN_LANE$  $4$  $4$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update$
$$reset_dfe_lane$  $2$  $2$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $Reset DFE Functio$
$$dfe_mcu_clk_en_lane$  $1$  $1$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $DFE Use MCU Clock$
$$dfe_clk_off_lane$  $0$  $0$  $R0481Ch$  $DFE To Analog Force$  $RW$  $1h$  $Gate DFE Clock When RX_CLK Is Not Valid$
$$ND$  $31$  $28$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f2_pol_s_force_lane$  $25$  $25$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_d_force_lane$  $24$  $24$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_s_force_lane$  $23$  $23$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_d_force_lane$  $22$  $22$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $21$  $21$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_s_force_lane$  $19$  $19$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_d_force_lane$  $18$  $18$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_en_s_force_lane$  $17$  $17$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f2_pol_en_d_force_lane$  $16$  $16$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f1_pol_en_s_o_force_lane$  $15$  $15$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $14$  $14$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_en_s_e_force_lane$  $13$  $13$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $12$  $12$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_en_d_o_force_lane$  $11$  $11$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $10$  $10$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_en_d_e_force_lane$  $9$  $9$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $8$  $8$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_en_s_force_lane$  $7$  $7$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_dfe_f0_pol_en_d_force_lane$  $6$  $6$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ana_rx_data_slicer_path_switch_o_force_lane$  $5$  $5$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $4$  $4$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_data_slicer_path_switch_e_force_lane$  $3$  $3$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$ND$  $2$  $2$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ana_rx_dfe_floating_sel_force_lane$  $1$  $1$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $Analog Control Force Value$
$$dfe_ctrl_ana_bypass_lane$  $0$  $0$  $R04820h$  $DFE To Analog Override 0$  $RW$  $0h$  $DFE Control To ANA Bypass$
$$ana_pu_dfe_lane$  $31$  $31$  $R04824h$  $DFE To Analog Override 0$  $RW$  $1h$  $Control Analog PU DFE$
$$ana_rx_dfe_f2_pol_en_s_lane$  $30$  $30$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_en_d_lane$  $29$  $29$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_en_s_lane$  $28$  $28$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_en_d_lane$  $27$  $27$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f2_pol_s_lane[2:0]$  $26$  $24$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $23$  $23$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ana_rx_dfe_f2_pol_d_lane[2:0]$  $22$  $20$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_s_lane[2:0]$  $19$  $17$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $16$  $14$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_d_lane[2:0]$  $13$  $11$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $10$  $8$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ana_rx_data_slicer_path_switch_o_lane$  $7$  $7$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $6$  $6$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ana_rx_data_slicer_path_switch_e_lane$  $5$  $5$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $4$  $4$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ana_rx_dfe_floating_sel_lane[3:0]$  $3$  $0$  $R04824h$  $DFE To Analog Override 2$  $RW$  $1h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $31$  $31$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_s_lane[2:0]$  $29$  $27$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f0_pol_d_lane[2:0]$  $26$  $24$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_s_o_lane[2:0]$  $23$  $21$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ana_rx_dfe_f1_pol_en_s_e_lane[2:0]$  $20$  $18$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $17$  $15$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $14$  $12$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_en_d_o_lane[2:0]$  $11$  $9$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $8$  $6$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_en_d_e_lane[2:0]$  $5$  $3$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1$
$$ND$  $2$  $0$  $R04828h$  $DFE Step Size$  $RW$  $0h$  $$
$$dfe_step_fine_dc_lane[3:0]$  $31$  $28$  $R0482Ch$  $DFE Step Size$  $RW$  $6h$  $DC Adaptation Fine Step Size. $
$$dfe_step_accu_dc_lane[3:0]$  $27$  $24$  $R0482Ch$  $DFE Step Size$  $RW$  $8h$  $DC Adaptation Accurate Step Size.$
$$dfe_step_coarse_dc_lane[3:0]$  $23$  $20$  $R0482Ch$  $DFE Step Size$  $RW$  $2h$  $DC Adaptation Coarse Step Size.$
$$dfe_step_coarse_f0_lane[3:0]$  $19$  $16$  $R0482Ch$  $DFE Step Size$  $RW$  $2h$  $DFE F0 Adaptation Coarse Step Size.$
$$dfe_step_coarse_fx1_lane[3:0]$  $15$  $12$  $R0482Ch$  $DFE Step Size$  $RW$  $2h$  $DFE Floating Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_fx2_lane[3:0]$  $11$  $8$  $R0482Ch$  $DFE Step Size$  $RW$  $2h$  $DFE Path Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_eo_up_lane[3:0]$  $7$  $4$  $R0482Ch$  $DFE Step Size$  $RW$  $9h$  $Eye Open Adaptation Coarse Step Size For Up.$
$$dfe_step_coarse_eo_dn_lane[3:0]$  $3$  $0$  $R0482Ch$  $DFE Step Size$  $RW$  $1h$  $Eye Open Adaptation Coarse Step Size For Dn.$
$$dfe_step_fine_f0_lane[3:0]$  $31$  $28$  $R04830h$  $DFE Step Size$  $RW$  $6h$  $DFE F0 Adaptation Fine Step Size.$
$$dfe_step_fine_fx1_lane[3:0]$  $27$  $24$  $R04830h$  $DFE Step Size$  $RW$  $6h$  $DFE Floating Tap Adaptation Fine Step Size.$
$$dfe_step_fine_fx2_lane[3:0]$  $23$  $20$  $R04830h$  $DFE Step Size$  $RW$  $6h$  $DFE Path Tap Adaptation Fine Step Size.$
$$dfe_step_fine_eo_up_lane[3:0]$  $19$  $16$  $R04830h$  $DFE Step Size$  $RW$  $ah$  $Eye Open Adaptation Fine Step Size For Up.$
$$dfe_step_fine_eo_dn_lane[3:0]$  $15$  $12$  $R04830h$  $DFE Step Size$  $RW$  $6h$  $Eye Open Adaptation Fine Step Size For Dn.$
$$dfe_step_accu_f0_lane[3:0]$  $11$  $8$  $R04830h$  $DFE Step Size$  $RW$  $8h$  $DFE F0 Adaptation Accurate Step Size.$
$$dfe_step_accu_fx1_lane[3:0]$  $7$  $4$  $R04830h$  $DFE Step Size$  $RW$  $8h$  $DFE Floating Tap Adaptation Accurate Step Size.$
$$dfe_step_accu_fx2_lane[3:0]$  $3$  $0$  $R04830h$  $DFE Step Size$  $RW$  $8h$  $DFE Path Tap Adaptation Accurate Step Size.$
$$dfe_step_coarse_f0b_lane[3:0]$  $31$  $28$  $R04834h$  $DFE Step Size$  $RW$  $2h$  $F0B Coarse Step Size$
$$dfe_step_fine_f0b_lane[3:0]$  $27$  $24$  $R04834h$  $DFE Step Size$  $RW$  $4h$  $F0B Fine Step Size$
$$dfe_step_accu_f0b_lane[3:0]$  $23$  $20$  $R04834h$  $DFE Step Size$  $RW$  $6h$  $F0B Accurate Step Size$
$$dfe_step_coarse_peak_dn_lane[3:0]$  $19$  $16$  $R04834h$  $DFE Step Size$  $RW$  $9h$  $F0K Down Coarse Step Size$
$$dfe_step_fine_peak_dn_lane[3:0]$  $15$  $12$  $R04834h$  $DFE Step Size$  $RW$  $ah$  $F0K Down Fine Step Size$
$$dfe_step_coarse_peak_up_lane[3:0]$  $11$  $8$  $R04834h$  $DFE Step Size$  $RW$  $1h$  $F0K Up Coarse Step Size$
$$dfe_step_fine_peak_up_lane[3:0]$  $7$  $4$  $R04834h$  $DFE Step Size$  $RW$  $6h$  $F0K up Fine Step Size$
$$dfe_step_coarse_fx3_lane[3:0]$  $3$  $0$  $R04834h$  $DFE Step Size$  $RW$  $2h$  $DFE Sampler Tap Adaptation Coarse Step Size.$
$$dfe_step_coarse_ee_lane[3:0]$  $31$  $28$  $R04838h$  $DFE Step Size$  $RW$  $2h$  $Edge Equalizer Coarse Step Size$
$$dfe_step_fine_ee_lane[3:0]$  $27$  $24$  $R04838h$  $DFE Step Size$  $RW$  $4h$  $Edge Equalizer Fine Step Size$
$$dfe_step_accu_ee_lane[3:0]$  $23$  $20$  $R04838h$  $DFE Step Size$  $RW$  $6h$  $Edge Equalizer Accurate Step Size$
$$dfe_step_coarse_f1_tune_lane[3:0]$  $19$  $16$  $R04838h$  $DFE Step Size$  $RW$  $2h$  $F2 Tune Coarse Step Size$
$$dfe_step_fine_f1_tune_lane[3:0]$  $15$  $12$  $R04838h$  $DFE Step Size$  $RW$  $4h$  $F2 Tune Fine Step Size$
$$dfe_step_accu_f1_tune_lane[3:0]$  $11$  $8$  $R04838h$  $DFE Step Size$  $RW$  $6h$  $F2 Tune Accurate Step Size$
$$dfe_step_fine_fx3_lane[3:0]$  $7$  $4$  $R04838h$  $DFE Step Size$  $RW$  $6h$  $DFE Sampler Tap Adaptation Fine Step Size.$
$$dfe_step_accu_fx3_lane[3:0]$  $3$  $0$  $R04838h$  $DFE Step Size$  $RW$  $8h$  $DFE Sampler Tap Adaptation Accurate Step Size.$
$$ND$  $31$  $30$  $R0483Ch$  $DFE Step Size$  $RW$  $0h$  $$
$$dfe_f1_thresh_tune_lane[5:0]$  $29$  $24$  $R0483Ch$  $DFE Step Size$  $RW$  $0h$  $DFE F2 TUNE Thresh$
$$dfe_step_coarse_fir_lane[3:0]$  $23$  $20$  $R0483Ch$  $DFE Step Size$  $RW$  $2h$  $FIR Coarse Step Size$
$$dfe_step_fine_fir_lane[3:0]$  $19$  $16$  $R0483Ch$  $DFE Step Size$  $RW$  $4h$  $FIR Fine Step Size$
$$dfe_step_accu_fir_lane[3:0]$  $15$  $12$  $R0483Ch$  $DFE Step Size$  $RW$  $4h$  $FIR Accurate Step Size$
$$dfe_step_coarse_vref_lane[3:0]$  $11$  $8$  $R0483Ch$  $DFE Step Size$  $RW$  $2h$  $VREF Coarse Step Size$
$$dfe_step_fine_vref_lane[3:0]$  $7$  $4$  $R0483Ch$  $DFE Step Size$  $RW$  $4h$  $VREF Fine Step Size$
$$dfe_step_accu_vref_lane[3:0]$  $3$  $0$  $R0483Ch$  $$  $RW$  $6h$  $VREF Accurate Step Size$
$$dfe_sat_en_lane[1:0]$  $31$  $30$  $R04840h$  $$  $RW$  $3h$  $DFE Saturate Protection Enable$
$$dfe_sq_en_lane$  $29$  $29$  $R04840h$  $$  $RW$  $1h$  $DFE SQ Enable$
$$dfe_adapt_adj_vref_dc_thresh_1_lane[4:0]$  $28$  $24$  $R04840h$  $$  $RW$  $6h$  $VREF DC Adjustment Threshold1$
$$dfe_sat_hold_lane$  $23$  $23$  $R04840h$  $$  $RW$  $0h$  $DFE F0 Saturate Hold$
$$dfe_couple_tap_mode_lane$  $22$  $22$  $R04840h$  $$  $RW$  $0h$  $DFE Couple Tap Mode$
$$dfe_adapt_adj_vref_dc_thresh_2_lane[5:0]$  $21$  $16$  $R04840h$  $$  $RW$  $12h$  $VREF DC Adjustment Threshold2$
$$dfe_adapt_adj_vref_dc_swap_lane[1:0]$  $15$  $14$  $R04840h$  $$  $RW$  $0h$  $Swap Inc Dec Adjustment$
$$dfe_f1_thresh_tune_en_lane$  $13$  $13$  $R04840h$  $$  $RW$  $1h$  $F1 Thresh Tune Enable$
$$dfe_eo_up_thre_fine_lane[4:0]$  $12$  $8$  $R04840h$  $$  $RW$  $4h$  $Fine UP/DN Voting Threshold In Eye Open Mode For F0$
$$ND$  $7$  $7$  $R04840h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04840h$  $$  $RW$  $0h$  $$
$$dfe_fr_even_sel_lane$  $5$  $5$  $R04840h$  $$  $RW$  $1h$  $DFE Full Rate Even Select$
$$dfe_eo_up_thre_coarse_lane[4:0]$  $4$  $0$  $R04840h$  $$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In Eye Open Mode For F0$
$$dfe_fast_settle_lane$  $31$  $31$  $R04844h$  $$  $RW$  $0h$  $DFE Fast Settle$
$$dfe_ana_settle_pathon_lane[6:0]$  $30$  $24$  $R04844h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path On$
$$dfe_ana_settle_pathoff_lane[3:0]$  $23$  $20$  $R04844h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Off$
$$dfe_ana_settle_pathswitch_lane[3:0]$  $19$  $16$  $R04844h$  $$  $RW$  $8h$  $DFE Analog Settling Time Path Switch$
$$ND$  $15$  $15$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04844h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_f0to2_lane[1:0]$  $13$  $12$  $R04844h$  $$  $RW$  $2h$  $DFE F0-F2 Settle Time$
$$ND$  $11$  $11$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04844h$  $$  $RW$  $0h$  $$
$$dfe_ana_settle_fir_lane[1:0]$  $7$  $6$  $R04844h$  $$  $RW$  $2h$  $DFE FIR Tap Settling Time$
$$dfe_ana_settle_f3to15_lane[1:0]$  $5$  $4$  $R04844h$  $$  $RW$  $2h$  $DFE F3-F15 Settling Time$
$$dfe_ana_settle_f1_tune_lane[1:0]$  $3$  $2$  $R04844h$  $$  $RW$  $2h$  $DFE F2_TUNE Tap Settling Time$
$$dfe_ana_settle_dc_lane[1:0]$  $1$  $0$  $R04844h$  $Polarity Flip Registers$  $RW$  $2h$  $DFE DC Settling Time$
$$ND$  $31$  $31$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$dfe_vref_sign_xor_lane$  $30$  $30$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $DFE VREF Sign XOR$
$$dfe_dc_e_sign_xor_lane$  $29$  $29$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $DFE DC Edge Sign XOR$
$$dfe_dc_sign_xor_lane$  $28$  $28$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $DFE DC Sign XOR$
$$ana_rx_dfe_f1_pol_d_xor_lane[2:0]$  $27$  $25$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_D XOR$
$$ND$  $24$  $22$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ana_rx_dfe_f1_pol_s_xor_lane[2:0]$  $21$  $19$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F1_POL_S XOR$
$$ana_rx_dfe_f0_pol_s_xor_lane[2:0]$  $18$  $16$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_S XOR$
$$ana_rx_dfe_f2_pol_d_xor_lane[2:0]$  $15$  $13$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_D XOR$
$$ana_rx_dfe_f2_pol_s_xor_lane[2:0]$  $12$  $10$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F2_POL_S XOR$
$$ND$  $9$  $7$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ana_rx_dfe_f0_pol_d_xor_lane[2:0]$  $6$  $4$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DFE_F0_POL_D XOR$
$$ana_rx_data_slicer_path_switch_o_xor_lane$  $3$  $3$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR$
$$ND$  $2$  $2$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ana_rx_data_slicer_path_switch_e_xor_lane$  $1$  $1$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR$
$$ND$  $0$  $0$  $R04848h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_20ns_lane[7:0]$  $31$  $24$  $R0484Ch$  $DFE tap dac settlement counter$  $RW$  $fh$  $20 NS In Number Of DFE Clock$
$$dfe_ana_settle_15ns_lane[7:0]$  $23$  $16$  $R0484Ch$  $DFE tap dac settlement counter$  $RW$  $bh$  $15 NS In Number Of DFE Clock$
$$dfe_ana_settle_10ns_lane[7:0]$  $15$  $8$  $R0484Ch$  $DFE tap dac settlement counter$  $RW$  $8h$  $10 NS In Number Of DFE Clock$
$$dfe_ana_settle_5ns_lane[7:0]$  $7$  $0$  $R0484Ch$  $DFE tap dac settlement counter$  $RW$  $4h$  $5 NS In Number Of DFE Clock$
$$dfe_ana_settle_400ns_lane[7:0]$  $31$  $24$  $R04850h$  $DFE tap dac settlement counter$  $RW$  $ffh$  $400 NS In Number Of DFE Clock$
$$dfe_ana_settle_300ns_lane[7:0]$  $23$  $16$  $R04850h$  $DFE tap dac settlement counter$  $RW$  $d3h$  $300 NS In Number Of DFE Clock$
$$dfe_ana_settle_200ns_lane[7:0]$  $15$  $8$  $R04850h$  $DFE tap dac settlement counter$  $RW$  $8dh$  $200 NS In Number Of DFE Clock$
$$dfe_ana_settle_100ns_lane[7:0]$  $7$  $0$  $R04850h$  $DFE tap dac settlement counter$  $RW$  $47h$  $100 NS In Number Of DFE Clock$
$$ND$  $31$  $28$  $R04854h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_vref_track_lane[11:0]$  $27$  $16$  $R04854h$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE VREF Settling Time During Tracking$
$$ND$  $15$  $12$  $R04854h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_ana_settle_vref_train_lane[11:0]$  $11$  $0$  $R04854h$  $DFE Peak Threshold$  $RW$  $21h$  $DFE VREF Settling Time During Training$
$$dfe_ana_settle_1ns_lane[7:0]$  $31$  $24$  $R04858h$  $DFE Peak Threshold$  $RW$  $1h$  $1 NS In Number Of DFE Clock$
$$dfe_peak_dn_thre_fine_lane[4:0]$  $23$  $19$  $R04858h$  $DFE Peak Threshold$  $RW$  $4h$  $Fine UP/DN Voting Threshold In F0 Peak Mode$
$$ND$  $18$  $5$  $R04858h$  $DFE Peak Threshold$  $RW$  $0h$  $$
$$dfe_peak_dn_thre_coarse_lane[4:0]$  $4$  $0$  $R04858h$  $DFE tap dac settlement counter$  $RW$  $3h$  $Coarse UP/DN Voting Threshold In F0 Peak Mode$
$$dfe_ana_settle_1us_lane[9:0]$  $31$  $22$  $R0485Ch$  $DFE tap dac settlement counter$  $RW$  $2c3h$  $1 US In Number Of DFE Clock$
$$dfe_ana_settle_dce_lane[11:0]$  $21$  $10$  $R0485Ch$  $DFE tap dac settlement counter$  $RW$  $21h$  $DFE Edge Sampler Offset Settling Time$
$$ND$  $9$  $6$  $R0485Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_vref_flip_lane[2:0]$  $5$  $3$  $R0485Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP VREF$
$$ud_dc_flip_lane[2:0]$  $2$  $0$  $R0485Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP DC$
$$ud_f0_flip_lane$  $31$  $31$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR FLOATING TAP F0$
$$ud_f1_flip_lane$  $30$  $30$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR FLOATING TAP F1$
$$ud_f2_flip_lane$  $29$  $29$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR FLOATING TAP F2$
$$ud_f3_flip_lane$  $28$  $28$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR FLOATING TAP F3$
$$ud_f4_flip_lane$  $27$  $27$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR FLOATING TAP F4$
$$ud_f5_flip_lane$  $26$  $26$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR FLOATING TAP F5$
$$ud_15_flip_lane$  $25$  $25$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F15$
$$ud_14_flip_lane$  $24$  $24$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F14$
$$ud_13_flip_lane$  $23$  $23$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F13$
$$ud_12_flip_lane$  $22$  $22$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F12$
$$ud_11_flip_lane$  $21$  $21$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F11$
$$ud_10_flip_lane[1:0]$  $20$  $19$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F10$
$$ND$  $18$  $18$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_9_flip_lane[1:0]$  $17$  $16$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F9$
$$ND$  $15$  $15$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_8_flip_lane[1:0]$  $14$  $13$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F8$
$$ND$  $12$  $12$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_7_flip_lane[1:0]$  $11$  $10$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F7$
$$ND$  $9$  $9$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_6_flip_lane[1:0]$  $7$  $6$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F6$
$$ud_5_flip_lane[1:0]$  $5$  $4$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F5$
$$ND$  $3$  $2$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_1ub_flip_lane$  $31$  $31$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1_TUNE$
$$ud_1ut_flip_lane$  $30$  $30$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1_TUNE$
$$ud_hn1_flip_lane$  $29$  $29$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP HN1$
$$ud_hp1_flip_lane$  $28$  $28$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP HP1$
$$ud_dce_flip_lane$  $27$  $27$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP DCE$
$$ud_4_flip_lane[2:0]$  $26$  $24$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F4$
$$ud_1p5_flip_lane$  $23$  $23$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1P5$
$$ND$  $22$  $21$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_3_flip_lane[2:0]$  $20$  $18$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F3$
$$ND$  $17$  $15$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_2_flip_lane[2:0]$  $14$  $12$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F2$
$$ND$  $11$  $9$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $8$  $6$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ud_1_flip_lane[2:0]$  $5$  $3$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F1$
$$ud_0_flip_lane[2:0]$  $2$  $0$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $UP DOWN FLIP FOR TAP F0$
$$ND$  $31$  $15$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_sat_vref_trig_on_lane[1:0]$  $14$  $13$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $VREF Saturation On Threshold$
$$dfe_sat_vref_trig_off_lane[1:0]$  $12$  $11$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $VREF Saturation Off Threshold$
$$dfe_sat_f0_trig_on_lane[1:0]$  $10$  $9$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $F0 Saturation On Threshold$
$$ND$  $8$  $7$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$dfe_sat_f0_trig_off_lane[1:0]$  $6$  $5$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $F0 Saturation Off Threshold$
$$dfe_hold_time_lane[4:0]$  $4$  $0$  $R04868h$  $DFE FIR REG$  $RW$  $4h$  $DFE Hold Time$
$$ND$  $31$  $25$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fenhp1_lane$  $24$  $24$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $FIR HP1 Load$
$$ND$  $23$  $20$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexthp1_lane[3:0]$  $19$  $16$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $FIR HP1 External Value$
$$ND$  $15$  $12$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HP1_SM_LANE[3:0]$  $11$  $8$  $R04870h$  $DFE FIR REG$  $R$  $Vh$  $FIR HP1 Read Back In Sign-Magnitude Format$
$$DFE_HP1_2C_LANE[7:0]$  $7$  $0$  $R04870h$  $DFE FIR REG$  $R$  $Vh$  $FIR HP1 Read Back In 2's Complement Format$
$$ND$  $31$  $25$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fenhn1_lane$  $24$  $24$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $FIR HN1 Load$
$$ND$  $23$  $20$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $$
$$dfe_fexthn1_lane[3:0]$  $19$  $16$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $FIR HN1 External Value$
$$ND$  $15$  $12$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HN1_SM_LANE[3:0]$  $11$  $8$  $R04874h$  $DFE FIR REG$  $R$  $Vh$  $FIR HN1 Read Back In Sign-Magnitude Format$
$$DFE_HN1_2C_LANE[7:0]$  $7$  $0$  $R04874h$  $DFE Step Size$  $R$  $Vh$  $FIR HN1 Read Back In 2's Complement Format$
$$dfe_f0x_coarse_step_en_lane$  $31$  $31$  $R04878h$  $DFE Step Size$  $RW$  $0h$  $DFE F0X Coarse Step Enable$
$$dfe_f0x_fine_step_en_lane$  $30$  $30$  $R04878h$  $DFE Step Size$  $RW$  $0h$  $DFE F0X Fine Step Enable$
$$ND$  $29$  $25$  $R04878h$  $DFE Step Size$  $RW$  $0h$  $$
$$dfe_mon_read_en_lane$  $24$  $24$  $R04878h$  $DFE Step Size$  $RW$  $0h$  $DFE Monitor Value Readback Enable$
$$dfe_step_coarse_f0x_lane[3:0]$  $23$  $20$  $R04878h$  $DFE Step Size$  $RW$  $2h$  $F0X Coarse Step Size$
$$dfe_step_fine_f0x_lane[3:0]$  $19$  $16$  $R04878h$  $DFE Step Size$  $RW$  $4h$  $F0X Fine Step Size$
$$dfe_step_accu_f0x_lane[3:0]$  $15$  $12$  $R04878h$  $DFE Step Size$  $RW$  $6h$  $F0X Accurate Step Size$
$$dfe_step_coarse_fx4_lane[3:0]$  $11$  $8$  $R04878h$  $DFE Step Size$  $RW$  $2h$  $DFE F1F2 Tap Adaptation Coarse Step Size.$
$$dfe_step_fine_fx4_lane[3:0]$  $7$  $4$  $R04878h$  $DFE Step Size$  $RW$  $6h$  $DFE F1F2 Tap Adaptation Fine Step Size.$
$$dfe_step_accu_fx4_lane[3:0]$  $3$  $0$  $R04878h$  $DFE Monitor Bus$  $RW$  $8h$  $DFE F1F2 Tap Adaptation Accurate Step Size.$
$$dfe_mon_read_hsl_lane[15:0]$  $31$  $16$  $R0487Ch$  $DFE Monitor Bus$  $R$  $Vh$  $DFE HSL Monitor Value Readback$
$$dfe_mon_read_ctrl_lane[15:0]$  $15$  $0$  $R0487Ch$  $DFE FEN REG ODD0$  $R$  $Vh$  $DFE CTRL Monitor Value Readback$
$$dfe_fendc_d_o_lane[2:0]$  $31$  $29$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap DC$
$$dfe_fendc_s_o_lane[2:0]$  $28$  $26$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap DC$
$$dfe_fen0_d_o_lane[2:0]$  $25$  $23$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F0$
$$dfe_fen0_s_o_lane[2:0]$  $22$  $20$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F0$
$$dfe_fen1_d_o_lane[2:0]$  $19$  $17$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1$
$$dfe_fen1_s_o_lane[2:0]$  $16$  $14$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1$
$$dfe_fenf1_tune_d_o_lane[1:0]$  $13$  $12$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1_TUNE$
$$dfe_fenf1_tune_s_o_lane[1:0]$  $11$  $10$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE$
$$dfe_fen2_d_o_lane[2:0]$  $9$  $7$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F2$
$$dfe_fen2_s_o_lane[2:0]$  $6$  $4$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F2$
$$dfe_fen3_o_lane[2:0]$  $3$  $1$  $R04880h$  $DFE FEN REG ODD0$  $RW$  $0h$  $DFE Tap Value External Load For Tap F3$
$$ND$  $0$  $0$  $R04880h$  $DFE FEN REG ODD1$  $RW$  $0h$  $$
$$dfe_fen4_o_lane[2:0]$  $31$  $29$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F4$
$$dfe_fen5_o_lane[1:0]$  $28$  $27$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F5$
$$dfe_fen6_o_lane[1:0]$  $26$  $25$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F6$
$$dfe_fen7_o_lane[1:0]$  $24$  $23$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F7$
$$dfe_fen8_o_lane[1:0]$  $22$  $21$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F8$
$$dfe_fen9_o_lane[1:0]$  $20$  $19$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F9$
$$dfe_fen10_o_lane[1:0]$  $18$  $17$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F10$
$$dfe_fen11_o_lane$  $16$  $16$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F11$
$$dfe_fen12_o_lane$  $15$  $15$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F12$
$$dfe_fen13_o_lane$  $14$  $14$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F13$
$$dfe_fen14_o_lane$  $13$  $13$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F14$
$$dfe_fen15_o_lane$  $12$  $12$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F15$
$$dfe_fenf0_o_lane$  $11$  $11$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF0$
$$dfe_fenf1_o_lane$  $10$  $10$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF1$
$$dfe_fenf2_o_lane$  $9$  $9$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF2$
$$dfe_fenf3_o_lane$  $8$  $8$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF3$
$$dfe_fenf4_o_lane$  $7$  $7$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF4$
$$dfe_fenf5_o_lane$  $6$  $6$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF5$
$$dfe_fenvref_o_lane[2:0]$  $5$  $3$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap VREF$
$$dfe_fen1p5_o_lane$  $2$  $2$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F1P5$
$$dfe_fendc_e_o_lane$  $1$  $1$  $R04884h$  $DFE FEN REG ODD1$  $RW$  $0h$  $DFE Tap Value External Load For Tap DC_E$
$$ND$  $0$  $0$  $R04884h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $$
$$dfe_fendc_d_e_lane[2:0]$  $31$  $29$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap DC$
$$dfe_fendc_s_e_lane[2:0]$  $28$  $26$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap DC$
$$dfe_fen0_d_e_lane[2:0]$  $25$  $23$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F0$
$$dfe_fen0_s_e_lane[2:0]$  $22$  $20$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F0$
$$dfe_fen1_d_e_lane[2:0]$  $19$  $17$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1$
$$dfe_fen1_s_e_lane[2:0]$  $16$  $14$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1$
$$dfe_fenf1_tune_d_e_lane[1:0]$  $13$  $12$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F1_TUNE$
$$dfe_fenf1_tune_s_e_lane[1:0]$  $11$  $10$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE$
$$dfe_fen2_d_e_lane[2:0]$  $9$  $7$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For DATA Sampler Tap F2$
$$dfe_fen2_s_e_lane[2:0]$  $6$  $4$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Slicer Sampler Tap F2$
$$dfe_fen3_e_lane[2:0]$  $3$  $1$  $R04888h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $DFE Tap Value External Load For Tap F3$
$$ND$  $0$  $0$  $R04888h$  $DFE FEN REG EVEN1$  $RW$  $0h$  $$
$$dfe_fen4_e_lane[2:0]$  $31$  $29$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F4$
$$dfe_fen5_e_lane[1:0]$  $28$  $27$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F5$
$$dfe_fen6_e_lane[1:0]$  $26$  $25$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F6$
$$dfe_fen7_e_lane[1:0]$  $24$  $23$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F7$
$$dfe_fen8_e_lane[1:0]$  $22$  $21$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F8$
$$dfe_fen9_e_lane[1:0]$  $20$  $19$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F9$
$$dfe_fen10_e_lane[1:0]$  $18$  $17$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F10$
$$dfe_fen11_e_lane$  $16$  $16$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F11$
$$dfe_fen12_e_lane$  $15$  $15$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F12$
$$dfe_fen13_e_lane$  $14$  $14$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F13$
$$dfe_fen14_e_lane$  $13$  $13$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F14$
$$dfe_fen15_e_lane$  $12$  $12$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F15$
$$dfe_fenf0_e_lane$  $11$  $11$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF0$
$$dfe_fenf1_e_lane$  $10$  $10$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF1$
$$dfe_fenf2_e_lane$  $9$  $9$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF2$
$$dfe_fenf3_e_lane$  $8$  $8$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF3$
$$dfe_fenf4_e_lane$  $7$  $7$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF4$
$$dfe_fenf5_e_lane$  $6$  $6$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap FF5$
$$dfe_fenvref_e_lane[2:0]$  $5$  $3$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap VREF$
$$dfe_fen1p5_e_lane$  $2$  $2$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap F1P5$
$$dfe_fendc_e_e_lane$  $1$  $1$  $R0488Ch$  $DFE FEN REG EVEN1$  $RW$  $0h$  $DFE Tap Value External Load For Tap DC_E$
$$ND$  $0$  $0$  $R0488Ch$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_o_lane[5:0]$  $29$  $24$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap DC$
$$ND$  $23$  $22$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_o_lane[5:0]$  $21$  $16$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap DC$
$$ND$  $15$  $14$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_o_lane[5:0]$  $13$  $8$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap DC$
$$ND$  $7$  $6$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_o_lane[5:0]$  $5$  $0$  $R04890h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap DC$
$$ND$  $31$  $30$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_o_lane[5:0]$  $29$  $24$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap DC$
$$ND$  $23$  $22$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_o_lane[5:0]$  $21$  $16$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap DC$
$$ND$  $15$  $14$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fext0_d_top_o_lane[5:0]$  $13$  $8$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F0$
$$ND$  $7$  $6$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$dfe_fext0_s_top_o_lane[5:0]$  $5$  $0$  $R04894h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F0$
$$ND$  $31$  $30$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_o_lane[5:0]$  $29$  $24$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F0$
$$ND$  $23$  $22$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_o_lane[5:0]$  $21$  $16$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F0$
$$ND$  $15$  $14$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_o_lane[5:0]$  $13$  $8$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F0$
$$ND$  $7$  $6$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_o_lane[5:0]$  $5$  $0$  $R04898h$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F0$
$$ND$  $31$  $30$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_d_top_o_lane[5:0]$  $29$  $24$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F1$
$$ND$  $23$  $22$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_s_top_o_lane[5:0]$  $21$  $16$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F1$
$$ND$  $15$  $14$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_d_mid_o_lane[5:0]$  $13$  $8$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F1$
$$ND$  $7$  $6$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$dfe_fext1_s_mid_o_lane[5:0]$  $5$  $0$  $R0489Ch$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F1$
$$ND$  $31$  $30$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $$
$$dfe_fext1_d_bot_o_lane[5:0]$  $29$  $24$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1$
$$ND$  $23$  $22$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $$
$$dfe_fext1_s_bot_o_lane[5:0]$  $21$  $16$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1$
$$dfe_fextf1_tune_top_d_o_lane[3:0]$  $15$  $12$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F1_TUNE$
$$dfe_fextf1_tune_top_s_o_lane[3:0]$  $11$  $8$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F1_TUNE$
$$dfe_fextf1_tune_bot_d_o_lane[3:0]$  $7$  $4$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1_TUNE$
$$dfe_fextf1_tune_bot_s_o_lane[3:0]$  $3$  $0$  $R048A0h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1_TUNE$
$$ND$  $31$  $30$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_d_top_o_lane[5:0]$  $29$  $24$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP ODD Tap F2$
$$ND$  $23$  $22$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_s_top_o_lane[5:0]$  $21$  $16$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP ODD Tap F2$
$$ND$  $15$  $14$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_o_lane[5:0]$  $13$  $8$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F2$
$$ND$  $7$  $6$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_o_lane[5:0]$  $5$  $0$  $R048A4h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F2$
$$ND$  $31$  $30$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_o_lane[5:0]$  $29$  $24$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F2$
$$ND$  $23$  $22$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_o_lane[5:0]$  $21$  $16$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F2$
$$ND$  $15$  $15$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext3_top_o_lane[6:0]$  $14$  $8$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $DFE Tap External Value For TOP ODD Tap F3$
$$ND$  $7$  $7$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$dfe_fext3_mid_o_lane[6:0]$  $6$  $0$  $R048A8h$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE ODD Tap F3$
$$ND$  $31$  $31$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext3_bot_o_lane[6:0]$  $30$  $24$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For BOTTOM ODD Tap F3$
$$ND$  $23$  $23$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext4_top_o_lane[6:0]$  $22$  $16$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For TOP ODD Tap F4$
$$ND$  $15$  $15$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext4_mid_o_lane[6:0]$  $14$  $8$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE ODD Tap F4$
$$ND$  $7$  $7$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$dfe_fext4_bot_o_lane[6:0]$  $6$  $0$  $R048ACh$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For BOTTOM ODD Tap F4$
$$ND$  $31$  $30$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext5_msb_o_lane[5:0]$  $29$  $24$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F5$
$$ND$  $23$  $22$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext5_lsb_o_lane[5:0]$  $21$  $16$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F5$
$$ND$  $15$  $14$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext6_msb_o_lane[5:0]$  $13$  $8$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F6$
$$ND$  $7$  $6$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$dfe_fext6_lsb_o_lane[5:0]$  $5$  $0$  $R048B0h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F6$
$$ND$  $31$  $30$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext7_msb_o_lane[5:0]$  $29$  $24$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F7$
$$ND$  $23$  $22$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext7_lsb_o_lane[5:0]$  $21$  $16$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F7$
$$ND$  $15$  $14$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext8_msb_o_lane[5:0]$  $13$  $8$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F8$
$$ND$  $7$  $6$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$dfe_fext8_lsb_o_lane[5:0]$  $5$  $0$  $R048B4h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F8$
$$ND$  $31$  $30$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext9_msb_o_lane[5:0]$  $29$  $24$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F9$
$$ND$  $23$  $22$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext9_lsb_o_lane[5:0]$  $21$  $16$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F9$
$$ND$  $15$  $14$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext10_msb_o_lane[5:0]$  $13$  $8$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $DFE Tap External Value For MSB ODD Tap F10$
$$ND$  $7$  $6$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$dfe_fext10_lsb_o_lane[5:0]$  $5$  $0$  $R048B8h$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For LSB ODD Tap F10$
$$ND$  $31$  $29$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext11_o_lane[4:0]$  $28$  $24$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F11$
$$ND$  $23$  $21$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext12_o_lane[4:0]$  $20$  $16$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F12$
$$ND$  $15$  $13$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext13_o_lane[4:0]$  $12$  $8$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F13$
$$ND$  $7$  $5$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$dfe_fext14_o_lane[4:0]$  $4$  $0$  $R048BCh$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F14$
$$ND$  $31$  $29$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fext15_o_lane[4:0]$  $28$  $24$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F15$
$$ND$  $23$  $22$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fextf0_o_lane[5:0]$  $21$  $16$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF0$
$$ND$  $15$  $14$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fextf1_o_lane[5:0]$  $13$  $8$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF1$
$$ND$  $7$  $6$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$dfe_fextf2_o_lane[5:0]$  $5$  $0$  $R048C0h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF2$
$$ND$  $31$  $30$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextf3_o_lane[5:0]$  $29$  $24$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF3$
$$ND$  $23$  $22$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextf4_o_lane[5:0]$  $21$  $16$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF4$
$$ND$  $15$  $14$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextf5_o_lane[5:0]$  $13$  $8$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $DFE Tap External Value For ODD Tap FF5$
$$ND$  $7$  $7$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$dfe_fextvref_top_o_lane[6:0]$  $6$  $0$  $R048C4h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For TOP ODD Tap VREF$
$$ND$  $31$  $31$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fextvref_mid_o_lane[6:0]$  $30$  $24$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For MIDDLE ODD Tap VREF$
$$ND$  $23$  $23$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fextvref_bot_o_lane[6:0]$  $22$  $16$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For BOTTOM ODD Tap VREF$
$$ND$  $15$  $14$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fext1p5_o_lane[5:0]$  $13$  $8$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $DFE Tap External Value For ODD Tap F1P5$
$$ND$  $7$  $7$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$dfe_fextdc_e_o_lane[6:0]$  $6$  $0$  $R048C8h$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For ODD Tap DC_E$
$$ND$  $31$  $30$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_d_top_e_lane[5:0]$  $29$  $24$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap DC$
$$ND$  $23$  $22$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_s_top_e_lane[5:0]$  $21$  $16$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap DC$
$$ND$  $15$  $14$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_d_mid_e_lane[5:0]$  $13$  $8$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap DC$
$$ND$  $7$  $6$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$dfe_fextdc_s_mid_e_lane[5:0]$  $5$  $0$  $R048CCh$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap DC$
$$ND$  $31$  $30$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fextdc_d_bot_e_lane[5:0]$  $29$  $24$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap DC$
$$ND$  $23$  $22$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fextdc_s_bot_e_lane[5:0]$  $21$  $16$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap DC$
$$ND$  $15$  $14$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fext0_d_top_e_lane[5:0]$  $13$  $8$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F0$
$$ND$  $7$  $6$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$dfe_fext0_s_top_e_lane[5:0]$  $5$  $0$  $R048D0h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F0$
$$ND$  $31$  $30$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_d_mid_e_lane[5:0]$  $29$  $24$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F0$
$$ND$  $23$  $22$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_s_mid_e_lane[5:0]$  $21$  $16$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F0$
$$ND$  $15$  $14$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_d_bot_e_lane[5:0]$  $13$  $8$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F0$
$$ND$  $7$  $6$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$dfe_fext0_s_bot_e_lane[5:0]$  $5$  $0$  $R048D4h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F0$
$$ND$  $31$  $30$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_d_top_e_lane[5:0]$  $29$  $24$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F1$
$$ND$  $23$  $22$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_s_top_e_lane[5:0]$  $21$  $16$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1$
$$ND$  $15$  $14$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_d_mid_e_lane[5:0]$  $13$  $8$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F1$
$$ND$  $7$  $6$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$dfe_fext1_s_mid_e_lane[5:0]$  $5$  $0$  $R048D8h$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F1$
$$ND$  $31$  $30$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $$
$$dfe_fext1_d_bot_e_lane[5:0]$  $29$  $24$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1$
$$ND$  $23$  $22$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $$
$$dfe_fext1_s_bot_e_lane[5:0]$  $21$  $16$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1$
$$dfe_fextf1_tune_top_d_e_lane[3:0]$  $15$  $12$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F1_TUNE$
$$dfe_fextf1_tune_top_s_e_lane[3:0]$  $11$  $8$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1_TUNE$
$$dfe_fextf1_tune_bot_d_e_lane[3:0]$  $7$  $4$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1_TUNE$
$$dfe_fextf1_tune_bot_s_e_lane[3:0]$  $3$  $0$  $R048DCh$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1_TUNE$
$$ND$  $31$  $30$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_d_top_e_lane[5:0]$  $29$  $24$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler TOP EVEN Tap F2$
$$ND$  $23$  $22$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_s_top_e_lane[5:0]$  $21$  $16$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler TOP EVEN Tap F2$
$$ND$  $15$  $14$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_d_mid_e_lane[5:0]$  $13$  $8$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F2$
$$ND$  $7$  $6$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$dfe_fext2_s_mid_e_lane[5:0]$  $5$  $0$  $R048E0h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F2$
$$ND$  $31$  $30$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext2_d_bot_e_lane[5:0]$  $29$  $24$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F2$
$$ND$  $23$  $22$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext2_s_bot_e_lane[5:0]$  $21$  $16$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F2$
$$ND$  $15$  $15$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext3_top_e_lane[6:0]$  $14$  $8$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $DFE Tap External Value For TOP EVEN Tap F3$
$$ND$  $7$  $7$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$dfe_fext3_mid_e_lane[6:0]$  $6$  $0$  $R048E4h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE EVEN Tap F3$
$$ND$  $31$  $31$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext3_bot_e_lane[6:0]$  $30$  $24$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For BOTTOM EVEN Tap F3$
$$ND$  $23$  $23$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext4_top_e_lane[6:0]$  $22$  $16$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For TOP EVEN Tap F4$
$$ND$  $15$  $15$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext4_mid_e_lane[6:0]$  $14$  $8$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $DFE Tap External Value For MIDDLE EVEN Tap F4$
$$ND$  $7$  $7$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$dfe_fext4_bot_e_lane[6:0]$  $6$  $0$  $R048E8h$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For BOTTOM EVEN Tap F4$
$$ND$  $31$  $30$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext5_msb_e_lane[5:0]$  $29$  $24$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F5$
$$ND$  $23$  $22$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext5_lsb_e_lane[5:0]$  $21$  $16$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F5$
$$ND$  $15$  $14$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext6_msb_e_lane[5:0]$  $13$  $8$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F6$
$$ND$  $7$  $6$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$dfe_fext6_lsb_e_lane[5:0]$  $5$  $0$  $R048ECh$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F6$
$$ND$  $31$  $30$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext7_msb_e_lane[5:0]$  $29$  $24$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F7$
$$ND$  $23$  $22$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext7_lsb_e_lane[5:0]$  $21$  $16$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F7$
$$ND$  $15$  $14$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext8_msb_e_lane[5:0]$  $13$  $8$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F8$
$$ND$  $7$  $6$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$dfe_fext8_lsb_e_lane[5:0]$  $5$  $0$  $R048F0h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F8$
$$ND$  $31$  $30$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext9_msb_e_lane[5:0]$  $29$  $24$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F9$
$$ND$  $23$  $22$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext9_lsb_e_lane[5:0]$  $21$  $16$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F9$
$$ND$  $15$  $14$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext10_msb_e_lane[5:0]$  $13$  $8$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $DFE Tap External Value For MSB EVEN Tap F10$
$$ND$  $7$  $6$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$dfe_fext10_lsb_e_lane[5:0]$  $5$  $0$  $R048F4h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For LSB EVEN Tap F10$
$$ND$  $31$  $29$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext11_e_lane[4:0]$  $28$  $24$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F11$
$$ND$  $23$  $21$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext12_e_lane[4:0]$  $20$  $16$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F12$
$$ND$  $15$  $13$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext13_e_lane[4:0]$  $12$  $8$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F13$
$$ND$  $7$  $5$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$dfe_fext14_e_lane[4:0]$  $4$  $0$  $R048F8h$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F14$
$$ND$  $31$  $29$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fext15_e_lane[4:0]$  $28$  $24$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F15$
$$ND$  $23$  $22$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fextf0_e_lane[5:0]$  $21$  $16$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF0$
$$ND$  $15$  $14$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fextf1_e_lane[5:0]$  $13$  $8$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF1$
$$ND$  $7$  $6$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$dfe_fextf2_e_lane[5:0]$  $5$  $0$  $R048FCh$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF2$
$$ND$  $31$  $30$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextf3_e_lane[5:0]$  $29$  $24$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF3$
$$ND$  $23$  $22$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextf4_e_lane[5:0]$  $21$  $16$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF4$
$$ND$  $15$  $14$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextf5_e_lane[5:0]$  $13$  $8$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap FF5$
$$ND$  $7$  $7$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$dfe_fextvref_top_e_lane[6:0]$  $6$  $0$  $R04900h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For TOP EVEN Tap VREF$
$$ND$  $31$  $31$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fextvref_mid_e_lane[6:0]$  $30$  $24$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For MIDDLE EVEN Tap VREF$
$$ND$  $23$  $23$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fextvref_bot_e_lane[6:0]$  $22$  $16$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For BOTTOM EVEN Tap VREF$
$$ND$  $15$  $14$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fext1p5_e_lane[5:0]$  $13$  $8$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap F1P5$
$$ND$  $7$  $7$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$dfe_fextdc_e_e_lane[6:0]$  $6$  $0$  $R04904h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $DFE Tap External Value For EVEN Tap DC_E$
$$ND$  $31$  $30$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap DC$
$$ND$  $23$  $22$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap DC$
$$ND$  $15$  $14$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap DC$
$$ND$  $7$  $6$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap DC$
$$ND$  $31$  $30$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_DC_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap DC$
$$ND$  $23$  $22$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_DC_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap DC$
$$ND$  $15$  $14$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_F0_D_TOP_O_SM_LANE[5:0]$  $13$  $8$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F0$
$$ND$  $7$  $6$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_F0_S_TOP_O_SM_LANE[5:0]$  $5$  $0$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F0$
$$ND$  $31$  $30$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_D_MID_O_SM_LANE[5:0]$  $29$  $24$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F0$
$$ND$  $23$  $22$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_S_MID_O_SM_LANE[5:0]$  $21$  $16$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F0$
$$ND$  $15$  $14$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_D_BOT_O_SM_LANE[5:0]$  $13$  $8$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F0$
$$ND$  $7$  $6$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_S_BOT_O_SM_LANE[5:0]$  $5$  $0$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F0$
$$ND$  $31$  $30$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F1$
$$ND$  $23$  $22$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F1$
$$ND$  $15$  $14$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F1$
$$ND$  $7$  $6$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F1$
$$ND$  $31$  $30$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $RW$  $0h$  $$
$$DFE_F1_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F1$
$$ND$  $23$  $22$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $RW$  $0h$  $$
$$DFE_F1_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F1$
$$DFE_F1_TUNE_TOP_D_O_LANE[3:0]$  $15$  $12$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler TOP ODD Tap F1_TUNE$
$$DFE_F1_TUNE_TOP_S_O_LANE[3:0]$  $11$  $8$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler TOP ODD Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_D_O_LANE[3:0]$  $7$  $4$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler BOTTOM ODD Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_S_O_LANE[3:0]$  $3$  $0$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler BOTTOM ODD Tap F1_TUNE$
$$ND$  $31$  $30$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F2$
$$ND$  $23$  $22$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F2$
$$ND$  $15$  $14$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F2$
$$ND$  $7$  $6$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F2$
$$ND$  $31$  $30$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F2_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F2$
$$ND$  $23$  $22$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F2_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F2$
$$ND$  $15$  $15$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F3_TOP_O_SM_LANE[6:0]$  $14$  $8$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F3$
$$ND$  $7$  $7$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F3_MID_O_SM_LANE[6:0]$  $6$  $0$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F3$
$$ND$  $31$  $31$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F3_BOT_O_SM_LANE[6:0]$  $30$  $24$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F3$
$$ND$  $23$  $23$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_TOP_O_SM_LANE[6:0]$  $22$  $16$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F4$
$$ND$  $15$  $15$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_MID_O_SM_LANE[6:0]$  $14$  $8$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F4$
$$ND$  $7$  $7$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_BOT_O_SM_LANE[6:0]$  $6$  $0$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F4$
$$ND$  $31$  $30$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F5_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F5$
$$ND$  $23$  $22$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F5_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F5$
$$ND$  $15$  $14$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F6_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F6$
$$ND$  $7$  $6$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F6_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F6$
$$ND$  $31$  $30$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F7_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F7$
$$ND$  $23$  $22$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F7_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F7$
$$ND$  $15$  $14$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F8_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F8$
$$ND$  $7$  $6$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F8_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F8$
$$ND$  $31$  $30$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F9_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F9$
$$ND$  $23$  $22$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F9_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F9$
$$ND$  $15$  $14$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F10_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F10$
$$ND$  $7$  $6$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F10_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F10$
$$ND$  $31$  $29$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $28$  $24$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F11$
$$ND$  $23$  $21$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $20$  $16$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F12$
$$ND$  $15$  $13$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $12$  $8$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F13$
$$ND$  $7$  $5$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $4$  $0$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F14$
$$ND$  $31$  $29$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $28$  $24$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F15$
$$ND$  $23$  $22$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $21$  $16$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF0$
$$ND$  $15$  $14$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $13$  $8$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF1$
$$ND$  $7$  $6$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $5$  $0$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF2$
$$ND$  $31$  $30$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $29$  $24$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF3$
$$ND$  $23$  $22$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $21$  $16$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF4$
$$ND$  $15$  $14$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $13$  $8$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF5$
$$ND$  $7$  $7$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_VREF_TOP_O_SM_LANE[6:0]$  $6$  $0$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap VREF$
$$ND$  $31$  $31$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_VREF_MID_O_SM_LANE[6:0]$  $30$  $24$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap VREF$
$$ND$  $23$  $23$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_VREF_BOT_O_SM_LANE[6:0]$  $22$  $16$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap VREF$
$$ND$  $15$  $14$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_F1P5_O_SM_LANE[5:0]$  $13$  $8$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F1P5$
$$ND$  $7$  $7$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_DC_E_O_SM_LANE[6:0]$  $6$  $0$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap DC_E$
$$ND$  $31$  $30$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap DC$
$$ND$  $23$  $22$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap DC$
$$ND$  $15$  $14$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap DC$
$$ND$  $7$  $6$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$ND$  $31$  $30$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_DC_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap DC$
$$ND$  $23$  $22$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_DC_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$ND$  $15$  $14$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_F0_D_TOP_E_SM_LANE[5:0]$  $13$  $8$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F0$
$$ND$  $7$  $6$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_F0_S_TOP_E_SM_LANE[5:0]$  $5$  $0$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F0$
$$ND$  $31$  $30$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_D_MID_E_SM_LANE[5:0]$  $29$  $24$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F0$
$$ND$  $23$  $22$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_S_MID_E_SM_LANE[5:0]$  $21$  $16$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$ND$  $15$  $14$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_D_BOT_E_SM_LANE[5:0]$  $13$  $8$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F0$
$$ND$  $7$  $6$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_S_BOT_E_SM_LANE[5:0]$  $5$  $0$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$ND$  $31$  $30$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F1$
$$ND$  $23$  $22$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F1$
$$ND$  $15$  $14$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F1$
$$ND$  $7$  $6$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$ND$  $31$  $30$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $RW$  $0h$  $$
$$DFE_F1_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F1$
$$ND$  $23$  $22$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $RW$  $0h$  $$
$$DFE_F1_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$DFE_F1_TUNE_TOP_D_E_LANE[3:0]$  $15$  $12$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler TOP EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_TOP_S_E_LANE[3:0]$  $11$  $8$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler TOP EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_D_E_LANE[3:0]$  $7$  $4$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler BOTTOM EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_S_E_LANE[3:0]$  $3$  $0$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler BOTTOM EVEN Tap F1_TUNE$
$$ND$  $31$  $30$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F2$
$$ND$  $23$  $22$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F2$
$$ND$  $15$  $14$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F2$
$$ND$  $7$  $6$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$ND$  $31$  $30$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F2_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F2$
$$ND$  $23$  $22$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F2_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$ND$  $15$  $15$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F3_TOP_E_SM_LANE[6:0]$  $14$  $8$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F3$
$$ND$  $7$  $7$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F3_MID_E_SM_LANE[6:0]$  $6$  $0$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F3$
$$ND$  $31$  $31$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F3_BOT_E_SM_LANE[6:0]$  $30$  $24$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F3$
$$ND$  $23$  $23$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_TOP_E_SM_LANE[6:0]$  $22$  $16$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F4$
$$ND$  $15$  $15$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_MID_E_SM_LANE[6:0]$  $14$  $8$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F4$
$$ND$  $7$  $7$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_BOT_E_SM_LANE[6:0]$  $6$  $0$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F4$
$$ND$  $31$  $30$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F5_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F5$
$$ND$  $23$  $22$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F5_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F5$
$$ND$  $15$  $14$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F6_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F6$
$$ND$  $7$  $6$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F6_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F6$
$$ND$  $31$  $30$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F7_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F7$
$$ND$  $23$  $22$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F7_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F7$
$$ND$  $15$  $14$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F8_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F8$
$$ND$  $7$  $6$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F8_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F8$
$$ND$  $31$  $30$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F9_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F9$
$$ND$  $23$  $22$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F9_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F9$
$$ND$  $15$  $14$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F10_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F10$
$$ND$  $7$  $6$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F10_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F10$
$$ND$  $31$  $29$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $28$  $24$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F11$
$$ND$  $23$  $21$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $20$  $16$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F12$
$$ND$  $15$  $13$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $12$  $8$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F13$
$$ND$  $7$  $5$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $4$  $0$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F14$
$$ND$  $31$  $29$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $28$  $24$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F15$
$$ND$  $23$  $22$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $21$  $16$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF0$
$$ND$  $15$  $14$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $13$  $8$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF1$
$$ND$  $7$  $6$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $5$  $0$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF2$
$$ND$  $31$  $30$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $29$  $24$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF3$
$$ND$  $23$  $22$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $21$  $16$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF4$
$$ND$  $15$  $14$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $13$  $8$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF5$
$$ND$  $7$  $7$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_VREF_TOP_E_SM_LANE[6:0]$  $6$  $0$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap VREF$
$$ND$  $31$  $31$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_VREF_MID_E_SM_LANE[6:0]$  $30$  $24$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap VREF$
$$ND$  $23$  $23$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_VREF_BOT_E_SM_LANE[6:0]$  $22$  $16$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap VREF$
$$ND$  $15$  $14$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_F1P5_E_SM_LANE[5:0]$  $13$  $8$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F1P5$
$$ND$  $7$  $7$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_DC_E_E_SM_LANE[6:0]$  $6$  $0$  $R0497Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap DC_E$
$$DFE_DC_D_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC$
$$DFE_DC_S_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC$
$$DFE_DC_D_MID_O_2C_LANE[7:0]$  $15$  $8$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC$
$$DFE_DC_S_MID_O_2C_LANE[7:0]$  $7$  $0$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC$
$$DFE_DC_D_BOT_O_2C_LANE[7:0]$  $31$  $24$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC$
$$DFE_DC_S_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC$
$$DFE_F0_D_TOP_O_2C_LANE[7:0]$  $15$  $8$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0$
$$DFE_F0_S_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0$
$$DFE_F0_D_MID_O_2C_LANE[7:0]$  $31$  $24$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0$
$$DFE_F0_S_MID_O_2C_LANE[7:0]$  $23$  $16$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0$
$$DFE_F0_D_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0$
$$DFE_F0_S_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0$
$$DFE_F1_D_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1$
$$DFE_F1_S_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1$
$$DFE_F1_D_MID_O_2C_LANE[7:0]$  $15$  $8$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1$
$$DFE_F1_S_MID_O_2C_LANE[7:0]$  $7$  $0$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1$
$$DFE_F1_D_BOT_O_2C_LANE[7:0]$  $31$  $24$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1$
$$DFE_F1_S_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1$
$$DFE_F2_D_TOP_O_2C_LANE[7:0]$  $15$  $8$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2$
$$DFE_F2_S_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2$
$$DFE_F2_D_MID_O_2C_LANE[7:0]$  $31$  $24$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2$
$$DFE_F2_S_MID_O_2C_LANE[7:0]$  $23$  $16$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2$
$$DFE_F2_D_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2$
$$DFE_F2_S_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2$
$$DFE_F3_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F3$
$$DFE_F3_MID_O_2C_LANE[7:0]$  $23$  $16$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3$
$$DFE_F3_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3$
$$DFE_F4_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F4$
$$DFE_F4_MID_O_2C_LANE[7:0]$  $31$  $24$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4$
$$DFE_F4_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4$
$$DFE_F5_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F5$
$$DFE_F5_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F5$
$$DFE_F6_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F6$
$$DFE_F6_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F6$
$$DFE_F7_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F7$
$$DFE_F7_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F7$
$$DFE_F8_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F8$
$$DFE_F8_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F8$
$$DFE_F9_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F9$
$$DFE_F9_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F9$
$$DFE_F10_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F10$
$$DFE_F10_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F10$
$$DFE_F11_O_2C_LANE[7:0]$  $15$  $8$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F11$
$$DFE_F12_O_2C_LANE[7:0]$  $7$  $0$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F12$
$$DFE_F13_O_2C_LANE[7:0]$  $31$  $24$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F13$
$$DFE_F14_O_2C_LANE[7:0]$  $23$  $16$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F14$
$$DFE_F15_O_2C_LANE[7:0]$  $15$  $8$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F15$
$$DFE_FF0_O_2C_LANE[7:0]$  $7$  $0$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF0$
$$DFE_FF1_O_2C_LANE[7:0]$  $31$  $24$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF1$
$$DFE_FF2_O_2C_LANE[7:0]$  $23$  $16$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF2$
$$DFE_FF3_O_2C_LANE[7:0]$  $15$  $8$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF3$
$$DFE_FF4_O_2C_LANE[7:0]$  $7$  $0$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF4$
$$DFE_FF5_O_2C_LANE[7:0]$  $31$  $24$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF5$
$$DFE_VREF_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap VREF$
$$DFE_VREF_MID_O_2C_LANE[7:0]$  $15$  $8$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF$
$$DFE_VREF_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF$
$$DFE_F1P5_O_2C_LANE[7:0]$  $31$  $24$  $R049B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F1P5$
$$DFE_DC_E_O_2C_LANE[7:0]$  $23$  $16$  $R049B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap DC_E$
$$ND$  $15$  $0$  $R049B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC$
$$DFE_DC_S_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC$
$$DFE_DC_D_MID_E_2C_LANE[7:0]$  $15$  $8$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC$
$$DFE_DC_S_MID_E_2C_LANE[7:0]$  $7$  $0$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$DFE_DC_D_BOT_E_2C_LANE[7:0]$  $31$  $24$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC$
$$DFE_DC_S_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$DFE_F0_D_TOP_E_2C_LANE[7:0]$  $15$  $8$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0$
$$DFE_F0_S_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0$
$$DFE_F0_D_MID_E_2C_LANE[7:0]$  $31$  $24$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0$
$$DFE_F0_S_MID_E_2C_LANE[7:0]$  $23$  $16$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$DFE_F0_D_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0$
$$DFE_F0_S_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$DFE_F1_D_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1$
$$DFE_F1_S_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1$
$$DFE_F1_D_MID_E_2C_LANE[7:0]$  $15$  $8$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1$
$$DFE_F1_S_MID_E_2C_LANE[7:0]$  $7$  $0$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$DFE_F1_D_BOT_E_2C_LANE[7:0]$  $31$  $24$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1$
$$DFE_F1_S_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$DFE_F2_D_TOP_E_2C_LANE[7:0]$  $15$  $8$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2$
$$DFE_F2_S_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2$
$$DFE_F2_D_MID_E_2C_LANE[7:0]$  $31$  $24$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2$
$$DFE_F2_S_MID_E_2C_LANE[7:0]$  $23$  $16$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$DFE_F2_D_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2$
$$DFE_F2_S_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$DFE_F3_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F3$
$$DFE_F3_MID_E_2C_LANE[7:0]$  $23$  $16$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3$
$$DFE_F3_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3$
$$DFE_F4_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F4$
$$DFE_F4_MID_E_2C_LANE[7:0]$  $31$  $24$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4$
$$DFE_F4_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4$
$$DFE_F5_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F5$
$$DFE_F5_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F5$
$$DFE_F6_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F6$
$$DFE_F6_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F6$
$$DFE_F7_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F7$
$$DFE_F7_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F7$
$$DFE_F8_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F8$
$$DFE_F8_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F8$
$$DFE_F9_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F9$
$$DFE_F9_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F9$
$$DFE_F10_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F10$
$$DFE_F10_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F10$
$$DFE_F11_E_2C_LANE[7:0]$  $15$  $8$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F11$
$$DFE_F12_E_2C_LANE[7:0]$  $7$  $0$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F12$
$$DFE_F13_E_2C_LANE[7:0]$  $31$  $24$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F13$
$$DFE_F14_E_2C_LANE[7:0]$  $23$  $16$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F14$
$$DFE_F15_E_2C_LANE[7:0]$  $15$  $8$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F15$
$$DFE_FF0_E_2C_LANE[7:0]$  $7$  $0$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF0$
$$DFE_FF1_E_2C_LANE[7:0]$  $31$  $24$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF1$
$$DFE_FF2_E_2C_LANE[7:0]$  $23$  $16$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF2$
$$DFE_FF3_E_2C_LANE[7:0]$  $15$  $8$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF3$
$$DFE_FF4_E_2C_LANE[7:0]$  $7$  $0$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF4$
$$DFE_FF5_E_2C_LANE[7:0]$  $31$  $24$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF5$
$$DFE_VREF_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF$
$$DFE_VREF_MID_E_2C_LANE[7:0]$  $15$  $8$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF$
$$DFE_VREF_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF$
$$DFE_F1P5_E_2C_LANE[7:0]$  $31$  $24$  $R049F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F1P5$
$$DFE_DC_E_E_2C_LANE[7:0]$  $23$  $16$  $R049F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap DC_E$
$$ND$  $15$  $0$  $R049F4h$  $EOM ERROR COUNT$  $RW$  $0h$  $$
$$EOM_ERR_CNT_TOP_P_LANE[31:0]$  $31$  $0$  $R04A00h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Positive Eye$
$$EOM_ERR_CNT_MID_P_LANE[31:0]$  $31$  $0$  $R04A04h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Positive Eye$
$$EOM_ERR_CNT_BOT_P_LANE[31:0]$  $31$  $0$  $R04A08h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Bot Positive Eye$
$$EOM_ERR_CNT_TOP_N_LANE[31:0]$  $31$  $0$  $R04A0Ch$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Negative Eye$
$$EOM_ERR_CNT_MID_N_LANE[31:0]$  $31$  $0$  $R04A10h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Negative Eye$
$$EOM_ERR_CNT_BOT_N_LANE[31:0]$  $31$  $0$  $R04A14h$  $EOM VALID COUNT$  $R$  $Vh$  $Error Count For Bot Negative Eye$
$$EOM_VLD_CNT_TOP_P_LANE[31:0]$  $31$  $0$  $R04A20h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Positive Eye$
$$EOM_VLD_CNT_MID_P_LANE[31:0]$  $31$  $0$  $R04A24h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Positive Eye$
$$EOM_VLD_CNT_BOT_P_LANE[31:0]$  $31$  $0$  $R04A28h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Bot Positive Eye$
$$EOM_VLD_CNT_TOP_N_LANE[31:0]$  $31$  $0$  $R04A2Ch$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Negative Eye$
$$EOM_VLD_CNT_MID_N_LANE[31:0]$  $31$  $0$  $R04A30h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Negative Eye$
$$EOM_VLD_CNT_BOT_N_LANE[31:0]$  $31$  $0$  $R04A34h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Negative Eye$
$$ND$  $31$  $24$  $R04A38h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_P_LANE[39:32]$  $23$  $16$  $R04A38h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Positive Eye$
$$EOM_VLD_CNT_MID_P_LANE[39:32]$  $15$  $8$  $R04A38h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Positive Eye$
$$EOM_VLD_CNT_BOT_P_LANE[39:32]$  $7$  $0$  $R04A38h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Positive Eye$
$$ND$  $31$  $24$  $R04A3Ch$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_N_LANE[39:32]$  $23$  $16$  $R04A3Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Negative Eye$
$$EOM_VLD_CNT_MID_N_LANE[39:32]$  $15$  $8$  $R04A3Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Negative Eye$
$$EOM_VLD_CNT_BOT_N_LANE[39:32]$  $7$  $0$  $R04A3Ch$  $EOM CONTROL REG$  $R$  $Vh$  $Valid Count For Bot Negative Eye$
$$ND$  $31$  $11$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$eom_cnt_auto_clr_lane$  $10$  $10$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Auto Clear.$
$$eom_pol_force_lane$  $9$  $9$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Polarity Force.$
$$eom_cnt_clr_lane$  $8$  $8$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $EOM Counter Clear.$
$$ND$  $7$  $4$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$dfe_eom_sel_lane[3:0]$  $3$  $0$  $R04A40h$  $Lane Margin Reigster$  $RW$  $fh$  $Select Samplers Used In EOM$
$$ND$  $31$  $13$  $R04A44h$  $Lane Margin Reigster$  $RW$  $0h$  $$
$$dfe_margin_chg_lane$  $12$  $12$  $R04A44h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Change Read$
$$dfe_margin_ready_lane$  $11$  $11$  $R04A44h$  $Lane Margin Reigster$  $RW$  $0h$  $DFE Is Ready For Lane Margin Function$
$$dfe_margin_ack_lane$  $10$  $10$  $R04A44h$  $Lane Margin Reigster$  $R$  $Vh$  $DFE Margin Acknowledge Read$
$$dfe_margin_dir_lane$  $9$  $9$  $R04A44h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Direction Read$
$$dfe_margin_en_lane$  $8$  $8$  $R04A44h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Enable Read$
$$dfe_margin_type_lane$  $7$  $7$  $R04A44h$  $Lane Margin Reigster$  $R$  $Vh$  $Lane Margin Offset Type Read$
$$dfe_margin_offset_lane[6:0]$  $6$  $0$  $R04A44h$  $DME Encoder Register 0$  $R$  $Vh$  $Lane Margin Offset Read$
$$ND$  $31$  $31$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$LOCAL_FIELD_FORCE_LANE$  $26$  $26$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All 32 Local PHY Control And Status Bits To Use Register Value.$
$$LOCAL_TX_INIT_FORCE_LANE$  $25$  $25$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Tx_init Status Bit To Use Register Value.$
$$LOCAL_TRAIN_COMP_FORCE_LANE$  $24$  $24$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Train_comp Status Bit To Use Register Value.$
$$LOCAL_ERROR_FIELD_FORCE_LANE$  $23$  $23$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All Error Response Field To Use Register Value.$
$$LOCAL_STATUS_FIELD_FORCE_LANE$  $22$  $22$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Status Field To Use Register Value.$
$$LOCAL_CTRL_FIELD_FORCE_LANE$  $21$  $21$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.$
$$dme_enc_balance_inv_lane$  $20$  $20$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Inverter.$
$$dme_enc_mode_lane[1:0]$  $19$  $18$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Differential Manchester Encoding Mode$
$$DME_ENC_EN_LANE$  $17$  $17$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Enable.$
$$ND$  $16$  $14$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$fiber_channel_mode_lane$  $13$  $13$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Fiber Channel Mode$
$$error_frame_num_lane[2:0]$  $12$  $10$  $R05000h$  $DME Encoder Register 0$  $RW$  $2h$  $Error Response TTIU Frame Numbers To Be Sent$
$$disable_reset_status_lane$  $9$  $9$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Disable Reset Status When Errors Received$
$$LOCAL_RD_REQ_LANE$  $8$  $8$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Update Local_ctrl_bits_rd And Local_status_bits_rd$
$$LOCAL_BALANCE_CAL_EN_LANE$  $7$  $7$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Bit Hardware Calculation Enable.$
$$LOCAL_ERROR_EN_LANE$  $6$  $6$  $R05000h$  $DME Encoder Register 0$  $RW$  $1h$  $Enable Error Response TTIU.$
$$LOCAL_FIELD_VALID_LANE$  $5$  $5$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Field Valid$
$$LOCAL_TX_INIT_VALID_LANE$  $4$  $4$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local TX Init Valid$
$$LOCAL_TRAIN_COMP_VALID_LANE$  $3$  $3$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Train Complete Valid$
$$LOCAL_ERROR_FIELD_VALID_LANE$  $2$  $2$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Error Field Valid$
$$LOCAL_STATUS_FIELD_VALID_LANE$  $1$  $1$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Status Field Valid$
$$LOCAL_CTRL_FIELD_VALID_LANE$  $0$  $0$  $R05000h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Field Valid$
$$LOCAL_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R05004h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Bits To Be Sent To Remote PHY. $
$$LOCAL_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R05004h$  $DME Encoder Register 2$  $RW$  $0h$  $Local Status Bits To Be Sent To Remote PHY.$
$$local_ctrl_bits_rd_lane[15:0]$  $31$  $16$  $R05008h$  $DME Encoder Register 2$  $R$  $Vh$  $Local Control Bits To Be Sent To Remote PHY$
$$local_status_bits_rd_lane[15:0]$  $15$  $0$  $R05008h$  $DME Decoder Register 0$  $R$  $Vh$  $Local Status Bits To Be Sent To Remote PHY.$
$$ND$  $31$  $31$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$error_dec_rpt_en_lane$  $29$  $29$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Repeat Check For Error Resopnse TTIU. $
$$always_check_coe_req_lane$  $28$  $28$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Coefficient Request Check Always On$
$$remote_train_comp_chk3_lane$  $27$  $27$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Check Remote TX Train Complete Status Three Times$
$$remote_error_en_lane$  $26$  $26$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $1h$  $Remote Error Detect Enable.$
$$no_comb_error_lane$  $25$  $25$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Coefficient Request Combination Error$
$$dme_dec_balance_inv_lane$  $24$  $24$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $DME Decoder Balance Bit Inverter$
$$REMOTE_RD_REQ_LANE$  $23$  $23$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Update Remote_ctrl_bits And Remote_status Bits$
$$dme_dec_rpt_en_lane$  $22$  $22$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Repeat Check.$
$$dec_err_chk_en_lane$  $21$  $21$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Error Check Enable$
$$balance_chk_en_lane$  $20$  $20$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $1h$  $DME Decoder Balance Bit Check Enable.$
$$ctrl_bit_pos_lane[1:0]$  $19$  $18$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits$
$$dme_dec_mode_lane[1:0]$  $17$  $16$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Differential Manchester Decoding Mode$
$$ND$  $15$  $15$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$no_rsvd_ctrl_field_error_lane$  $3$  $3$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Control Field Error$
$$no_rsvd_bit_error_in_error_lane$  $2$  $2$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Error Response TTIU$
$$no_rsvd_bit_error_in_normal_lane$  $1$  $1$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $No Reserved Bit Error In Normal TTIU$
$$no_rsvd_pt_type_error_lane$  $0$  $0$  $R0500Ch$  $DME Decoder Register 1$  $RW$  $0h$  $No Reserved Pattern Type Error$
$$REMOTE_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R05010h$  $DME Decoder Register 1$  $R$  $Vh$  $Remote Control Bits Value$
$$REMOTE_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R05010h$  $TX Training Interface Register 0$  $R$  $Vh$  $Remote Status Bits Value$
$$tx_train_enable_rd_lane$  $31$  $31$  $R05014h$  $TX Training Interface Register 0$  $R$  $Vh$  $Tx Training Enable Read Out$
$$rx_train_enable_rd_lane$  $30$  $30$  $R05014h$  $TX Training Interface Register 0$  $R$  $Vh$  $Rx Training Enable Read Out$
$$update_then_hold_lane$  $29$  $29$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX Train Command Sequence$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $28$  $28$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$REMOTE_STATUS_RECHK_EN_LANE$  $27$  $27$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $Re-check Remote PHY Status$
$$remote_status_check_en_lane$  $26$  $26$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Remote Status Check Enable.$
$$TX_TRAIN_CHK_INIT_LANE$  $25$  $25$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Tx Train INIT Bit Check Enable$
$$PATTERN_LOCK_LOST_TIMEOUT_EN_LANE$  $24$  $24$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Pattern Lock Lost Timeout Enable$
$$FRAME_DET_MAX_TIME_LANE[3:0]$  $23$  $20$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Maximum Wait Time For Frame Detection$
$$link_train_mode_lpbk_lane$  $19$  $19$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $Loop Back Mode When Link_train_mode Is High$
$$ND$  $18$  $18$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$link_train_if_mode_lane$  $17$  $17$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Train Interface Mode$
$$LINK_TRAIN_MODE_LANE$  $16$  $16$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $Special TX Training Mode$
$$ND$  $15$  $13$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_START_WAIT_TIME_LANE[1:0]$  $12$  $11$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Training Start Wait Time$
$$TRX_TRAIN_TIMEOUT_EN_LANE$  $10$  $10$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX/RX Training Timeout Enable$
$$ND$  $9$  $9$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$status_det_timeout_en_lane$  $8$  $8$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Status Detection Timeout Enable$
$$status_det_timeout_lane[7:0]$  $7$  $0$  $R05014h$  $TX Training Interface Register 1$  $RW$  $03h$  $Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms$
$$ND$  $31$  $31$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$TRX_TRAIN_TIMER_LANE[12:0]$  $28$  $16$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0bb7h$  $TX Training Maximum Time$
$$ND$  $15$  $15$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$tx_train_start_wait_time_done_lane$  $13$  $13$  $R05018h$  $TX Training Interface Register 1$  $R$  $Vh$  $TX Training Start Wait Time Done$
$$RX_TRAIN_TIMER_LANE[12:0]$  $12$  $0$  $R05018h$  $TX Training Interface Register 2$  $RW$  $0013h$  $RX Train Maximum Timer$
$$LOCAL_CTRL_FM_REG_EN_LANE$  $31$  $31$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control From Register Enable.$
$$ND$  $30$  $30$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$local_ctrl_field_pat_lane[1:0]$  $29$  $28$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Pattern.$
$$local_ctrl_field_reset_lane[3:0]$  $27$  $24$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field Reset.$
$$tx_ffe_train_done_lane$  $23$  $23$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $tx ffe train done$
$$local_ctrl_field_lane[5:0]$  $22$  $17$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control Field$
$$local_status_fm_reg_en_lane$  $16$  $16$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status From Register Enable.$
$$remote_ctrl_field_ready_high_lane$  $15$  $15$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote_ctrl_field_ready Always Asserted.$
$$PIN_TX_TRAIN_ERROR_LANE[1:0]$  $14$  $13$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $PIN_TX_TRAIN_ERROR$
$$pin_tx_train_failed_lane$  $12$  $12$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Fail Flag.$
$$pin_tx_train_complete_lane$  $11$  $11$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Tx Train Complete Flag.$
$$local_train_comp_lane$  $10$  $10$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Train Complete Flag.$
$$remote_ctrl_field_ready_lane$  $9$  $9$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Remote Control Field Ready.$
$$local_status_field_reset_lane$  $8$  $8$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Reset$
$$local_status_field_pat_lane[1:0]$  $7$  $6$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Status Field Pattern$
$$local_status_field_lane[5:0]$  $5$  $0$  $R0501Ch$  $TX Training Interface Register 3$  $RW$  $0h$  $Local Status Field$
$$remote_fm_reg_en_lane$  $31$  $31$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Signal From Register Enable.$
$$ND$  $30$  $30$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$local_ctrl_field_ready_high_lane$  $25$  $25$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $Local_ctrl_field_ready Signal Always Asserted.$
$$remote_train_comp_lane$  $24$  $24$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $Remote Train Complete$
$$remote_tx_init_lane$  $23$  $23$  $R05020h$  $TX Training Interface Register 3$  $RW$  $1h$  $Remote TX Initialization$
$$tx_train_comp_wait_frame_lane[6:0]$  $22$  $16$  $R05020h$  $TX Training Interface Register 3$  $RW$  $3h$  $Wait Time For PIN_TX_TRAIN_COMPLETE$
$$ND$  $15$  $15$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$frame_det_timeout_lane$  $9$  $9$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $Frame Detect Timeout Flag$
$$REMOTE_TRAIN_COMP_RD_LANE$  $8$  $8$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $Remote PHY Train Complete Status$
$$LOCAL_TRAIN_COMP_RD_LANE$  $7$  $7$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $Local PHY Train Complete Status$
$$TX_TRAIN_COMPLETE_LANE$  $6$  $6$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Complete Status$
$$TX_TRAIN_FAILED_LANE$  $5$  $5$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Failed Status$
$$RX_TRAIN_COMPLETE_LANE$  $4$  $4$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Complete Status$
$$RX_TRAIN_FAILED_LANE$  $3$  $3$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Falied Status$
$$TX_TRAIN_ERROR_LANE[1:0]$  $2$  $1$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Train Error Information$
$$TRX_TRAIN_TIMEOUT_LANE$  $0$  $0$  $R05020h$  $TX Training Pattern Register 0$  $R$  $Vh$  $TX/RX Training Timeout Flag$
$$tx_train_pat_coding_sel_lane[1:0]$  $31$  $30$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Tx Train Pattern Coding Selection$
$$tx_train_pat_coding_sel_rx_lane[1:0]$  $29$  $28$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Coding Selection In Rx$
$$tx_train_pat_coding_sel_force_lane$  $27$  $27$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Force Tx Train Pattern Coding Selection$
$$TX_TRAIN_PAT_EN_LANE$  $26$  $26$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Enable.$
$$ND$  $25$  $19$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $18$  $18$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$tx_train_pat_mode_lane$  $17$  $17$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $1h$  $TX Training Pattern Mode$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $16$  $16$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Toggle TX Training Pattern In Each Training Frame$
$$ND$  $15$  $12$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$ETHERNET_MODE_LANE[1:0]$  $11$  $10$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Ethernet Mode Enable$
$$TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R05024h$  $TX Training Driver Register 0$  $RW$  $42h$  $Training Patten Number Including Frame Marker.$
$$TX_POWER_PROTECT_EN_LANE$  $31$  $31$  $R05028h$  $TX Training Driver Register 0$  $RW$  $1h$  $Tx Power Protection Enable$
$$TX_POWER_MAX_LANE[6:0]$  $30$  $24$  $R05028h$  $TX Training Driver Register 0$  $RW$  $3fh$  $Tx Maximum Power$
$$tx_amp_clamp_en_lane$  $23$  $23$  $R05028h$  $TX Training Driver Register 0$  $RW$  $0h$  $Tx Main-cursor Emphasis Clamp Enable$
$$tx_p2p_vmax_lane[6:0]$  $22$  $16$  $R05028h$  $TX Training Driver Register 0$  $RW$  $3fh$  $Tx Peak To Peak Maximum Voltage$
$$dual_arg_protect_en_lane$  $15$  $15$  $R05028h$  $TX Training Driver Register 0$  $RW$  $1h$  $Dual Argument Protection Enable$
$$TX_AMP_MIN_LANE[6:0]$  $14$  $8$  $R05028h$  $TX Training Driver Register 0$  $RW$  $25h$  $TX Amplitude Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R05028h$  $TX Training Driver Register 0$  $RW$  $0h$  $$
$$TX_AMP_MAX_LANE[6:0]$  $6$  $0$  $R05028h$  $TX Training Driver Register 1$  $RW$  $3fh$  $TX Amplitude Maximum Index Used For TX Training$
$$ND$  $31$  $31$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MIN_LANE[4:0]$  $28$  $24$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 1 Minimum Index Used For TX Training$
$$ND$  $23$  $23$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MAX_LANE[4:0]$  $20$  $16$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0fh$  $TX Emphasis 1 Maximum Index Used For TX Training$
$$ND$  $15$  $15$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MIN_LANE[4:0]$  $12$  $8$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 0 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MAX_LANE[4:0]$  $4$  $0$  $R0502Ch$  $TX Training Driver Register 2$  $RW$  $0fh$  $TX Emphasis 0 Maximum Index Used For TX Training$
$$ND$  $31$  $23$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_VMA_PROTECT_EN_LANE$  $21$  $21$  $R05030h$  $TX Training Driver Register 2$  $RW$  $1h$  $TX Voltage Modulation Amplitude Protection Enable$
$$TX_VMA_MIN_LANE[4:0]$  $20$  $16$  $R05030h$  $TX Training Driver Register 2$  $RW$  $6h$  $TX Minimum Voltage Modulation Amplitude$
$$ND$  $15$  $15$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MIN_LANE[4:0]$  $12$  $8$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $TX Emphasis 2 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MAX_LANE[4:0]$  $4$  $0$  $R05030h$  $TX Training Driver Register 3$  $RW$  $06h$  $TX Emphasis 2 Maximum Index Used For TX Training$
$$ND$  $31$  $24$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_emph2_index_valid_lane$  $23$  $23$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Index Valid$
$$tx_emph2_index_force_lane$  $22$  $22$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Index Force$
$$tx_emph1_index_valid_lane$  $21$  $21$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Post-cursor Emphasis Index Valid$
$$tx_emph1_index_force_lane$  $20$  $20$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Post-cursor Emphasis Index Force$
$$tx_emph0_index_valid_lane$  $19$  $19$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Index Valid$
$$tx_emph0_index_force_lane$  $18$  $18$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Index Force$
$$tx_amp_index_valid_lane$  $17$  $17$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Main-cursor Emphasis Index Valid$
$$tx_amp_index_force_lane$  $16$  $16$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Tx Main-cursor Emphasis Index Force$
$$ND$  $15$  $15$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$tx_amp_offset_lane[6:0]$  $14$  $8$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $TX Amplitude Offset For PCIE GEN3$
$$LOCAL_TX_PRESET_INDEX_LANE[3:0]$  $7$  $4$  $R05034h$  $TX Training Driver Register 3$  $RW$  $2h$  $Local TX Coefficient Preset Index $
$$tx_coe_fm_tx_train_dis_lane$  $3$  $3$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $Disable Tx Coefficient From Tx Training$
$$TX_COE_FM_PIN_PCIE3_EN_LANE$  $2$  $2$  $R05034h$  $TX Training Driver Register 3$  $RW$  $1h$  $Tx Coefficient From Pin Enable For PCIE3 Mode.$
$$local_tx_preset_en_lane$  $1$  $1$  $R05034h$  $TX Training Driver Register 3$  $RW$  $1h$  $Enable Local TX Coefficient Preset In The Beginning Of TX Training$
$$tx_train_coe_update_en_lane$  $0$  $0$  $R05034h$  $TX Training Driver Register 4$  $RW$  $0h$  $Tx Training Coefficients Update Enable.$
$$ND$  $31$  $31$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH2_LANE[4:0]$  $28$  $24$  $R05038h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre 2 Emphasis During TX Training$
$$ND$  $23$  $23$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH1_LANE[4:0]$  $20$  $16$  $R05038h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Post Emphasis During TX Training$
$$ND$  $15$  $15$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH0_LANE[4:0]$  $12$  $8$  $R05038h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre Emphasis During TX Training$
$$ND$  $7$  $7$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_AMP_LANE[6:0]$  $6$  $0$  $R05038h$  $TX Training Default 1$  $R$  $Vh$  $TX Amplitude During TX Training$
$$ND$  $31$  $23$  $R0503Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT3_LANE[6:0]$  $22$  $16$  $R0503Ch$  $TX Training Default 1$  $RW$  $2fh$  $TX Main Cursor$
$$ND$  $15$  $15$  $R0503Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT2_LANE[6:0]$  $14$  $8$  $R0503Ch$  $TX Training Default 1$  $RW$  $2fh$  $TX Main Cursor$
$$ND$  $7$  $7$  $R0503Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT1_LANE[6:0]$  $6$  $0$  $R0503Ch$  $TX Training Default 2$  $RW$  $3fh$  $TX Main Cursor$
$$ND$  $31$  $21$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT3_LANE[4:0]$  $20$  $16$  $R05040h$  $TX Training Default 2$  $RW$  $0Fh$  $TX Pre Cursor$
$$ND$  $15$  $15$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT2_LANE[4:0]$  $12$  $8$  $R05040h$  $TX Training Default 2$  $RW$  $09h$  $TX Pre Cursor$
$$ND$  $7$  $7$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT1_LANE[4:0]$  $4$  $0$  $R05040h$  $TX Training Default 3$  $RW$  $0h$  $TX Pre Cursor$
$$ND$  $31$  $21$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT3_LANE[4:0]$  $20$  $16$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $15$  $15$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT2_LANE[4:0]$  $12$  $8$  $R05044h$  $TX Training Default 3$  $RW$  $06h$  $TX Post Cursor$
$$ND$  $7$  $7$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT1_LANE[4:0]$  $4$  $0$  $R05044h$  $TX Training Default 4$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $31$  $21$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT3_LANE[4:0]$  $20$  $16$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $15$  $15$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT2_LANE[4:0]$  $12$  $8$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $7$  $7$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT1_LANE[4:0]$  $4$  $0$  $R05048h$  $PRBS Train Control$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $31$  $16$  $R0504Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$train_prbs_data_window_offset_end_lane[3:0]$  $15$  $12$  $R0504Ch$  $PRBS Train Control$  $RW$  $7h$  $PRBS Train Data Window Offset End$
$$train_prbs_data_window_offset_start_lane[3:0]$  $11$  $8$  $R0504Ch$  $PRBS Train Control$  $RW$  $7h$  $PRBS Train Data Window Offset Start$
$$ND$  $7$  $4$  $R0504Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$TRAIN_PRBS_CHECK_EN_LANE$  $3$  $3$  $R0504Ch$  $PRBS Train Control$  $RW$  $0h$  $PRBS Train Check Data Enable$
$$ND$  $2$  $0$  $R0504Ch$  $TRX Training Result0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_local_ctrl_g_lane[1:0]$  $30$  $29$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Control For PAM4$
$$int_local_ctrl_sel_lane[2:0]$  $28$  $26$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Coefficient Selection For PAM4$
$$int_local_ctrl_pat_lane[1:0]$  $25$  $24$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Pattern Selection For PAM4$
$$int_local_ctrl_reset_lane$  $23$  $23$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Reset$
$$int_local_ctrl_gn1_lane[1:0]$  $22$  $21$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl GN1 Value$
$$int_local_ctrl_g1_lane[1:0]$  $20$  $19$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G1 Value$
$$int_local_ctrl_g0_lane[1:0]$  $18$  $17$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl G0 Value$
$$int_local_ctrl_req_lane$  $16$  $16$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal Local Ctrl Request$
$$ND$  $15$  $8$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $$
$$int_tx_preset_index_lane[3:0]$  $7$  $4$  $R05054h$  $TRX Training Result0$  $RW$  $2h$  $Internal Remote TX Coefficient Preset Index $
$$int_tx_train_complete_lane$  $3$  $3$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Complete Status$
$$int_tx_train_failed_lane$  $2$  $2$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal TX Training Failed Status$
$$int_rx_train_complete_lane$  $1$  $1$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $Internal RX Training Complete Status$
$$int_rx_train_failed_lane$  $0$  $0$  $R05054h$  $TRX Training Result1$  $RW$  $0h$  $Internal RX Training Falied Status$
$$ND$  $31$  $16$  $R05058h$  $TRX Training Result1$  $RW$  $0h$  $$
$$int_remote_status_g_lane[2:0]$  $15$  $13$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Coefficient Control For PAM4$
$$int_remote_status_sel_lane[2:0]$  $12$  $10$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Coefficient Selection For PAM4$
$$int_remote_status_pat_lane[1:0]$  $9$  $8$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Pattern Selection For PAM4$
$$int_remote_status_reset_lane$  $7$  $7$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status Reset Updated For PAM4$
$$int_remote_status_gn1_lane[1:0]$  $6$  $5$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status GN1 Value$
$$int_remote_status_g1_lane[1:0]$  $4$  $3$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status G1 Value$
$$int_remote_status_g0_lane[1:0]$  $2$  $1$  $R05058h$  $TRX Training Result1$  $R$  $Vh$  $Internal Remote Status G0 Value$
$$int_remote_status_ack_lane$  $0$  $0$  $R05058h$  $Clock Enable And Reset$  $R$  $Vh$  $Internal Remote Status Acknowledge$
$$ND$  $31$  $9$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $$
$$rst_dme_dec_clk_lane$  $8$  $8$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Decoding Clock$
$$dme_dec_clk_on_lane$  $7$  $7$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Decoding Clock$
$$dme_dec_clk_en_lane$  $6$  $6$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $1h$  $Internal Logic Enable for  Differential Manchester Decoding Clock$
$$rst_dme_enc_clk_lane$  $5$  $5$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For Differential Manchester Encoding Clock$
$$dme_enc_clk_on_lane$  $4$  $4$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On Differential Manchester Encoding Clock$
$$dme_enc_clk_en_lane$  $3$  $3$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $1h$  $Internal Logic Enable for  Differential Manchester Encoding Clock $
$$rst_tx_train_if_clk_lane$  $2$  $2$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Reset For TX Training Interface Clock$
$$tx_train_if_clk_on_lane$  $1$  $1$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $Turn On TX Training Interface Clock$
$$tx_train_if_clk_en_lane$  $0$  $0$  $R0505Ch$  $Interrupt 0$  $RW$  $1h$  $Internal Logic Enable for TX Training Interface Clock Enable$
$$ND$  $31$  $31$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$local_ctrl_field_ready_isr_lane$  $27$  $27$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Ctrl Field Ready Interrupt$
$$pin_papta_train_disable_isr_lane$  $26$  $26$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train disable interrupt.$
$$pin_papta_train_enable_isr_lane$  $25$  $25$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train Enable interrupt.$
$$rx_train_disable_isr_lane$  $24$  $24$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Disable Interrupt.$
$$tx_train_disable_isr_lane$  $23$  $23$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Disable Interrupt.$
$$remote_status_field_valid_mux_isr_lane$  $22$  $22$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$remote_ctrl_field_valid_mux_isr_lane$  $21$  $21$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$trx_train_stop_isr_lane$  $20$  $20$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt.$
$$rx_train_enable_isr_lane$  $19$  $19$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt.$
$$tx_train_enable_isr_lane$  $18$  $18$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt.$
$$RX_TRAIN_COMPLETE_ISR_LANE$  $17$  $17$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt. $
$$TX_TRAIN_COMPLETE_ISR_LANE$  $16$  $16$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt.$
$$LOCAL_FIELD_DONE_ISR_LANE$  $15$  $15$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt$
$$LOCAL_CTRL_VALID_ISR_LANE$  $14$  $14$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt.$
$$LOCAL_STATUS_VALID_ISR_LANE$  $13$  $13$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt.$
$$LOCAL_ERROR_VALID_ISR_LANE$  $12$  $12$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt.$
$$LOCAL_TRAIN_COMP_ISR_LANE$  $11$  $11$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt.$
$$LOCAL_TX_INIT_ISR_LANE$  $10$  $10$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt.$
$$REMOTE_TRAIN_COMP_ISR_LANE$  $9$  $9$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt. $
$$REMOTE_TX_INIT_ISR_LANE$  $8$  $8$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt.$
$$REMOTE_ERROR_VALID_ISR_LANE$  $7$  $7$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt. $
$$REMOTE_STATUS_VALID_ISR_LANE$  $6$  $6$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$REMOTE_CTRL_VALID_ISR_LANE$  $5$  $5$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$REMOTE_BALANCE_ERR_ISR_LANE$  $4$  $4$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt. $
$$DME_DEC_ERROR_ISR_LANE$  $3$  $3$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt. $
$$FRAME_DET_TIMEOUT_ISR_LANE$  $2$  $2$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt.$
$$TRX_TRAIN_TIMEOUT_ISR_LANE$  $1$  $1$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt.$
$$STATUS_DET_TIMEOUT_ISR_LANE$  $0$  $0$  $R05060h$  $Interrupt 1$  $RW$  $0h$  $Status Detection Timeout Interrupt.$
$$ND$  $31$  $31$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$local_ctrl_field_ready_mask_lane$  $27$  $27$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Ctrl Field Ready Interrupt Mask$
$$pin_papta_train_disable_mask_lane$  $26$  $26$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $PAPTA train disable Interrupt Mask$
$$pin_papta_train_enable_mask_lane$  $25$  $25$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $PAPTA train Enable interrupt Mask$
$$rx_train_disable_mask_lane$  $24$  $24$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Disable Interrupt Mask.$
$$tx_train_disable_mask_lane$  $23$  $23$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Disable Interrupt Mask.$
$$remote_status_field_valid_mux_mask_lane$  $22$  $22$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$remote_ctrl_field_valid_mux_mask_lane$  $21$  $21$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$trx_train_stop_mask_lane$  $20$  $20$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $TRx Train Stop Interrupt Mask.$
$$rx_train_enable_mask_lane$  $19$  $19$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Rx Train Enable Interrupt Mask.$
$$tx_train_enable_mask_lane$  $18$  $18$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Tx Train Enable Interrupt Mask.$
$$RX_TRAIN_COMPLETE_MASK_LANE$  $17$  $17$  $R05064h$  $Interrupt 1$  $RW$  $1h$  $Rx Train Complete Interrupt Mask$
$$TX_TRAIN_COMPLETE_MASK_LANE$  $16$  $16$  $R05064h$  $Interrupt 1$  $RW$  $1h$  $Tx Train Complete Interrupt Mask$
$$LOCAL_FIELD_DONE_MASK_LANE$  $15$  $15$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Field Done Interrupt Mask.$
$$LOCAL_CTRL_VALID_MASK_LANE$  $14$  $14$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Control Field Valid Interrupt Mask.$
$$LOCAL_STATUS_VALID_MASK_LANE$  $13$  $13$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Status Field Valid Interrupt Mask$
$$LOCAL_ERROR_VALID_MASK_LANE$  $12$  $12$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Mask.$
$$LOCAL_TRAIN_COMP_MASK_LANE$  $11$  $11$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Mask$
$$LOCAL_TX_INIT_MASK_LANE$  $10$  $10$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_TRAIN_COMP_MASK_LANE$  $9$  $9$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Mask$
$$REMOTE_TX_INIT_MASK_LANE$  $8$  $8$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_ERROR_VALID_MASK_LANE$  $7$  $7$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Mask.$
$$REMOTE_STATUS_VALID_MASK_LANE$  $6$  $6$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$REMOTE_CTRL_VALID_MASK_LANE$  $5$  $5$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$REMOTE_BALANCE_ERR_MASK_LANE$  $4$  $4$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote TTIU Balance Bit Error Interrupt Mask.$
$$DME_DEC_ERROR_MASK_LANE$  $3$  $3$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Dme Decoder Error Interrupt Mask.$
$$FRAME_DET_TIMEOUT_MASK_LANE$  $2$  $2$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Frame Detection Timeout Interrupt Mask.$
$$TRX_TRAIN_TIMEOUT_MASK_LANE$  $1$  $1$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Trx Training Timeout Interrupt Mask.$
$$STATUS_DET_TIMEOUT_MASK_LANE$  $0$  $0$  $R05064h$  $Interrupt 0$  $RW$  $0h$  $Status Detection Timeout Interrupt Mask. $
$$ND$  $31$  $31$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$local_ctrl_field_ready_isr_clear_lane$  $27$  $27$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Ctrl Field Ready Interrupt Clear$
$$pin_papta_train_disable_isr_clear_lane$  $26$  $26$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train disable Interrupt Clear$
$$pin_papta_train_enable_isr_clear_lane$  $25$  $25$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $PAPTA train Enable interrupt Clear$
$$rx_train_disable_isr_clear_lane$  $24$  $24$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Disable Interrupt Clear$
$$tx_train_disable_isr_clear_lane$  $23$  $23$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Disable Interrupt Clear$
$$remote_status_field_valid_mux_isr_clear_lane$  $22$  $22$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$remote_ctrl_field_valid_mux_isr_clear_lane$  $21$  $21$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$trx_train_stop_isr_clear_lane$  $20$  $20$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $TRx Train Stop Interrupt Clear$
$$rx_train_enable_isr_clear_lane$  $19$  $19$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Enable Interrupt Clear$
$$tx_train_enable_isr_clear_lane$  $18$  $18$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Enable Interrupt Clear$
$$RX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $17$  $17$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt Clear$
$$TX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $16$  $16$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt Clear$
$$LOCAL_FIELD_DONE_ISR_CLEAR_LANE$  $15$  $15$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt Clear$
$$LOCAL_CTRL_VALID_ISR_CLEAR_LANE$  $14$  $14$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt Clear$
$$LOCAL_STATUS_VALID_ISR_CLEAR_LANE$  $13$  $13$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt Clear$
$$LOCAL_ERROR_VALID_ISR_CLEAR_LANE$  $12$  $12$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Clear$
$$LOCAL_TRAIN_COMP_ISR_CLEAR_LANE$  $11$  $11$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Clear$
$$LOCAL_TX_INIT_ISR_CLEAR_LANE$  $10$  $10$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt Clear$
$$REMOTE_TRAIN_COMP_ISR_CLEAR_LANE$  $9$  $9$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Clear$
$$REMOTE_TX_INIT_ISR_CLEAR_LANE$  $8$  $8$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Clear$
$$REMOTE_ERROR_VALID_ISR_CLEAR_LANE$  $7$  $7$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Clear$
$$REMOTE_STATUS_VALID_ISR_CLEAR_LANE$  $6$  $6$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$REMOTE_CTRL_VALID_ISR_CLEAR_LANE$  $5$  $5$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$REMOTE_BALANCE_ERR_ISR_CLEAR_LANE$  $4$  $4$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt Clear$
$$DME_DEC_ERROR_ISR_CLEAR_LANE$  $3$  $3$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt Clear$
$$FRAME_DET_TIMEOUT_ISR_CLEAR_LANE$  $2$  $2$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt Clear$
$$TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE$  $1$  $1$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt Clear$
$$STATUS_DET_TIMEOUT_ISR_CLEAR_LANE$  $0$  $0$  $R05068h$  $Tx Emphasis Control0$  $RW$  $0h$  $Status Detection Timeout Interrupt Clear$
$$ND$  $31$  $31$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_pre2_ctrl_lane[4:0]$  $28$  $24$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Control$
$$ND$  $23$  $22$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_pre2_ctrl_force_lane$  $21$  $21$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Second Pre-cursor Emphasis Control Force$
$$tx_em_post_ctrl_lane[4:0]$  $20$  $16$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post-cursor Emphasis Control$
$$tx_em_post_ctrl_force_lane$  $15$  $15$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Post-cursor Emphasis Control Force$
$$ND$  $14$  $14$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$tx_em_main_ctrl_force_lane$  $13$  $13$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx Main-cursor Emphasis Control Force$
$$tx_em_pre_ctrl_lane[4:0]$  $12$  $8$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Control$
$$tx_em_pre_ctrl_force_lane$  $7$  $7$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $Tx First Pre-cursor Emphasis Control Force$
$$tx_em_main_ctrl_lane[6:0]$  $6$  $0$  $R0506Ch$  $Tx Emphasis Control1$  $RW$  $3fh$  $Tx Main-cursor Emphasis Control$
$$ND$  $31$  $31$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_fir_c_ctrl3_lane[5:0]$  $29$  $24$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 3$
$$tx_fir_sel_lane[1:0]$  $23$  $22$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Select$
$$tx_fir_c_ctrl2_lane[5:0]$  $21$  $16$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 2$
$$tx_fir_c_ctrl1_lane[5:0]$  $15$  $10$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Control 1$
$$ND$  $9$  $9$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$tx_fir_update_lane$  $8$  $8$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Update$
$$tx_fir_update_force_lane$  $7$  $7$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Update Force$
$$tx_fir_tap_pol_lane[5:0]$  $6$  $1$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $Tx FIR Tap Polarity Control$
$$tx_fir_tap_pol_force_lane$  $0$  $0$  $R05070h$  $Tx Emphasis Control2$  $RW$  $0h$  $Tx FIR Tap Polarity Control Force$
$$ND$  $31$  $31$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c0_lane[5:0]$  $29$  $24$  $R05074h$  $Tx Emphasis Control2$  $R$  $Vh$  $Tx FIR Tap 0 Readout$
$$ND$  $23$  $23$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c1_lane[5:0]$  $21$  $16$  $R05074h$  $Tx Emphasis Control2$  $R$  $Vh$  $Tx FIR Tap 1 Readout$
$$ND$  $15$  $15$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c2_lane[5:0]$  $13$  $8$  $R05074h$  $Tx Emphasis Control2$  $R$  $Vh$  $Tx FIR Tap 2 Readout$
$$ND$  $7$  $7$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$to_ana_tx_fir_c3_lane[5:0]$  $5$  $0$  $R05074h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap 3 Readout$
$$ND$  $31$  $31$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_c4_lane[5:0]$  $29$  $24$  $R05078h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap 4 Readout$
$$ND$  $23$  $23$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_c5_lane[5:0]$  $21$  $16$  $R05078h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap 5 Readout$
$$ND$  $15$  $15$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$to_ana_tx_fir_tap_pol_lane[5:0]$  $13$  $8$  $R05078h$  $Tx Emphasis Control3$  $R$  $Vh$  $Tx FIR Tap Polarity Readout$
$$tx_fir_tap_p_force_lane$  $7$  $7$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $Register to force the value of virtual coefficient CP in FIR Calculation from FW register.$
$$tx_fir_tap_p_lane[5:0]$  $6$  $1$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $Value of virtual coefficient CP controlled by FW register.$
$$to_ana_tx_fir_update_lane$  $0$  $0$  $R05078h$  $Tx _training_pattern_reg1$  $R$  $Vh$  $Tx FIR Tap Update Readout$
$$ND$  $31$  $26$  $R0507Ch$  $Tx _training_pattern_reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_RX_LANE[9:0]$  $25$  $16$  $R0507Ch$  $Tx _training_pattern_reg1$  $RW$  $42h$  $Training Patten Number Including Frame Marker In RX$
$$ND$  $15$  $10$  $R0507Ch$  $Tx _training_pattern_reg1$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R0507Ch$  $TX Training Control Register 0$  $RW$  $42h$  $Training Patten Number on TX side  Including Frame Marker.$
$$ND$  $31$  $18$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $$
$$ctrl_field_start_adjust_lane[1:0]$  $17$  $16$  $R05080h$  $TX Training Control Register 0$  $RW$  $00$  $Control Field Start Adjust$
$$ND$  $15$  $15$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $$
$$force_tx_train_pat_tx_en_lane$  $14$  $14$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Force Tx Training Pat Enable on Tx side$
$$auto_force_dis_tx_lane$  $13$  $13$  $R05080h$  $TX Training Control Register 0$  $RW$  $1h$  $Disable HW to generate force_pll_ready and force_sel_bits $
$$auto_force_dis_rx_lane$  $12$  $12$  $R05080h$  $TX Training Control Register 0$  $RW$  $1h$  $Disable HW to generate force_pll_ready and force_sel_bits $
$$force_clk_ready_lane$  $11$  $11$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Force Clk_8bit_ready and Clk_10bit_ready $
$$PCIE_MODE_LANE$  $10$  $10$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Pice mode is enable during tx training $
$$strx_train_coe_valid_dly_lane[1:0]$  $9$  $8$  $R05080h$  $TX Training Control Register 0$  $RW$  $00$  $delay  strx_train_coe_valid$
$$force_control_rx_en_lane$  $7$  $7$  $R05080h$  $TX Training Control Register 0$  $RW$  $1h$  $Force Control Enable bit on RX side$
$$force_tx_train_pat_rx_en_lane$  $6$  $6$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $force Tx Training Pat Enable on Rx side$
$$force_sel_bits_rx_lane$  $5$  $5$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Force sel bit  on Rx side$
$$force_pll_ready_rx_lane$  $4$  $4$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Force PLL READY on Rx side$
$$extend_trx_train_clk_rx_en_lane$  $3$  $3$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Extend TRx Train Clock Enable on Rx side$
$$force_control_tx_en_lane$  $2$  $2$  $R05080h$  $TX Training Control Register 0$  $RW$  $1h$  $Force Control Enable bit on TX side.$
$$force_sel_bits_tx_lane$  $1$  $1$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Force sel bit  on Tx side$
$$force_pll_ready_tx_lane$  $0$  $0$  $R05080h$  $TX Training Control Register 1$  $RW$  $0h$  $Force PLL  READY on Tx side$
$$ND$  $31$  $11$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $$
$$remote_valid_interrupt_ctrl_lane$  $10$  $10$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ remote valid interrupt control $
$$control_32g_lane$  $9$  $9$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $extra control on 32G PHY$
$$pin_tx_train_enable_sel_lane$  $8$  $8$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ tx_train_enable selection bit.$
$$tx_coe_fm_pipe_lane$  $7$  $7$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $reset for  tx_coe_fm_pipe $
$$err_rsp_rpt_en_lane$  $6$  $6$  $R05084h$  $TX Training Control Register 1$  $RW$  $1h$  $ err_rsp_rpt_en$
$$train_pin_fm_reg_en_lane$  $5$  $5$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ train_pin_fm_reg_enable$
$$train_err_fm_reg_en_lane$  $4$  $4$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ train_err_fm_reg_enable$
$$remote_comp_fm_reg_en_lane$  $3$  $3$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ remote_comp_fm_reg_enable$
$$remote_init_fm_reg_en_lane$  $2$  $2$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ remote_init_fm_reg_enable$
$$train_rdy_fm_reg_en_lane$  $1$  $1$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $ train_rdy_fm_reg_enable$
$$remote_valid_lane$  $0$  $0$  $R05084h$  $TX Training Control Register 2$  $RW$  $0h$  $ remote_valid_enable$
$$ND$  $31$  $15$  $R05088h$  $TX Training Control Register 2$  $RW$  $0h$  $$
$$train_end_rd_lane$  $14$  $14$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $TX Training End$
$$clock_sel_not_in_training_rd_lane$  $13$  $13$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $Clock used for normal data transfer$
$$clock_sel_in_training_rd_lane$  $12$  $12$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $Clock used for Training$
$$clk_10bit_ready_rd_lane$  $11$  $11$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $40 bit clock is stable$
$$clk_8bit_ready_rd_lane$  $10$  $10$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $32 bit clock is stable$
$$pll_ready_rx_rd_lane$  $9$  $9$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $PLL Ready RX  Read$
$$tx_train_start_rd_lane$  $8$  $8$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $TX Training Start Read$
$$pin_rx_preset_hint_rd_lane[3:0]$  $7$  $4$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $rx preset hint rd$
$$ND$  $3$  $3$  $R05088h$  $TX Training Control Register 2$  $RW$  $0h$  $$
$$eye_open_en_rd_lane$  $2$  $2$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $eye open en rd$
$$pin_papta_train_enable_rd_lane$  $1$  $1$  $R05088h$  $TX Training Control Register 2$  $R$  $Vh$  $Read Out PAPTA train_enable$
$$local_ctrl_field_ready_rd_lane$  $0$  $0$  $R05088h$  $Tx Emphasis Control Register 0$  $R$  $Vh$  $local ctrl field ready$
$$ND$  $31$  $29$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_emph1_pipe0_lane[4:0]$  $28$  $24$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $ch$  $Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -6dB De-emphasis$
$$ND$  $23$  $23$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_amp_pipe0_lane[6:0]$  $22$  $16$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $21h$  $Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -6dB De-emphasis$
$$ND$  $15$  $15$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_swing_rd_lane$  $14$  $14$  $R0508Ch$  $Tx Emphasis Control Register 0$  $R$  $Vh$  $Read Out For PIPE Ctrl Dphy_ana_tx_swing$
$$PCIE_GEN12_SEL_LANE$  $13$  $13$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $1h$  $PCIe/USB3 Gen1/2 Mode Select$
$$tx_emph1_pipe2_lane[4:0]$  $12$  $8$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 No De-emphasis$
$$ND$  $7$  $7$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$tx_amp_pipe2_lane[6:0]$  $6$  $0$  $R0508Ch$  $Tx Emphasis Control Register 1$  $RW$  $2dh$  $Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 No De-emphasis$
$$ND$  $31$  $13$  $R05090h$  $Tx Emphasis Control Register 1$  $RW$  $0h$  $$
$$tx_emph1_pipe1_lane[4:0]$  $12$  $8$  $R05090h$  $Tx Emphasis Control Register 1$  $RW$  $8h$  $Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -3dB De-emphasis$
$$ND$  $7$  $7$  $R05090h$  $Tx Emphasis Control Register 1$  $RW$  $0h$  $$
$$tx_amp_pipe1_lane[6:0]$  $6$  $0$  $R05090h$  $Tx Amplitude Control Register 0$  $RW$  $25h$  $Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -3dB De-emphasis$
$$tx_margin_v7_lane[3:0]$  $31$  $28$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $4h$  $Tx Margin Voltage$
$$tx_margin_v6_lane[3:0]$  $27$  $24$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $5h$  $Tx Margin Voltage$
$$tx_margin_v5_lane[3:0]$  $23$  $20$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $6h$  $Tx Margin Voltage$
$$tx_margin_v4_lane[3:0]$  $19$  $16$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $3h$  $Tx Margin Voltage$
$$tx_margin_v3_lane[3:0]$  $15$  $12$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $8h$  $Tx Margin Voltage$
$$tx_margin_v2_lane[3:0]$  $11$  $8$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $9h$  $Tx Margin Voltage$
$$tx_margin_v1_lane[3:0]$  $7$  $4$  $R05094h$  $Tx Amplitude Control Register 0$  $RW$  $ah$  $Tx Margin Voltage$
$$tx_margin_v0_lane[3:0]$  $3$  $0$  $R05094h$  $Tx Amplitude Control Register 1$  $RW$  $7h$  $Tx Margin Voltage$
$$ND$  $31$  $6$  $R05098h$  $Tx Amplitude Control Register 1$  $RW$  $0h$  $$
$$tx_vref_tx_sel_lane[3:0]$  $5$  $2$  $R05098h$  $Tx Amplitude Control Register 1$  $RW$  $7h$  $Tx Margin Voltage$
$$tx_vref_txdrv_sel_fm_margin_pcie_en_lane$  $1$  $1$  $R05098h$  $Tx Amplitude Control Register 1$  $RW$  $1h$  $Tx Driver Reference Voltage Selection From Margin Level Enable For PCIE Mode$
$$tx_vref_txdrv_sel_force_lane$  $0$  $0$  $R05098h$  $Rx Side PLL Lane Register 0$  $RW$  $0h$  $Force Tx Drive Reference Voltage Selection$
$$pll_rs_fbc_pllcal_cnt_lane[15:0]$  $31$  $16$  $R05100h$  $Rx Side PLL Lane Register 0$  $R$  $Vh$  $Analog Rx Side Feedback Clock Count Result$
$$pll_rs_fbc_cnt_timer_lane[15:0]$  $15$  $0$  $R05100h$  $Rx Side PLL Lane Register 1$  $RW$  $4fh$  $Analog Rx Side Feedback Clock Count Timer$
$$pll_rs_reset_ana_lane$  $31$  $31$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $1h$  $Reset Rx Side PLL Analog Circuitry$
$$ana_pll_rs_ld_cal_data_lane$  $30$  $30$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Rx Side PLL Load Calibration Data$
$$ND$  $29$  $29$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$pll_rs_fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R05104h$  $Rx Side PLL Lane Register 1$  $R$  $Vh$  $Rx Side Feedback Clock Count Result Ready$
$$rst_pll_rs_fbc_pllcal_clk_lane$  $26$  $26$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Rx Side FBC PLL Calibration Clock$
$$pll_rs_fbc_cnt_start_lane$  $25$  $25$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Rx Side Feedback Clock Count Start$
$$ND$  $24$  $24$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ref_clk_en_rs_lane$  $23$  $23$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Force Reference Clock Rx Side Enable Lane. $
$$rst_ref_clk_rs_lane$  $22$  $22$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Reference Clock Rx Side Lane$
$$ana_pll_rs_tempc_level_todig_lane[1:0]$  $21$  $20$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Rx Side PLL temp Calibration Level To Digital$
$$ana_pll_rs_tempc_level_todig_fm_reg_lane$  $19$  $19$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Rx Side PLL temp Calibration Level To Digital Control From Register Selection$
$$ana_pll_rs_tempc_level_todig_rd_req_lane$  $18$  $18$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $1h$  $Rx Side PLL temperature Calibration Analog Feedback Read Request$
$$ana_pll_rs_tempc_level_todig_rd_lane[1:0]$  $17$  $16$  $R05104h$  $Rx Side PLL Lane Register 1$  $R$  $Vh$  $Analog Rx Side PLL temp Calibration Level To Digital Indicator$
$$PLL_RS_INIT_FOFFS_LANE[15:0]$  $15$  $0$  $R05104h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Initial RX Frequency Offset$
$$pll_rs_lcpll_tempc_cal_en_lane$  $31$  $31$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation Calibration Enable$
$$pll_rs_lcpll_tempc_cal_done_lane$  $30$  $30$  $R05108h$  $Rx Side PLL Lane Register 2$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation Calibration Done$
$$pll_rs_lcpll_tempc_step_lane$  $29$  $29$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Calibration Code Step$
$$pll_rs_lcpll_todig_tempc_polarity_lane$  $28$  $28$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation TODIG Polarity$
$$pll_rs_lcpll_tempc_dis_lane$  $27$  $27$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Calibration External Disable$
$$pll_rs_lcpll_tempc_dac_max_min_overwrite_lane$  $26$  $26$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite$
$$ND$  $25$  $20$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $$
$$pll_rs_lcpll_tempc_mux_hold_sel_min_lane[3:0]$  $19$  $16$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation Mux_hold_sel Min Value$
$$pll_rs_lcpll_tempc_mux_hold_sel_max_lane[3:0]$  $15$  $12$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $ah$  $Rx Side LCPLL Temperature Compensation Mux_hold_sel Max Value$
$$pll_rs_lcpll_cal_wait_tempc_5us_lane[3:0]$  $11$  $8$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $5h$  $Rx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle$
$$pll_rs_lcpll_cal_wait_tempc_40us_lane[3:0]$  $7$  $4$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $5h$  $Rx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle$
$$pll_rs_lcpll_cal_wait_tempc_100us_lane[3:0]$  $3$  $0$  $R05108h$  $Rx Side PLL Lane Register 3$  $RW$  $6h$  $Rx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle$
$$pll_rs_lcpll_tempc_dac_min_lane[7:0]$  $31$  $24$  $R0510Ch$  $Rx Side PLL Lane Register 3$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation DAC MIN Valve$
$$pll_rs_lcpll_tempc_dac_min_p2_lane[7:0]$  $23$  $16$  $R0510Ch$  $Rx Side PLL Lane Register 3$  $RW$  $2h$  $Rx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2$
$$pll_rs_lcpll_tempc_dac_max_lane[7:0]$  $15$  $8$  $R0510Ch$  $Rx Side PLL Lane Register 3$  $RW$  $ffh$  $Rx Side LCPLL Temperature Compensation DAC MAX Valve$
$$pll_rs_lcpll_tempc_dac_max_m2_lane[7:0]$  $7$  $0$  $R0510Ch$  $Rx Side PLL Lane Register 4$  $RW$  $fdh$  $Rx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2$
$$pll_rs_lcpll_tempc_mux_sel_ext_lane[3:0]$  $31$  $28$  $R05110h$  $Rx Side PLL Lane Register 4$  $RW$  $2h$  $Rx Side LCPLL Temperature Compensation  Mux_hold_sel External Value$
$$pll_rs_lcpll_tempc_mux_hold_sel_ext_lane[3:0]$  $27$  $24$  $R05110h$  $Rx Side PLL Lane Register 4$  $RW$  $2h$  $Rx Side LCPLL Temperature Compensation Mux_sel External Value$
$$pll_rs_lcpll_tempc_dac_sel_ext_lane[7:0]$  $23$  $16$  $R05110h$  $Rx Side PLL Lane Register 4$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation DAC External Valve$
$$pll_rs_lcpll_tempc_dac_valid_ext_lane$  $15$  $15$  $R05110h$  $Rx Side PLL Lane Register 4$  $RW$  $0h$  $Rx Side LCPLL Temperature Compensation DAC VALID External Value$
$$pll_rs_lcpll_tempc_ext_en_lane$  $14$  $14$  $R05110h$  $Rx Side PLL Lane Register 4$  $RW$  $1h$  $Rx Side LCPLL Temperature Compensation  External Value Enable$
$$ND$  $13$  $0$  $R05110h$  $Rx Side PLL Lane Register 5$  $RW$  $0h$  $$
$$pll_rs_lcpll_tempc_mux_sel_lane[3:0]$  $31$  $28$  $R05114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value$
$$pll_rs_lcpll_tempc_mux_hold_sel_lane[3:0]$  $27$  $24$  $R05114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation Mux_sel  Read Value$
$$pll_rs_lcpll_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R05114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation DAC  Read Valve$
$$pll_rs_lcpll_tempc_dac_valid_lane$  $15$  $15$  $R05114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation DAC Read VALID  Value$
$$pll_rs_lcpll_tempc_level_todig_lane[1:0]$  $14$  $13$  $R05114h$  $Rx Side PLL Lane Register 5$  $R$  $Vh$  $Rx Side LCPLL Temperature Compensation  TODIG Read Value$
$$ND$  $12$  $0$  $R05114h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_rs_dtx_floop_step_size_lane[1:0]$  $31$  $30$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Frequency Loop Step Size For Rx Side PLL$
$$ND$  $29$  $29$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_RS_DTX_FOFFSET_SEL_LANE$  $28$  $28$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Frequency Offset Selection For Rx Side PLL$
$$pll_rs_foff_inv_force_lane$  $27$  $27$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert Force For Tx PLL.$
$$pll_rs_foff_inv_lane$  $26$  $26$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert For Tx PLL.$
$$ND$  $25$  $25$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$reset_pll_rs_dtx_lane$  $24$  $24$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $Reset RX DTX$
$$pll_rs_dtx_clk_off_lane$  $23$  $23$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $RX DTX Clock Off$
$$PLL_RS_DTX_CLAMPING_TRIGGER_LANE$  $22$  $22$  $R05118h$  $Rx Side PLL Lane Register 6$  $R$  $Vh$  $DTX Clamping Trigger$
$$PLL_RS_DTX_CLAMPING_EN_LANE$  $21$  $21$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Enable$
$$PLL_RS_DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $20$  $20$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$PLL_RS_DTX_CLAMPING_SEL_LANE[1:0]$  $19$  $18$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Select$
$$ND$  $17$  $17$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R05118h$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0511Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_rs_dtx_floop_foffset_rd_req_lane$  $27$  $27$  $R0511Ch$  $Rx Side PLL Lane Register 7$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request$
$$ND$  $26$  $16$  $R0511Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_rs_dtx_floop_foffset_lane[15:0]$  $15$  $0$  $R0511Ch$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $DTX Frequency Loop Offset$
$$pll_rs_rsvd_pll_out_rd_lane[3:0]$  $31$  $28$  $R05120h$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $PLL_RS_RSVD_PLL_OUT Value$
$$ana_pll_rs_rsvd_pll_out_lane[3:0]$  $27$  $24$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Rx Side PLL Reserved Output$
$$ana_pll_rs_rsvd_pll_out_fm_reg_lane$  $23$  $23$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Force Value Of Ana_pll_rs_rsvd_pll_out From Register$
$$ND$  $22$  $16$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_rs_rsvd0_lane[3:0]$  $15$  $12$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $1100$  $Analog Rx Side PLL Reserved Register$
$$ana_pll_rs_lock_lane$  $11$  $11$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Set Value Of ana_pll_rs_lock $
$$ana_pll_rs_lock_fm_reg_lane$  $10$  $10$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Value Of pll_rs_lock Control From Register Selection.$
$$ANA_PLL_RS_LOCK_RD_LANE$  $9$  $9$  $R05120h$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $Rx Side PLL Lock Indicator$
$$ANA_PLL_RS_FBCK_SEL_LANE$  $8$  $8$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ana_pll_rs_pu_pll_lane$  $7$  $7$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up RX Analog PLL$
$$ana_pll_rs_pu_pll_dly_lane$  $6$  $6$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up RX Analog PLL Delay$
$$ND$  $5$  $5$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_rs_pu_pll_force_lane$  $4$  $4$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $RX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection$
$$ND$  $3$  $3$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_rs_clk_ready_lane$  $2$  $2$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $PLL_CLK_READY Signal Value For RX LC PLL$
$$ana_pll_rs_clk100m_125m_sel_lane$  $1$  $1$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Rx Side PLL Clock 100M Or 125M Select$
$$ana_pll_rs_clk100mor125m_en_lane$  $0$  $0$  $R05120h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $Analog Rx Side PLL Clock 100M Or 125M Enable$
$$ND$  $31$  $31$  $R05124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_rs_ssc_step_125ppm_lane[3:0]$  $30$  $27$  $R05124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$pll_rs_ssc_acc_factor_lane$  $26$  $26$  $R05124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor$
$$ND$  $25$  $13$  $R05124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_rs_ssc_m_lane[12:0]$  $12$  $0$  $R05124h$  $Rx Side PLL Lane Register 9$  $RW$  $05cfh$  $SSC Parameter$
$$pll_rs_repeat_mode_en_fm_reg_lane$  $31$  $31$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of Repeat_mode_en From Register$
$$pll_rs_repeat_mode_en_lane$  $30$  $30$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Repeat Mode Enable$
$$pll_rs_local_dig_rx2tx_lpbk_en_fm_reg_lane$  $29$  $29$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register$
$$pll_rs_local_dig_rx2tx_lpbk_en_lane$  $28$  $28$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$pll_rs_rx2pll_freq_tran_en_fm_reg_lane$  $27$  $27$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of rx2pll_freq_tran_en From Register$
$$pll_rs_rx2pll_freq_tran_en_lane$  $26$  $26$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL DTX Rx to PLL Frequency Transfer Enable$
$$pll_rs_fifo_cnt_chg_valid_fm_reg_lane$  $25$  $25$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_cnt_chg_valid From Register$
$$pll_rs_fifo_cnt_chg_valid_lane$  $24$  $24$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_cnt_chg_valid$
$$pll_rs_fifo_cnt_chg_fm_reg_lane$  $23$  $23$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_cnt_chg From Register$
$$pll_rs_fifo_cnt_chg_lane[3:0]$  $22$  $19$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_cnt_chg$
$$pll_rs_fifo_empty_fm_reg_lane$  $18$  $18$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_empty From Register$
$$pll_rs_fifo_empty_lane$  $17$  $17$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_empty$
$$pll_rs_fifo_full_fm_reg_lane$  $16$  $16$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of fifo_full From Register$
$$pll_rs_fifo_full_lane$  $15$  $15$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL fifo_full$
$$pll_rs_txclk_sync_en_fm_reg_lane$  $14$  $14$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Force Value Of txclk_sync_en From Register$
$$pll_rs_txclk_sync_en_lane$  $13$  $13$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL txclk_sync_en$
$$pll_rs_sft_rst_no_reg_fm_reg_lane$  $12$  $12$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Soft Reset Without Register From Register$
$$pll_rs_sft_rst_no_reg_lane$  $11$  $11$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Rx Side PLL Soft Reset Without Register$
$$pll_rs_id_rd_lane[1:0]$  $10$  $9$  $R05128h$  $Rx Side PLL Lane Register 9$  $R$  $Vh$  $Rx Side PLL ID Read value$
$$ana_pll_rs_refclk_sel_lane$  $8$  $8$  $R05128h$  $Rx Side PLL Lane Register 9$  $RW$  $0h$  $Reference Clock Selection$
$$pll_rs_ref1m_gen_div_lane[7:0]$  $7$  $0$  $R05128h$  $Rx Side PLL Lane Register 6$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$pll_rs_ssc_amp_fm_reg_lane$  $31$  $31$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting From Register$
$$pll_rs_ssc_amp_lane[6:0]$  $30$  $24$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting$
$$pll_rs_ssc_dspread_rs_lane$  $23$  $23$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $Rx Side PLL Spread Spectrum Clock Down-spread Select$
$$pll_rs_ssc_dspread_rs_fm_reg_lane$  $22$  $22$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL Spread Spectrum Clock Down-spread Select From Register$
$$pll_rs_ssc_en_fm_reg_lane$  $21$  $21$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL SSC Enable From Register$
$$pll_rs_ssc_en_lane$  $20$  $20$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL SSC Enable$
$$ND$  $19$  $18$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_rs_rx_foffset_valid_fm_reg_lane$  $17$  $17$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL Force Value Of rx_foffset_valid From Register$
$$pll_rs_rx_foffset_valid_lane$  $16$  $16$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL rx_foffset_valid$
$$pll_rs_to_dtx_rx_foffset_fm_reg_lane$  $15$  $15$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $Rx Side PLL Force Value Of to_dtx_rx_foffset From Register$
$$pll_rs_to_dtx_rx_foffset_lane[14:0]$  $14$  $0$  $R0512Ch$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $Rx Side PLL to_dtx_rx_foffset$
$$ND$  $31$  $30$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_hi1_pll_rs_lane[5:0]$  $21$  $16$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $13$  $8$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_lo1_pll_rs_lane[5:0]$  $5$  $0$  $R05130h$  $Rx Side PLL Lane Register 11$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$testbus_sel_swap_pll_rs_lane[15:0]$  $31$  $16$  $R05134h$  $Rx Side PLL Lane Register 11$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$dig_test_bus_pll_rs_lane[15:0]$  $15$  $0$  $R05134h$  $PLL_RS Dtx_phy_align Register 0$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$pll_rs_lane_align_poffset_lane[7:0]$  $31$  $24$  $R05138h$  $PLL_RS Dtx_phy_align Register 0$  $RW$  $0h$  $PLL RS Lane Alignment Phase Offset$
$$pll_rs_lane_align_poffset_force_lane$  $23$  $23$  $R05138h$  $PLL_RS Dtx_phy_align Register 0$  $RW$  $0h$  $PLL RS Lane Alignment Phase Offset Force$
$$PLL_RS_INIT_TXFOFFS_EN_LANE$  $22$  $22$  $R05138h$  $PLL_RS Dtx_phy_align Register 0$  $RW$  $1h$  $Enable Tx Initial Frequency Offset For PLL_RS$
$$ND$  $21$  $0$  $R05138h$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_rs_rx2tx_foffset_fm_reg_lane$  $31$  $31$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset From Register$
$$pll_rs_rx2tx_foffset_lane[12:0]$  $30$  $18$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset Setting$
$$pll_rs_rx2tx_foffset_valid_fm_reg_lane$  $17$  $17$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset Valid From Register$
$$pll_rs_rx2tx_foffset_valid_lane$  $16$  $16$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset Valid Setting$
$$ND$  $15$  $11$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_rs_phase_offs_fm_reg_lane$  $10$  $10$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Phase Offset From Register$
$$pll_rs_phase_offs_lane[7:0]$  $9$  $2$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Phase Offset Setting$
$$pll_rs_phase_offs_valid_fm_reg_lane$  $1$  $1$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Phase Offset Valid From Register$
$$pll_rs_phase_offs_valid_lane$  $0$  $0$  $R0513Ch$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $Rx To Tx Phase Offset Valid Setting$
$$ND$  $31$  $21$  $R05140h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$rx_pll_rate_sel_lane[4:0]$  $20$  $16$  $R05140h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $RX PLL rate sel.$
$$ND$  $15$  $10$  $R05140h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$pll_rs_fbdiv_cal_lane[9:0]$  $9$  $0$  $R05140h$  $Tx Side PLL Lane Register 0$  $RW$  $0h$  $PLL RS FBDIV.$
$$pll_ts_fbc_pllcal_cnt_lane[15:0]$  $31$  $16$  $R05200h$  $Tx Side PLL Lane Register 0$  $R$  $Vh$  $Analog Tx Side Feedback Clock Count Result$
$$pll_ts_fbc_cnt_timer_lane[15:0]$  $15$  $0$  $R05200h$  $Tx Side PLL Lane Register 1$  $RW$  $4fh$  $Analog Tx Side Feedback Clock Count Timer$
$$pll_ts_reset_ana_lane$  $31$  $31$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $1h$  $Reset Tx Side PLL Analog Circuitry$
$$ana_pll_ts_ld_cal_data_lane$  $30$  $30$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Tx Load Calibration Data$
$$ND$  $29$  $29$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$pll_ts_fbc_pllcal_cnt_ready_lane$  $27$  $27$  $R05204h$  $Tx Side PLL Lane Register 1$  $R$  $Vh$  $Tx Side Feedback Clock Count Result Ready$
$$rst_pll_ts_fbc_pllcal_clk_lane$  $26$  $26$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Tx FBC PLL Calibration Clock$
$$pll_ts_fbc_cnt_start_lane$  $25$  $25$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Tx Side Feedback Clock Count Start$
$$ND$  $24$  $24$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ref_clk_en_ts_lane$  $23$  $23$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Force Reference Clock Tx Side Enable Lane. $
$$rst_ref_clk_ts_lane$  $22$  $22$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Reset Reference Clock Tx Side Lane$
$$ana_pll_ts_tempc_level_todig_lane[1:0]$  $21$  $20$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Tx Side Temp Calibration Level To Digital$
$$ana_pll_ts_tempc_level_todig_fm_reg_lane$  $19$  $19$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $Analog Tx Side Temp Calibration Level To Digital Control From Register Selection$
$$ana_pll_ts_tempc_level_todig_rd_req_lane$  $18$  $18$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $1h$  $Tx Side Temperature Calibration Analog Feedback Read Request$
$$ana_pll_ts_tempc_level_todig_rd_lane[1:0]$  $17$  $16$  $R05204h$  $Tx Side PLL Lane Register 1$  $R$  $Vh$  $Analog Tx Side Temp Calibration Level To Digital Indicator$
$$PLL_TS_INIT_FOFFS_LANE[15:0]$  $15$  $0$  $R05204h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Initial TX Frequency Offset$
$$pll_ts_lcpll_tempc_cal_en_lane$  $31$  $31$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation Calibration Enable$
$$pll_ts_lcpll_tempc_cal_done_lane$  $30$  $30$  $R05208h$  $Tx Side PLL Lane Register 2$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation Calibration Done$
$$pll_ts_lcpll_tempc_step_lane$  $29$  $29$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Calibration Code Step$
$$pll_ts_lcpll_todig_tempc_polarity_lane$  $28$  $28$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation TODIG Polarity$
$$pll_ts_lcpll_tempc_dis_lane$  $27$  $27$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Calibration External Disable$
$$pll_ts_lcpll_tempc_dac_max_min_overwrite_lane$  $26$  $26$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite$
$$ND$  $25$  $20$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $$
$$pll_ts_lcpll_tempc_mux_hold_sel_min_lane[3:0]$  $19$  $16$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation Mux_hold_sel Min Value$
$$pll_ts_lcpll_tempc_mux_hold_sel_max_lane[3:0]$  $15$  $12$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $ah$  $Tx Side LCPLL Temperature Compensation Mux_hold_sel Max Value$
$$pll_ts_lcpll_cal_wait_tempc_5us_lane[3:0]$  $11$  $8$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $5h$  $Tx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle$
$$pll_ts_lcpll_cal_wait_tempc_40us_lane[3:0]$  $7$  $4$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $5h$  $Tx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle$
$$pll_ts_lcpll_cal_wait_tempc_100us_lane[3:0]$  $3$  $0$  $R05208h$  $Tx Side PLL Lane Register 3$  $RW$  $6h$  $Tx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle$
$$pll_ts_lcpll_tempc_dac_min_lane[7:0]$  $31$  $24$  $R0520Ch$  $Tx Side PLL Lane Register 3$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation DAC MIN Valve$
$$pll_ts_lcpll_tempc_dac_min_p2_lane[7:0]$  $23$  $16$  $R0520Ch$  $Tx Side PLL Lane Register 3$  $RW$  $2h$  $Tx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2$
$$pll_ts_lcpll_tempc_dac_max_lane[7:0]$  $15$  $8$  $R0520Ch$  $Tx Side PLL Lane Register 3$  $RW$  $ffh$  $Tx Side LCPLL Temperature Compensation DAC MAX Valve$
$$pll_ts_lcpll_tempc_dac_max_m2_lane[7:0]$  $7$  $0$  $R0520Ch$  $Tx Side PLL Lane Register 4$  $RW$  $fdh$  $Tx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2$
$$pll_ts_lcpll_tempc_mux_sel_ext_lane[3:0]$  $31$  $28$  $R05210h$  $Tx Side PLL Lane Register 4$  $RW$  $2h$  $Tx Side LCPLL Temperature Compensation  Mux_hold_sel External Value$
$$pll_ts_lcpll_tempc_mux_hold_sel_ext_lane[3:0]$  $27$  $24$  $R05210h$  $Tx Side PLL Lane Register 4$  $RW$  $2h$  $Tx Side LCPLL Temperature Compensation Mux_sel External Value$
$$pll_ts_lcpll_tempc_dac_sel_ext_lane[7:0]$  $23$  $16$  $R05210h$  $Tx Side PLL Lane Register 4$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation DAC External Valve$
$$pll_ts_lcpll_tempc_dac_valid_ext_lane$  $15$  $15$  $R05210h$  $Tx Side PLL Lane Register 4$  $RW$  $0h$  $Tx Side LCPLL Temperature Compensation DAC VALID External Value$
$$pll_ts_lcpll_tempc_ext_en_lane$  $14$  $14$  $R05210h$  $Tx Side PLL Lane Register 4$  $RW$  $1h$  $Tx Side LCPLL Temperature Compensation  External Value Enable$
$$ND$  $13$  $0$  $R05210h$  $Tx Side PLL Lane Register 5$  $RW$  $0h$  $$
$$pll_ts_lcpll_tempc_mux_sel_lane[3:0]$  $31$  $28$  $R05214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value$
$$pll_ts_lcpll_tempc_mux_hold_sel_lane[3:0]$  $27$  $24$  $R05214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation Mux_sel  Read Value$
$$pll_ts_lcpll_tempc_dac_sel_lane[7:0]$  $23$  $16$  $R05214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation DAC  Read Valve$
$$pll_ts_lcpll_tempc_dac_valid_lane$  $15$  $15$  $R05214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation DAC Read VALID  Value$
$$pll_ts_lcpll_tempc_level_todig_lane[1:0]$  $14$  $13$  $R05214h$  $Tx Side PLL Lane Register 5$  $R$  $Vh$  $Tx Side LCPLL Temperature Compensation  TODIG Read Value$
$$ND$  $12$  $0$  $R05214h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_ts_dtx_floop_step_size_lane[1:0]$  $31$  $30$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Frequency Loop Step Size For Tx Side PLL$
$$ND$  $29$  $29$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_TS_DTX_FOFFSET_SEL_LANE$  $28$  $28$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Frequency Offset Selection For Tx Side PLL$
$$pll_ts_foff_inv_force_lane$  $27$  $27$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert Force For Tx Side PLL.$
$$pll_ts_foff_inv_lane$  $26$  $26$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Frequency Offset Invert For Tx Side PLL.$
$$ND$  $25$  $25$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$reset_pll_ts_dtx_lane$  $24$  $24$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $Reset TX DTX$
$$pll_ts_dtx_clk_off_lane$  $23$  $23$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $TX DTX Clock Off$
$$PLL_TS_DTX_CLAMPING_TRIGGER_LANE$  $22$  $22$  $R05218h$  $Tx Side PLL Lane Register 6$  $R$  $Vh$  $DTX Clamping Trigger$
$$PLL_TS_DTX_CLAMPING_EN_LANE$  $21$  $21$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Enable$
$$PLL_TS_DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $20$  $20$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$PLL_TS_DTX_CLAMPING_SEL_LANE[1:0]$  $19$  $18$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Select$
$$ND$  $17$  $17$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R05218h$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0521Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_ts_dtx_floop_foffset_rd_req_lane$  $27$  $27$  $R0521Ch$  $Tx Side PLL Lane Register 7$  $RW$  $1h$  $DTX Frequency Loop Offset Read Request$
$$ND$  $26$  $16$  $R0521Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_ts_dtx_floop_foffset_lane[15:0]$  $15$  $0$  $R0521Ch$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $DTX Frequency Loop Offset$
$$pll_ts_rsvd_pll_out_rd_lane[3:0]$  $31$  $28$  $R05220h$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $PLL_TS_RSVD_PLL_OUT Value$
$$ana_pll_ts_rsvd_pll_out_lane[3:0]$  $27$  $24$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Tx Side PLL Reserved Output$
$$ana_pll_ts_rsvd_pll_out_fm_reg_lane$  $23$  $23$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Force Value Of Ana_pll_ts_rsvd_pll_out From Register$
$$ND$  $22$  $16$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_ts_rsvd0_lane[3:0]$  $15$  $12$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $1100$  $Analog Tx Side PLL Reserved Register$
$$ana_pll_ts_lock_lane$  $11$  $11$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Set Value Of Tx_ana_pll_lock $
$$ana_pll_ts_lock_fm_reg_lane$  $10$  $10$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Value Of Tx_ana_pll_lock Control From Register Selection.$
$$ANA_PLL_TS_LOCK_RD_LANE$  $9$  $9$  $R05220h$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $Tx Side PLL Lock Indicator$
$$ANA_PLL_TS_FBCK_SEL_LANE$  $8$  $8$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ana_pll_ts_pu_pll_lane$  $7$  $7$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up TX Analog PLL$
$$ana_pll_ts_pu_pll_dly_lane$  $6$  $6$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Power Up TX Analog PLL Delay$
$$ND$  $5$  $5$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_ts_pu_pll_force_lane$  $4$  $4$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $TX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection$
$$ND$  $3$  $3$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ana_pll_ts_clk_ready_lane$  $2$  $2$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $PLL_CLK_READY Signal Value For TX LC PLL$
$$ana_pll_ts_clk100m_125m_sel_lane$  $1$  $1$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $Analog Tx Side PLL Clock 100M Or 125M Select$
$$ana_pll_ts_clk100mor125m_en_lane$  $0$  $0$  $R05220h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $Analog Tx Side PLL Clock 100M Or 125M Enable$
$$ND$  $31$  $31$  $R05224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_ts_ssc_step_125ppm_lane[3:0]$  $30$  $27$  $R05224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Step Value For 125PPM$
$$pll_ts_ssc_acc_factor_lane$  $26$  $26$  $R05224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $SSC Accumulator Factor$
$$ND$  $25$  $13$  $R05224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$pll_ts_ssc_m_lane[12:0]$  $12$  $0$  $R05224h$  $Tx Side PLL Lane Register 9$  $RW$  $05cfh$  $SSC Parameter$
$$pll_ts_repeat_mode_en_fm_reg_lane$  $31$  $31$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of Repeat_mode_en From Register$
$$pll_ts_repeat_mode_en_lane$  $30$  $30$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Repeat Mode Enable$
$$pll_ts_local_dig_rx2tx_lpbk_en_fm_reg_lane$  $29$  $29$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register$
$$pll_ts_local_dig_rx2tx_lpbk_en_lane$  $28$  $28$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$pll_ts_rx2pll_freq_tran_en_fm_reg_lane$  $27$  $27$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of rx2pll_freq_tran_en From Register$
$$pll_ts_rx2pll_freq_tran_en_lane$  $26$  $26$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL DTX Rx to PLL Frequency Transfer Enable$
$$pll_ts_fifo_cnt_chg_valid_fm_reg_lane$  $25$  $25$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_cnt_chg_valid From Register$
$$pll_ts_fifo_cnt_chg_valid_lane$  $24$  $24$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_cnt_chg_valid$
$$pll_ts_fifo_cnt_chg_fm_reg_lane$  $23$  $23$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_cnt_chg From Register$
$$pll_ts_fifo_cnt_chg_lane[3:0]$  $22$  $19$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_cnt_chg$
$$pll_ts_fifo_empty_fm_reg_lane$  $18$  $18$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_empty From Register$
$$pll_ts_fifo_empty_lane$  $17$  $17$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_empty$
$$pll_ts_fifo_full_fm_reg_lane$  $16$  $16$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of fifo_full From Register$
$$pll_ts_fifo_full_lane$  $15$  $15$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL fifo_full$
$$pll_ts_txclk_sync_en_fm_reg_lane$  $14$  $14$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Force Value Of txclk_sync_en From Register$
$$pll_ts_txclk_sync_en_lane$  $13$  $13$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL txclk_sync_en$
$$pll_ts_sft_rst_no_reg_fm_reg_lane$  $12$  $12$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Soft Reset Without Register From Register$
$$pll_ts_sft_rst_no_reg_lane$  $11$  $11$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Tx Side PLL Soft Reset Without Register$
$$pll_ts_id_rd_lane[1:0]$  $10$  $9$  $R05228h$  $Tx Side PLL Lane Register 9$  $R$  $Vh$  $Tx Side PLL ID Read value$
$$ana_pll_ts_refclk_sel_lane$  $8$  $8$  $R05228h$  $Tx Side PLL Lane Register 9$  $RW$  $0h$  $Reference Clock Selection$
$$pll_ts_ref1m_gen_div_lane[7:0]$  $7$  $0$  $R05228h$  $Tx Side PLL Lane Register 6$  $RW$  $18h$  $Reference 1 MHz Generation Divider$
$$pll_ts_ssc_amp_fm_reg_lane$  $31$  $31$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting From Register$
$$pll_ts_ssc_amp_lane[6:0]$  $30$  $24$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $23$  $22$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$pll_ts_ssc_dspread_ts_lane$  $21$  $21$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $Tx Side PLL Spread Spectrum Clock Down-spread Select$
$$pll_ts_ssc_dspread_ts_fm_reg_lane$  $20$  $20$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx side PLL Spread Spectrum Clock Down-spread Select From Register$
$$pll_ts_ssc_en_fm_reg_lane$  $19$  $19$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL SSC Enable From Register$
$$pll_ts_ssc_en_lane$  $18$  $18$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL SSC Enable$
$$pll_ts_rx_foffset_valid_fm_reg_lane$  $17$  $17$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL Force Value Of rx_foffset_valid From Register$
$$pll_ts_rx_foffset_valid_lane$  $16$  $16$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL rx_foffset_valid$
$$pll_ts_to_dtx_rx_foffset_fm_reg_lane$  $15$  $15$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $Tx Side PLL Force Value Of to_dtx_rx_foffset From Register$
$$pll_ts_to_dtx_rx_foffset_lane[14:0]$  $14$  $0$  $R0522Ch$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $Tx Side PLL to_dtx_rx_foffset$
$$ND$  $31$  $30$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_hi1_pll_ts_lane[5:0]$  $21$  $16$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $First Level Test Bus Selection For Optional Testbus Result. $
$$ND$  $15$  $14$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $13$  $8$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$testbus_sel_lo1_pll_ts_lane[5:0]$  $5$  $0$  $R05230h$  $Tx Side PLL Lane Register 11$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$testbus_sel_swap_pll_ts_lane[15:0]$  $31$  $16$  $R05234h$  $Tx Side PLL Lane Register 11$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$dig_test_bus_pll_ts_lane[15:0]$  $15$  $0$  $R05234h$  $PLL_TS Dtx_phy_align Register 0$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$pll_ts_lane_align_poffset_lane[7:0]$  $31$  $24$  $R05238h$  $PLL_TS Dtx_phy_align Register 0$  $RW$  $0h$  $PLL TS Lane Alignment Phase Offset$
$$pll_ts_lane_align_poffset_force_lane$  $23$  $23$  $R05238h$  $PLL_TS Dtx_phy_align Register 0$  $RW$  $0h$  $PLL TS Lane Alignment Phase Offset Force$
$$PLL_TS_INIT_TXFOFFS_EN_LANE$  $22$  $22$  $R05238h$  $PLL_TS Dtx_phy_align Register 0$  $RW$  $1h$  $Enable Tx Initial Frequency Offset For PLL_TS$
$$ND$  $21$  $0$  $R05238h$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_ts_rx2tx_foffset_fm_reg_lane$  $31$  $31$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset From Register$
$$pll_ts_rx2tx_foffset_lane[12:0]$  $30$  $18$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset Setting$
$$pll_ts_rx2tx_foffset_valid_fm_reg_lane$  $17$  $17$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset Valid From Register$
$$pll_ts_rx2tx_foffset_valid_lane$  $16$  $16$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Frequency Offset Valid Setting$
$$ND$  $15$  $11$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$pll_ts_phase_offs_fm_reg_lane$  $10$  $10$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Phase Offset From Register$
$$pll_ts_phase_offs_lane[7:0]$  $9$  $2$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Phase Offset Setting$
$$pll_ts_phase_offs_valid_fm_reg_lane$  $1$  $1$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $Rx To Tx Phase Offset Valid From Register$
$$pll_ts_phase_offs_valid_lane$  $0$  $0$  $R0523Ch$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $Rx To Tx Phase Offset Valid Setting$
$$ND$  $31$  $21$  $R05240h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$tx_pll_rate_sel_lane[4:0]$  $20$  $16$  $R05240h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $TX PLL rate sel.$
$$ND$  $15$  $10$  $R05240h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$pll_ts_fbdiv_cal_lane[9:0]$  $9$  $0$  $R05240h$  $Lane Configuration 0$  $RW$  $0h$  $PLL TS FBDIV.$
$$cfg_force_lane_disable_lane$  $31$  $31$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Force To Disable This Lane$
$$spare_reg_181_14_lane$  $30$  $30$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$spare_reg_181_13_lane$  $29$  $29$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$spare_reg_181_12_lane$  $28$  $28$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$CFG_USE_GEN3_PLL_CAL_LANE$  $27$  $27$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen3 Speed For PLL Calibration$
$$CFG_USE_GEN2_PLL_CAL_LANE$  $26$  $26$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen2 Speed For PLL Calibration$
$$CFG_USE_MAX_PLL_RATE_LANE$  $25$  $25$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Use Max PLL Rate Mode At Common PHY.$
$$CFG_SPD_CHANGE_WAIT_LANE$  $24$  $24$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Speed Change Wait Period When Max PLL Rate Mode.$
$$CFG_DISABLE_TXDETVAL_LANE$  $23$  $23$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Disable Txdetrx Valid Signal During TX Detect RX$
$$CFG_TXDETRX_MODE_LANE$  $22$  $22$  $R05300h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Detect Rx Mode$
$$CFG_ALIGN_IDLE_HIZ_LANE$  $21$  $21$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal$
$$CFG_GEN2_TXDATA_DLY_LANE[1:0]$  $20$  $19$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode$
$$CFG_GEN1_TXDATA_DLY_LANE[1:0]$  $18$  $17$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode$
$$CFG_TXELECIDLE_MODE_LANE$  $16$  $16$  $R05300h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Electrical Idle Mode Enable$
$$CFG_FORCE_RXPRESENT_LANE[1:0]$  $15$  $14$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Receiver Detection Override$
$$CFG_FAST_SYNCH_LANE$  $13$  $13$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Fast Synchronization At 125 MHz Pclk Frequency$
$$spare_reg_180_12_lane$  $12$  $12$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Spare_register$
$$CFG_TX_ALIGN_POS_LANE[5:0]$  $11$  $6$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $TX Alignment Shift Position (for Dphy_ana_txdata)$
$$PRD_TXSWING_LANE$  $5$  $5$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txswing When Mode_margin_override=1$
$$PRD_TXMARGIN_LANE[2:0]$  $4$  $2$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txmargin When Mode_margin_override=1$
$$PRD_TXDEEMPH1_LANE$  $1$  $1$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1$
$$PRD_TXDEEMPH0_LANE$  $0$  $0$  $R05300h$  $Lane Status 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1$
$$PM_STATE_LANE[5:0]$  $31$  $26$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PM State[5:0]$
$$PM_CLK_REQ_N_LANE$  $25$  $25$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $CLKREQ Control Status$
$$PM_PIPE_64B_LANE$  $24$  $24$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Operating In 64bit Mode$
$$PM_ASYNC_RST_N_LANE$  $23$  $23$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal Power Management Reset$
$$PM_DP_RST_N_LANE$  $22$  $22$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal PCS Data-path Reset$
$$PM_OSCCLK_AUX_CLK_EN_LANE$  $21$  $21$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $AUX_CLK Switchinh Between Txdclk And Oscclk Status$
$$PM_OSCCLK_PCLK_EN_LANE$  $20$  $20$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PCLK Switching Between Txdclk And Oscclk Status$
$$PM_PCLK_DPCLK_EN_LANE$  $19$  $19$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Pipe Internal PCS Data-path Clock Status$
$$PM_TXDCLK_PCLK_EN_LANE$  $18$  $18$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PCLK Output Enable Status:$
$$PM_TX_VCMHOLD_EN_LANE$  $17$  $17$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Common Mode$
$$PM_BEACON_RX_EN_LANE$  $16$  $16$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Low- Frequency Beacon Detection Enable$
$$PM_BEACON_TX_EN_LANE$  $15$  $15$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Beacon Transmission Enable$
$$PM_PU_IVREF_LANE$  $14$  $14$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Current And Voltage Reference$
$$PM_TXDETECTRX_EN_LANE$  $13$  $13$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy To Perform Tx Receiver Detection$
$$PM_TX_IDLE_HIZ_LANE$  $12$  $12$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver Idle In High Impedance Mode$
$$PM_TX_IDLE_LOZ_LANE$  $11$  $11$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver$
$$PM_RX_INIT_LANE$  $10$  $10$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Receiver Initialization$
$$PM_RX_RATE_SEL_LANE[2:0]$  $9$  $7$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy RX Signaling Rate$
$$PM_TX_RATE_SEL_LANE[2:0]$  $6$  $4$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy TX Signaling Rate$
$$PM_PU_RX_LANE$  $3$  $3$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Receiver$
$$PM_PU_TX_LANE$  $2$  $2$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Transmitter$
$$PM_PU_PLL_LANE$  $1$  $1$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy PLL$
$$PM_RESET_LANE$  $0$  $0$  $R05304h$  $Lane configuration and Status 2$  $R$  $Vh$  $Common PHY Reset$
$$BEACON_DETECTED_LANE$  $31$  $31$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Low-frequency Beacon Is Detected$
$$CFG_POWER_SETTLE_WAIT_LANE$  $30$  $30$  $R05308h$  $Lane configuration and Status 2$  $RW$  $1h$  $Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.$
$$CFG_RXEIDETECT_DLY_LANE[5:0]$  $29$  $24$  $R05308h$  $Lane configuration and Status 2$  $RW$  $ah$  $PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$CFG_IVREF_MODE_LANE$  $23$  $23$  $R05308h$  $Lane configuration and Status 2$  $RW$  $1h$  $Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States$
$$CFG_BEACON_MODE_LANE$  $22$  $22$  $R05308h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon/LFPS Protocol Control Mode$
$$CFG_BEACON_TXLOZ_WAIT_LANE[3:0]$  $21$  $18$  $R05308h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon Transmit Low-z Wait Period. In Units Of 20us$
$$CFG_BEACON_RX_EN_LANE$  $17$  $17$  $R05308h$  $Lane configuration and Status 2$  $RW$  $0h$  $Rx Beacon Mode Enable$
$$CFG_BEACON_TX_EN_LANE$  $16$  $16$  $R05308h$  $Lane configuration and Status 2$  $RW$  $1h$  $Tx Beacon Mode Enable$
$$MAC_PHY_TXDETECTRX_LOOPBACK_LANE$  $15$  $15$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control TX Receiver Detection Or Loopback From MAC$
$$MAC_PHY_TXELECIDLE_LANE$  $14$  $14$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Contrl Tx Electrical Idle From MAC$
$$MAC_PHY_POWERDOWN_LANE[1:0]$  $13$  $12$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Power State From MAC$
$$MAC_PHY_RATE_LANE[2:0]$  $11$  $9$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Signaling Rate From MAC$
$$PHY_MAC_RXVALID_LANE$  $8$  $8$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Data Valid Status At PIPE Interface$
$$PHY_MAC_RXELECIDLE_LANE$  $7$  $7$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Electrical IDLE Status At PIPE Interface$
$$ANA_DPHY_PLL_READY_TX_LANE$  $6$  $6$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For TX$
$$MAC_PHY_RX_TERMINATION_LANE$  $5$  $5$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Receiver Termination Control From MAC For USB3 Mode$
$$ANA_DPHY_PLL_READY_RX_LANE$  $4$  $4$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For RX$
$$ANA_DPHY_TXDETRX_VALID_LANE$  $3$  $3$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy TX Detect RX Ouput Valid$
$$ANA_DPHY_RX_INIT_DONE_LANE$  $2$  $2$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Receiver Initialization Done Status$
$$ANA_DPHY_SQ_DETECTED_LANE$  $1$  $1$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Squelch Detector Ouput Status$
$$ANA_DPHY_RXPRESENT_LANE$  $0$  $0$  $R05308h$  $Lane Configuration 2$  $R$  $Vh$  $Tx Receiver Detection Status:$
$$ebuf_threshold_wide_lane$  $31$  $31$  $R0530Ch$  $Lane Configuration 2$  $RW$  $1h$  $Elastic Buffer Threshold Hysteresis$
$$cfg_high_water_mark_lane[4:0]$  $30$  $26$  $R0530Ch$  $Lane Configuration 2$  $RW$  $13h$  $Elastic Buffer High Water Mark Threshold  Gen3 Mode$
$$cfg_low_water_mark_lane[4:0]$  $25$  $21$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Elastic Buffer Low Water Mark Threshold  Gen3 Mode$
$$CFG_ELB_THRESHOLD_LANE[4:0]$  $20$  $16$  $R0530Ch$  $Lane Configuration 2$  $RW$  $8h$  $Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.$
$$blk_align_at_sync_ok_lane$  $15$  $15$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Re Align At Sync_ok Phase$
$$blk_align_at_pre_sync_lane$  $14$  $14$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Re Align At Pre Sync Phase$
$$CFG_BLK_ALIGN_CTRL_LANE[2]$  $13$  $13$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Alignment Control$
$$CFG_BLK_ALIGN_CTRL_LANE[1:0]$  $12$  $11$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic$
$$use_txdatavalid_sample_txelecidle_lane$  $10$  $10$  $R0530Ch$  $Lane Configuration 2$  $RW$  $1h$  $Use The MAC_PHY_TXDATAVALID Signal To Sample The MAC_PHY_TXELECIDLE Signal During 128B/130B Encoding$
$$txelecidle_clear_reminder_lane$  $9$  $9$  $R0530Ch$  $Lane Configuration 2$  $RW$  $1h$  $Use The MAC_PHY_TXELECIDLE Signal To Clear The Reminder Counter Of The 128B/130B Encoder$
$$CFG_GEN3_TXDATA_DLY_LANE[1:0]$  $8$  $7$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.$
$$CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]$  $6$  $5$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen3$
$$cfg_ignore_sq_detect_lane$  $4$  $4$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Squelch Detect Signal Handling On Block Alignment$
$$cfg_det_all_skp_lane$  $3$  $3$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable To Detect All SKP Patterns$
$$cfg_det_fts_window_lane$  $2$  $2$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Set FTS Detection Window$
$$cfg_use_skp_lock_lane$  $1$  $1$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable To Use SKP Ordered Set For Block Alignment$
$$cfg_use_fts_lock_lane$  $0$  $0$  $R0530Ch$  $Lane Configuration 4$  $RW$  $1h$  $Enable To Use FTS For Block Alignment$
$$cfg_phy_reserved_ctrl_lane[7:0]$  $31$  $24$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $PHY Reserved Control Signals.$
$$cfg_data_bit_map_lane$  $23$  $23$  $R05310h$  $Lane Configuration 4$  $RW$  $1h$  $Select Data Bit Mapping Scheme While Mapping 32-Bit Valid TxData Into 40-Bit Dphy_Ana_Txdata[39:0] Bus$
$$cfg_rx_train_sel_lane$  $22$  $22$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $USB3 Mode: PIPE Rx Training Control Select To Handle Rxvalid Signaling$
$$cfg_signal_det_sel_lane$  $21$  $21$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Rx Signaling Detection Select For Rx_init Control$
$$CFG_RXEI_DG_WEIGHT_LANE$  $20$  $20$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $RxEelcIdle De-glitching Tap Weight$
$$CFG_RXEIDET_DG_EN_LANE$  $19$  $19$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Enable Rx Electrical Idle Deglitch$
$$CFG_RX_EQ_CTRL_LANE$  $18$  $18$  $R05310h$  $Lane Configuration 4$  $RW$  $1h$  $PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.$
$$CFG_SQ_DET_SEL_LANE$  $17$  $17$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Squelch Detect Signal Select For Rx_init Control$
$$CFG_RX_INIT_SEL_LANE$  $16$  $16$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Rx_init Control Select$
$$ND$  $15$  $15$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$CFG_SRIS_CTRL_LANE$  $13$  $13$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $SRIS Configuration Control From MAC_PHY_SRIS_ENABLE Pin$
$$CFG_REF_FREF_SEL_LANE[4:0]$  $12$  $8$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Reference Frequency Select (MHz) For Usb3 Mode$
$$CFG_SSC_CTRL_LANE$  $7$  $7$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Spread Spectrum Clock Enable$
$$CFG_DFE_OVERRIDE_LANE$  $6$  $6$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Override PHY DFE Control Pins$
$$CFG_DFE_UPDATE_SEL_LANE$  $5$  $5$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_PAT_SEL_LANE$  $4$  $4$  $R05310h$  $Lane Configuration 4$  $RW$  $1h$  $PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_EN_SEL_LANE$  $3$  $3$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.$
$$CFG_DFE_CTRL_LANE[2:0]$  $2$  $0$  $R05310h$  $Lane Configuration and Status 3$  $RW$  $3h$  $Controls PHY DFE Signals When Cfg_dfe_override = 1.$
$$ND$  $31$  $31$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $$
$$CFG_P1_WAKEUP_LANE$  $30$  $30$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.$
$$CFG_P0S_IDLE_HIZ_DIS_LANE$  $29$  $29$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Disable Tx_idle_hiz Signal During P0S State And Speed Change.$
$$CFG_HIZ_CAL_TIMER_EN_LANE$  $28$  $28$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Hiz Calibration Timer Enable.$
$$CFG_HIZ_CAL_WAIT_LANE[3:0]$  $27$  $24$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $8h$  $Hiz Calibration Wait Timer$
$$CFG_DELAY_P12_PHYST_LANE$  $23$  $23$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.$
$$CFG_DELAY_TDR_PHYST_LANE$  $22$  $22$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY$
$$CFG_TXCMN_DIS_DLY_LANE[5:0]$  $21$  $16$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $14h$  $Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$MAC_PHY_TXCOMPLIANCE_LANE$  $15$  $15$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $TX Compliance Control Form MAC$
$$PM_RX_HIZ_LANE$  $14$  $14$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Rx Termination Control Status$
$$PM_REFCLK_VALID_LANE$  $13$  $13$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $External REFCLK Detection  Status$
$$ANA_REFCLK_DIS_ACK_LANE$  $12$  $12$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Comphy REFCLK Disable Ackledgement$
$$PM_REFCLK_DIS_LANE$  $11$  $11$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Control Disabling REFCLK At Comphy$
$$PM_PU_SQ_LANE$  $10$  $10$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Power Up COMPHY Squelch Detector$
$$PM_RX_TRAIN_ENABLE_LANE$  $9$  $9$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $RX Training Status$
$$PM_STATUS_PCLK_LANE[8:0]$  $8$  $0$  $R05314h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PM Status At PCLK Domain$
$$ND$  $31$  $31$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_EQ_LANE$  $26$  $26$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Enable Pie8 Eq Function$
$$not_use_eq_failed_lane$  $25$  $25$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Never Report Eq Failed On Pie8 Bus$
$$ND$  $24$  $24$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_IF_LANE$  $16$  $16$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 Mode Enable $
$$mac_phy_powerdown_lane[3:2]$  $15$  $14$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Control Power State From MAC At Upper Bits$
$$mac_phy_asyncpwrchgack_lane$  $13$  $13$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Async Power State Change Acknowledge From MAC$
$$pipe_clk_req_n_lane$  $12$  $12$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PIPE Internal Clock Request$
$$pipe_clk_ack_n_lane$  $11$  $11$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PIPE Internal Clock Acknowledge$
$$mac_phy_rxeidetect_dis_lane$  $10$  $10$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Rx Electrical Idle Detection Disable From MAC$
$$mac_phy_txcmn_mode_dis_lane$  $9$  $9$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $Tx Common Mode Circuit Disable From MAC$
$$PHY_MAC_PHYSTATUS_LANE$  $8$  $8$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PHY Status At PIPE Interface$
$$dbg_pipe_sub_sel_lane[7:0]$  $7$  $0$  $R05318h$  $Lane USB Datapath Configuration 1$  $RW$  $00h$  $PIPE Sub-modules Test Select$
$$cfg_ignore_rxeq_g2_lane$  $31$  $31$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $PIPE RxEqTraining Handling At G2$
$$cfg_ignore_rxeq_g1_lane$  $30$  $30$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $PIPE RxEqTraining Handling At G1$
$$cfg_ebuf_full_rst_lane$  $29$  $29$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Elasticity Buffer Reset Select When Over-run$
$$cfg_ebuf_empty_rst_lane$  $28$  $28$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Elasticity Buffer Reset Select When Under-run$
$$cfg_ebuf_skip_init_lane$  $27$  $27$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition$
$$cfg_ebuf_4com_init_lane$  $26$  $26$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition$
$$cfg_use_skp_lock_usb_lane$  $25$  $25$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $0h$  $Use SKP Ordered Set For Symbol Alignment$
$$cfg_rx_lfps_num_cnt_lane[4:0]$  $24$  $20$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $fh$  $Use Rxclk To Count Another All 1/0 In 20-bit Rxdata, And If Non Of Them Appears During Rx_lfps_num_cnt, It Means No LFPS Signal Is Detected$
$$cfg_num_oneszeros_lane[3:0]$  $19$  $16$  $R0531Ch$  $Lane USB Datapath Configuration 1$  $RW$  $8h$  $When MAC_PHY_ONESZEROS Is Asserted, Number Of 1s Or 0s Will Be Sent Out By The Transmitter.$
$$ND$  $15$  $0$  $R0531Ch$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$usb31_spd_chg_chk_p0_lane$  $15$  $15$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Check State When Speed Change Happen  $
$$ND$  $14$  $14$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$cfg_ebuf_tsblk_init_lane$  $11$  $11$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Elasticity Buffer Enable Initial Condition$
$$cfg_start_blk_is_sync_lane$  $10$  $10$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Select Starting Received Block Following Reset Or Exit From Electrical Idle$
$$cfg_use_rxvalid_check_rx_lfps_lane$  $9$  $9$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Rx LFPS Detection Handling$
$$usb_ignore_1bit_header_error_lane$  $8$  $8$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Ignore 1bit Error In Usb Header  $
$$usb_skp_end_err_max_lane[1:0]$  $7$  $6$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Max Error Bit For Skip Os End  $
$$usb_skp_err_max_lane$  $5$  $5$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Enable Usb Max Error Bit For Skip Os  $
$$report_usb_os_1bit_error_lane$  $4$  $4$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Report Usb 1bit Error For Os  $
$$report_usb_skp_1bit_error_lane$  $3$  $3$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $1h$  $Report Usb 1bit Error For Skip Os  $
$$usb_header_correction_lane$  $2$  $2$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Header 1 Bit Error Correction  $
$$usb_skp_error_correction_lane$  $1$  $1$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $Enable Usb Skp Os 1 Bit Error Correction  $
$$usb_os_1bit_error_correction_lane$  $0$  $0$  $R05320h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Enable Usb Os 1 Bit Error Correction  $
$$CFG_USE_CTRL_FLD_RST_LANE$  $31$  $31$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $1h$  $Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.$
$$CFG_SEL_EQ_STATUS_LANE[1:0]$  $30$  $29$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.$
$$CFG_PHY_RC_EP_LANE$  $28$  $28$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $PHY Operation Mode Select.$
$$CFG_EQ_LF_LANE[5:0]$  $27$  $22$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $15h$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_FS_LANE[5:0]$  $21$  $16$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $3fh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $15$  $12$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $$
$$remote_lf_lane[5:0]$  $11$  $6$  $R05324h$  $Lane Equalization Configuration 0$  $R$  $Vh$  $Remote Transmitter Low Frequency Parameter (LF)$
$$remote_fs_lane[5:0]$  $5$  $0$  $R05324h$  $Lane Equalization Configuration 1$  $R$  $Vh$  $Remote Transmitter Full Swing Parameter (FS)$
$$cfg_ext_force_eq_cmpl_lane$  $31$  $31$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $External Force Equalization To Complete$
$$CFG_EQ_BUNDLE_DIS_LANE$  $30$  $30$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Disable Bundling On Lane Equalization$
$$cfg_use_preset_lane$  $29$  $29$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Select Preset For Equalization Iteration$
$$cfg_force_eq_complete_lane$  $28$  $28$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Force Equalization Phase (2 Or 3) To Complete After The Number Of Iterations (selected By Cfg_num_iteration) Have Been Performed.$
$$cfg_num_iteration_lane[1:0]$  $27$  $26$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Select Number Of Iterations For Equalization Training. This Is Valid Only When Cfg_force_eq_complete Is Set.$
$$cfg_coeff_p2p_hold_lane$  $25$  $25$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Peak-to-peak Hold Enable$
$$cfg_tx_coeff_override_lane$  $24$  $24$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Override Tx Coefficient Output$
$$cfg_reset_eieos_count_lane$  $23$  $23$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Reset EIEOS Count Select$
$$cfg_eq_bypass_ph23_lane$  $22$  $22$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Phase 2/3 Bypass Select$
$$cfg_coeff_step_size1_lane[5:0]$  $21$  $16$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Step Size$
$$cfg_always_send_lane$  $15$  $15$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $New Coefficients Are Always Sent To Remote Side When Generated$
$$cfg_coeff_check_en_lane$  $14$  $14$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Remote Coefficient Check Enable$
$$cfg_use_init_coeff_lane$  $13$  $13$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $When Asserted, Use Initial Remote Coefficients From Register Bits Cfg_remote_init_coeff[15:0] Reflecting To PHY Reset Command From Control Field$
$$CFG_UPDATE_POLARITY_LANE$  $12$  $12$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Select Polarity Of Coefficient Updates At C-1 And C+1$
$$cfg_coeff_step_size0_lane[11:0]$  $11$  $0$  $R05328h$  $Lane Equalization Preset Configuration 0$  $RW$  $041h$  $Remote Coefficient Step Size$
$$ND$  $31$  $31$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_preset3_lane[5:0]$  $27$  $22$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $37h$  $Cursor Coefficient Of Preset3$
$$cfg_cursor_preset2_lane[5:0]$  $21$  $16$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $32h$  $Cursor Coefficient Of Preset2$
$$ND$  $15$  $15$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_preset1_lane[5:0]$  $11$  $6$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $34h$  $Cursor Coefficient Of Preset1$
$$cfg_cursor_preset0_lane[5:0]$  $5$  $0$  $R0532Ch$  $Lane Equalization Preset Configuration 2$  $RW$  $2fh$  $Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_preset7_lane[5:0]$  $27$  $22$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $2ch$  $Cursor Coefficient Of Preset7$
$$cfg_cursor_preset6_lane[5:0]$  $21$  $16$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $37h$  $Cursor Coefficient Of Preset6$
$$ND$  $15$  $15$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_preset5_lane[5:0]$  $11$  $6$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $39h$  $Cursor Coefficient Of Preset5$
$$cfg_cursor_preset4_lane[5:0]$  $5$  $0$  $R05330h$  $Lane Equalization Preset Configuration 4$  $RW$  $3fh$  $Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_preset11_lane[5:0]$  $27$  $22$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $Cursor Coefficient Of Preset11$
$$cfg_cursor_preset10_lane[5:0]$  $21$  $16$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $2ah$  $Cursor Coefficient Of Preset10$
$$ND$  $15$  $15$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_preset9_lane[5:0]$  $11$  $6$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $35h$  $Cursor Coefficient Of Preset9$
$$cfg_cursor_preset8_lane[5:0]$  $5$  $0$  $R05334h$  $Lane Equalization Preset Configuration 6$  $RW$  $2fh$  $Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_preset1_lane[5:0]$  $27$  $22$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $bh$  $Post-Cursor Coefficient Of Preset1$
$$cfg_pre_cursor_preset1_lane[5:0]$  $21$  $16$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1$
$$ND$  $15$  $15$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_preset0_lane[5:0]$  $11$  $6$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $10h$  $Post-Cursor Coefficient Of Preset0$
$$cfg_pre_cursor_preset0_lane[5:0]$  $5$  $0$  $R05338h$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_preset3_lane[5:0]$  $27$  $22$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset3$
$$cfg_pre_cursor_preset3_lane[5:0]$  $21$  $16$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3$
$$ND$  $15$  $15$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_preset2_lane[5:0]$  $11$  $6$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $dh$  $Post-Cursor Coefficient Of Preset2$
$$cfg_pre_cursor_preset2_lane[5:0]$  $5$  $0$  $R0533Ch$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2$
$$ND$  $31$  $31$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_preset5_lane[5:0]$  $27$  $22$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5$
$$cfg_pre_cursor_preset5_lane[5:0]$  $21$  $16$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset5$
$$ND$  $15$  $15$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_preset4_lane[5:0]$  $11$  $6$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4$
$$cfg_pre_cursor_preset4_lane[5:0]$  $5$  $0$  $R05340h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_preset7_lane[5:0]$  $27$  $22$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $dh$  $Post-Cursor Coefficient Of Preset7$
$$cfg_pre_cursor_preset7_lane[5:0]$  $21$  $16$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset7$
$$ND$  $15$  $15$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_preset6_lane[5:0]$  $11$  $6$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6$
$$cfg_pre_cursor_preset6_lane[5:0]$  $5$  $0$  $R05344h$  $Lane Equalization Preset Configuration 14$  $RW$  $8h$  $Pre-Cursor Coefficient Of Preset6$
$$ND$  $31$  $31$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_preset9_lane[5:0]$  $27$  $22$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9$
$$cfg_pre_cursor_preset9_lane[5:0]$  $21$  $16$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $ah$  $Pre-Cursor Coefficient Of Preset9$
$$ND$  $15$  $15$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_preset8_lane[5:0]$  $11$  $6$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset8$
$$cfg_pre_cursor_preset8_lane[5:0]$  $5$  $0$  $R05348h$  $Lane Equalization Preset Configuration 16$  $RW$  $8h$  $Pre-Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_preset11_lane[5:0]$  $27$  $22$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset11$
$$cfg_pre_cursor_preset11_lane[5:0]$  $21$  $16$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset11$
$$ND$  $15$  $15$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_preset10_lane[5:0]$  $11$  $6$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $15h$  $Post-Cursor Coefficient Of Preset10$
$$cfg_pre_cursor_preset10_lane[5:0]$  $5$  $0$  $R0534Ch$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10$
$$CFG_LINK_TRAIN_CTRL_LANE$  $31$  $31$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Link EQ Training Control From MAC$
$$cfg_rx_preset_hint_lane[2:0]$  $30$  $28$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Receiver Preset Hint Value$
$$cfg_rx_hint_override_lane$  $27$  $27$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Override Receiver Preset Hint Parameter With Register$
$$cfg_g0_status_field_lane$  $26$  $26$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Select G0 Status Field Report At Non-p2p Hold Mode For Remote Phy TX Coefficients$
$$cfg_remote_max1_lane[1:0]$  $25$  $24$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Remote Tx Transmitter Post-cursor (C+1) Coefficient Maximum Value Select$
$$cfg_remote_max0_lane[1:0]$  $23$  $22$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $2h$  $Remote Tx Transmitter Pre-cursor (C-1) Coefficient Maximum Value Select$
$$cfg_tx_coeff_max1_lane[5:0]$  $21$  $16$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0fh$  $Local Tx Transmitter Coefficient Maximum Value$
$$cfg_rx_preset_hint_lane[3]$  $15$  $15$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Receiver Preset Hint Value $
$$cfg_tx_train_ctrl_lane$  $14$  $14$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $1h$  $Remote TX FFE Training Control For Multi-lanes Case$
$$CFG_TX_SWING_EN_LANE$  $13$  $13$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Reduced Swing Enable$
$$CFG_TX_MARGIN_EN_LANE$  $12$  $12$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Trsnsmitter Margining Enable$
$$cfg_tx_coeff_max0_lane[11:0]$  $11$  $0$  $R05350h$  $Lane Equalization Remote Setting$  $RW$  $b4fh$  $Local Tx Transmitter Coefficient Maximum Value$
$$pipe_eq_status_lane[15:0]$  $31$  $16$  $R05354h$  $Lane Equalization Remote Setting$  $R$  $Vh$  $PIPE Internal Equalization Status Setected By Register Bits Cfg_sel_eq_status Of Register R1A7h [14:13].$
$$cfg_remote_init_c1_lane[6:0]$  $15$  $9$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE3 Mode: Desired Initial Setting Of Remote Transmitter Coefficient When The PHY Issues A Reset Command From Control Field$
$$CFG_INVALID_REQ_SEL_LANE$  $8$  $8$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $1h$  $PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC$
$$cfg_skip_final_fom_lane$  $7$  $7$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Skip Final FOM Evaluation When The Last FOM Of The Preset Vector Reaches The Maximum Value (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_incld_init_fom_lane$  $6$  $6$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: Include Initial Preset In The FOM Preset Vector During FOM Evaluation (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_fom_preset_vector_lane[3:0]$  $5$  $2$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: FOM Preset Vector (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_fom_only_mode_lane$  $1$  $1$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $0h$  $PIPE4 Mode: FOM Only Mode (take Effect Only When Cfg_fom_dirn_override = 1)$
$$cfg_fom_dirn_override_lane$  $0$  $0$  $R05354h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $PIPE4 Mode: Override MAC_PHY_EQ_FOM_DIRN Pin For FOM Or DIR Mode Selection.$
$$ND$  $31$  $13$  $R05358h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $$
$$CFG_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R05358h$  $Lane Equalization 16G Configuration 0$  $RW$  $1h$  $Select 16G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen4 Speed$
$$CFG_EQ_16G_LF_LANE[5:0]$  $11$  $6$  $R05358h$  $Lane Equalization 16G Configuration 0$  $RW$  $15h$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_16G_FS_LANE[5:0]$  $5$  $0$  $R05358h$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $3fh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $31$  $31$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset3_lane[5:0]$  $27$  $22$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $37h$  $Cursor Coefficient Of Preset3$
$$cfg_cursor_16g_preset2_lane[5:0]$  $21$  $16$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $32h$  $Cursor Coefficient Of Preset2$
$$ND$  $15$  $15$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset1_lane[5:0]$  $11$  $6$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $34h$  $Cursor Coefficient Of Preset1$
$$cfg_cursor_16g_preset0_lane[5:0]$  $5$  $0$  $R0535Ch$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $2fh$  $Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset7_lane[5:0]$  $27$  $22$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $2ch$  $Cursor Coefficient Of Preset7$
$$cfg_cursor_16g_preset6_lane[5:0]$  $21$  $16$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $37h$  $Cursor Coefficient Of Preset6$
$$ND$  $15$  $15$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset5_lane[5:0]$  $11$  $6$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $39h$  $Cursor Coefficient Of Preset5$
$$cfg_cursor_16g_preset4_lane[5:0]$  $5$  $0$  $R05360h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $3fh$  $Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset10_lane[5:0]$  $21$  $16$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $2ah$  $Cursor Coefficient Of Preset10$
$$ND$  $15$  $15$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_16g_preset9_lane[5:0]$  $11$  $6$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $35h$  $Cursor Coefficient Of Preset9$
$$cfg_cursor_16g_preset8_lane[5:0]$  $5$  $0$  $R05364h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $2fh$  $Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset1_lane[5:0]$  $27$  $22$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $bh$  $Post-Cursor Coefficient Of Preset1$
$$cfg_pre_cursor_16g_preset1_lane[5:0]$  $21$  $16$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1$
$$ND$  $15$  $15$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset0_lane[5:0]$  $11$  $6$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $10h$  $Post-Cursor Coefficient Of Preset0$
$$cfg_pre_cursor_16g_preset0_lane[5:0]$  $5$  $0$  $R05368h$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset3_lane[5:0]$  $27$  $22$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset3$
$$cfg_pre_cursor_16g_preset3_lane[5:0]$  $21$  $16$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3$
$$ND$  $15$  $15$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset2_lane[5:0]$  $11$  $6$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $dh$  $Post-Cursor Coefficient Of Preset2$
$$cfg_pre_cursor_16g_preset2_lane[5:0]$  $5$  $0$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2$
$$ND$  $31$  $31$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset5_lane[5:0]$  $27$  $22$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5$
$$cfg_pre_cursor_16g_preset5_lane[5:0]$  $21$  $16$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset5$
$$ND$  $15$  $15$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset4_lane[5:0]$  $11$  $6$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4$
$$cfg_pre_cursor_16g_preset4_lane[5:0]$  $5$  $0$  $R05370h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset7_lane[5:0]$  $27$  $22$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $dh$  $Post-Cursor Coefficient Of Preset7$
$$cfg_pre_cursor_16g_preset7_lane[5:0]$  $21$  $16$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset7$
$$ND$  $15$  $15$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset6_lane[5:0]$  $11$  $6$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6$
$$cfg_pre_cursor_16g_preset6_lane[5:0]$  $5$  $0$  $R05374h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $8h$  $Pre-Cursor Coefficient Of Preset6$
$$ND$  $31$  $31$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset9_lane[5:0]$  $27$  $22$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9$
$$cfg_pre_cursor_16g_preset9_lane[5:0]$  $21$  $16$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $ah$  $Pre-Cursor Coefficient Of Preset9$
$$ND$  $15$  $15$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset8_lane[5:0]$  $11$  $6$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset8$
$$cfg_pre_cursor_16g_preset8_lane[5:0]$  $5$  $0$  $R05378h$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $8h$  $Pre-Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_16g_preset10_lane[5:0]$  $11$  $6$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $15h$  $Post-Cursor Coefficient Of Preset10$
$$cfg_pre_cursor_16g_preset10_lane[5:0]$  $5$  $0$  $R0537Ch$  $Lane Equalization 32G Configuration 0$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10$
$$ND$  $31$  $13$  $R05380h$  $Lane Equalization 32G Configuration 0$  $RW$  $0h$  $$
$$CFG_32G_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R05380h$  $Lane Equalization 32G Configuration 0$  $RW$  $0h$  $Select 32G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen5 Speed$
$$CFG_EQ_32G_LF_LANE[5:0]$  $11$  $6$  $R05380h$  $Lane Equalization 32G Configuration 0$  $RW$  $15h$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_32G_FS_LANE[5:0]$  $5$  $0$  $R05380h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $3fh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $31$  $31$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_32g_preset3_lane[5:0]$  $27$  $22$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $37h$  $Cursor Coefficient Of Preset3$
$$cfg_cursor_32g_preset2_lane[5:0]$  $21$  $16$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $32h$  $Cursor Coefficient Of Preset2$
$$ND$  $15$  $15$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$cfg_cursor_32g_preset1_lane[5:0]$  $11$  $6$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $34h$  $Cursor Coefficient Of Preset1$
$$cfg_cursor_32g_preset0_lane[5:0]$  $5$  $0$  $R05384h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $2fh$  $Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_32g_preset7_lane[5:0]$  $27$  $22$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $2ch$  $Cursor Coefficient Of Preset7$
$$cfg_cursor_32g_preset6_lane[5:0]$  $21$  $16$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $37h$  $Cursor Coefficient Of Preset6$
$$ND$  $15$  $15$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$cfg_cursor_32g_preset5_lane[5:0]$  $11$  $6$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $39h$  $Cursor Coefficient Of Preset5$
$$cfg_cursor_32g_preset4_lane[5:0]$  $5$  $0$  $R05388h$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $3fh$  $Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_32g_preset10_lane[5:0]$  $21$  $16$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $2ah$  $Cursor Coefficient Of Preset10$
$$ND$  $15$  $15$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$cfg_cursor_32g_preset9_lane[5:0]$  $11$  $6$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $35h$  $Cursor Coefficient Of Preset9$
$$cfg_cursor_32g_preset8_lane[5:0]$  $5$  $0$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $2fh$  $Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset1_lane[5:0]$  $27$  $22$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $bh$  $Post-Cursor Coefficient Of Preset1$
$$cfg_pre_cursor_32g_preset1_lane[5:0]$  $21$  $16$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset1$
$$ND$  $15$  $15$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset0_lane[5:0]$  $11$  $6$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $10h$  $Post-Cursor Coefficient Of Preset0$
$$cfg_pre_cursor_32g_preset0_lane[5:0]$  $5$  $0$  $R05390h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset0$
$$ND$  $31$  $31$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset3_lane[5:0]$  $27$  $22$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset3$
$$cfg_pre_cursor_32g_preset3_lane[5:0]$  $21$  $16$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset3$
$$ND$  $15$  $15$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset2_lane[5:0]$  $11$  $6$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $dh$  $Post-Cursor Coefficient Of Preset2$
$$cfg_pre_cursor_32g_preset2_lane[5:0]$  $5$  $0$  $R05394h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset2$
$$ND$  $31$  $31$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset5_lane[5:0]$  $27$  $22$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset5$
$$cfg_pre_cursor_32g_preset5_lane[5:0]$  $21$  $16$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset5$
$$ND$  $15$  $15$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset4_lane[5:0]$  $11$  $6$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset4$
$$cfg_pre_cursor_32g_preset4_lane[5:0]$  $5$  $0$  $R05398h$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset4$
$$ND$  $31$  $31$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset7_lane[5:0]$  $27$  $22$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $dh$  $Post-Cursor Coefficient Of Preset7$
$$cfg_pre_cursor_32g_preset7_lane[5:0]$  $21$  $16$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $6h$  $Pre-Cursor Coefficient Of Preset7$
$$ND$  $15$  $15$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset6_lane[5:0]$  $11$  $6$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset6$
$$cfg_pre_cursor_32g_preset6_lane[5:0]$  $5$  $0$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $8h$  $Pre-Cursor Coefficient Of Preset6$
$$ND$  $31$  $31$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset9_lane[5:0]$  $27$  $22$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $Post-Cursor Coefficient Of Preset9$
$$cfg_pre_cursor_32g_preset9_lane[5:0]$  $21$  $16$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $ah$  $Pre-Cursor Coefficient Of Preset9$
$$ND$  $15$  $15$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset8_lane[5:0]$  $11$  $6$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $8h$  $Post-Cursor Coefficient Of Preset8$
$$cfg_pre_cursor_32g_preset8_lane[5:0]$  $5$  $0$  $R053A0h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $8h$  $Pre-Cursor Coefficient Of Preset8$
$$ND$  $31$  $31$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$cfg_post_cursor_32g_preset10_lane[5:0]$  $11$  $6$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $15h$  $Post-Cursor Coefficient Of Preset10$
$$cfg_pre_cursor_32g_preset10_lane[5:0]$  $5$  $0$  $R053A4h$  $Lane Margin Control And Status Register$  $RW$  $0h$  $Pre-Cursor Coefficient Of Preset10$
$$margin_ack_lane$  $31$  $31$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Ackledgnment From The PHY Through PIPE And PHY Interface$
$$margin_sample_cnt_lane[6:0]$  $30$  $24$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Sample Count Accmulated From The PHY Pop Count$
$$margin_offset_change_lane$  $23$  $23$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Offset Change$
$$margin_cnt_vld_lane$  $22$  $22$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Error Count Valid$
$$margin_error_cnt_lane[5:0]$  $21$  $16$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Error Count Accmulated From The PHY EOM Error Count$
$$mac_margin_dir_lane$  $15$  $15$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Direction Set By The MAC Through Message Bus$
$$mac_margin_offset_lane[6:0]$  $14$  $8$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Offset Set By The MAC Through Message Bus$
$$mac_sample_cnt_rst_lane$  $7$  $7$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Sample Count Reset Set By The MAC Through Message Bus$
$$mac_error_cnt_rst_lane$  $6$  $6$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Error Count Reset Set By The MAC Through Message Bus$
$$mac_margin_type_lane$  $5$  $5$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Margin Type Set By The MAC Through Message Bus$
$$mac_start_margin_lane$  $4$  $4$  $R053A8h$  $Lane Margin Control And Status Register$  $R$  $Vh$  $Start Margin Set By The MAC Through Message Bus$
$$ND$  $3$  $3$  $R053A8h$  $Lane Margin Control And Status Register$  $RW$  $0h$  $$
$$cfg_margin_err_ctrl_lane$  $2$  $2$  $R053A8h$  $Lane Margin Control And Status Register$  $RW$  $1h$  $Margin Error Count Control$
$$cfg_sample_cnt_rst_lane$  $1$  $1$  $R053A8h$  $Lane Margin Control And Status Register$  $RW$  $0h$  $Margin Sample Count Reset$
$$cfg_error_cnt_rst_lane$  $0$  $0$  $R053A8h$  $Reset and Clock Control$  $RW$  $0h$  $Margin Error Counter Reset$
$$ND$  $31$  $31$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$MODE_P3_OSC_PCLK_EN_LANE$  $26$  $26$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $PCLK Enable During P3 State USB Mode Only$
$$MODE_CORE_CLK_FREQ_SEL_LANE$  $25$  $25$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Frequency Select In PCIE Mode$
$$PHY_RESET_LANE$  $24$  $24$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $Common PHY Reset$
$$MODE_MULTICAST_LANE$  $23$  $23$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $Select Multicast Register Mode$
$$MODE_CORE_CLK_CTRL_LANE$  $22$  $22$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Control When Power Up Or P2 State$
$$MODE_REFDIV_LANE[1:0]$  $21$  $20$  $R05400h$  $Reset and Clock Control$  $RW$  $2h$  $Reference Clock Divisor$
$$MODE_PIPE_WIDTH_32_LANE$  $19$  $19$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Data Bus Width$
$$MODE_MIXED_DW_DF_LANE$  $18$  $18$  $R05400h$  $Reset and Clock Control$  $RW$  $1h$  $PHY Datapath Width Mode -- PCIE$
$$REG_RESET_LANE$  $17$  $17$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Register Reset$
$$PIPE_SFT_RESET_LANE$  $16$  $16$  $R05400h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Soft Reset$
$$MAIN_REVISION_LANE[7:0]$  $15$  $8$  $R05400h$  $Reset and Clock Control$  $R$  $Vh$  $Main-revision (PCIE PIPE PHY Top Revision ID)$
$$SUB_REVISION_LANE[7:0]$  $7$  $0$  $R05400h$  $Clock Source Low$  $R$  $Vh$  $Sub-revision (PIPE Revision ID)$
$$CFG_USE_ASYNC_CLKREQN_LANE$  $31$  $31$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Use Asynchronous Mac_phy_clk_req_n Signaling From MAC$
$$CFG_CLK_SRC_MASK_LANE$  $30$  $30$  $R05404h$  $Clock Source Low$  $RW$  $1h$  $Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling$
$$CFG_USE_LANE_ALIGN_RDY_LANE$  $29$  $29$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer$
$$CFG_SLOW_LANE_ALIGN_LANE$  $28$  $28$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]$
$$CFG_FORCE_OCLK_EN_LANE$  $27$  $27$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Force Oclk Gating Enable$
$$MODE_P2_OFF_LANE$  $26$  $26$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY$
$$CFG_USE_ALIGN_CLK_LANE$  $25$  $25$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)$
$$BUNDLE_PLL_RDY_LANE$  $24$  $24$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases$
$$PLL_READY_DLY_LANE[2:0]$  $23$  $21$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Delay ComPHY Signal Pin_pll_ready_tx Before Use It.$
$$BUNDLE_SAMPLE_CTRL_LANE$  $20$  $20$  $R05404h$  $Clock Source Low$  $RW$  $1h$  $Bundle Signal Sampling Control.$
$$MODE_CLK_SRC_LANE[3:0]$  $19$  $16$  $R05404h$  $Clock Source Low$  $RW$  $1h$  $Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.$
$$ND$  $15$  $15$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $$
$$MODE_STATE_OVERRIDE_LANE$  $14$  $14$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override PM State Machine$
$$MODE_RST_OVERRIDE_LANE$  $13$  $13$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override Common PHY Reset$
$$MODE_LB_SERDES_LANE$  $12$  $12$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Enable Serdes Loopback$
$$MODE_LB_DEEP_LANE$  $11$  $11$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Enable Deep Loopback$
$$MODE_LB_SHALLOW_LANE$  $10$  $10$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Enable Shallow Loopback$
$$DBG_TESTBUS_SEL_LANE[6]$  $9$  $9$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Select Reserved 6$
$$DBG_TESTBUS_SEL_LANE[5]$  $8$  $8$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Select Reserved 5$
$$DBG_TESTBUS_SEL_LANE[4]$  $7$  $7$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Select Reserved 4$
$$DBG_TESTBUS_SEL_LANE[3:0]$  $6$  $3$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Select Test Bus Lane$
$$MODE_MARGIN_OVERRIDE_LANE$  $2$  $2$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override Margining Controls From The MAC$
$$MODE_PM_OVERRIDE_LANE$  $1$  $1$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override PM Control Outputs$
$$MODE_BIST_LANE$  $0$  $0$  $R05404h$  $Clock Source High$  $RW$  $0h$  $BIST Mode Enable$
$$PULSE_DONE_LANE$  $31$  $31$  $R05408h$  $Clock Source High$  $R$  $Vh$  $Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).$
$$ND$  $30$  $30$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$PMO_POWER_VALID_LANE$  $28$  $28$  $R05408h$  $Clock Source High$  $RW$  $0h$  $When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).$
$$ND$  $27$  $27$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$CFG_UPDATE_LANE$  $24$  $24$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Update PM Registers (in Sclk Domain)$
$$ND$  $23$  $23$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$PULSE_LENGTH_LANE[4:0]$  $20$  $16$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Length Of The Trigger Pulse In APB3 Cycles (1-32)$
$$cfg_sel_20_bits_lane$  $15$  $15$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Select 20-bits COMPHY Interface For PCIE Gen1/Gen2 And USB3 Gen1$
$$CFG_RXTERM_ENABLE_LANE$  $14$  $14$  $R05408h$  $Clock Source High$  $RW$  $0h$  $USB3 Mode, Receiver Termination Control Select$
$$ND$  $13$  $13$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$BUNDLE_PERIOD_SEL_LANE$  $12$  $12$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. $
$$CFG_REFCLK_VALID_POL_LANE$  $11$  $11$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin$
$$CFG_OSC_WIN_LENGTH_LANE[1:0]$  $10$  $9$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection$
$$CFG_LANE_TURN_OFF_DIS_LANE$  $8$  $8$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Disable Lane Turned Off Signaling From MAC$
$$MODE_PIPE4_IF_LANE$  $7$  $7$  $R05408h$  $Clock Source High$  $RW$  $1h$  $PIPE Version 4 Mode Enable$
$$BUNDLE_PERIOD_SCALE_LANE[1:0]$  $6$  $5$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Lane-to-lane Bundle Sampling Period Scale.$
$$BIFURCATION_SEL_LANE[1:0]$  $4$  $3$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.$
$$LANE_MASTER_LANE$  $2$  $2$  $R05408h$  $Clock Source High$  $RW$  $1h$  $The PCLK For The MAC Must Come From The Master Lane.$
$$LANE_BREAK_LANE$  $1$  $1$  $R05408h$  $Clock Source High$  $RW$  $1h$  $Indicates The Highest Order Lane Of A Link$
$$LANE_START_LANE$  $0$  $0$  $R05408h$  $Miscellaneous Control$  $RW$  $1h$  $Indicates The Lowest Order Lane Of A Link$
$$REFCLK_DISABLE_DLY_LANE[5:4]$  $31$  $30$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. $
$$REFCLK_DISABLE_DLY_LANE[3:0]$  $29$  $26$  $R0540Ch$  $Miscellaneous Control$  $RW$  $5h$  $Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. $
$$REFCLK_SHUTOFF_DLY_LANE[1:0]$  $25$  $24$  $R0540Ch$  $Miscellaneous Control$  $RW$  $2h$  $External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. $
$$REFCLK_RESTORE_DLY_LANE[5:0]$  $23$  $18$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0ah$  $External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. $
$$CLKREQ_N_OVERRIDE_LANE$  $17$  $17$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override CLKREQ# Signal$
$$CLKREQ_N_SRC_LANE$  $16$  $16$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $CLKREQ# Signal Source$
$$CFG_CLK_ACK_TIMER_EN_LANE$  $15$  $15$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Clock Request Acknowledgement Timer Enable$
$$CFG_REFCLK_DET_TYPE_LANE$  $14$  $14$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $REFCLK Activity Detection Type.$
$$MODE_REFCLK_DIS_LANE$  $13$  $13$  $R0540Ch$  $Miscellaneous Control$  $RW$  $1h$  $PHY REFCLK Disable Sequence Enable.$
$$CFG_FREE_OSC_SEL_LANE$  $12$  $12$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.$
$$RCB_RXEN_SRC_LANE$  $11$  $11$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Enable Source Of Reference Clock Buffer$
$$OSC_COUNT_SCALE_LANE[2:0]$  $10$  $8$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.$
$$MODE_P1_OFF_LANE$  $7$  $7$  $R0540Ch$  $Miscellaneous Control$  $RW$  $1h$  $PCIE MODE: P1 Off Mode Enable$
$$MODE_P1_SNOOZ_LANE$  $6$  $6$  $R0540Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Snooz Mode Enable$
$$CFG_RX_HIZ_SRC_LANE$  $5$  $5$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Control Presence Of Receiver Termination By Register$
$$SQ_DETECT_OVERRIDE_LANE$  $4$  $4$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override SQ_DETECTED Input From SerDes$
$$SQ_DETECT_SRC_LANE$  $3$  $3$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $SQ_DETECTED Signal Source$
$$MODE_PCLK_CTRL_LANE$  $2$  $2$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $PCLK Output Control.$
$$MODE_P2_PHYSTATUS_LANE$  $1$  $1$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)$
$$MODE_P1_CLK_REQ_N_LANE$  $0$  $0$  $R0540Ch$  $Datapath and Symbol Alignment Configuration$  $RW$  $1h$  $P1 Clkreq Mode Enable (PCIE Mode)$
$$ND$  $31$  $31$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$CFG_SAL_LANE[24:20]$  $28$  $24$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $01h$  $Weight For Each Good Symbol In SYNC_OK State$
$$spare_reg_1c9_7_lane$  $23$  $23$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register$
$$spare_reg_1c9_6_lane$  $22$  $22$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register$
$$spare_reg_1c9_5_lane$  $21$  $21$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[4:0]$  $20$  $16$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $00h$  $Weight For Each Good Symbol In SYNC_FAIL State$
$$disperror_report_as_10b_error_lane$  $15$  $15$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Report Disparity  Error As 10b Decode Error$
$$pcie_lb_lost_sync_lane$  $14$  $14$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Pcie G3 Loopback Mode Can Lost Sync$
$$CFG_SAL_IGNORE_SQ_LANE$  $13$  $13$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Squelch Detected Signal Handling On Symbol Alignment$
$$CFG_TXELECIDLE_ASSERT_LANE$  $12$  $12$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Assert Timing$
$$CFG_GEN2_TXELECIDLE_DLY_LANE[1:0]$  $11$  $10$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen2$
$$CFG_SAL_FREEZE_LANE$  $9$  $9$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment State Machine Freeze$
$$CFG_ALWAYS_ALIGN_LANE$  $8$  $8$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment Mode$
$$CFG_DISABLE_SKP_LANE$  $7$  $7$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $SKP Ordered Set Handling Mode$
$$CFG_MASK_ERRORS_LANE$  $6$  $6$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $8b/10b Decoder Error Masking$
$$CFG_DISABLE_EDB_LANE$  $5$  $5$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $EDB Replacement Of Error Symbols$
$$CFG_NO_DISPERROR_LANE$  $4$  $4$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Disparity Error Handling Mode$
$$CFG_PASS_RXINFO_LANE$  $3$  $3$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Rx Data Mode$
$$CFG_GEN1_TXELECIDLE_DLY_LANE[1:0]$  $2$  $1$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen1$
$$CFG_IGNORE_PHY_RDY_LANE$  $0$  $0$  $R05410h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $ComPHY Phy_rdy Handling$
$$ND$  $31$  $31$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[34:30]$  $28$  $24$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $10h$  $Weight For Each Bad Symbol In SYNC_OK State$
$$spare_reg_1cb_7_lane$  $23$  $23$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cb_6_lane$  $22$  $22$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cb_5_lane$  $21$  $21$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[14:10]$  $20$  $16$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $1fh$  $Weight For Each Bad Symbol In SYNC_FAIL State$
$$ND$  $15$  $15$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[29:25]$  $12$  $8$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $08h$  $Weight For Each Aligned COM In SYNC_OK State$
$$spare_reg_1ca_7_lane$  $7$  $7$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1ca_6_lane$  $6$  $6$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1ca_5_lane$  $5$  $5$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[9:5]$  $4$  $0$  $R05414h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $18h$  $Weight For Each Aligned COM In SYNC_FAIL State$
$$ND$  $31$  $31$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$spare_reg_1cd_b_lane$  $27$  $27$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[45:43]$  $26$  $24$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine$
$$spare_reg_1cd_7_lane$  $23$  $23$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_6_lane$  $22$  $22$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_5_lane$  $21$  $21$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_4_lane$  $20$  $20$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cd_3_lane$  $19$  $19$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[42:40]$  $18$  $16$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine$
$$ND$  $15$  $15$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[39:35]$  $12$  $8$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_OK State$
$$spare_reg_1cc_7_lane$  $7$  $7$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cc_6_lane$  $6$  $6$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1cc_5_lane$  $5$  $5$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $Spare_register$
$$CFG_SAL_LANE[19:15]$  $4$  $0$  $R05418h$  $Protocol Configuration 0$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_FAIL State$
$$cfg_strap_disable_lane$  $31$  $31$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $Disable The Strap Function At Pin PIPE_STRAP_ENABLE$
$$clkreq_bundle_ctrl_lane$  $30$  $30$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $Clock Request Bundle Control When A PCIe Link Is Down Sized$
$$ND$  $29$  $26$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$cfg_lane_enable_ctrl_lane$  $25$  $25$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $1h$  $Lane Enable Control Select From Previously Disabled$
$$cfg_p2_stay_timer_en_lane$  $24$  $24$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $1h$  $Enable The P2 Stay Timer$
$$ND$  $23$  $18$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$CFG_PIPE_MSG_BUS_PROTOCOL_SEL_LANE$  $17$  $17$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PIPE Message Bus Protocol Selection$
$$ND$  $16$  $16$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$g3_align_count_max_lane[5:0]$  $15$  $10$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $3fh$  $G3_align_count Max Value$
$$cfg_sal_com_lane[9:0]$  $9$  $0$  $R0541Ch$  $Power Management Timing Parameter 1$  $RW$  $fah$  $Comma Pattern$
$$cfg_pm_short_wait_lane[7:0]$  $31$  $24$  $R05420h$  $Power Management Timing Parameter 1$  $RW$  $30h$  $Length Of The SHORT_WAIT In Sclk Cycles$
$$cfg_pm_rxdet_wait_lane[7:0]$  $23$  $16$  $R05420h$  $Power Management Timing Parameter 1$  $RW$  $14h$  $Amount Of Time To Wait While Txdetectrx_en=1 Before Rxpresent Is Sampled (takes Effect Only When Bit 7 Of Register 0x81 Is 1).$
$$CFG_PM_OSCCLK_WAIT_LANE[3:0]$  $15$  $12$  $R05420h$  $Power Management Timing Parameter 1$  $RW$  $0h$  $Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk$
$$CFG_PM_RXDEN_WAIT_LANE[3:0]$  $11$  $8$  $R05420h$  $Power Management Timing Parameter 1$  $RW$  $1h$  $Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.$
$$CFG_PM_RXDLOZ_WAIT_LANE[7:0]$  $7$  $0$  $R05420h$  $Counter Lane and Type$  $RW$  $1eh$  $Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.$
$$COUNTER_SAMPLED_LANE[15:0]$  $31$  $16$  $R05424h$  $Counter Lane and Type$  $R$  $Vh$  $Low 16 Bits Of The Sampled  Counter Value$
$$PMO_REFCLK_DIS_LANE$  $15$  $15$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy$
$$PMO_PU_SQ_LANE$  $14$  $14$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector$
$$COUNTER_TYPE_LANE[5:0]$  $13$  $8$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Counter Type$
$$COUNTER_SAMPLE_CLEAR_LANE$  $7$  $7$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Sample And Clear The Counter$
$$COUNTER_SAMPLE_LANE$  $6$  $6$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Sample Counter, Continue Counting$
$$ND$  $5$  $1$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $$
$$cfg_sticky_reg_rst_lane$  $0$  $0$  $R05424h$  $Counter High$  $RW$  $0h$  $Sticky Registers Reset$
$$pmo_beacon_tx_en_lane$  $31$  $31$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_beacon_tx_en When Reg01c2[1]=1.$
$$pmo_tx_vcmhold_en_lane$  $30$  $30$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_tx_vcmhold_en When Reg01c2[1]=1. Control Comphy Tx Common Mode$
$$pmo_pu_ivref_lane$  $29$  $29$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_pu_ivref When Reg01c2[1]=1. Power Up Comphy Current And Voltage Reference$
$$pmo_txdetectrx_en_lane$  $28$  $28$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_txdetectrx_en When Reg01c2[1]=1.control Comphy To Perform Tx Receiver Detection$
$$pmo_tx_idle_hiz_lane$  $27$  $27$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_tx_idle_hiz When Reg01c2[1]=1.control Comphy Tx Driver Idle In High Impedance Mode$
$$pmo_tx_idle_loz_lane$  $26$  $26$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_tx_idle_loz When Reg01c2[1]=1.control Comphy Tx Driver$
$$pmo_rx_init_lane$  $25$  $25$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_rx_init When Reg01c2[1]=1. Control Comphy Receiver Initialazation$
$$pmo_rx_rate_sel_lane[2:0]$  $24$  $22$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_rx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate$
$$pmo_tx_rate_sel_lane[2:0]$  $21$  $19$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_tx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate$
$$pmo_pu_rx_lane$  $18$  $18$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_pu_rx When Reg01c2[1]=1.$
$$pmo_pu_tx_lane$  $17$  $17$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_pu_tx When Reg01c2[1]=1.$
$$pmo_pu_pll_lane$  $16$  $16$  $R05428h$  $Counter High$  $RW$  $0h$  $Replaces Dphy_ana_pu_pll When Reg01c2[1]=1.$
$$COUNTER_SAMPLED_LANE[31:16]$  $15$  $0$  $R05428h$  $PM and Datapath Clock Control Override$  $R$  $Vh$  $High 16 Bits Of The Sampled  Counter Value$
$$LOW_FREQ_CNT_SCALE_LANE[1:0]$  $31$  $30$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.$
$$LOW_FREQ_PERIOD_MAX_LANE[6:0]$  $29$  $23$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $32h$  $Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$LOW_FREQ_PERIOD_MIN_LANE[6:0]$  $22$  $16$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $30h$  $Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$pmo_state_lane[5:0]$  $15$  $10$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $State Value Of PM State Machine$
$$pmo_clk_req_n_lane$  $9$  $9$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $PM State Machine CLKREQ# Indication$
$$pmo_dpclk_125_lane$  $8$  $8$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Frequency (used With Cfg_fast_synch)$
$$pmo_pipe_64b_lane$  $7$  $7$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Datapath Width Mode$
$$pmo_reset_lane$  $6$  $6$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Reset Comphy$
$$pmo_async_rst_n_lane$  $5$  $5$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Asynchronous Datapath/PM Reset$
$$pmo_dp_rst_n_lane$  $4$  $4$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Synchronous Datapath Reset$
$$pmo_oscclk_aux_clk_en_lane$  $3$  $3$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Low-power Pclk Mode Control$
$$pmo_oscclk_pclk_en_lane$  $2$  $2$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Low-power Pclk Mode Control$
$$pmo_pclk_dpclk_en_lane$  $1$  $1$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Dpclk (datapath Clock) Gating Control$
$$pmo_txdclk_pclk_en_lane$  $0$  $0$  $R0542Ch$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Pclk Gating Control$
$$ND$  $31$  $31$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[35:30]$  $29$  $24$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $08h$  $Weight For Each Aligned EIEOS In SYNC_OK State$
$$spare_reg_1d9_7_lane$  $23$  $23$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1d9_6_lane$  $22$  $22$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[11:6]$  $21$  $16$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $18h$  $Weight For Each Aligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[29:24]$  $13$  $8$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $01h$  $Weight For Each Good Block In SYNC_OK State$
$$spare_reg_1d8_7_lane$  $7$  $7$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1d8_6_lane$  $6$  $6$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[5:0]$  $5$  $0$  $R05430h$  $Block Alignment Bad Block Weight$  $RW$  $00h$  $Weight For Each Good Block In SYNC_FAIL State$
$$ND$  $31$  $31$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[47:42]$  $29$  $24$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $30h$  $Weight For Each Misaligned EIEOS In SYNC_OK State$
$$spare_reg_1db_7_lane$  $23$  $23$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1db_6_lane$  $22$  $22$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[23:18]$  $21$  $16$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $1fh$  $Weight For Each Misaligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[41:36]$  $13$  $8$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Bad Block In SYNC_OK State$
$$spare_reg_1da_7_lane$  $7$  $7$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$spare_reg_1da_6_lane$  $6$  $6$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[17:12]$  $5$  $0$  $R05434h$  $Block Alignment Squelch Detect$  $RW$  $1fh$  $Weight For Each Bad Block In SYNC_FAIL State$
$$ND$  $31$  $16$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$cfg_bal_ignore_hdr_lane$  $14$  $14$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $EIEOS Pattern Detection Handling On Block Alignment$
$$ND$  $13$  $13$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$spare_reg_1dc_b_lane$  $11$  $11$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[53:51]$  $10$  $8$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $2h$  $Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine$
$$spare_reg_1dc_7_lane$  $7$  $7$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_6_lane$  $6$  $6$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_5_lane$  $5$  $5$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_4_lane$  $4$  $4$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$spare_reg_1dc_3_lane$  $3$  $3$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $Spare_register$
$$CFG_BAL_WEIGHT_LANE[50:48]$  $2$  $0$  $R05438h$  $BIST Control Input$  $RW$  $5h$  $Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine$
$$BIST_START_LANE$  $31$  $31$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Trigger Start Of BIST Sequence$
$$BIST_UPDATE_LANE$  $30$  $30$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Update BIST Registers$
$$ND$  $29$  $29$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$BIST_RXEQTRAINING_LANE$  $26$  $26$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1$
$$BIST_ELB_THRESHOLD_LANE[3:0]$  $25$  $22$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TX_ALIGN_POS_LANE[5:0]$  $21$  $16$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TXDATAK_LANE[3:0]$  $15$  $12$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_CLK_REQ_N_LANE$  $11$  $11$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $CLKREQ Control When Reg 0x1C2[0] = 1$
$$BIST_TXCMN_MODE_DIS_LANE$  $10$  $10$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1$
$$BIST_RXEIDETECT_DIS_LANE$  $9$  $9$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1$
$$BIST_RXPOLARITY_LANE$  $8$  $8$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Select RX Polarity Inversion When Reg 0x1C2[0] = 1$
$$BIST_TXCOMPLIANCE_LANE$  $7$  $7$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Compliance Signaling When Reg 0x1C2[0] = 1$
$$BIST_TXELECIDLE_LANE$  $6$  $6$  $R0543Ch$  $BIST Control Input$  $RW$  $1h$  $Control TX Electrical Idle When Reg 0x1C2[0] = 1$
$$BIST_TXDETECTRX_LOOPBACK_LANE$  $5$  $5$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1$
$$BIST_RATE_LANE[2:0]$  $4$  $2$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Control Signal Rate When Reg 0x1C2[0] = 1$
$$BIST_POWERDOWN_LANE[1:0]$  $1$  $0$  $R0543Ch$  $BIST Lane and Type$  $RW$  $2h$  $Control Power State When Reg 0x1C2[0] = 1$
$$BIST_DONE_LANE$  $31$  $31$  $R05440h$  $BIST Lane and Type$  $R$  $Vh$  $Test Status$
$$BIST_PASS_LANE$  $30$  $30$  $R05440h$  $BIST Lane and Type$  $R$  $Vh$  $Test Pass Status$
$$BIST_SKPOS_NUM_LANE[4:3]$  $29$  $28$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Pre-define The Number Of Skip Ordered Sets Back To Back Per Skip Transmission$
$$BIST_SKPOS_NUM_LANE[2:0]$  $27$  $25$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Pre-define The Number Of Skip Symbols Per Skip Ordered Set$
$$BIST_SKPOS_SEL_LANE$  $24$  $24$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Select The Method Of Skip Ordered Set Transmission$
$$BIST_PATTERN_SEL_LANE$  $23$  $23$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Select Test Patterns For Test Type 0$
$$spare_reg_1e3_6_lane$  $22$  $22$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Spare_register$
$$ND$  $21$  $21$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$bist_cont_monitr_lane$  $19$  $19$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Bist Continue Monitor Mode$
$$BIST_TYPE_LANE[1:0]$  $18$  $17$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Test Type$
$$BIST_SELF_CHECK_LANE$  $16$  $16$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Self-check Enable For CRC32 Result$
$$BIST_TXDATA_LANE[15:0]$  $15$  $0$  $R05440h$  $BIST Login Window Start Cycle$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_WIN_LENGTH_LANE[15:0]$  $31$  $16$  $R05444h$  $BIST Login Window Start Cycle$  $RW$  $0001h$  $Deterministic Test Mode:Number Of Cycles Of The Login Window.$
$$BIST_WIN_DELAY_LANE[15:0]$  $15$  $0$  $R05444h$  $BIST Result Mask$  $RW$  $0000h$  $Number Of Cycles After The Start Of The BIST Sequence When The Login Window Starts. $
$$BIST_MASK_LANE[31:16]$  $31$  $16$  $R05448h$  $BIST Result Mask$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_MASK_LANE[15:0]$  $15$  $0$  $R05448h$  $BIST CRC Result$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_CRC32_RESULT_LANE[31:16]$  $31$  $16$  $R0544Ch$  $BIST CRC Result$  $R$  $Vh$  $Upper 16bits Of The 32bit CRC Result$
$$BIST_CRC32_RESULT_LANE[15:0]$  $15$  $0$  $R0544Ch$  $BIST Sequencer Configuration$  $R$  $Vh$  $Lower 16bits Of The 32bit CRC Result$
$$BIST_LFSR_SEED_LANE[15:0]$  $31$  $16$  $R05450h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Random Number Generator Seed$
$$BIST_SEQ_N_FTS_LANE[7:0]$  $15$  $8$  $R05450h$  $BIST Sequencer Configuration$  $RW$  $0h$  $FTS Sequence Length$
$$BIST_SEQ_N_DATA_LANE[7:0]$  $7$  $0$  $R05450h$  $BIST Data High Input$  $RW$  $0h$  $Data Sequence Length$
$$ND$  $31$  $16$  $R05454h$  $BIST Data High Input$  $RW$  $0h$  $$
$$BIST_TXDATA_LANE[31:16]$  $15$  $0$  $R05454h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$ND$  $31$  $22$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $$
$$bist_eq_complete_lane$  $21$  $21$  $R05458h$  $BIST Link EQ Control And Status$  $R$  $Vh$  $Equalization Has Completed$
$$bist_eq_successful_lane$  $20$  $20$  $R05458h$  $BIST Link EQ Control And Status$  $R$  $Vh$  $Equalization Completed Successfully$
$$bist_init_preset_lane[3:0]$  $19$  $16$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $Initial Preset When Equalization Starts$
$$ND$  $15$  $14$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $$
$$bist_incld_init_fom_lane$  $13$  $13$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $FOM Evaluation Includes the Initial Preset$
$$bist_eq_fb_mode_lane$  $12$  $12$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $Equalization Evaluation Feed Back Mode Select$
$$bist_preset_vector_lane[11:0]$  $11$  $0$  $R05458h$  $BIST Lane Margin Control And Status$  $RW$  $0h$  $Preset Vector For FOM Mode$
$$ND$  $31$  $27$  $R0545Ch$  $BIST Lane Margin Control And Status$  $RW$  $0h$  $$
$$margin_type_stat_lane[2:0]$  $26$  $24$  $R0545Ch$  $BIST Lane Margin Control And Status$  $R$  $Vh$  $Margin Type Status$
$$margin_payload_stat_lane[7:0]$  $23$  $16$  $R0545Ch$  $BIST Lane Margin Control And Status$  $R$  $Vh$  $Margin Payload Status$
$$ND$  $15$  $11$  $R0545Ch$  $BIST Lane Margin Control And Status$  $RW$  $0h$  $$
$$bist_margin_type_lane[2:0]$  $10$  $8$  $R0545Ch$  $BIST Lane Margin Control And Status$  $RW$  $0h$  $Margin Type$
$$bist_margin_payload_lane[7:0]$  $7$  $0$  $R0545Ch$  $PIPE Revision ID$  $RW$  $0h$  $Margin Payload$
$$debug_bus_out_lane[15:0]$  $31$  $16$  $R05460h$  $PIPE Revision ID$  $R$  $Vh$  $Debug Bus Output$
$$ND$  $15$  $8$  $R05460h$  $PIPE Revision ID$  $RW$  $0h$  $$
$$PIPE_REVISION_LANE[7:0]$  $7$  $0$  $R05460h$  $L1 Substates Configuration$  $R$  $Vh$  $PIPE Revision ID$
$$ND$  $31$  $15$  $R05464h$  $L1 Substates Configuration$  $RW$  $0h$  $$
$$CFG_PIPE43_ASYNC_HS_BYPASS_LANE$  $14$  $14$  $R05464h$  $L1 Substates Configuration$  $RW$  $0h$  $PIPE 4.3 Async Handshake Signal Bypass Handling$
$$CFG_USE_SIDE_BAND_LANE$  $13$  $13$  $R05464h$  $L1 Substates Configuration$  $RW$  $0h$  $Select Use Side-Band Signals To Define The L1 Substates$
$$MODE_PIPE4X_L1SUB_LANE$  $12$  $12$  $R05464h$  $L1 Substates Configuration$  $RW$  $1h$  $PIPE 4.4.1 L1 Substates Interface Mode Selection$
$$CFG_PIPE43_P1_2_ENC_LANE[3:0]$  $11$  $8$  $R05464h$  $L1 Substates Configuration$  $RW$  $6h$  $PIPE 4.3 Or Later P1.2 Encoding$
$$CFG_PIPE43_P1_1_ENC_LANE[3:0]$  $7$  $4$  $R05464h$  $L1 Substates Configuration$  $RW$  $5h$  $PIPE 4.3 Or Later P1.1 Encoding$
$$CFG_PIPE43_P1CPM_ENC_LANE[3:0]$  $3$  $0$  $R05464h$  $Calibration Control Lane 1$  $RW$  $4h$  $PIPE 4.3 Or Later P1.CPM Encoding$
$$rx_pll_amp_cal_done_lane$  $31$  $31$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX PLL Amplitude Calibration Done Indicator. $
$$tx_pll_amp_cal_done_lane$  $30$  $30$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $TX PLL Amplitude Calibration Done Indicator. $
$$tx_load_speedtbl_done_lane$  $29$  $29$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Speed Table load Done $
$$rx_load_speedtbl_done_lane$  $28$  $28$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Speed Table load Done $
$$cal_done_lane$  $27$  $27$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Calibration Done $
$$tx_cal_done_lane$  $26$  $26$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Calibration Done $
$$rx_cal_done_lane$  $25$  $25$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Calibration Done $
$$ND$  $24$  $24$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$rx_pll_cal_done_lane$  $23$  $23$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX PLL Calibration Done.$
$$tx_pll_cal_done_lane$  $22$  $22$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $TX PLL Calibration Done.$
$$rx_plldcc_cal_done_lane$  $21$  $21$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $PLL DCC Calibration Done.$
$$tx_plldcc_cal_done_lane$  $20$  $20$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $PLL DCC Calibration Done.$
$$align90_comp_cal_done_lane$  $19$  $19$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Align90 Comparator Calibration Done.$
$$sq_ofst_cal_done_lane$  $18$  $18$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Squelch Offset Calibration Done.$
$$txdcc_pdiv_cal_done_lane$  $17$  $17$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Post Divider Calibration Done Indicator. $
$$txdcc_cal_done_lane$  $16$  $16$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx DCC Calibration Done Indicator. $
$$vdd_cal_done_lane$  $15$  $15$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $VDD Calibration Done Indicator. $
$$rximp_cal_done_lane$  $14$  $14$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Impedance Calibration Done. $
$$tximp_cal_done_lane$  $13$  $13$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Impedance Calibration Done.$
$$sampler_res_cal_done_lane$  $12$  $12$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Resolution Calibration Done.$
$$sampler_cal_done_lane$  $11$  $11$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Sampler Calibration Done.$
$$eom_align_cal_done_lane$  $10$  $10$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Eom Alignment Calibration Done.$
$$rxalign90_cal_done_lane$  $9$  $9$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx Align90 Calibration Done.$
$$rx_eom_cal_done_lane$  $8$  $8$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX EOM Calibration Done.$
$$rxdcc_data_cal_done_lane$  $7$  $7$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Rx DCC Center Calibration Done.$
$$rx_clk_cal_done_lane$  $6$  $6$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $RX Clock Calibration Done.$
$$txdetect_cal_done_lane$  $5$  $5$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx Timing Detect Calibration Done.$
$$dll_eom_vdata_cal_done_lane$  $4$  $4$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL EOM VDATA Calibration Done.$
$$dll_cal_done_lane$  $3$  $3$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $DLL Calibration Done.$
$$sq_thresh_cal_done_lane$  $2$  $2$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $SQ Threshold Calibration Done.$
$$tx_pllvdda_cal_done_lane$  $1$  $1$  $R06000h$  $Calibration Control Lane 1$  $R$  $Vh$  $Tx PLL VDDA Calibration Done.$
$$rx_pllvdda_cal_done_lane$  $0$  $0$  $R06000h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx PLL VDDA Calibration Done.$
$$ND$  $31$  $31$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$rx_pll_cal_pass_lane$  $30$  $30$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $RX PLL Calibration Pass Indicator.$
$$tx_pll_cal_pass_lane$  $29$  $29$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $TX PLL Calibration Pass Indicator.$
$$sellv_rxsampler_pass_lane$  $28$  $28$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxsampler Pass Indicator.$
$$sellv_rxclk_eom_pass_lane$  $27$  $27$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxclk_eom Pass Indicator.$
$$sellv_rxclk_pass_lane$  $26$  $26$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxclk Pass Indicator.$
$$sellv_rxdll_eom_pass_lane$  $25$  $25$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxdll eom Pass Indicator.$
$$sellv_rxdll_pass_lane$  $24$  $24$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Rxdll Pass Indicator.$
$$sellv_txdata_pass_lane$  $23$  $23$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txdata Pass Indicator.$
$$sellv_txclk_pass_lane$  $22$  $22$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Sellv_Txclk Pass Indicator.$
$$sq_ofst_cal_pass_lane$  $21$  $21$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Squelch Offset Calibration Pass$
$$txdcc_cal_pass_lane$  $20$  $20$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx DCC Calibration Pass Indicator.$
$$rx_plldcc_cal_pass_lane$  $19$  $19$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $RX PLL DCC Calibration Pass Indicator.$
$$tx_plldcc_cal_pass_lane$  $18$  $18$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $TX PLL DCC Calibration Pass Indicator.$
$$vdd_cal_pass_lane$  $17$  $17$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $VDD Calibration Pass Indicator.$
$$rximp_cal_pass_lane$  $16$  $16$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Impedance Calibration Pass Indicator.$
$$tximp_cal_pass_lane$  $15$  $15$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Impedance Calibration Pass Indicator.$
$$sampler_cal_pass_lane$  $14$  $14$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Sampler Calibration Pass Indicator.$
$$eom_eomdat_cal_pass_lane$  $13$  $13$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.$
$$eom_eomedg_fine_cal_pass_lane$  $12$  $12$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.$
$$eom_eomedg_coarse_cal_pass_lane$  $11$  $11$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.$
$$eom_dac_cal_pass_lane$  $10$  $10$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $EOM Alignment Comparator Offset Calibration Pass Indicator.$
$$rxalign90_cal_pass_lane$  $9$  $9$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Align90 Calibration Pass Indicator.$
$$rx_eom_cal_pass_lane$  $8$  $8$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx EOM Calibration Pass Indicator.$
$$rxdcc_data_cal_pass_lane$  $7$  $7$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx DCC Center Calibration Pass Indicator.$
$$rx_clk_cal_pass_lane$  $6$  $6$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx Clock Calibration Pass Indicator.$
$$txdetect_cal_pass_lane$  $5$  $5$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx Timing Detect Calibration Pass Indicator.$
$$tx_pllvdda_cal_pass_lane$  $4$  $4$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Tx PLL VDDA Calibration Pass Indicator.$
$$rx_pllvdda_cal_pass_lane$  $3$  $3$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Rx PLL VDDA Calibration Pass Indicator.$
$$sq_thresh_cal_pass_lane$  $2$  $2$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $Squelch Threshold Calibration Pass$
$$rx_pll_amp_cal_pass_lane$  $1$  $1$  $R06004h$  $Calibration Control Lane 2$  $R$  $Vh$  $RX PLL Amplitude Calibration Pass Indicator.  $
$$tx_pll_amp_cal_pass_lane$  $0$  $0$  $R06004h$  $Calibration Control Lane 3$  $R$  $Vh$  $TX PLL Amplitude Calibration Pass Indicator.  $
$$ND$  $31$  $24$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$rximp_cal_timeout_lane$  $23$  $23$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Rx Impedance Calibration Timeout Indicator.$
$$tximp_cal_timeout_lane$  $22$  $22$  $R06008h$  $Calibration Control Lane 3$  $R$  $Vh$  $Tx Impedance Calibration Timeout Indicator.$
$$dll_vdda_tracking_on_lane$  $21$  $21$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $DLL VDDA Tracking On.$
$$txdcc_cal_stop_sel_lane$  $20$  $20$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Tx DCC Calibation Continuous/Single Mode Select.$
$$cal_vdd_continuous_mode_en_lane$  $19$  $19$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $VDD Calibration Continuous Mode Enable.$
$$rxdcc_data_cal_stop_sel_lane$  $18$  $18$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC Center Calibation Continuous/Single Mode Select.$
$$rxdcc_eom_cal_stop_sel_lane$  $17$  $17$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC EOM Calibation Continuous/Single Mode Select.$
$$rxdcc_dll_cal_stop_sel_lane$  $16$  $16$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Rx DCC DLL Calibation Continuous/Single Mode Select.$
$$ND$  $15$  $12$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$train_db_en_lane$  $11$  $11$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Train Debug Data Base Enable$
$$dis_bypass_rxtrain_in_fom_lane$  $10$  $10$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Disbale Bypass Rx Train During Tx Train In PCIe FOM Mode$
$$pcie_rxtrain_on_before_dir_lane$  $9$  $9$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $Enable Rx Train Run Before DIR Mode Enter For PCIe FOM/DIR Mode$
$$uart_en_lane$  $8$  $8$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $UART Enable $
$$load_cal_on_lane[7:0]$  $7$  $0$  $R06008h$  $Calibration Control Lane 4$  $R$  $Vh$  $Indicator For Speed Change Ongoing For MCU Debug$
$$tx_pll_rate_lane[7:0]$  $31$  $24$  $R0600Ch$  $Calibration Control Lane 4$  $R$  $Vh$  $Tx PLL Rate For MCU Debug$
$$rx_pll_rate_lane[7:0]$  $23$  $16$  $R0600Ch$  $Calibration Control Lane 4$  $R$  $Vh$  $Rx PLL Rate For MCU Debug$
$$sampler_sample_size_lane[7:0]$  $15$  $8$  $R0600Ch$  $Calibration Control Lane 4$  $RW$  $3h$  $Sampler Sample Size Option (2^N)$
$$sampler_cal_avg_mode_lane[7:0]$  $7$  $0$  $R0600Ch$  $Calibration Control Lane 5$  $RW$  $0h$  $Sampler Cal Result Average Option For Debug.$
$$tx_pll_rate_index_lane[7:0]$  $31$  $24$  $R06010h$  $Calibration Control Lane 5$  $R$  $Vh$  $Tx PLL Rate Index For MCU Debug$
$$rx_pll_rate_index_lane[7:0]$  $23$  $16$  $R06010h$  $Calibration Control Lane 5$  $R$  $Vh$  $Rx PLL Rate Index For MCU Debug$
$$pll_rs_speed_thresh_lane[15:0]$  $15$  $0$  $R06010h$  $Calibration Result 1$  $RW$  $0h$  $PLL RS Speed Threshold.$
$$CAL_SQ_THRESH_LANE[7:0]$  $31$  $24$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$CAL_SQ_OFFSET_LANE[7:0]$  $23$  $16$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]$  $15$  $8$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$CAL_DLL_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$cal_tximp_tunep_top_lane[7:0]$  $31$  $24$  $R06018h$  $Calibration Result 4$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen_top_lane[7:0]$  $23$  $16$  $R06018h$  $Calibration Result 4$  $RW$  $8h$  $Tx Impedance Cal Result For PMOS Side.$
$$CAL_RX_IMP_LANE[7:0]$  $15$  $8$  $R06018h$  $Calibration Result 4$  $RW$  $ch$  $Rx Impedance Calibration Result.$
$$CAL_ALIGN90_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$cal_tximp_tunep_bot_lane[7:0]$  $31$  $24$  $R0601Ch$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For PMOS Side.$
$$cal_tximp_tunen_bot_lane[7:0]$  $23$  $16$  $R0601Ch$  $Calibration Result 5$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunep_mid_lane[7:0]$  $15$  $8$  $R0601Ch$  $Calibration Result 5$  $RW$  $37h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_tximp_tunen_mid_lane[7:0]$  $7$  $0$  $R0601Ch$  $Calibration Result 6$  $RW$  $8h$  $Tx Impedance Cal Result For NMOS Side.$
$$cal_smplr_d_top_o_lane[7:0]$  $31$  $24$  $R06020h$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Odd Top Data Sampler.$
$$cal_smplr_d_bot_e_lane[7:0]$  $23$  $16$  $R06020h$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Data Sampler.$
$$cal_smplr_d_mid_e_lane[7:0]$  $15$  $8$  $R06020h$  $Calibration Result 6$  $RW$  $0h$  $Sampler Cal Result For Even Middle Data Sampler.$
$$cal_smplr_d_top_e_lane[7:0]$  $7$  $0$  $R06020h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Data Sampler.$
$$cal_smplr_s_mid_e_lane[7:0]$  $31$  $24$  $R06024h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Middle Slicer Sampler.$
$$cal_smplr_s_top_e_lane[7:0]$  $23$  $16$  $R06024h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Even Top Slicer Sampler.$
$$cal_smplr_d_bot_o_lane[7:0]$  $15$  $8$  $R06024h$  $Calibration Result 7$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Data Sampler.$
$$cal_smplr_d_mid_o_lane[7:0]$  $7$  $0$  $R06024h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Data Sampler.$
$$cal_smplr_s_bot_o_lane[7:0]$  $31$  $24$  $R06028h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Bottom Slicer Sampler.$
$$cal_smplr_s_mid_o_lane[7:0]$  $23$  $16$  $R06028h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For Odd Middle Slicer Sampler.$
$$cal_smplr_s_top_o_lane[7:0]$  $15$  $8$  $R06028h$  $Calibration Result 8$  $RW$  $0h$  $Sampler Cal Result For  Odd Top Slicer Sampler.$
$$cal_smplr_s_bot_e_lane[7:0]$  $7$  $0$  $R06028h$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Even Bottom Slicer Sampler.$
$$ND$  $31$  $24$  $R0602Ch$  $Calibration Result 9$  $RW$  $0h$  $$
$$cal_sampler_res_lane[7:0]$  $23$  $16$  $R0602Ch$  $Calibration Result 9$  $RW$  $0h$  $Sampler Resolution Result.$
$$cal_smplr_edge_o_lane[7:0]$  $15$  $8$  $R0602Ch$  $Calibration Result 9$  $RW$  $0h$  $Sampler Cal Result For Odd Edge Sampler.$
$$cal_smplr_edge_e_lane[7:0]$  $7$  $0$  $R0602Ch$  $$  $RW$  $0h$  $Sampler Cal Result For Even Edge Sampler.$
$$cds_call_force_lane[31:0]$  $31$  $0$  $R06030h$  $$  $RW$  $0h$  $TBD$
$$tx_train_status_det_timer_enable_lane$  $31$  $31$  $R06034h$  $$  $RW$  $1h$  $Tx Train Status Detection Timeout Enable.$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06034h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06034h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06034h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$frame_lock_sel_timeout_lane$  $27$  $27$  $R06034h$  $$  $RW$  $0h$  $Frame Lock Select Timeout Signals.$
$$tx_train_status_det_timeout_int_lane$  $26$  $26$  $R06034h$  $$  $R$  $Vh$  $Tx Train Status Detect Timeout Out Indicator From MCU$
$$ND$  $25$  $24$  $R06034h$  $$  $RW$  $0h$  $$
$$train_db_step_lane[7:0]$  $23$  $16$  $R06034h$  $$  $RW$  $0h$  $Train Data Base Step Number For Debug$
$$refclk_freq_rd_lane[15:0]$  $15$  $0$  $R06034h$  $$  $R$  $Vh$  $Reference Frequency Clock X4 For Firmware Internal Use$
$$dfe_dbg_step_mode_lane[7:0]$  $31$  $24$  $R06038h$  $$  $RW$  $0h$  $DFE Debug Step By Step Mode Enable$
$$dfe_force_zero_lane[7:0]$  $23$  $16$  $R06038h$  $$  $RW$  $0h$  $Firmware Use Only.$
$$dfe_adapt_lp_num_load1_lane[15:0]$  $15$  $0$  $R06038h$  $$  $RW$  $0h$  $DFE Adapt Loop Number Load Value1 During Training (Value+1).$
$$phase_adapt_temp_thr_lane[7:0]$  $31$  $24$  $R0603Ch$  $$  $RW$  $ch$  $Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)$
$$rx_train_only_dfe_lane$  $23$  $23$  $R0603Ch$  $$  $RW$  $0h$  $Run Rx Train Only DFE Mode For Debug$
$$sq_auto_train_lane$  $22$  $22$  $R0603Ch$  $$  $RW$  $0h$  $SQ Auto Tx Train Enable$
$$phase_adapt_temp_auto_en_lane$  $21$  $21$  $R0603Ch$  $$  $RW$  $0h$  $Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)$
$$phase_adapt_sat_detect_lane$  $20$  $20$  $R0603Ch$  $$  $R$  $Vh$  $Detected F0/F1 Saturation During Phase Adapt$
$$sq_fw_filter_en_lane$  $19$  $19$  $R0603Ch$  $$  $RW$  $0h$  $SQ Firmware Filter Enable$
$$cds_call_force_en_lane$  $18$  $18$  $R0603Ch$  $$  $RW$  $0h$  $TBD$
$$ND$  $17$  $16$  $R0603Ch$  $$  $RW$  $0h$  $$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R0603Ch$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$dfe_cal_done_lane$  $7$  $7$  $R0603Ch$  $$  $R$  $Vh$  $DFE Adaptation Calculation Done Indicator From MCU$
$$dfe_f1p5_en_lane$  $6$  $6$  $R0603Ch$  $$  $RW$  $0h$  $DFE F1P5 Force Control$
$$ND$  $5$  $5$  $R0603Ch$  $$  $RW$  $0h$  $$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R0603Ch$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R0603Ch$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$ND$  $2$  $2$  $R0603Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R0603Ch$  $$  $RW$  $0h$  $$
$$temp_cdegree_lane[15:0]$  $31$  $16$  $R06040h$  $$  $RW$  $0h$  $Temperature$
$$adapted_phase_offset_data_lane[7:0]$  $15$  $8$  $R06040h$  $$  $RW$  $0h$  $Adapted Phase Offset Data.$
$$dfe_dbg_step_lane[7:0]$  $7$  $0$  $R06040h$  $$  $RW$  $0h$  $DFE Debug Step By Step$
$$opt_phase_offset_normal_lane[7:0]$  $31$  $24$  $R06044h$  $$  $RW$  $0h$  $Optinum Phase Offset Data In Normal Mode.$
$$cal_phase_lane[7:0]$  $23$  $16$  $R06044h$  $$  $RW$  $0h$  $Align90_Ref Calibration Save For Current PLL Rate.$
$$cal_eom_dpher_lane[7:0]$  $15$  $8$  $R06044h$  $$  $RW$  $0h$  $EOM Align Calibration Save For Current PLL Rate.$
$$train_use_s_lane$  $7$  $7$  $R06044h$  $$  $RW$  $0h$  $Enable Train Use Slice Clock Path.$
$$train_use_d_lane$  $6$  $6$  $R06044h$  $$  $RW$  $0h$  $Enable Train Use Data Clock Path.$
$$train_ph_control_mode_lane[1:0]$  $5$  $4$  $R06044h$  $$  $RW$  $0h$  $Train Phase Control Mode.$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R06044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$ND$  $2$  $1$  $R06044h$  $$  $RW$  $0h$  $$
$$final_gain_adjust_en_lane$  $0$  $0$  $R06044h$  $$  $RW$  $0h$  $Enable Final Gain Adjust$
$$train_f0b_lane[7:0]$  $31$  $24$  $R06048h$  $$  $RW$  $0h$  $Train F0b$
$$train_f0a_max_lane[7:0]$  $23$  $16$  $R06048h$  $$  $RW$  $0h$  $Tran_F0a Max.$
$$train_f0a_lane[7:0]$  $15$  $8$  $R06048h$  $$  $RW$  $0h$  $Train F0a.$
$$train_f0d_lane[7:0]$  $7$  $0$  $R06048h$  $$  $RW$  $0h$  $Train F0d.$
$$FAST_DFE_TIMER_EN_LANE$  $31$  $31$  $R0604Ch$  $$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$EYE_CHECK_BYPASS_LANE$  $30$  $30$  $R0604Ch$  $$  $RW$  $1h$  $Eye Check Bypass Enable.$
$$thre_excellent_lane[5:0]$  $29$  $24$  $R0604Ch$  $$  $RW$  $3fh$  $DFE Level Check Threshold For Excellent.$
$$maxeo_adapt_normal_mode_en_lane$  $23$  $23$  $R0604Ch$  $$  $RW$  $0h$  $Enable MAXEO Mode DFE Algorithm In Normal Mode After Rx Train$
$$pattern_protect_en_lane$  $22$  $22$  $R0604Ch$  $$  $RW$  $0h$  $Enable Pattern Protection$
$$eom_phase_ui_align_failed_lane$  $21$  $21$  $R0604Ch$  $$  $R$  $Vh$  $Debug For During Phase Adapt$
$$ND$  $20$  $20$  $R0604Ch$  $$  $RW$  $0h$  $$
$$phase_adapt_ui_align_skip_lane$  $19$  $19$  $R0604Ch$  $$  $RW$  $0h$  $UI Align Skip Enable During Phase Adapt$
$$thre_poor_lane[2:0]$  $18$  $16$  $R0604Ch$  $$  $RW$  $1h$  $DFE Level Check Threshold For Poor.$
$$CDRPHASE_OPT_EN_LANE$  $15$  $15$  $R0604Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable.$
$$saturate_disable_lane$  $14$  $14$  $R0604Ch$  $$  $RW$  $1h$  $DFE Saturate Disable.$
$$edge_sampler_normal_en_lane$  $13$  $13$  $R0604Ch$  $$  $RW$  $1h$  $1=Enable Edge Sampler Update Normal Mode$
$$THRE_GOOD_LANE[4:0]$  $12$  $8$  $R0604Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good.$
$$f1_align_skip_lane$  $7$  $7$  $R0604Ch$  $$  $RW$  $0h$  $EOM F1 Aligment Skip$
$$phase_adapt_mode_lane$  $6$  $6$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode$
$$phase_adapt_enable_lane$  $5$  $5$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Phase Adapt$
$$dfe_adapt_normal_soft_cont_en_lane$  $4$  $4$  $R0604Ch$  $$  $RW$  $0h$  $1=Enable Software Contious Mode $
$$dfe_adapt_normal_force_skip_lane$  $3$  $3$  $R0604Ch$  $$  $RW$  $0h$  $1=Disable DFE Adaptation During Normal Mode$
$$TX_NO_INIT_LANE$  $2$  $2$  $R0604Ch$  $$  $RW$  $0h$  $No TX Init During Tx Train$
$$RX_NO_INIT_LANE$  $1$  $1$  $R0604Ch$  $$  $RW$  $0h$  $No RX Init During Rx Train$
$$cdr_phase_opt_first_en_lane$  $0$  $0$  $R0604Ch$  $$  $RW$  $0h$  $Enable Phase Train First$
$$midpoint_large_thres_k_lane[7:0]$  $31$  $24$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_K$
$$midpoint_large_thres_c_lane[7:0]$  $23$  $16$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_LARGE_THRES_C$
$$midpoint_small_thres_k_lane[7:0]$  $15$  $8$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_K$
$$midpoint_small_thres_c_lane[7:0]$  $7$  $0$  $R06050h$  $$  $RW$  $0h$  $MIDPOINT_SMALL_THRES_C$
$$sumf_boost_target_k_lane[7:0]$  $31$  $24$  $R06054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_K$
$$sumf_boost_target_c_lane[7:0]$  $23$  $16$  $R06054h$  $$  $RW$  $0h$  $SUMF_BOOST_TARGET_C$
$$midpoint_phase_os_lane[7:0]$  $15$  $8$  $R06054h$  $$  $RW$  $0h$  $MIDPOINT_PHASE_OS$
$$ini_phase_offset_lane[7:0]$  $7$  $0$  $R06054h$  $$  $RW$  $0h$  $Initial Phase Offset$
$$rx_rxffe_r_ini_lane[3:0]$  $31$  $28$  $R06058h$  $$  $RW$  $0h$  $Train Initial RXFFE R Index Value$
$$rxffe_r_gain_train_lane[3:0]$  $27$  $24$  $R06058h$  $$  $RW$  $0h$  $RXFFE_R_GAIN_TRAIN$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$TX_ADAPT_GN2_EN_LANE$  $20$  $20$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN2$
$$tx_train_alg_sel_lane$  $19$  $19$  $R06058h$  $$  $RW$  $0h$  $TX Train Algorithm Select$
$$ESM_EN_LANE$  $18$  $18$  $R06058h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$tx_train_frame_lock_det_fail_int_lane$  $17$  $17$  $R06058h$  $$  $R$  $Vh$  $TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R06058h$  $$  $RW$  $0h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$tx_train_fail_int_lane$  $15$  $15$  $R06058h$  $$  $R$  $Vh$  $TX Train Fail Indicator From MCU$
$$tx_train_complete_int_lane$  $14$  $14$  $R06058h$  $$  $R$  $Vh$  $TX Train Complete Indicator From MCU$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R06058h$  $$  $RW$  $0h$  $DFE Adapt Sampler Enable During EOM Draw$
$$ND$  $9$  $0$  $R06058h$  $$  $RW$  $0h$  $$
$$eom_clk_offset_2c_lane[7:0]$  $31$  $24$  $R0605Ch$  $$  $RW$  $0h$  $EOM Adapt Initial Offset For Debug$
$$eom_adapt_step_size_lane[7:0]$  $23$  $16$  $R0605Ch$  $$  $RW$  $0h$  $EOM Adapt Step Size For EOM Clock Alignment$
$$eom_conv_num_lane[15:0]$  $15$  $0$  $R0605Ch$  $$  $RW$  $0h$  $Number Of EOM Converge $
$$ph_conv_num_lane[7:0]$  $31$  $24$  $R06060h$  $$  $RW$  $0h$  $Number Of Data Clock Phase Converge$
$$ph_adapt_step_size_lane[7:0]$  $23$  $16$  $R06060h$  $$  $RW$  $0h$  $Data Path Adapt Step Size$
$$f0d_thre_lane[7:0]$  $15$  $8$  $R06060h$  $$  $RW$  $0h$  $F0d Threshold For Data Path Adapt$
$$data_clk_offset_2c_lane[7:0]$  $7$  $0$  $R06060h$  $DLL Calibration$  $RW$  $0h$  $Data Path Adapt Initial Offset For Debug$
$$rx_rxffe_c_ini_lane[3:0]$  $31$  $28$  $R06064h$  $DLL Calibration$  $RW$  $0h$  $Train Initial RXFFE C Index Value$
$$ND$  $27$  $12$  $R06064h$  $DLL Calibration$  $RW$  $0h$  $$
$$dll_gmsel_min_lane[3:0]$  $11$  $8$  $R06064h$  $DLL Calibration$  $RW$  $3h$  $DLL_GM_SEL Minimum Value$
$$dll_eom_gmsel_min_lane[3:0]$  $7$  $4$  $R06064h$  $DLL Calibration$  $RW$  $3h$  $DLL_EOM_GM_SEL Minimum Value$
$$dll_sellv_rxdll_final_step_num_sel_lane[1:0]$  $3$  $2$  $R06064h$  $DLL Calibration$  $RW$  $1h$  $DLL_SELLV_RXDLL Final Step Number Selection$
$$dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]$  $1$  $0$  $R06064h$  $CLI Argument$  $RW$  $1h$  $DLL_SELLV_RXEOMDLL Final Step Number Selection$
$$cli_return_lane[15:0]$  $31$  $16$  $R06068h$  $CLI Argument$  $RW$  $0h$  $CLI Return Value For Test$
$$ND$  $15$  $9$  $R06068h$  $CLI Argument$  $RW$  $0h$  $$
$$cli_start_lane$  $8$  $8$  $R06068h$  $CLI Argument$  $RW$  $0h$  $CLI Start For Test$
$$cli_cmd_lane[7:0]$  $7$  $0$  $R06068h$  $Command Line Interface$  $RW$  $0h$  $CLI Command For Test$
$$cli_args_lane[31:0]$  $31$  $0$  $R0606Ch$  $Lane MCU Command Register 0$  $RW$  $0h$  $CLI Command Argument$
$$mcu_command0_lane[31:0]$  $31$  $0$  $R06070h$  $Calibration Control Lane 7$  $RW$  $0h$  $For Firmware Only$
$$train_boost_lane[15:0]$  $31$  $16$  $R06074h$  $Calibration Control Lane 7$  $RW$  $0h$  $Train boost.$
$$pll_ts_speed_thresh_lane[15:0]$  $15$  $0$  $R06074h$  $ESM Register 0$  $RW$  $0h$  $PLL TS Speed Threshold.$
$$esm_phase_reserved_lane[4:0]$  $31$  $27$  $R06078h$  $ESM Register 0$  $RW$  $0h$  $Eye Shape Monitor Phase Value Reserved$
$$ESM_PHASE_LANE[10:0]$  $26$  $16$  $R06078h$  $ESM Register 0$  $RW$  $0h$  $Eye Shape Monitor Phase Value (-1024 ~ +1023)$
$$esm_lpnum_lane[15:0]$  $15$  $0$  $R06078h$  $$  $RW$  $0h$  $Eye Shape Monitor Loop Number$
$$fn1_thre_lane[7:0]$  $31$  $24$  $R0607Ch$  $$  $RW$  $0h$  $Tx Train Fn1 Threshold. 2's Complement$
$$fn2_thre_lane[7:0]$  $23$  $16$  $R0607Ch$  $$  $RW$  $0h$  $Tx Train Fn2 Threshold. 2's Complement$
$$ND$  $15$  $11$  $R0607Ch$  $$  $RW$  $0h$  $$
$$pll_tsrs_switch_xdat_lane$  $10$  $10$  $R0607Ch$  $$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane$
$$pll_sel_lane[1:0]$  $9$  $8$  $R0607Ch$  $$  $RW$  $0h$  $PLL Selection For Each Lane$
$$ND$  $7$  $2$  $R0607Ch$  $$  $RW$  $0h$  $$
$$mcu_ctrl_pll_lane[1:0]$  $1$  $0$  $R0607Ch$  $$  $RW$  $0h$  $MCU Has Access To PLL Registers$
$$ND$  $31$  $24$  $R06080h$  $$  $RW$  $0h$  $$
$$train_f0x_lane[7:0]$  $23$  $16$  $R06080h$  $$  $RW$  $0h$  $Train f0x.$
$$train_f2_lane[7:0]$  $15$  $8$  $R06080h$  $$  $RW$  $0h$  $Train f2.$
$$train_f1_lane[7:0]$  $7$  $0$  $R06080h$  $$  $RW$  $0h$  $Train f1.$
$$train_f5_lane[7:0]$  $31$  $24$  $R06084h$  $$  $RW$  $0h$  $Train f5.$
$$train_f6_lane[7:0]$  $23$  $16$  $R06084h$  $$  $RW$  $0h$  $Train f6.$
$$train_f7_lane[7:0]$  $15$  $8$  $R06084h$  $$  $RW$  $0h$  $Train f7.$
$$train_fn1_lane[7:0]$  $7$  $0$  $R06084h$  $$  $RW$  $0h$  $Train fn1.$
$$gn1_index_lane[7:0]$  $31$  $24$  $R0608Ch$  $$  $RW$  $0h$  $Gn1 index.$
$$g1_index_lane[7:0]$  $23$  $16$  $R0608Ch$  $$  $RW$  $0h$  $G1 index.$
$$g0_index_lane[7:0]$  $15$  $8$  $R0608Ch$  $$  $RW$  $0h$  $G0 index.$
$$ND$  $7$  $4$  $R0608Ch$  $$  $RW$  $0h$  $$
$$eye_check_pass_lane$  $3$  $3$  $R0608Ch$  $$  $RW$  $0h$  $Eye check pass.$
$$tx_reset_lane$  $2$  $2$  $R0608Ch$  $$  $RW$  $0h$  $Tx reset.$
$$train_pass_lane$  $1$  $1$  $R0608Ch$  $$  $RW$  $0h$  $Train pass.$
$$train_done_lane$  $0$  $0$  $R0608Ch$  $$  $RW$  $0h$  $Train done.$
$$train_fn2_lane[7:0]$  $31$  $24$  $R06090h$  $$  $RW$  $0h$  $Train fn2.$
$$train_f3_lane[7:0]$  $23$  $16$  $R06090h$  $$  $RW$  $0h$  $Train f3.$
$$train_f4_lane[7:0]$  $15$  $8$  $R06090h$  $$  $RW$  $0h$  $Train f4.$
$$gn2_index_lane[7:0]$  $7$  $0$  $R06090h$  $Align90 EE Register 0$  $RW$  $0h$  $Gn2 index.$
$$align90ee_acc_thresh_lane[15:0]$  $31$  $16$  $R06094h$  $Align90 EE Register 0$  $RW$  $400h$  $Align90 EE Accumulator Threshold$
$$align90ee_adapt_bypass_lane$  $15$  $15$  $R06094h$  $Align90 EE Register 0$  $RW$  $0h$  $Align90 EE Adaptation Bypass, Use align90ee_ref_default_lane$
$$align90ee_adapt_freeze_lane$  $14$  $14$  $R06094h$  $Align90 EE Register 0$  $RW$  $0h$  $Align90 EE Adaptation Freeze, use the last updated value$
$$ND$  $13$  $0$  $R06094h$  $Align90 EE Register 1$  $RW$  $0h$  $$
$$align90ee_con_pat_window_lane[7:0]$  $31$  $24$  $R06098h$  $Align90 EE Register 1$  $RW$  $08h$  $Align90 EE Converge Pattern Window Size$
$$align90ee_ref_default_lane[7:0]$  $23$  $16$  $R06098h$  $Align90 EE Register 1$  $RW$  $7eh$  $Align90 EE Reference Default value$
$$align90ee_ref_max_lane[7:0]$  $15$  $8$  $R06098h$  $Align90 EE Register 1$  $RW$  $88h$  $Align90 EE Reference Max value$
$$align90ee_ref_min_lane[7:0]$  $7$  $0$  $R06098h$  $$  $RW$  $74h$  $Align90 EE Reference Min value$
$$ND$  $31$  $18$  $R0609Ch$  $$  $RW$  $0h$  $$
$$TX_TRAIN_CODING_MODE_LANE$  $17$  $17$  $R0609Ch$  $$  $RW$  $1h$  $TX train pre code and grey code setting mode$
$$ND$  $16$  $16$  $R0609Ch$  $$  $RW$  $0h$  $$
$$pt_out_time_train_comp_lane[15:0]$  $15$  $0$  $R0609Ch$  $$  $RW$  $3e8h$  $Pattern Output Time After Tx_Train_Enable Become Low In Ethernet Mode$
$$dfe_power_saving_dfe_off_flag_lane$  $31$  $31$  $R060A0h$  $$  $R$  $Vh$  $DFE Off Flag$
$$dfe_power_saving_temp_changed_flag_lane$  $30$  $30$  $R060A0h$  $$  $R$  $Vh$  $Temperature Change Delta Reached$
$$dfe_power_saving_temp_delta_lane[5:0]$  $29$  $24$  $R060A0h$  $$  $RW$  $00h$  $Temperature Change Delta, When Reached Turn On DFE Continuous Mode$
$$dfe_power_saving_temp_previous_lane[7:0]$  $23$  $16$  $R060A0h$  $$  $R$  $Vh$  $Previous Temperature$
$$dfe_power_saving_clkoff_time_lane[7:0]$  $15$  $8$  $R060A0h$  $$  $RW$  $00h$  $DFE Power Saving Clk Off Time, Power Saving Mode Is Disabled When = 0$
$$dfe_power_saving_temp_dfe_on_time_lane[7:0]$  $7$  $0$  $R060A0h$  $ESM Register 1$  $RW$  $ffh$  $DFE Continuous Mode On Time When Temperature Delta Reaches$
$$esm_debug_lane[15:0]$  $31$  $16$  $R060A4h$  $ESM Register 1$  $RW$  $0h$  $Eye Shape Monitor Debug$
$$esm_estimated_width_lane[15:0]$  $15$  $0$  $R060A4h$  $$  $RW$  $0h$  $Eye Shape Monitor Estimated Width After UI Alignment (Phase Value)$
$$train_debug3_lane[7:0]$  $31$  $24$  $R060A8h$  $$  $RW$  $0h$  $Train Debug Register 3$
$$train_debug2_lane[7:0]$  $23$  $16$  $R060A8h$  $$  $RW$  $0h$  $Train Debug Register 2$
$$train_debug1_lane[7:0]$  $15$  $8$  $R060A8h$  $$  $RW$  $0h$  $Train Debug Register 1$
$$train_debug0_lane[7:0]$  $7$  $0$  $R060A8h$  $$  $RW$  $0h$  $Train Debug Register 0$
$$train_debug7_lane[7:0]$  $31$  $24$  $R060ACh$  $$  $RW$  $0h$  $Train Debug Register 7$
$$train_debug6_lane[7:0]$  $23$  $16$  $R060ACh$  $$  $RW$  $0h$  $Train Debug Register 6$
$$train_debug5_lane[7:0]$  $15$  $8$  $R060ACh$  $$  $RW$  $0h$  $Train Debug Register 5$
$$train_debug4_lane[7:0]$  $7$  $0$  $R060ACh$  $$  $RW$  $0h$  $Train Debug Register 4$
$$train_debugb_lane[7:0]$  $31$  $24$  $R060B0h$  $$  $RW$  $0h$  $Train Debug Register 11$
$$train_debuga_lane[7:0]$  $23$  $16$  $R060B0h$  $$  $RW$  $0h$  $Train Debug Register 10$
$$train_debug9_lane[7:0]$  $15$  $8$  $R060B0h$  $$  $RW$  $0h$  $Train Debug Register 9$
$$train_debug8_lane[7:0]$  $7$  $0$  $R060B0h$  $$  $RW$  $0h$  $Train Debug Register 8$
$$train_debugf_lane[7:0]$  $31$  $24$  $R060B4h$  $$  $RW$  $0h$  $Train Debug Register 15$
$$train_debuge_lane[7:0]$  $23$  $16$  $R060B4h$  $$  $RW$  $0h$  $Train Debug Register 14$
$$train_debugd_lane[7:0]$  $15$  $8$  $R060B4h$  $$  $RW$  $0h$  $Train Debug Register 13$
$$train_debugc_lane[7:0]$  $7$  $0$  $R060B4h$  $$  $RW$  $0h$  $Train Debug Register 12$
$$ctle_debug3_lane[7:0]$  $31$  $24$  $R060B8h$  $$  $RW$  $0h$  $CTLE Debug Register 3$
$$ctle_debug2_lane[7:0]$  $23$  $16$  $R060B8h$  $$  $RW$  $0h$  $CTLE Debug Register 2$
$$ctle_debug1_lane[7:0]$  $15$  $8$  $R060B8h$  $$  $RW$  $0h$  $CTLE Debug Register 1$
$$ctle_debug0_lane[7:0]$  $7$  $0$  $R060B8h$  $$  $RW$  $0h$  $CTLE Debug Register 0$
$$phase_debug3_lane[7:0]$  $31$  $24$  $R060BCh$  $$  $RW$  $0h$  $Phase Debug Register 3$
$$phase_debug2_lane[7:0]$  $23$  $16$  $R060BCh$  $$  $RW$  $0h$  $Phase Debug Register 2$
$$phase_debug1_lane[7:0]$  $15$  $8$  $R060BCh$  $$  $RW$  $0h$  $Phase Debug Register 1$
$$phase_debug0_lane[7:0]$  $7$  $0$  $R060BCh$  $$  $RW$  $0h$  $Phase Debug Register 0$
$$calibration_debug3_lane[7:0]$  $31$  $24$  $R060C0h$  $$  $RW$  $0h$  $Calibration Debug Register 3$
$$calibration_debug2_lane[7:0]$  $23$  $16$  $R060C0h$  $$  $RW$  $0h$  $Calibration Debug Register 2$
$$calibration_debug1_lane[7:0]$  $15$  $8$  $R060C0h$  $$  $RW$  $0h$  $Calibration Debug Register 1$
$$calibration_debug0_lane[7:0]$  $7$  $0$  $R060C0h$  $$  $RW$  $0h$  $Calibration Debug Register 0$
$$speed_change_debug3_lane[7:0]$  $31$  $24$  $R060C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 3$
$$speed_change_debug2_lane[7:0]$  $23$  $16$  $R060C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 2$
$$speed_change_debug1_lane[7:0]$  $15$  $8$  $R060C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 1$
$$speed_change_debug0_lane[7:0]$  $7$  $0$  $R060C4h$  $$  $RW$  $0h$  $Speed Change Debug Register 0$
$$eom_debug3_lane[7:0]$  $31$  $24$  $R060C8h$  $$  $RW$  $0h$  $EOM Debug Register 3$
$$eom_debug2_lane[7:0]$  $23$  $16$  $R060C8h$  $$  $RW$  $0h$  $EOM Debug Register 2$
$$eom_debug1_lane[7:0]$  $15$  $8$  $R060C8h$  $$  $RW$  $0h$  $EOM Debug Register 1$
$$eom_debug0_lane[7:0]$  $7$  $0$  $R060C8h$  $$  $RW$  $0h$  $EOM Debug Register 0$
$$interrupt_debug3_lane[7:0]$  $31$  $24$  $R060CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 3$
$$interrupt_debug2_lane[7:0]$  $23$  $16$  $R060CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 2$
$$interrupt_debug1_lane[7:0]$  $15$  $8$  $R060CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 1$
$$interrupt_debug0_lane[7:0]$  $7$  $0$  $R060CCh$  $$  $RW$  $0h$  $Interrupt Debug Register 0$
$$cli_debug3_lane[7:0]$  $31$  $24$  $R060D0h$  $$  $RW$  $0h$  $CLI Debug Register 3$
$$cli_debug2_lane[7:0]$  $23$  $16$  $R060D0h$  $$  $RW$  $0h$  $CLI Debug Register 2$
$$cli_debug1_lane[7:0]$  $15$  $8$  $R060D0h$  $$  $RW$  $0h$  $CLI Debug Register 1$
$$cli_debug0_lane[7:0]$  $7$  $0$  $R060D0h$  $$  $RW$  $0h$  $CLI Debug Register 0$
$$prbs_debug3_lane[7:0]$  $31$  $24$  $R060D4h$  $$  $RW$  $0h$  $PRBS Debug Register 3$
$$prbs_debug2_lane[7:0]$  $23$  $16$  $R060D4h$  $$  $RW$  $0h$  $PRBS Debug Register 2$
$$prbs_debug1_lane[7:0]$  $15$  $8$  $R060D4h$  $$  $RW$  $0h$  $PRBS Debug Register 1$
$$prbs_debug0_lane[7:0]$  $7$  $0$  $R060D4h$  $$  $RW$  $0h$  $PRBS Debug Register 0$
$$mcu_reservedx03_lane[7:0]$  $31$  $24$  $R060D8h$  $$  $RW$  $0h$  $MCU Reserved Register 3$
$$mcu_reservedx02_lane[7:0]$  $23$  $16$  $R060D8h$  $$  $RW$  $0h$  $MCU Reserved Register 2$
$$mcu_reservedx01_lane[7:0]$  $15$  $8$  $R060D8h$  $$  $RW$  $0h$  $MCU Reserved Register 1$
$$mcu_reservedx00_lane[7:0]$  $7$  $0$  $R060D8h$  $$  $RW$  $0h$  $MCU Reserved Register 0$
$$mcu_reservedx07_lane[7:0]$  $31$  $24$  $R060DCh$  $$  $RW$  $0h$  $MCU Reserved Register 7$
$$mcu_reservedx06_lane[7:0]$  $23$  $16$  $R060DCh$  $$  $RW$  $0h$  $MCU Reserved Register 6$
$$mcu_reservedx05_lane[7:0]$  $15$  $8$  $R060DCh$  $$  $RW$  $0h$  $MCU Reserved Register 5$
$$mcu_reservedx04_lane[7:0]$  $7$  $0$  $R060DCh$  $$  $RW$  $0h$  $MCU Reserved Register 4$
$$mcu_reservedx0b_lane[7:0]$  $31$  $24$  $R060E0h$  $$  $RW$  $0h$  $MCU Reserved Register 11$
$$mcu_reservedx0a_lane[7:0]$  $23$  $16$  $R060E0h$  $$  $RW$  $0h$  $MCU Reserved Register 10$
$$mcu_reservedx09_lane[7:0]$  $15$  $8$  $R060E0h$  $$  $RW$  $0h$  $MCU Reserved Register 9$
$$mcu_reservedx08_lane[7:0]$  $7$  $0$  $R060E0h$  $$  $RW$  $0h$  $MCU Reserved Register 8$
$$mcu_reservedx0f_lane[7:0]$  $31$  $24$  $R060E4h$  $$  $RW$  $0h$  $MCU Reserved Register 15$
$$mcu_reservedx0e_lane[7:0]$  $23$  $16$  $R060E4h$  $$  $RW$  $0h$  $MCU Reserved Register 14$
$$mcu_reservedx0d_lane[7:0]$  $15$  $8$  $R060E4h$  $$  $RW$  $0h$  $MCU Reserved Register 13$
$$mcu_reservedx0c_lane[7:0]$  $7$  $0$  $R060E4h$  $$  $RW$  $0h$  $MCU Reserved Register 12$
$$mcu_reservedx13_lane[7:0]$  $31$  $24$  $R060E8h$  $$  $RW$  $0h$  $MCU Reserved Register 19$
$$mcu_reservedx12_lane[7:0]$  $23$  $16$  $R060E8h$  $$  $RW$  $0h$  $MCU Reserved Register 18$
$$mcu_reservedx11_lane[7:0]$  $15$  $8$  $R060E8h$  $$  $RW$  $0h$  $MCU Reserved Register 17$
$$mcu_reservedx10_lane[7:0]$  $7$  $0$  $R060E8h$  $$  $RW$  $0h$  $MCU Reserved Register 16$
$$mcu_reservedx17_lane[7:0]$  $31$  $24$  $R060ECh$  $$  $RW$  $0h$  $MCU Reserved Register 23$
$$mcu_reservedx16_lane[7:0]$  $23$  $16$  $R060ECh$  $$  $RW$  $0h$  $MCU Reserved Register 22$
$$mcu_reservedx15_lane[7:0]$  $15$  $8$  $R060ECh$  $$  $RW$  $0h$  $MCU Reserved Register 21$
$$mcu_reservedx14_lane[7:0]$  $7$  $0$  $R060ECh$  $$  $RW$  $0h$  $MCU Reserved Register 20$
$$mcu_reservedx1b_lane[7:0]$  $31$  $24$  $R060F0h$  $$  $RW$  $0h$  $MCU Reserved Register 27$
$$mcu_reservedx1a_lane[7:0]$  $23$  $16$  $R060F0h$  $$  $RW$  $0h$  $MCU Reserved Register 26$
$$mcu_reservedx19_lane[7:0]$  $15$  $8$  $R060F0h$  $$  $RW$  $0h$  $MCU Reserved Register 25$
$$mcu_reservedx18_lane[7:0]$  $7$  $0$  $R060F0h$  $$  $RW$  $0h$  $MCU Reserved Register 24$
$$mcu_reservedx1f_lane[7:0]$  $31$  $24$  $R060F4h$  $$  $RW$  $0h$  $MCU Reserved Register 31$
$$mcu_reservedx1e_lane[7:0]$  $23$  $16$  $R060F4h$  $$  $RW$  $0h$  $MCU Reserved Register 30$
$$mcu_reservedx1d_lane[7:0]$  $15$  $8$  $R060F4h$  $$  $RW$  $0h$  $MCU Reserved Register 29$
$$mcu_reservedx1c_lane[7:0]$  $7$  $0$  $R060F4h$  $$  $RW$  $0h$  $MCU Reserved Register 28$
$$mcu_reservedx23_lane[7:0]$  $31$  $24$  $R060F8h$  $$  $RW$  $0h$  $MCU Reserved Register 35$
$$mcu_reservedx22_lane[7:0]$  $23$  $16$  $R060F8h$  $$  $RW$  $0h$  $MCU Reserved Register 34$
$$mcu_reservedx21_lane[7:0]$  $15$  $8$  $R060F8h$  $$  $RW$  $0h$  $MCU Reserved Register 33$
$$mcu_reservedx20_lane[7:0]$  $7$  $0$  $R060F8h$  $$  $RW$  $0h$  $MCU Reserved Register 32$
$$ND$  $31$  $8$  $R060FCh$  $$  $RW$  $0h$  $$
$$end_xdat_lane[7:0]$  $7$  $0$  $R060FCh$  $$  $RW$  $aah$  $End Of XDATA Lane For Firmware Only$
$$cal_ts_lccap_lsb_index_rate0[7:0]$  $31$  $24$  $R06100h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_msb_index_rate2[7:0]$  $23$  $16$  $R06100h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_msb_index_rate1[7:0]$  $15$  $8$  $R06100h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_msb_index_rate0[7:0]$  $7$  $0$  $R06100h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_ulsb_rate1[7:0]$  $31$  $24$  $R06104h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_ulsb_rate0[7:0]$  $23$  $16$  $R06104h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_lsb_index_rate2[7:0]$  $15$  $8$  $R06104h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_lsb_index_rate1[7:0]$  $7$  $0$  $R06104h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllamp_rate2[7:0]$  $31$  $24$  $R06108h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllamp_rate1[7:0]$  $23$  $16$  $R06108h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllamp_rate0[7:0]$  $15$  $8$  $R06108h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_lccap_ulsb_rate2[7:0]$  $7$  $0$  $R06108h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_fbdiv_result_rate0[7:0]$  $31$  $24$  $R0610Ch$  $$  $RW$  $0h$  $TBD$
$$cal_ts_plldcc_result_rate2[7:0]$  $23$  $16$  $R0610Ch$  $$  $RW$  $0h$  $TBD$
$$cal_ts_plldcc_result_rate1[7:0]$  $15$  $8$  $R0610Ch$  $$  $RW$  $0h$  $TBD$
$$cal_ts_plldcc_result_rate0[7:0]$  $7$  $0$  $R0610Ch$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_intp_result_rate1[7:0]$  $31$  $24$  $R06110h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_intp_result_rate0[7:0]$  $23$  $16$  $R06110h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_fbdiv_result_rate2[7:0]$  $15$  $8$  $R06110h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_fbdiv_result_rate1[7:0]$  $7$  $0$  $R06110h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_pfd_result_rate2[7:0]$  $31$  $24$  $R06114h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_pfd_result_rate1[7:0]$  $23$  $16$  $R06114h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_pfd_result_rate0[7:0]$  $15$  $8$  $R06114h$  $$  $RW$  $0h$  $TBD$
$$cal_ts_pllvdda_intp_result_rate2[7:0]$  $7$  $0$  $R06114h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_lsb_index_rate0[7:0]$  $31$  $24$  $R06118h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_msb_index_rate2[7:0]$  $23$  $16$  $R06118h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_msb_index_rate1[7:0]$  $15$  $8$  $R06118h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_msb_index_rate0[7:0]$  $7$  $0$  $R06118h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_ulsb_rate1[7:0]$  $31$  $24$  $R0611Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_ulsb_rate0[7:0]$  $23$  $16$  $R0611Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_lsb_index_rate2[7:0]$  $15$  $8$  $R0611Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_lsb_index_rate1[7:0]$  $7$  $0$  $R0611Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllamp_rate2[7:0]$  $31$  $24$  $R06120h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllamp_rate1[7:0]$  $23$  $16$  $R06120h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllamp_rate0[7:0]$  $15$  $8$  $R06120h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_lccap_ulsb_rate2[7:0]$  $7$  $0$  $R06120h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_fbdiv_result_rate0[7:0]$  $31$  $24$  $R06124h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_plldcc_result_rate2[7:0]$  $23$  $16$  $R06124h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_plldcc_result_rate1[7:0]$  $15$  $8$  $R06124h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_plldcc_result_rate0[7:0]$  $7$  $0$  $R06124h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_intp_result_rate1[7:0]$  $31$  $24$  $R06128h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_intp_result_rate0[7:0]$  $23$  $16$  $R06128h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_fbdiv_result_rate2[7:0]$  $15$  $8$  $R06128h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_fbdiv_result_rate1[7:0]$  $7$  $0$  $R06128h$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_pfd_result_rate2[7:0]$  $31$  $24$  $R0612Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_pfd_result_rate1[7:0]$  $23$  $16$  $R0612Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_pfd_result_rate0[7:0]$  $15$  $8$  $R0612Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rs_pllvdda_intp_result_rate2[7:0]$  $7$  $0$  $R0612Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc1_g3[7:0]$  $31$  $24$  $R06130h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc1_g2[7:0]$  $23$  $16$  $R06130h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc1_g1[7:0]$  $15$  $8$  $R06130h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc1_g0[7:0]$  $7$  $0$  $R06130h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc2_g2[7:0]$  $31$  $24$  $R06134h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc2_g1[7:0]$  $23$  $16$  $R06134h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc2_g0[7:0]$  $15$  $8$  $R06134h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc1_g4[7:0]$  $7$  $0$  $R06134h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_msb_g1[7:0]$  $31$  $24$  $R06138h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_msb_g0[7:0]$  $23$  $16$  $R06138h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc2_g4[7:0]$  $15$  $8$  $R06138h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc2_g3[7:0]$  $7$  $0$  $R06138h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_lsb_g0[7:0]$  $31$  $24$  $R0613Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_msb_g4[7:0]$  $23$  $16$  $R0613Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_msb_g3[7:0]$  $15$  $8$  $R0613Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_msb_g2[7:0]$  $7$  $0$  $R0613Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_lsb_g4[7:0]$  $31$  $24$  $R06140h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_lsb_g3[7:0]$  $23$  $16$  $R06140h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_lsb_g2[7:0]$  $15$  $8$  $R06140h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_dcc4_lsb_g1[7:0]$  $7$  $0$  $R06140h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccp_g3[7:0]$  $31$  $24$  $R06144h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccp_g2[7:0]$  $23$  $16$  $R06144h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccp_g1[7:0]$  $15$  $8$  $R06144h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccp_g0[7:0]$  $7$  $0$  $R06144h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccn_g2[7:0]$  $31$  $24$  $R06148h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccn_g1[7:0]$  $23$  $16$  $R06148h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccn_g0[7:0]$  $15$  $8$  $R06148h$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccp_g4[7:0]$  $7$  $0$  $R06148h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_e2c_dcc_g1[7:0]$  $31$  $24$  $R0614Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_e2c_dcc_g0[7:0]$  $23$  $16$  $R0614Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccn_g4[7:0]$  $15$  $8$  $R0614Ch$  $$  $RW$  $0h$  $TBD$
$$cal_tx_imp_iccn_g3[7:0]$  $7$  $0$  $R0614Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_msb_g0[7:0]$  $31$  $24$  $R06150h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_e2c_dcc_g4[7:0]$  $23$  $16$  $R06150h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_e2c_dcc_g3[7:0]$  $15$  $8$  $R06150h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_e2c_dcc_g2[7:0]$  $7$  $0$  $R06150h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_msb_g4[7:0]$  $31$  $24$  $R06154h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_msb_g3[7:0]$  $23$  $16$  $R06154h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_msb_g2[7:0]$  $15$  $8$  $R06154h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_msb_g1[7:0]$  $7$  $0$  $R06154h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_lsb_g3[7:0]$  $31$  $24$  $R06158h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_lsb_g2[7:0]$  $23$  $16$  $R06158h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_lsb_g1[7:0]$  $15$  $8$  $R06158h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_lsb_g0[7:0]$  $7$  $0$  $R06158h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_pi_dcc_g2[7:0]$  $31$  $24$  $R0615Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_pi_dcc_g1[7:0]$  $23$  $16$  $R0615Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_pi_dcc_g0[7:0]$  $15$  $8$  $R0615Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_dll_lsb_g4[7:0]$  $7$  $0$  $R0615Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_msb_g1[7:0]$  $31$  $24$  $R06160h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_msb_g0[7:0]$  $23$  $16$  $R06160h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_pi_dcc_g4[7:0]$  $15$  $8$  $R06160h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_pi_dcc_g3[7:0]$  $7$  $0$  $R06160h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_lsb_g0[7:0]$  $31$  $24$  $R06164h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_msb_g4[7:0]$  $23$  $16$  $R06164h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_msb_g3[7:0]$  $15$  $8$  $R06164h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_msb_g2[7:0]$  $7$  $0$  $R06164h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_lsb_g4[7:0]$  $31$  $24$  $R06168h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_1sb_g3[7:0]$  $23$  $16$  $R06168h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_1sb_g2[7:0]$  $15$  $8$  $R06168h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_align90_lsb_g1[7:0]$  $7$  $0$  $R06168h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_msb_g3[7:0]$  $31$  $24$  $R0616Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_msb_g2[7:0]$  $23$  $16$  $R0616Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_msb_g1[7:0]$  $15$  $8$  $R0616Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_msb_g0[7:0]$  $7$  $0$  $R0616Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_lsb_g2[7:0]$  $31$  $24$  $R06170h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_lsb_g1[7:0]$  $23$  $16$  $R06170h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_lsb_g0[7:0]$  $15$  $8$  $R06170h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_msb_g4[7:0]$  $7$  $0$  $R06170h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_msb_g1[7:0]$  $31$  $24$  $R06174h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_msb_g0[7:0]$  $23$  $16$  $R06174h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_lsb_g4[7:0]$  $15$  $8$  $R06174h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_data_dcc_lsb_g3[7:0]$  $7$  $0$  $R06174h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_lsb_g0[7:0]$  $31$  $24$  $R06178h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_msb_g4[7:0]$  $23$  $16$  $R06178h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_msb_g3[7:0]$  $15$  $8$  $R06178h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_msb_g2[7:0]$  $7$  $0$  $R06178h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_lab_g4[7:0]$  $31$  $24$  $R0617Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_lsb_g3[7:0]$  $23$  $16$  $R0617Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_lsb_g2[7:0]$  $15$  $8$  $R0617Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_edge_dcc_lsb_g1[7:0]$  $7$  $0$  $R0617Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_msb_g3[7:0]$  $31$  $24$  $R06180h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_msb_g2[7:0]$  $23$  $16$  $R06180h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_msb_g1[7:0]$  $15$  $8$  $R06180h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_msb_g0[7:0]$  $7$  $0$  $R06180h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_lsb_g2[7:0]$  $31$  $24$  $R06184h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_lsb_g1[7:0]$  $23$  $16$  $R06184h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_lsb_g0[7:0]$  $15$  $8$  $R06184h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_msb_g4[7:0]$  $7$  $0$  $R06184h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_msb_g1[7:0]$  $31$  $24$  $R06188h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_msb_g0[7:0]$  $23$  $16$  $R06188h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_lsb_g4[7:0]$  $15$  $8$  $R06188h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_dll_lsb_g3[7:0]$  $7$  $0$  $R06188h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_lsb_g0[7:0]$  $31$  $24$  $R0618Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_msb_g4[7:0]$  $23$  $16$  $R0618Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_msb_g3[7:0]$  $15$  $8$  $R0618Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_msb_g2[7:0]$  $7$  $0$  $R0618Ch$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_lsb_g4[7:0]$  $31$  $24$  $R06190h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_lsb_g3[7:0]$  $23$  $16$  $R06190h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_lsb_g2[7:0]$  $15$  $8$  $R06190h$  $$  $RW$  $0h$  $TBD$
$$cal_rx_eom_pi_lsb_g1[7:0]$  $7$  $0$  $R06190h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path odd$  $RW$  $0h$  $TBD$
$$cds_dc_d_top_o_lane[7:0]$  $31$  $24$  $R06300h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path odd$  $R$  $Vh$  $DFE Read Back For Data Top path odd Sampler Tap DC In 2's Complement Format$
$$cds_dc_s_top_o_lane[7:0]$  $23$  $16$  $R06300h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Top path odd Sampler Tap DC In 2's Complement Format$
$$cds_dc_d_mid_o_lane[7:0]$  $15$  $8$  $R06300h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path odd$  $R$  $Vh$  $DFE Read Back For Data Mid path odd Sampler Tap DC In 2's Complement Format$
$$cds_dc_s_mid_o_lane[7:0]$  $7$  $0$  $R06300h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Mid path odd Sampler Tap DC In 2's Complement Format$
$$cds_dc_d_bot_o_lane[7:0]$  $31$  $24$  $R06304h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path odd$  $R$  $Vh$  $DFE Read Back For Data Bot path odd Sampler Tap DC In 2's Complement Format$
$$cds_dc_s_bot_o_lane[7:0]$  $23$  $16$  $R06304h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Bot path odd Sampler Tap DC In 2's Complement Format$
$$cds_f0_d_top_o_lane[7:0]$  $15$  $8$  $R06304h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path odd$  $R$  $Vh$  $DFE Read Back For Data Top path odd Sampler Tap F0 In 2's Complement Format$
$$cds_f0_s_top_o_lane[7:0]$  $7$  $0$  $R06304h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Top path odd Sampler Tap F0 In 2's Complement Format$
$$cds_f0_d_mid_o_lane[7:0]$  $31$  $24$  $R06308h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path odd$  $R$  $Vh$  $DFE Read Back For Data Mid path odd Sampler Tap F0 In 2's Complement Format$
$$cds_f0_s_mid_o_lane[7:0]$  $23$  $16$  $R06308h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Mid path odd Sampler Tap F0 In 2's Complement Format$
$$cds_f0_d_bot_o_lane[7:0]$  $15$  $8$  $R06308h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path odd$  $R$  $Vh$  $DFE Read Back For Data Bot path odd Sampler Tap F0 In 2's Complement Format$
$$cds_f0_s_bot_o_lane[7:0]$  $7$  $0$  $R06308h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Bot path odd Sampler Tap F0 In 2's Complement Format$
$$cds_f1_d_top_o_lane[7:0]$  $31$  $24$  $R0630Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path odd$  $R$  $Vh$  $DFE Read Back For Data Top path odd Sampler Tap F1 In 2's Complement Format$
$$cds_f1_s_top_o_lane[7:0]$  $23$  $16$  $R0630Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Top path odd Sampler Tap F1 In 2's Complement Format$
$$cds_f1_d_mid_o_lane[7:0]$  $15$  $8$  $R0630Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path odd$  $R$  $Vh$  $DFE Read Back For Data Mid path odd Sampler Tap F1 In 2's Complement Format$
$$cds_f1_s_mid_o_lane[7:0]$  $7$  $0$  $R0630Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Mid path odd Sampler Tap F1 In 2's Complement Format$
$$cds_f1_d_bot_o_lane[7:0]$  $31$  $24$  $R06310h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path odd$  $R$  $Vh$  $DFE Read Back For Data Bot path odd Sampler Tap F1 In 2's Complement Format$
$$cds_f1_s_bot_o_lane[7:0]$  $23$  $16$  $R06310h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Bot path odd Sampler Tap F1 In 2's Complement Format$
$$cds_f2_d_top_o_lane[7:0]$  $15$  $8$  $R06310h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path odd$  $R$  $Vh$  $DFE Read Back For Data Top path odd Sampler Tap F2 In 2's Complement Format$
$$cds_f2_s_top_o_lane[7:0]$  $7$  $0$  $R06310h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Top path odd Sampler Tap F2 In 2's Complement Format$
$$cds_f2_d_mid_o_lane[7:0]$  $31$  $24$  $R06314h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path odd$  $R$  $Vh$  $DFE Read Back For Data Mid path odd Sampler Tap F2 In 2's Complement Format$
$$cds_f2_s_mid_o_lane[7:0]$  $23$  $16$  $R06314h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Mid path odd Sampler Tap F2 In 2's Complement Format$
$$cds_f2_d_bot_o_lane[7:0]$  $15$  $8$  $R06314h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path odd$  $R$  $Vh$  $DFE Read Back For Data Bot path odd Sampler Tap F2 In 2's Complement Format$
$$cds_f2_s_bot_o_lane[7:0]$  $7$  $0$  $R06314h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path odd$  $R$  $Vh$  $DFE Read Back For Slicer Bot path odd Sampler Tap F2 In 2's Complement Format$
$$cds_f3_top_o_lane[7:0]$  $31$  $24$  $R06318h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path odd$  $R$  $Vh$  $DFE Read Back For Top path odd Sampler Tap F3 In 2's Complement Format$
$$cds_f3_mid_o_lane[7:0]$  $23$  $16$  $R06318h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path odd$  $R$  $Vh$  $DFE Read Back For Mid path odd Sampler Tap F3 In 2's Complement Format$
$$cds_f3_bot_o_lane[7:0]$  $15$  $8$  $R06318h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path odd$  $R$  $Vh$  $DFE Read Back For Bot path odd Sampler Tap F3 In 2's Complement Format$
$$cds_f4_top_o_lane[7:0]$  $7$  $0$  $R06318h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path odd$  $R$  $Vh$  $DFE Read Back For Top path odd Sampler Tap F4 In 2's Complement Format$
$$cds_f4_mid_o_lane[7:0]$  $31$  $24$  $R0631Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path odd$  $R$  $Vh$  $DFE Read Back For Mid path odd Sampler Tap F4 In 2's Complement Format$
$$cds_f4_bot_o_lane[7:0]$  $23$  $16$  $R0631Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path odd$  $R$  $Vh$  $DFE Read Back For Bot path odd Sampler Tap F4 In 2's Complement Format$
$$cds_f5_msb_o_lane[7:0]$  $15$  $8$  $R0631Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path odd$  $R$  $Vh$  $DFE Read Back For MSB path odd Sampler Tap F5 In 2's Complement Format$
$$cds_f5_lsb_o_lane[7:0]$  $7$  $0$  $R0631Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path odd$  $R$  $Vh$  $DFE Read Back For LSB path odd Sampler Tap F5 In 2's Complement Format$
$$cds_f6_msb_o_lane[7:0]$  $31$  $24$  $R06320h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path odd$  $R$  $Vh$  $DFE Read Back For MSB path odd Sampler Tap F6 In 2's Complement Format$
$$cds_f6_lsb_o_lane[7:0]$  $23$  $16$  $R06320h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path odd$  $R$  $Vh$  $DFE Read Back For LSB path odd Sampler Tap F6 In 2's Complement Format$
$$cds_f7_msb_o_lane[7:0]$  $15$  $8$  $R06320h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path odd$  $R$  $Vh$  $DFE Read Back For MSB path odd Sampler Tap F7 In 2's Complement Format$
$$cds_f7_lsb_o_lane[7:0]$  $7$  $0$  $R06320h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path odd$  $R$  $Vh$  $DFE Read Back For LSB path odd Sampler Tap F7 In 2's Complement Format$
$$cds_f8_msb_o_lane[7:0]$  $31$  $24$  $R06324h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path odd$  $R$  $Vh$  $DFE Read Back For MSB path odd Sampler Tap F8 In 2's Complement Format$
$$cds_f8_lsb_o_lane[7:0]$  $23$  $16$  $R06324h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path odd$  $R$  $Vh$  $DFE Read Back For LSB path odd Sampler Tap F8 In 2's Complement Format$
$$cds_f9_msb_o_lane[7:0]$  $15$  $8$  $R06324h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path odd$  $R$  $Vh$  $DFE Read Back For MSB path odd Sampler Tap F9 In 2's Complement Format$
$$cds_f9_lsb_o_lane[7:0]$  $7$  $0$  $R06324h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path odd$  $R$  $Vh$  $DFE Read Back For LSB path odd Sampler Tap F9 In 2's Complement Format$
$$cds_f10_msb_o_lane[7:0]$  $31$  $24$  $R06328h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path odd$  $R$  $Vh$  $DFE Read Back For MSB path odd Sampler Tap F10 In 2's Complement Format$
$$cds_f10_lsb_o_lane[7:0]$  $23$  $16$  $R06328h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path odd$  $R$  $Vh$  $DFE Read Back For LSB path odd Sampler Tap F10 In 2's Complement Format$
$$cds_f11_o_lane[7:0]$  $15$  $8$  $R06328h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap F11 In 2's Complement Format$
$$cds_f12_o_lane[7:0]$  $7$  $0$  $R06328h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap F12 In 2's Complement Format$
$$cds_f13_o_lane[7:0]$  $31$  $24$  $R0632Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap F13 In 2's Complement Format$
$$cds_f14_o_lane[7:0]$  $23$  $16$  $R0632Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap F14 In 2's Complement Format$
$$cds_f15_o_lane[7:0]$  $15$  $8$  $R0632Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap F15 In 2's Complement Format$
$$cds_ff0_o_lane[7:0]$  $7$  $0$  $R0632Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap FF0 In 2's Complement Format$
$$cds_ff1_o_lane[7:0]$  $31$  $24$  $R06330h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap FF1 In 2's Complement Format$
$$cds_ff2_o_lane[7:0]$  $23$  $16$  $R06330h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap FF2 In 2's Complement Format$
$$cds_ff3_o_lane[7:0]$  $15$  $8$  $R06330h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap FF3 In 2's Complement Format$
$$cds_ff4_o_lane[7:0]$  $7$  $0$  $R06330h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap FF4 In 2's Complement Format$
$$cds_ff5_o_lane[7:0]$  $31$  $24$  $R06334h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap FF5 In 2's Complement Format$
$$cds_vref_top_o_lane[7:0]$  $23$  $16$  $R06334h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path odd$  $R$  $Vh$  $DFE Read Back For Top path odd Sampler Tap VREF In 2's Complement Format$
$$cds_vref_mid_o_lane[7:0]$  $15$  $8$  $R06334h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path odd$  $R$  $Vh$  $DFE Read Back For Mid path odd Sampler Tap VREF In 2's Complement Format$
$$cds_vref_bot_o_lane[7:0]$  $7$  $0$  $R06334h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path odd$  $R$  $Vh$  $DFE Read Back For Bot path odd Sampler Tap VREF In 2's Complement Format$
$$cds_f1p5_o_lane[7:0]$  $31$  $24$  $R06338h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path odd$  $R$  $Vh$  $DFE Read Back For path odd Sampler Tap F1P5 In 2's Complement Format$
$$cds_dc_e_o_lane[7:0]$  $23$  $16$  $R06338h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path odd$  $R$  $Vh$  $DFE Read Back For Edge path odd Sampler Tap DC In 2's Complement Format$
$$ND$  $15$  $8$  $R06338h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path odd$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R06338h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path even$  $RW$  $0h$  $$
$$cds_dc_d_top_e_lane[7:0]$  $31$  $24$  $R0633Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path even$  $R$  $Vh$  $DFE Read Back For Data Top path even Sampler Tap DC In 2's Complement Format$
$$cds_dc_s_top_e_lane[7:0]$  $23$  $16$  $R0633Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path even$  $R$  $Vh$  $DFE Read Back For Slicer Top path even Sampler Tap DC In 2's Complement Format$
$$cds_dc_d_mid_e_lane[7:0]$  $15$  $8$  $R0633Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path even$  $R$  $Vh$  $DFE Read Back For Data Mid path even Sampler Tap DC In 2's Complement Format$
$$cds_dc_s_mid_e_lane[7:0]$  $7$  $0$  $R0633Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path even$  $R$  $Vh$  $DFE Read Back For Slicer Mid path even Sampler Tap DC In 2's Complement Format$
$$cds_dc_d_bot_e_lane[7:0]$  $31$  $24$  $R06340h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path even$  $R$  $Vh$  $DFE Read Back For Data Bot path even Sampler Tap DC In 2's Complement Format$
$$cds_dc_s_bot_e_lane[7:0]$  $23$  $16$  $R06340h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path even$  $R$  $Vh$  $DFE Read Back For Slicer Bot path even Sampler Tap DC In 2's Complement Format$
$$cds_f0_d_top_e_lane[7:0]$  $15$  $8$  $R06340h$  $DFE TAP 2'S COMPLIMENT READ BACK REG1 path even$  $R$  $Vh$  $DFE Read Back For Data Top path even Sampler Tap F0 In 2's Complement Format$
$$cds_f0_s_top_e_lane[7:0]$  $7$  $0$  $R06340h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path even$  $R$  $Vh$  $DFE Read Back For Slicer Top path even Sampler Tap F0 In 2's Complement Format$
$$cds_f0_d_mid_e_lane[7:0]$  $31$  $24$  $R06344h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path even$  $R$  $Vh$  $DFE Read Back For Data Mid path even Sampler Tap F0 In 2's Complement Format$
$$cds_f0_s_mid_e_lane[7:0]$  $23$  $16$  $R06344h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path even$  $R$  $Vh$  $DFE Read Back For Slicer Mid path even Sampler Tap F0 In 2's Complement Format$
$$cds_f0_d_bot_e_lane[7:0]$  $15$  $8$  $R06344h$  $DFE TAP 2'S COMPLIMENT READ BACK REG2 path even$  $R$  $Vh$  $DFE Read Back For Data Bot path even Sampler Tap F0 In 2's Complement Format$
$$cds_f0_s_bot_e_lane[7:0]$  $7$  $0$  $R06344h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path even$  $R$  $Vh$  $DFE Read Back For Slicer Bot path even Sampler Tap F0 In 2's Complement Format$
$$cds_f1_d_top_e_lane[7:0]$  $31$  $24$  $R06348h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path even$  $R$  $Vh$  $DFE Read Back For Data Top path even Sampler Tap F1 In 2's Complement Format$
$$cds_f1_s_top_e_lane[7:0]$  $23$  $16$  $R06348h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path even$  $R$  $Vh$  $DFE Read Back For Slicer Top path even Sampler Tap F1 In 2's Complement Format$
$$cds_f1_d_mid_e_lane[7:0]$  $15$  $8$  $R06348h$  $DFE TAP 2'S COMPLIMENT READ BACK REG3 path even$  $R$  $Vh$  $DFE Read Back For Data Mid path even Sampler Tap F1 In 2's Complement Format$
$$cds_f1_s_mid_e_lane[7:0]$  $7$  $0$  $R06348h$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path even$  $R$  $Vh$  $DFE Read Back For Slicer Mid path even Sampler Tap F1 In 2's Complement Format$
$$cds_f1_d_bot_e_lane[7:0]$  $31$  $24$  $R0634Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path even$  $R$  $Vh$  $DFE Read Back For Data Bot path even Sampler Tap F1 In 2's Complement Format$
$$cds_f1_s_bot_e_lane[7:0]$  $23$  $16$  $R0634Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path even$  $R$  $Vh$  $DFE Read Back For Slicer Bot path even Sampler Tap F1 In 2's Complement Format$
$$cds_f2_d_top_e_lane[7:0]$  $15$  $8$  $R0634Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG4 path even$  $R$  $Vh$  $DFE Read Back For Data Top path even Sampler Tap F2 In 2's Complement Format$
$$cds_f2_s_top_e_lane[7:0]$  $7$  $0$  $R0634Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path even$  $R$  $Vh$  $DFE Read Back For Slicer Top path even Sampler Tap F2 In 2's Complement Format$
$$cds_f2_d_mid_e_lane[7:0]$  $31$  $24$  $R06350h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path even$  $R$  $Vh$  $DFE Read Back For Data Mid path even Sampler Tap F2 In 2's Complement Format$
$$cds_f2_s_mid_e_lane[7:0]$  $23$  $16$  $R06350h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path even$  $R$  $Vh$  $DFE Read Back For Slicer Mid path even Sampler Tap F2 In 2's Complement Format$
$$cds_f2_d_bot_e_lane[7:0]$  $15$  $8$  $R06350h$  $DFE TAP 2'S COMPLIMENT READ BACK REG5 path even$  $R$  $Vh$  $DFE Read Back For Data Bot path even Sampler Tap F2 In 2's Complement Format$
$$cds_f2_s_bot_e_lane[7:0]$  $7$  $0$  $R06350h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path even$  $R$  $Vh$  $DFE Read Back For Slicer Bot path even Sampler Tap F2 In 2's Complement Format$
$$cds_f3_top_e_lane[7:0]$  $31$  $24$  $R06354h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path even$  $R$  $Vh$  $DFE Read Back For Top path even Sampler Tap F3 In 2's Complement Format$
$$cds_f3_mid_e_lane[7:0]$  $23$  $16$  $R06354h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path even$  $R$  $Vh$  $DFE Read Back For Mid path even Sampler Tap F3 In 2's Complement Format$
$$cds_f3_bot_e_lane[7:0]$  $15$  $8$  $R06354h$  $DFE TAP 2'S COMPLIMENT READ BACK REG6 path even$  $R$  $Vh$  $DFE Read Back For Bot path even Sampler Tap F3 In 2's Complement Format$
$$cds_f4_top_e_lane[7:0]$  $7$  $0$  $R06354h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path even$  $R$  $Vh$  $DFE Read Back For Top path even Sampler Tap F4 In 2's Complement Format$
$$cds_f4_mid_e_lane[7:0]$  $31$  $24$  $R06358h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path even$  $R$  $Vh$  $DFE Read Back For Mid path even Sampler Tap F4 In 2's Complement Format$
$$cds_f4_bot_e_lane[7:0]$  $23$  $16$  $R06358h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path even$  $R$  $Vh$  $DFE Read Back For Bot path even Sampler Tap F4 In 2's Complement Format$
$$cds_f5_msb_e_lane[7:0]$  $15$  $8$  $R06358h$  $DFE TAP 2'S COMPLIMENT READ BACK REG7 path even$  $R$  $Vh$  $DFE Read Back For MSB path even Sampler Tap F5 In 2's Complement Format$
$$cds_f5_lsb_e_lane[7:0]$  $7$  $0$  $R06358h$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path even$  $R$  $Vh$  $DFE Read Back For LSB path even Sampler Tap F5 In 2's Complement Format$
$$cds_f6_msb_e_lane[7:0]$  $31$  $24$  $R0635Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path even$  $R$  $Vh$  $DFE Read Back For MSB path even Sampler Tap F6 In 2's Complement Format$
$$cds_f6_lsb_e_lane[7:0]$  $23$  $16$  $R0635Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path even$  $R$  $Vh$  $DFE Read Back For LSB path even Sampler Tap F6 In 2's Complement Format$
$$cds_f7_msb_e_lane[7:0]$  $15$  $8$  $R0635Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG8 path even$  $R$  $Vh$  $DFE Read Back For MSB path even Sampler Tap F7 In 2's Complement Format$
$$cds_f7_lsb_e_lane[7:0]$  $7$  $0$  $R0635Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path even$  $R$  $Vh$  $DFE Read Back For LSB path even Sampler Tap F7 In 2's Complement Format$
$$cds_f8_msb_e_lane[7:0]$  $31$  $24$  $R06360h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path even$  $R$  $Vh$  $DFE Read Back For MSB path even Sampler Tap F8 In 2's Complement Format$
$$cds_f8_lsb_e_lane[7:0]$  $23$  $16$  $R06360h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path even$  $R$  $Vh$  $DFE Read Back For LSB path even Sampler Tap F8 In 2's Complement Format$
$$cds_f9_msb_e_lane[7:0]$  $15$  $8$  $R06360h$  $DFE TAP 2'S COMPLIMENT READ BACK REG9 path even$  $R$  $Vh$  $DFE Read Back For MSB path even Sampler Tap F9 In 2's Complement Format$
$$cds_f9_lsb_e_lane[7:0]$  $7$  $0$  $R06360h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path even$  $R$  $Vh$  $DFE Read Back For LSB path even Sampler Tap F9 In 2's Complement Format$
$$cds_f10_msb_e_lane[7:0]$  $31$  $24$  $R06364h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path even$  $R$  $Vh$  $DFE Read Back For MSB path even Sampler Tap F10 In 2's Complement Format$
$$cds_f10_lsb_e_lane[7:0]$  $23$  $16$  $R06364h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path even$  $R$  $Vh$  $DFE Read Back For LSB path even Sampler Tap F10 In 2's Complement Format$
$$cds_f11_e_lane[7:0]$  $15$  $8$  $R06364h$  $DFE TAP 2'S COMPLIMENT READ BACK REG10 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap F11 In 2's Complement Format$
$$cds_f12_e_lane[7:0]$  $7$  $0$  $R06364h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap F12 In 2's Complement Format$
$$cds_f13_e_lane[7:0]$  $31$  $24$  $R06368h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap F13 In 2's Complement Format$
$$cds_f14_e_lane[7:0]$  $23$  $16$  $R06368h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap F14 In 2's Complement Format$
$$cds_f15_e_lane[7:0]$  $15$  $8$  $R06368h$  $DFE TAP 2'S COMPLIMENT READ BACK REG11 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap F15 In 2's Complement Format$
$$cds_ff0_e_lane[7:0]$  $7$  $0$  $R06368h$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap FF0 In 2's Complement Format$
$$cds_ff1_e_lane[7:0]$  $31$  $24$  $R0636Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap FF1 In 2's Complement Format$
$$cds_ff2_e_lane[7:0]$  $23$  $16$  $R0636Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap FF2 In 2's Complement Format$
$$cds_ff3_e_lane[7:0]$  $15$  $8$  $R0636Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG12 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap FF3 In 2's Complement Format$
$$cds_ff4_e_lane[7:0]$  $7$  $0$  $R0636Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap FF4 In 2's Complement Format$
$$cds_ff5_e_lane[7:0]$  $31$  $24$  $R06370h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap FF5 In 2's Complement Format$
$$cds_vref_top_e_lane[7:0]$  $23$  $16$  $R06370h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path even$  $R$  $Vh$  $DFE Read Back For Top path even Sampler Tap VREF In 2's Complement Format$
$$cds_vref_mid_e_lane[7:0]$  $15$  $8$  $R06370h$  $DFE TAP 2'S COMPLIMENT READ BACK REG13 path even$  $R$  $Vh$  $DFE Read Back For Mid path even Sampler Tap VREF In 2's Complement Format$
$$cds_vref_bot_e_lane[7:0]$  $7$  $0$  $R06370h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path even$  $R$  $Vh$  $DFE Read Back For Bot path even Sampler Tap VREF In 2's Complement Format$
$$cds_f1p5_e_lane[7:0]$  $31$  $24$  $R06374h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path even$  $R$  $Vh$  $DFE Read Back For path even Sampler Tap F1P5 In 2's Complement Format$
$$cds_dc_e_e_lane[7:0]$  $23$  $16$  $R06374h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path even$  $R$  $Vh$  $DFE Read Back For Edge path even Sampler Tap DC In 2's Complement Format$
$$ND$  $15$  $8$  $R06374h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path even$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R06374h$  $$  $RW$  $0h$  $$
$$cds_f0a_s_bot_e_lane[7:0]$  $31$  $24$  $R06378h$  $$  $R$  $Vh$  $CDS f0a_s_bot_e Readback$
$$cds_f0a_d_top_e_lane[7:0]$  $23$  $16$  $R06378h$  $$  $R$  $Vh$  $CDS f0a_d_top_e Readback$
$$cds_f0a_d_mid_e_lane[7:0]$  $15$  $8$  $R06378h$  $$  $R$  $Vh$  $CDS f0a_d_mid_e Readback$
$$cds_f0a_d_bot_e_lane[7:0]$  $7$  $0$  $R06378h$  $$  $R$  $Vh$  $CDS f0a_d_bot_e Readback$
$$cds_f0a_d_mid_o_lane[7:0]$  $31$  $24$  $R0637Ch$  $$  $R$  $Vh$  $CDS f0a_d_mid_o Readback$
$$cds_f0a_d_bot_o_lane[7:0]$  $23$  $16$  $R0637Ch$  $$  $R$  $Vh$  $CDS f0a_d_bot_o Readback$
$$cds_f0a_s_top_e_lane[7:0]$  $15$  $8$  $R0637Ch$  $$  $R$  $Vh$  $CDS f0a_s_top_e Readback$
$$cds_f0a_s_mid_e_lane[7:0]$  $7$  $0$  $R0637Ch$  $$  $R$  $Vh$  $CDS f0a_s_mid_e Readback$
$$cds_f0a_s_top_o_lane[7:0]$  $31$  $24$  $R06380h$  $$  $R$  $Vh$  $CDS f0a_s_top_o Readback$
$$cds_f0a_s_mid_o_lane[7:0]$  $23$  $16$  $R06380h$  $$  $R$  $Vh$  $CDS f0a_s_mid_o Readback$
$$cds_f0a_s_bot_o_lane[7:0]$  $15$  $8$  $R06380h$  $$  $R$  $Vh$  $CDS f0a_s_bot_o Readback$
$$cds_f0a_d_top_o_lane[7:0]$  $7$  $0$  $R06380h$  $$  $R$  $Vh$  $CDS f0a_d_top_o Readback$
$$cds_f0b_s_bot_e_lane[7:0]$  $31$  $24$  $R06384h$  $$  $R$  $Vh$  $CDS f0b_s_bot_e Readback$
$$cds_f0b_d_top_e_lane[7:0]$  $23$  $16$  $R06384h$  $$  $R$  $Vh$  $CDS f0b_d_top_e Readback$
$$cds_f0b_d_mid_e_lane[7:0]$  $15$  $8$  $R06384h$  $$  $R$  $Vh$  $CDS f0b_d_mid_e Readback$
$$cds_f0b_d_bot_e_lane[7:0]$  $7$  $0$  $R06384h$  $$  $R$  $Vh$  $CDS f0b_d_bot_e Readback$
$$cds_f0b_d_mid_o_lane[7:0]$  $31$  $24$  $R06388h$  $$  $R$  $Vh$  $CDS f0b_d_mid_o Readback$
$$cds_f0b_d_bot_o_lane[7:0]$  $23$  $16$  $R06388h$  $$  $R$  $Vh$  $CDS f0b_d_bot_o Readback$
$$cds_f0b_s_top_e_lane[7:0]$  $15$  $8$  $R06388h$  $$  $R$  $Vh$  $CDS f0b_s_top_e Readback$
$$cds_f0b_s_mid_e_lane[7:0]$  $7$  $0$  $R06388h$  $$  $R$  $Vh$  $CDS f0b_s_mid_e Readback$
$$cds_f0b_s_top_o_lane[7:0]$  $31$  $24$  $R0638Ch$  $$  $R$  $Vh$  $CDS f0b_s_top_o Readback$
$$cds_f0b_s_mid_o_lane[7:0]$  $23$  $16$  $R0638Ch$  $$  $R$  $Vh$  $CDS f0b_s_mid_o Readback$
$$cds_f0b_s_bot_o_lane[7:0]$  $15$  $8$  $R0638Ch$  $$  $R$  $Vh$  $CDS f0b_s_bot_o Readback$
$$cds_f0b_d_top_o_lane[7:0]$  $7$  $0$  $R0638Ch$  $$  $R$  $Vh$  $CDS f0b_d_top_o Readback$
$$cds_f0k_s_bot_e_lane[7:0]$  $31$  $24$  $R06390h$  $$  $R$  $Vh$  $CDS f0k_s_bot_e Readback$
$$cds_f0k_d_top_e_lane[7:0]$  $23$  $16$  $R06390h$  $$  $R$  $Vh$  $CDS f0k_d_top_e Readback$
$$cds_f0k_d_mid_e_lane[7:0]$  $15$  $8$  $R06390h$  $$  $R$  $Vh$  $CDS f0k_d_mid_e Readback$
$$cds_f0k_d_bot_e_lane[7:0]$  $7$  $0$  $R06390h$  $$  $R$  $Vh$  $CDS f0k_d_bot_e Readback$
$$cds_f0k_d_mid_o_lane[7:0]$  $31$  $24$  $R06394h$  $$  $R$  $Vh$  $CDS f0k_d_mid_o Readback$
$$cds_f0k_d_bot_o_lane[7:0]$  $23$  $16$  $R06394h$  $$  $R$  $Vh$  $CDS f0k_d_bot_o Readback$
$$cds_f0k_s_top_e_lane[7:0]$  $15$  $8$  $R06394h$  $$  $R$  $Vh$  $CDS f0k_s_top_e Readback$
$$cds_f0k_s_mid_e_lane[7:0]$  $7$  $0$  $R06394h$  $$  $R$  $Vh$  $CDS f0k_s_mid_e Readback$
$$cds_f0k_s_top_o_lane[7:0]$  $31$  $24$  $R06398h$  $$  $R$  $Vh$  $CDS f0k_s_top_o Readback$
$$cds_f0k_s_mid_o_lane[7:0]$  $23$  $16$  $R06398h$  $$  $R$  $Vh$  $CDS f0k_s_mid_o Readback$
$$cds_f0k_s_bot_o_lane[7:0]$  $15$  $8$  $R06398h$  $$  $R$  $Vh$  $CDS f0k_s_bot_o Readback$
$$cds_f0k_d_top_o_lane[7:0]$  $7$  $0$  $R06398h$  $$  $R$  $Vh$  $CDS f0k_d_top_o Readback$
$$cds_f0x_s_bot_e_lane[7:0]$  $31$  $24$  $R0639Ch$  $$  $R$  $Vh$  $CDS f0x_s_bot_e Readback$
$$cds_f0x_d_top_e_lane[7:0]$  $23$  $16$  $R0639Ch$  $$  $R$  $Vh$  $CDS f0x_d_top_e Readback$
$$cds_f0x_d_mid_e_lane[7:0]$  $15$  $8$  $R0639Ch$  $$  $R$  $Vh$  $CDS f0x_d_mid_e Readback$
$$cds_f0x_d_bot_e_lane[7:0]$  $7$  $0$  $R0639Ch$  $$  $R$  $Vh$  $CDS f0x_d_bot_e Readback$
$$cds_f0x_d_mid_o_lane[7:0]$  $31$  $24$  $R063A0h$  $$  $R$  $Vh$  $CDS f0x_d_mid_o Readback$
$$cds_f0x_d_bot_o_lane[7:0]$  $23$  $16$  $R063A0h$  $$  $R$  $Vh$  $CDS f0x_d_bot_o Readback$
$$cds_f0x_s_top_e_lane[7:0]$  $15$  $8$  $R063A0h$  $$  $R$  $Vh$  $CDS f0x_s_top_e Readback$
$$cds_f0x_s_mid_e_lane[7:0]$  $7$  $0$  $R063A0h$  $$  $R$  $Vh$  $CDS f0x_s_mid_e Readback$
$$cds_f0x_s_top_o_lane[7:0]$  $31$  $24$  $R063A4h$  $$  $R$  $Vh$  $CDS f0x_s_top_o Readback$
$$cds_f0x_s_mid_o_lane[7:0]$  $23$  $16$  $R063A4h$  $$  $R$  $Vh$  $CDS f0x_s_mid_o Readback$
$$cds_f0x_s_bot_o_lane[7:0]$  $15$  $8$  $R063A4h$  $$  $R$  $Vh$  $CDS f0x_s_bot_o Readback$
$$cds_f0x_d_top_o_lane[7:0]$  $7$  $0$  $R063A4h$  $$  $R$  $Vh$  $CDS f0x_d_top_o Readback$
$$cds_f0d_s_bot_e_lane[7:0]$  $31$  $24$  $R063A8h$  $$  $R$  $Vh$  $CDS f0d_s_bot_e Readback$
$$cds_f0d_d_top_e_lane[7:0]$  $23$  $16$  $R063A8h$  $$  $R$  $Vh$  $CDS f0d_d_top_e Readback$
$$cds_f0d_d_mid_e_lane[7:0]$  $15$  $8$  $R063A8h$  $$  $R$  $Vh$  $CDS f0d_d_mid_e Readback$
$$cds_f0d_d_bot_e_lane[7:0]$  $7$  $0$  $R063A8h$  $$  $R$  $Vh$  $CDS f0d_d_bot_e Readback$
$$cds_f0d_d_mid_o_lane[7:0]$  $31$  $24$  $R063ACh$  $$  $R$  $Vh$  $CDS f0d_d_mid_o Readback$
$$cds_f0d_d_bot_o_lane[7:0]$  $23$  $16$  $R063ACh$  $$  $R$  $Vh$  $CDS f0d_d_bot_o Readback$
$$cds_f0d_s_top_e_lane[7:0]$  $15$  $8$  $R063ACh$  $$  $R$  $Vh$  $CDS f0d_s_top_e Readback$
$$cds_f0d_s_mid_e_lane[7:0]$  $7$  $0$  $R063ACh$  $$  $R$  $Vh$  $CDS f0d_s_mid_e Readback$
$$cds_f0d_s_top_o_lane[7:0]$  $31$  $24$  $R063B0h$  $$  $R$  $Vh$  $CDS f0d_s_top_o Readback$
$$cds_f0d_s_mid_o_lane[7:0]$  $23$  $16$  $R063B0h$  $$  $R$  $Vh$  $CDS f0d_s_mid_o Readback$
$$cds_f0d_s_bot_o_lane[7:0]$  $15$  $8$  $R063B0h$  $$  $R$  $Vh$  $CDS f0d_s_bot_o Readback$
$$cds_f0d_d_top_o_lane[7:0]$  $7$  $0$  $R063B0h$  $$  $R$  $Vh$  $CDS f0d_d_top_o Readback$
$$cds_f0d_left_s_bot_e_lane[7:0]$  $31$  $24$  $R063B4h$  $$  $R$  $Vh$  $CDS f0d_left_s_bot_e Readback$
$$cds_f0d_left_d_top_e_lane[7:0]$  $23$  $16$  $R063B4h$  $$  $R$  $Vh$  $CDS f0d_left_d_top_e Readback$
$$cds_f0d_left_d_mid_e_lane[7:0]$  $15$  $8$  $R063B4h$  $$  $R$  $Vh$  $CDS f0d_left_d_mid_e Readback$
$$cds_f0d_left_d_bot_e_lane[7:0]$  $7$  $0$  $R063B4h$  $$  $R$  $Vh$  $CDS f0d_left_d_bot_e Readback$
$$cds_f0d_left_d_mid_o_lane[7:0]$  $31$  $24$  $R063B8h$  $$  $R$  $Vh$  $CDS f0d_left_d_mid_o Readback$
$$cds_f0d_left_d_bot_o_lane[7:0]$  $23$  $16$  $R063B8h$  $$  $R$  $Vh$  $CDS f0d_left_d_bot_o Readback$
$$cds_f0d_left_s_top_e_lane[7:0]$  $15$  $8$  $R063B8h$  $$  $R$  $Vh$  $CDS f0d_left_s_top_e Readback$
$$cds_f0d_left_s_mid_e_lane[7:0]$  $7$  $0$  $R063B8h$  $$  $R$  $Vh$  $CDS f0d_left_s_mid_e Readback$
$$cds_f0d_left_s_top_o_lane[7:0]$  $31$  $24$  $R063BCh$  $$  $R$  $Vh$  $CDS f0d_left_s_top_o Readback$
$$cds_f0d_left_s_mid_o_lane[7:0]$  $23$  $16$  $R063BCh$  $$  $R$  $Vh$  $CDS f0d_left_s_mid_o Readback$
$$cds_f0d_left_s_bot_o_lane[7:0]$  $15$  $8$  $R063BCh$  $$  $R$  $Vh$  $CDS f0d_left_s_bot_o Readback$
$$cds_f0d_left_d_top_o_lane[7:0]$  $7$  $0$  $R063BCh$  $$  $R$  $Vh$  $CDS f0d_left_d_top_o Readback$
$$cds_f0d_right_s_bot_e_lane[7:0]$  $31$  $24$  $R063C0h$  $$  $R$  $Vh$  $CDS f0d_right_s_bot_e Readback$
$$cds_f0d_right_d_top_e_lane[7:0]$  $23$  $16$  $R063C0h$  $$  $R$  $Vh$  $CDS f0d_right_d_top_e Readback$
$$cds_f0d_right_d_mid_e_lane[7:0]$  $15$  $8$  $R063C0h$  $$  $R$  $Vh$  $CDS f0d_right_d_mid_e Readback$
$$cds_f0d_right_d_bot_e_lane[7:0]$  $7$  $0$  $R063C0h$  $$  $R$  $Vh$  $CDS f0d_right_d_bot_e Readback$
$$cds_f0d_right_d_mid_o_lane[7:0]$  $31$  $24$  $R063C4h$  $$  $R$  $Vh$  $CDS f0d_right_d_mid_o Readback$
$$cds_f0d_right_d_bot_o_lane[7:0]$  $23$  $16$  $R063C4h$  $$  $R$  $Vh$  $CDS f0d_right_d_bot_o Readback$
$$cds_f0d_right_s_top_e_lane[7:0]$  $15$  $8$  $R063C4h$  $$  $R$  $Vh$  $CDS f0d_right_s_top_e Readback$
$$cds_f0d_right_s_mid_e_lane[7:0]$  $7$  $0$  $R063C4h$  $$  $R$  $Vh$  $CDS f0d_right_s_mid_e Readback$
$$cds_f0d_right_s_top_o_lane[7:0]$  $31$  $24$  $R063C8h$  $$  $R$  $Vh$  $CDS f0d_right_s_top_o Readback$
$$cds_f0d_right_s_mid_o_lane[7:0]$  $23$  $16$  $R063C8h$  $$  $R$  $Vh$  $CDS f0d_right_s_mid_o Readback$
$$cds_f0d_right_s_bot_o_lane[7:0]$  $15$  $8$  $R063C8h$  $$  $R$  $Vh$  $CDS f0d_right_s_bot_o Readback$
$$cds_f0d_right_d_top_o_lane[7:0]$  $7$  $0$  $R063C8h$  $$  $R$  $Vh$  $CDS f0d_right_d_top_o Readback$
$$ND$  $31$  $24$  $R063CCh$  $$  $RW$  $0h$  $$
$$cds_vref_saturate_lane[7:0]$  $23$  $16$  $R063CCh$  $$  $R$  $Vh$  $CDS Vref Staturate Readback$
$$cds_f0a_saturate_lane[7:0]$  $15$  $8$  $R063CCh$  $$  $R$  $Vh$  $CDS F0A Saturate Readback$
$$cds_eye_check_pass_lane[7:0]$  $7$  $0$  $R063CCh$  $$  $R$  $Vh$  $CDS Eye Check Pass Readback$
$$cds_err_code_lane[7:0]$  $31$  $24$  $R063D0h$  $$  $RW$  $0h$  $CDS Error Code$
$$cds_state_lane[7:0]$  $23$  $16$  $R063D0h$  $$  $RW$  $0h$  $CDS State$
$$dfe_load_en_lane$  $15$  $15$  $R063D0h$  $$  $RW$  $1h$  $TBD$
$$cds_f0d_avg_mode_lane$  $14$  $14$  $R063D0h$  $$  $RW$  $0h$  $CDS Measure Average F0D$
$$eye_chk_dis_lane$  $13$  $13$  $R063D0h$  $$  $RW$  $0h$  $TBD$
$$eo_based_lane$  $12$  $12$  $R063D0h$  $$  $RW$  $1h$  $TBD$
$$vh_eo_mode_lane$  $11$  $11$  $R063D0h$  $$  $RW$  $0h$  $TBD$
$$lock_dfe_on_lane$  $10$  $10$  $R063D0h$  $$  $RW$  $0h$  $TBD$
$$dfe_save_en_lane$  $9$  $9$  $R063D0h$  $$  $RW$  $1h$  $TBD$
$$reset_ph_en_dtl_lane$  $8$  $8$  $R063D0h$  $$  $RW$  $1h$  $TBD$
$$ND$  $7$  $4$  $R063D0h$  $$  $RW$  $0h$  $$
$$cds_adapt_splr_dis_lane[3:0]$  $3$  $0$  $R063D0h$  $$  $RW$  $0h$  $DFE Sampler Adapt Disable$
$$ND$  $31$  $23$  $R063D4h$  $$  $RW$  $0h$  $$
$$cds_set_ph_bypass_lane$  $22$  $22$  $R063D4h$  $$  $RW$  $0h$  $CDS set phase by pass$
$$reset_dfe_tap_mode_lane$  $21$  $21$  $R063D4h$  $$  $RW$  $0h$  $Reset DFE Tap Mode$
$$cds_f1t_val_force_lane$  $20$  $20$  $R063D4h$  $$  $RW$  $1h$  $F1TUNE Value Force$
$$cds_f1t_val_lane[3:0]$  $19$  $16$  $R063D4h$  $$  $RW$  $6h$  $F1TUNE Value.$
$$ND$  $15$  $15$  $R063D4h$  $$  $RW$  $0h$  $$
$$cds_vref_val_force_lane$  $14$  $14$  $R063D4h$  $$  $RW$  $0h$  $VREF Value Force$
$$cds_vref_val_lane[5:0]$  $13$  $8$  $R063D4h$  $$  $RW$  $32h$  $VREF Value.$
$$ND$  $7$  $6$  $R063D4h$  $$  $RW$  $0h$  $$
$$cds_f0d_res_custom_lane[1:0]$  $5$  $4$  $R063D4h$  $$  $RW$  $0h$  $Used in F0D measurements. Set the customized resolution for F0D.$
$$cds_f0k_res_custom_lane[1:0]$  $3$  $2$  $R063D4h$  $$  $RW$  $2h$  $Used in F0K measurements. Set the customized resolution for F0K.$
$$cds_f0dk_res_custom_en_lane$  $1$  $1$  $R063D4h$  $$  $RW$  $0h$  $Used in F0D and F0K measurements. Enable the customized resolution for F0D and F0K.$
$$cds_update_f_dis_lane$  $0$  $0$  $R063D4h$  $$  $RW$  $1h$  $TBD$
$$eye_chk_thresh_err_lane[15:0]$  $31$  $16$  $R063D8h$  $$  $RW$  $3ffh$  $Eye Check Threshold For Error Count$
$$eye_chk_thresh_vld_lane[7:0]$  $15$  $8$  $R063D8h$  $$  $RW$  $ffh$  $Eye Check Threshold For Valid Count$
$$eye_chk_thresh_k_lane[3:0]$  $7$  $4$  $R063D8h$  $$  $RW$  $1h$  $Eye Check Threshold K$
$$eye_chk_thresh_c_lane[3:0]$  $3$  $0$  $R063D8h$  $$  $RW$  $2h$  $Eye Check Threshold C$
$$ND$  $31$  $16$  $R063DCh$  $$  $RW$  $0h$  $$
$$cur_ph_os_dat_lane[7:0]$  $15$  $8$  $R063DCh$  $$  $RW$  $0h$  $Current DAT Phase Offset$
$$ph_os_dat_lane[7:0]$  $7$  $0$  $R063DCh$  $$  $RW$  $0h$  $Current DAT Phase Offset$
$$cur_eom_dpher_msb_lane[7:0]$  $31$  $24$  $R063E0h$  $$  $RW$  $0h$  $EOM Dpher MSB$
$$cur_eom_dpher_lsb_lane[7:0]$  $23$  $16$  $R063E0h$  $$  $RW$  $0h$  $EOM Dpher LSB$
$$cur_ph_os_esm_lane[7:0]$  $15$  $8$  $R063E0h$  $$  $RW$  $0h$  $Current ESM Phase Offset$
$$ph_os_esm_lane[7:0]$  $7$  $0$  $R063E0h$  $$  $RW$  $0h$  $Current ESM Phase Offset$
$$ND$  $31$  $24$  $R063E4h$  $$  $RW$  $0h$  $$
$$rxtrain_c_idx_lane[7:0]$  $23$  $16$  $R063E4h$  $$  $RW$  $0h$  $RX Train C Index$
$$cur_ph_mode_lane[1:0]$  $15$  $14$  $R063E4h$  $$  $RW$  $0h$  $Current Phase Control Mode$
$$ph_mode_lane[1:0]$  $13$  $12$  $R063E4h$  $$  $RW$  $0h$  $Current Phase Control Mode$
$$adapt_slicer_enable_lane$  $11$  $11$  $R063E4h$  $$  $RW$  $1h$  $Adapt Data Enable$
$$adapt_data_enable_lane$  $10$  $10$  $R063E4h$  $$  $RW$  $1h$  $Adapt Slicer Enable$
$$adapt_odd_enable_lane$  $9$  $9$  $R063E4h$  $$  $RW$  $1h$  $Adapt Odd Enable$
$$adapt_even_enable_lane$  $8$  $8$  $R063E4h$  $$  $RW$  $1h$  $Adapt Even Enable$
$$ND$  $7$  $4$  $R063E4h$  $$  $RW$  $0h$  $$
$$rxtrain_r_idx_lane[3:0]$  $3$  $0$  $R063E4h$  $$  $RW$  $0h$  $RX Train R Index$
$$ND$  $31$  $31$  $R063E8h$  $$  $RW$  $0h$  $$
$$txtrain_status_valid_lane$  $30$  $30$  $R063E8h$  $$  $RW$  $0h$  $Remote Status Valid$
$$txtrain_status_c1_lane[2:0]$  $29$  $27$  $R063E8h$  $$  $RW$  $0h$  $Remote Post Tx Coefficient Status$
$$txtrain_status_c0_lane[2:0]$  $26$  $24$  $R063E8h$  $$  $RW$  $0h$  $Remote Main Tx Coefficient Status$
$$ND$  $23$  $22$  $R063E8h$  $$  $RW$  $0h$  $$
$$txtrain_status_cn1_lane[2:0]$  $21$  $19$  $R063E8h$  $$  $RW$  $0h$  $Remote Pre Tx Coefficient Status$
$$txtrain_status_cn2_lane[2:0]$  $18$  $16$  $R063E8h$  $$  $RW$  $0h$  $Remote Pre2 Tx Coefficient Status$
$$ND$  $15$  $15$  $R063E8h$  $$  $RW$  $0h$  $$
$$txtrain_fail_lane$  $14$  $14$  $R063E8h$  $$  $RW$  $0h$  $Tx Training Fail$
$$txtrain_ctrl_preset_lane[3:0]$  $13$  $10$  $R063E8h$  $$  $RW$  $0h$  $Remote Tx Coefficient Preset Index$
$$txtrain_ctrl_c1_lane[1:0]$  $9$  $8$  $R063E8h$  $$  $RW$  $0h$  $Remote Post Tx Coefficient Control$
$$txtrain_ctrl_c0_lane[1:0]$  $7$  $6$  $R063E8h$  $$  $RW$  $0h$  $Remote Main Tx Coefficient Control$
$$txtrain_ctrl_cn1_lane[1:0]$  $5$  $4$  $R063E8h$  $$  $RW$  $0h$  $Remote Pre Tx Coefficient Control$
$$txtrain_ctrl_cn2_lane[1:0]$  $3$  $2$  $R063E8h$  $$  $RW$  $0h$  $Remote Pre2 Tx Coefficient Control$
$$txtrain_ctrl_pat_lane[1:0]$  $1$  $0$  $R063E8h$  $$  $RW$  $0h$  $Remote Tx Training Data Encoder Control$
$$cds_tdtl_init_lane[15:0]$  $31$  $16$  $R063ECh$  $$  $RW$  $0h$  $Tdtl_init$
$$cds_tdtl_coarse_lane[15:0]$  $15$  $0$  $R063ECh$  $$  $RW$  $0h$  $Tdtl_coarse$
$$cds_tdfe_init1_lane[15:0]$  $31$  $16$  $R063F0h$  $$  $RW$  $0h$  $Tdfe_init1$
$$cds_tdfe_init2_lane[15:0]$  $15$  $0$  $R063F0h$  $$  $RW$  $0h$  $Tdfe_init2$
$$cds_tee_coarse_lane[15:0]$  $31$  $16$  $R063F4h$  $$  $RW$  $0h$  $Tee_coarse$
$$cds_tee_fine_lane[15:0]$  $15$  $0$  $R063F4h$  $$  $RW$  $0h$  $Tee_fine$
$$cds_tf0_coarse_pm_lane[15:0]$  $31$  $16$  $R063F8h$  $$  $RW$  $0h$  $Tf0_coarse_pm$
$$cds_tf0_coarse_lane[15:0]$  $15$  $0$  $R063F8h$  $$  $RW$  $0h$  $Tf0_coarse$
$$cds_tdfe_coarse_pm_lane[15:0]$  $31$  $16$  $R063FCh$  $$  $RW$  $0h$  $Tdfe_coarse_pm$
$$cds_tdfe_coarse_lane[15:0]$  $15$  $0$  $R063FCh$  $$  $RW$  $0h$  $Tdfe_coarse$
$$cds_tdfe_fine_lane[15:0]$  $31$  $16$  $R06400h$  $$  $RW$  $0h$  $Tdfe_fine$
$$cds_tdfe_accu_lane[15:0]$  $15$  $0$  $R06400h$  $$  $RW$  $0h$  $Tdfe_accu$
$$cds_tf0b_fine_lane[15:0]$  $31$  $16$  $R06404h$  $$  $RW$  $0h$  $Tf0b_fine$
$$cds_tf0b_accu_lane[15:0]$  $15$  $0$  $R06404h$  $$  $RW$  $0h$  $Tf0b_accu$
$$cds_tf0k_coarse_lane[15:0]$  $31$  $16$  $R06408h$  $$  $RW$  $0h$  $Tf0k_coarse$
$$cds_tf0k_fine_lane[15:0]$  $15$  $0$  $R06408h$  $$  $RW$  $0h$  $Tf0k_fine$
$$cds_tf0d_coarse_lane[15:0]$  $31$  $16$  $R0640Ch$  $$  $RW$  $0h$  $Tf0d_coarse$
$$cds_tf0d_fine_lane[15:0]$  $15$  $0$  $R0640Ch$  $$  $RW$  $0h$  $Tf0d_fine$
$$cds_tmaxeo_fine_lane[15:0]$  $31$  $16$  $R06410h$  $$  $RW$  $0h$  $Tmaxeo_fine$
$$cds_tmaxeo_accu_lane[15:0]$  $15$  $0$  $R06410h$  $$  $RW$  $0h$  $Tmaxeo_accu$
$$cds_teyechk_lane[15:0]$  $31$  $16$  $R06414h$  $$  $RW$  $0h$  $Teyechk$
$$ND$  $15$  $0$  $R06414h$  $$  $RW$  $0h$  $$
$$cds_tdc_fine_lane[15:0]$  $31$  $16$  $R06418h$  $$  $RW$  $0h$  $Tdc_fine$
$$cds_tdc_accu_lane[15:0]$  $15$  $0$  $R06418h$  $$  $RW$  $0h$  $Tdc_accu$
$$cds_tf0x_fine_lane[15:0]$  $31$  $16$  $R0641Ch$  $$  $RW$  $0h$  $Tf0x_fine$
$$cds_tf0x_accu_lane[15:0]$  $15$  $0$  $R0641Ch$  $$  $RW$  $0h$  $Tf0x_accu$
$$ND$  $31$  $8$  $R08000h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R08000h$  $$  $RW$  $0h$  $$
$$bg_rst$  $5$  $5$  $R08000h$  $$  $RW$  $0h$  $reset signal for bandgap, active high  -- set bg_rst to '1' when AVDD=0, when AVDD=1, set bg_rst=0$
$$bg_high_psr_en$  $4$  $4$  $R08000h$  $$  $RW$  $1h$  $enable/disable the PSR enhance loop$
$$bg_div_sel[2:0]$  $3$  $1$  $R08000h$  $$  $RW$  $2h$  $Setting For Bandgap Chopper Clock Divider$
$$bg_chopper_en$  $0$  $0$  $R08000h$  $$  $RW$  $1h$  $Enable Bandgap Chopper$
$$ND$  $31$  $8$  $R08004h$  $$  $RW$  $0h$  $$
$$bg_res_trim_sel[2:0]$  $7$  $5$  $R08004h$  $$  $RW$  $3h$  $Bandgap Signle Point Trim Option. $
$$bg_vbg_sel[1:0]$  $4$  $3$  $R08004h$  $$  $RW$  $1h$  $Setting For Banggap Output Reference Voltage VBG0P84V. $
$$vref_processmon_sel[2:0]$  $2$  $0$  $R08004h$  $$  $RW$  $3h$  $Voltage Reference For Process Monitor$
$$ND$  $31$  $8$  $R08008h$  $$  $RW$  $0h$  $$
$$reg_ring_i[1:0]$  $7$  $6$  $R08008h$  $$  $RW$  $0h$  $VDDA CP Ring Current Setting$
$$vref_vdda_cp_sel[2:0]$  $5$  $3$  $R08008h$  $$  $RW$  $3h$  $Charge Pump Input 1.2V Regulaiton Setting:$
$$reg_cp_brch_sel[2:0]$  $2$  $0$  $R08008h$  $$  $RW$  $3h$  $Select Charge Pump Branches and the current it can provide, 100uA/branch$
$$ND$  $31$  $8$  $R0800Ch$  $$  $RW$  $0h$  $$
$$vddr1p2_sel[1:0]$  $7$  $6$  $R0800Ch$  $$  $RW$  $1h$  $Select Voltage Reference For TRX Master Regulator$
$$avddr12_sel$  $5$  $5$  $R0800Ch$  $$  $RW$  $1h$  $used to Select Voltage Reference For TRX Master Regulator, not used now$
$$ND$  $4$  $3$  $R0800Ch$  $$  $RW$  $0h$  $$
$$vref_0p6v_vddvco_rxpll_ch0[2:0]$  $2$  $0$  $R0800Ch$  $$  $RW$  $2h$  $Voltage Reference For  lane0 RX LCVCO$
$$ND$  $31$  $8$  $R08010h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08010h$  $$  $RW$  $0h$  $$
$$vref_0p7v_sq_sel[1:0]$  $4$  $3$  $R08010h$  $$  $RW$  $1h$  $Voltage Reference For SQ$
$$vref_0p6v_vddvco_rxpll_ch1[2:0]$  $2$  $0$  $R08010h$  $$  $RW$  $2h$  $Voltage Reference For  lane1 RX LCVCO$
$$ND$  $31$  $8$  $R08014h$  $$  $RW$  $0h$  $$
$$sellv_cmp_v0p9v[2:0]$  $7$  $5$  $R08014h$  $$  $RW$  $4h$  $select the gate voltage for VDDR0P9V, which is used for the supply of AUTOZERO comparator$
$$sellv_rxintp_ch0[4:0]$  $4$  $0$  $R08014h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 0, nominal 0.85v, for both 112G and 56G$
$$ND$  $31$  $8$  $R08018h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08018h$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch1[4:0]$  $4$  $0$  $R08018h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 1, for both 112G and 56G$
$$ND$  $31$  $8$  $R0801Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0801Ch$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch2[4:0]$  $4$  $0$  $R0801Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 2,for both 112G and 56G$
$$ND$  $31$  $8$  $R08020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08020h$  $$  $RW$  $0h$  $$
$$sellv_rxintp_ch3[4:0]$  $4$  $0$  $R08020h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Interpolate Channel 3, for both 112G and 56G$
$$ND$  $31$  $8$  $R08024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08024h$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch0[4:0]$  $4$  $0$  $R08024h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 0, for both 112G and 56G$
$$ND$  $31$  $8$  $R08028h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08028h$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch1[4:0]$  $4$  $0$  $R08028h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 1, for both 112G and 56G$
$$ND$  $31$  $8$  $R0802Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0802Ch$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch2[4:0]$  $4$  $0$  $R0802Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 2, for both 112G and 56G$
$$ND$  $31$  $8$  $R08030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08030h$  $$  $RW$  $0h$  $$
$$sellv_rxdll_ch3[4:0]$  $4$  $0$  $R08030h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx DLL Channel 3, for both 112G and 56G$
$$ND$  $31$  $8$  $R08034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08034h$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch0[4:0]$  $4$  $0$  $R08034h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 0$
$$ND$  $31$  $8$  $R08038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08038h$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch1[4:0]$  $4$  $0$  $R08038h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 1$
$$ND$  $31$  $8$  $R0803Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0803Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch2[4:0]$  $4$  $0$  $R0803Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 2$
$$ND$  $31$  $8$  $R08040h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08040h$  $$  $RW$  $0h$  $$
$$sellv_rx_a90_dataclk_ch3[4:0]$  $4$  $0$  $R08040h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 3$
$$ND$  $31$  $8$  $R08044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08044h$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch0[4:0]$  $4$  $0$  $R08044h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 0$
$$ND$  $31$  $8$  $R08048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08048h$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch1[4:0]$  $4$  $0$  $R08048h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 1$
$$ND$  $31$  $8$  $R0804Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0804Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch2[4:0]$  $4$  $0$  $R0804Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 2$
$$ND$  $31$  $8$  $R08050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08050h$  $$  $RW$  $0h$  $$
$$sellv_rx_skew_eomclk_ch3[4:0]$  $4$  $0$  $R08050h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 3$
$$ND$  $31$  $8$  $R08054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08054h$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch0[4:0]$  $4$  $0$  $R08054h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 0$
$$ND$  $31$  $8$  $R08058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08058h$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch1[4:0]$  $4$  $0$  $R08058h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 1$
$$ND$  $31$  $8$  $R0805Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0805Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch2[4:0]$  $4$  $0$  $R0805Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 2$
$$ND$  $31$  $8$  $R08060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08060h$  $$  $RW$  $0h$  $$
$$sellv_rx_thclk_sampler_ch3[4:0]$  $4$  $0$  $R08060h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 3$
$$ND$  $31$  $8$  $R08064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08064h$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch0[4:0]$  $4$  $0$  $R08064h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 0, 112G only$
$$ND$  $31$  $8$  $R08068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08068h$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch1[4:0]$  $4$  $0$  $R08068h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 1, 112G only$
$$ND$  $31$  $8$  $R0806Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0806Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch2[4:0]$  $4$  $0$  $R0806Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 2, 112G only$
$$ND$  $31$  $8$  $R08070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08070h$  $$  $RW$  $0h$  $$
$$sellv_rx_thdrv_ch3[4:0]$  $4$  $0$  $R08070h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx track and hold driver Channel 3, 112G only$
$$ND$  $31$  $8$  $R08074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08074h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch0[4:0]$  $4$  $0$  $R08074h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 0, nominal 0.85v$
$$ND$  $31$  $8$  $R08078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08078h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch1[4:0]$  $4$  $0$  $R08078h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 1$
$$ND$  $31$  $8$  $R0807Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0807Ch$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch2[4:0]$  $4$  $0$  $R0807Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 2$
$$ND$  $31$  $8$  $R08080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08080h$  $$  $RW$  $0h$  $$
$$sellv_txdata_ch3[4:0]$  $4$  $0$  $R08080h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Data Channel 3$
$$ND$  $31$  $8$  $R08084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08084h$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch0[4:0]$  $4$  $0$  $R08084h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loopback Data Channel 0$
$$ND$  $31$  $8$  $R08088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08088h$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch1[4:0]$  $4$  $0$  $R08088h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Data Channel 1$
$$ND$  $31$  $8$  $R0808Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0808Ch$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch2[4:0]$  $4$  $0$  $R0808Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Data Channel 2$
$$ND$  $31$  $8$  $R08090h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08090h$  $$  $RW$  $0h$  $$
$$sellv_txlbdata_ch3[4:0]$  $4$  $0$  $R08090h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Data Channel 3$
$$ND$  $31$  $8$  $R08094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08094h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch0[4:0]$  $4$  $0$  $R08094h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 0$
$$ND$  $31$  $8$  $R08098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08098h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch1[4:0]$  $4$  $0$  $R08098h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 1$
$$ND$  $31$  $8$  $R0809Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0809Ch$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch2[4:0]$  $4$  $0$  $R0809Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 2$
$$ND$  $31$  $8$  $R080A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080A0h$  $$  $RW$  $0h$  $$
$$sellv_txclk_ch3[4:0]$  $4$  $0$  $R080A0h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx Clock Channel 3$
$$ND$  $31$  $8$  $R080A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R080A4h$  $$  $RW$  $0h$  $$
$$vref_0p6v_vddvco_rxpll_ch2[2:0]$  $5$  $3$  $R080A4h$  $$  $RW$  $2h$  $Voltage Reference For lane2 RX LCVCO$
$$vref_0p6v_vddvco_rxpll_ch3[2:0]$  $2$  $0$  $R080A4h$  $$  $RW$  $2h$  $Voltage Reference For lane3 RX LCVCO$
$$ND$  $31$  $8$  $R080A8h$  $$  $RW$  $0h$  $$
$$vref_0p6v_vddvco_txpll_ch0[2:0]$  $7$  $5$  $R080A8h$  $$  $RW$  $2h$  $Voltage Reference For lane0 TX LCVCO$
$$vref_0p6v_vddvco_txpll_ch1[2:0]$  $4$  $2$  $R080A8h$  $$  $RW$  $2h$  $Voltage Reference For lane1 TX LCVCO$
$$ivref_mastreg_vout_sel[1:0]$  $1$  $0$  $R080A8h$  $$  $RW$  $0h$  $resistor feedback network selection for the output voltage vs AVDD supply$
$$ND$  $31$  $8$  $R080ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080ACh$  $$  $RW$  $0h$  $$
$$ivref_mastreg_cur_sel[2:0]$  $4$  $2$  $R080ACh$  $$  $RW$  $3h$  $Control Master Regulator Loading Current$
$$reg_cp_extra_brch_sel[1:0]$  $1$  $0$  $R080ACh$  $$  $RW$  $0h$  $Charge Pump Power On Extra Branch Setting$
$$ND$  $31$  $8$  $R080B0h$  $$  $RW$  $0h$  $$
$$reg_avddcp_1p8v_sel[1:0]$  $7$  $6$  $R080B0h$  $$  $RW$  $1h$  $charge pump output voltage control$
$$vref_0p6v_vddvco_txpll_ch2[2:0]$  $5$  $3$  $R080B0h$  $$  $RW$  $2h$  $Voltage Reference For lane2 TX LCVCO$
$$vref_0p6v_vddvco_txpll_ch3[2:0]$  $2$  $0$  $R080B0h$  $$  $RW$  $2h$  $Voltage Reference For lane3 TX LCVCO$
$$ND$  $31$  $8$  $R080B4h$  $$  $RW$  $0h$  $$
$$tsen_adc_mode[1:0]$  $7$  $6$  $R080B4h$  $$  $RW$  $0h$  $Temperature Sensor/ADC Mode Selection Control. $
$$dro_en$  $5$  $5$  $R080B4h$  $$  $RW$  $0h$  $DRO Enable Signal$
$$dro_sel[3:0]$  $4$  $1$  $R080B4h$  $$  $RW$  $0h$  $Setting For Different Types Of Ring Osc$
$$ND$  $0$  $0$  $R080B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080B8h$  $$  $RW$  $0h$  $$
$$tsen_ch_sel[2:0]$  $7$  $5$  $R080B8h$  $$  $RW$  $0h$  $Remote Diode Sensor Channel Select:Temperature Sensor and ADC Input Channel Select.$
$$tsen_adc_clk_div[2:0]$  $4$  $2$  $R080B8h$  $$  $RW$  $7h$  $temp sensor clock divide Select$
$$tsen_adc_osr[1:0]$  $1$  $0$  $R080B8h$  $$  $RW$  $3h$  $Over Sample Ratio Select. $
$$ND$  $31$  $8$  $R080BCh$  $$  $RW$  $0h$  $$
$$tsen_ana_maxsp[1:0]$  $7$  $6$  $R080BCh$  $$  $RW$  $0h$  $temp sensor max speed Select.$
$$ND$  $5$  $4$  $R080BCh$  $$  $RW$  $0h$  $$
$$tsen_adc_single_diff$  $3$  $3$  $R080BCh$  $$  $RW$  $1h$  $Temperature Measurement single_ended/differential input Select.$
$$tsen_adc_cal$  $2$  $2$  $R080BCh$  $$  $RW$  $0h$  $ADC offset self Calibration Select$
$$ND$  $1$  $1$  $R080BCh$  $$  $RW$  $0h$  $$
$$tsen_adc_cont_sel$  $0$  $0$  $R080BCh$  $$  $RW$  $0h$  $Temp Sensor ADC continuous mode Select. $
$$ND$  $31$  $8$  $R080C0h$  $$  $RW$  $0h$  $$
$$tsen_adc_debug_en$  $7$  $7$  $R080C0h$  $$  $RW$  $0h$  $Debug Function Enable Select. $
$$bg_trim[3:0]$  $6$  $3$  $R080C0h$  $$  $RW$  $8h$  $Bandgap Single-point Trim Select for TESN:$
$$tsen_adc_atest_sel[2:0]$  $2$  $0$  $R080C0h$  $$  $RW$  $0h$  $Analog Test Point Select For Debug$
$$ND$  $31$  $8$  $R080C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R080C4h$  $$  $RW$  $0h$  $$
$$pcm_en$  $5$  $5$  $R080C4h$  $$  $RW$  $0h$  $PCM Enable Signal$
$$pcm_ctrl[4:0]$  $4$  $0$  $R080C4h$  $$  $RW$  $00h$  $Setting For Different Test Points Of PCM$
$$ND$  $31$  $8$  $R080C8h$  $$  $RW$  $0h$  $$
$$test[7:0]$  $7$  $0$  $R080C8h$  $$  $RW$  $00h$  $Test Bus$
$$ND$  $31$  $8$  $R080CCh$  $$  $RW$  $0h$  $$
$$tp_en$  $7$  $7$  $R080CCh$  $$  $RW$  $0h$  $Enable PHY Analog Testpoint. $
$$avddr12_sel_mast_reg$  $6$  $6$  $R080CCh$  $$  $RW$  $0h$  $Not Used$
$$pullup_rxtx_sel[1:0]$  $5$  $4$  $R080CCh$  $$  $RW$  $3h$  $Control PULUP Current In Master Regulator$
$$pulup$  $3$  $3$  $R080CCh$  $$  $RW$  $0h$  $Pull Up Master Regulator Output Voltage$
$$ND$  $2$  $0$  $R080CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080D0h$  $$  $RW$  $0h$  $$
$$shrtr$  $7$  $7$  $R080D0h$  $$  $RW$  $0h$  $Short Internal R For Fast Settling$
$$shrtr_force$  $6$  $6$  $R080D0h$  $$  $RW$  $0h$  $Froce The SHRTR Singal$
$$ND$  $5$  $4$  $R080D0h$  $$  $RW$  $0h$  $$
$$vref_vddadll_half_sel[3:0]$  $3$  $0$  $R080D0h$  $$  $RW$  $9h$  $VDDADLL Vref Select$
$$ND$  $31$  $8$  $R080D4h$  $$  $RW$  $0h$  $$
$$vref_sampler_vcm_sel[2:0]$  $7$  $5$  $R080D4h$  $$  $RW$  $2h$  $Sampler VCM Vref Select 0.84/0.83/0.81/0.75/0.73/0.70/0.68/0.65$
$$ND$  $4$  $2$  $R080D4h$  $$  $RW$  $0h$  $$
$$rximpcal_en$  $1$  $1$  $R080D4h$  $$  $RW$  $0h$  $Rx Impedance Calibration Enable$
$$tximpcal_en$  $0$  $0$  $R080D4h$  $$  $RW$  $0h$  $Tx Impedance Calibration Enable$
$$ND$  $31$  $8$  $R080D8h$  $$  $RW$  $0h$  $$
$$tximpcal_drvamp[3:0]$  $7$  $4$  $R080D8h$  $$  $RW$  $4h$  $Tx Voltage Range Select$
$$vth_tximpcal[2:0]$  $3$  $1$  $R080D8h$  $$  $RW$  $2h$  $Tx Impendance Select$
$$vddacal_comp_en$  $0$  $0$  $R080D8h$  $$  $RW$  $0h$  $VDDA_CAL comparator enable (calibrate the slave regulator voltages)$
$$ND$  $31$  $8$  $R080DCh$  $$  $RW$  $0h$  $$
$$vth_rximpcal[3:0]$  $7$  $4$  $R080DCh$  $$  $RW$  $8h$  $Rx Impedance Select$
$$vref_vddacal_sel[3:0]$  $3$  $0$  $R080DCh$  $Digital Common Calibration Register 0$  $RW$  $8h$  $VDDACAL Vref Select, reference voltage is half of the target regulator level$
$$ND$  $31$  $8$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$cmn_dig_cal_clk_en$  $7$  $7$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $1h$  $Common Calibration Reference Clock Enable$
$$cmn_dig_cal_clk_rst$  $6$  $6$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $Common Calibration Reference Clock Reset$
$$ND$  $5$  $5$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$cmn_dig_testbus_sel[3:0]$  $3$  $0$  $R080E0h$  $Digital Common Calibration Register 1$  $RW$  $0h$  $Common Calibration Testbus Selection$
$$ND$  $31$  $8$  $R080E4h$  $Digital Common Calibration Register 1$  $RW$  $0h$  $$
$$cmn_dig_cal2m_div[7:0]$  $7$  $0$  $R080E4h$  $$  $RW$  $9ch$  $Common Calibration Reference Clock Divide Ratio$
$$ND$  $31$  $8$  $R080E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080E8h$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch0[4:0]$  $4$  $0$  $R080E8h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 0$
$$ND$  $31$  $8$  $R080ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080ECh$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch1[4:0]$  $4$  $0$  $R080ECh$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 1$
$$ND$  $31$  $8$  $R080F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080F0h$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch2[4:0]$  $4$  $0$  $R080F0h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 2$
$$ND$  $31$  $8$  $R080F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080F4h$  $$  $RW$  $0h$  $$
$$sellv_txlbclk_ch3[4:0]$  $4$  $0$  $R080F4h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Tx loop back Clock Channel 3$
$$ND$  $31$  $8$  $R080F8h$  $$  $RW$  $0h$  $$
$$vdd_cal_sel[3:0]$  $7$  $4$  $R080F8h$  $$  $RW$  $0h$  $select the slave regulator inside TRX for vdd_calibration$
$$vdd_cal_en_trx3$  $3$  $3$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX3$
$$vdd_cal_en_trx2$  $2$  $2$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX2$
$$vdd_cal_en_trx1$  $1$  $1$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX1$
$$vdd_cal_en_trx0$  $0$  $0$  $R080F8h$  $$  $RW$  $0h$  $enable the vdd calibration for TRX0$
$$ND$  $31$  $8$  $R080FCh$  $$  $RW$  $0h$  $$
$$vref_vddacal_pll_pfd_sel[3:0]$  $7$  $4$  $R080FCh$  $$  $RW$  $8h$  $select the reference voltage level for PLL PFD regulator, reference is half of the target regulator level $
$$vref_vddacal_pll_clk_sel[3:0]$  $3$  $0$  $R080FCh$  $$  $RW$  $8h$  $select the reference voltage level for PLL CLK regulators, reference is half of the target regulator level $
$$ND$  $31$  $8$  $R08100h$  $$  $RW$  $0h$  $$
$$tsen_adc_rsvd[15:8]$  $7$  $0$  $R08100h$  $$  $RW$  $0h$  $reserved bits for Temperature Sensor$
$$ND$  $31$  $8$  $R08104h$  $$  $RW$  $0h$  $$
$$tsen_adc_rsvd[7:0]$  $7$  $0$  $R08104h$  $$  $RW$  $0h$  $reserved bits for Temperature Sensor$
$$ND$  $31$  $8$  $R08108h$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvda[7:0]$  $7$  $0$  $R08108h$  $$  $RW$  $f0h$  $reserved bits$
$$ND$  $31$  $8$  $R0810Ch$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvdb[7:0]$  $7$  $0$  $R0810Ch$  $$  $RW$  $0h$  $reserved bits$
$$ND$  $31$  $8$  $R08110h$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvdc[7:0]$  $7$  $0$  $R08110h$  $$  $RW$  $f0h$  $reserved bits$
$$ND$  $31$  $8$  $R08114h$  $$  $RW$  $0h$  $$
$$cmn_ana_rsvdd[7:0]$  $7$  $0$  $R08114h$  $$  $RW$  $0h$  $reserved bits$
$$ND$  $31$  $8$  $R08118h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08118h$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch0[4:0]$  $4$  $0$  $R08118h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 0, 112G only$
$$ND$  $31$  $8$  $R0811Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0811Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch1[4:0]$  $4$  $0$  $R0811Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 1, 112G only$
$$ND$  $31$  $8$  $R08120h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08120h$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch2[4:0]$  $4$  $0$  $R08120h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 2, 112G only$
$$ND$  $31$  $8$  $R08124h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08124h$  $$  $RW$  $0h$  $$
$$sellv_rx_clktopvddl_ch3[4:0]$  $4$  $0$  $R08124h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 3,112G only$
$$ND$  $31$  $8$  $R08128h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08128h$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch0[4:0]$  $4$  $0$  $R08128h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 0$
$$ND$  $31$  $8$  $R0812Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0812Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch1[4:0]$  $4$  $0$  $R0812Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 1$
$$ND$  $31$  $8$  $R08130h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08130h$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch2[4:0]$  $4$  $0$  $R08130h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 2$
$$ND$  $31$  $8$  $R08134h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08134h$  $$  $RW$  $0h$  $$
$$sellv_rx_intpeom_dlleom_ch3[4:0]$  $4$  $0$  $R08134h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 3$
$$ND$  $31$  $8$  $R08138h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08138h$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch0[4:0]$  $4$  $0$  $R08138h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2 Channel 0, 112G only$
$$ND$  $31$  $8$  $R0813Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0813Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch1[4:0]$  $4$  $0$  $R0813Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2(112G) Channel 1, 112G only$
$$ND$  $31$  $8$  $R08140h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08140h$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch2[4:0]$  $4$  $0$  $R08140h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2(112G) Channel 2, 112G only$
$$ND$  $31$  $8$  $R08144h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08144h$  $$  $RW$  $0h$  $$
$$sellv_rx_div2_ch3[4:0]$  $4$  $0$  $R08144h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx div2 (112G) Channel 3, 112G only$
$$ND$  $31$  $8$  $R08148h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08148h$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch0[4:0]$  $4$  $0$  $R08148h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 0, 112G only$
$$ND$  $31$  $8$  $R0814Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0814Ch$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch1[4:0]$  $4$  $0$  $R0814Ch$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 1, 112G only$
$$ND$  $31$  $8$  $R08150h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08150h$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch2[4:0]$  $4$  $0$  $R08150h$  $$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 2, 112G only$
$$ND$  $31$  $8$  $R08154h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08154h$  $$  $RW$  $0h$  $$
$$sellv_rx_ctle_ch3[4:0]$  $4$  $0$  $R08154h$  $Digital Common Calibration Register 2$  $RW$  $14h$  $Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 3, 112G only$
$$ND$  $31$  $8$  $R08158h$  $Digital Common Calibration Register 2$  $RW$  $0h$  $$
$$cmn_dig_scan_ff[7:0]$  $7$  $0$  $R08158h$  $TBD$  $RW$  $0h$  $Common Dig Input Scan Mux Value for Test_mode$
$$ND$  $31$  $8$  $R08400h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_comn_ext_en$  $7$  $7$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cmp_ctrl_ext$  $6$  $6$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_auto_zero_clk_ext$  $5$  $5$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_updn_rd$  $4$  $4$  $R08400h$  $TBD$  $R$  $Vh$  $TBD$
$$rx_imp_top_start$  $3$  $3$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_testbus_core_sel[2:0]$  $2$  $0$  $R08400h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08404h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_top_done$  $7$  $7$  $R08404h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $6$  $0$  $R08404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08408h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_single_en$  $7$  $7$  $R08408h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_bypass_en$  $6$  $6$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_dir_inv$  $5$  $5$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_single_mode_stepsize[2:0]$  $4$  $2$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_updn_toggle_dir_sel[1:0]$  $1$  $0$  $R08408h$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R0840Ch$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_toggle_times[2:0]$  $7$  $5$  $R0840Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_result_avg_en$  $4$  $4$  $R0840Ch$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_auto_zero_clk_h_2m_pulse_cnt[2:0]$  $3$  $1$  $R0840Ch$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_timeout_chk_dis$  $0$  $0$  $R0840Ch$  $TBD$  $RW$  $0h$  $TBD$
$$ND$  $31$  $8$  $R08410h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_sample_pulse_div[7:0]$  $7$  $0$  $R08410h$  $TBD$  $RW$  $4h$  $TBD$
$$ND$  $31$  $8$  $R08414h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_timeout_steps[2:0]$  $7$  $5$  $R08414h$  $TBD$  $RW$  $1h$  $TBD$
$$rx_imp_cal_val_max[4:0]$  $4$  $0$  $R08414h$  $TBD$  $RW$  $1fh$  $TBD$
$$ND$  $31$  $8$  $R08418h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_val_min[4:0]$  $7$  $3$  $R08418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_indv_ext_en$  $2$  $2$  $R08418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_cal_en_ext$  $1$  $1$  $R08418h$  $TBD$  $RW$  $0h$  $TBD$
$$rx_imp_cal_cal_done_rd$  $0$  $0$  $R08418h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R0841Ch$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_result_ext[4:0]$  $7$  $3$  $R0841Ch$  $TBD$  $RW$  $eh$  $TBD$
$$rx_imp_cal_timeout_rd$  $2$  $2$  $R0841Ch$  $TBD$  $R$  $Vh$  $TBD$
$$rx_imp_cal_overflow_rd$  $1$  $1$  $R0841Ch$  $TBD$  $R$  $Vh$  $TBD$
$$rx_imp_cal_underflow_rd$  $0$  $0$  $R0841Ch$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $31$  $8$  $R08420h$  $TBD$  $RW$  $0h$  $$
$$rx_imp_cal_result_rd[4:0]$  $7$  $3$  $R08420h$  $TBD$  $R$  $Vh$  $TBD$
$$ND$  $2$  $0$  $R08420h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$mcu_ocds_en_cmn$  $18$  $18$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU OCDS enable$
$$fw_ready_fm_reg$  $17$  $17$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Firmware ready from register$
$$fw_ready$  $16$  $16$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Firmware ready$
$$ND$  $15$  $10$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU$
$$INIT_DONE_CMN$  $8$  $8$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$MCU_INIT_DONE$  $7$  $7$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $MCU Initialization Done.$
$$ND$  $6$  $5$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$cmn_mcu_restart$  $31$  $31$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Restart$
$$ND$  $30$  $17$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_cmn$  $16$  $16$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $CMN MCU  Hold Mode Request$
$$ND$  $15$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$hold_mcu_lane0$  $8$  $8$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $MCU Lane0 Hold Mode Request$
$$ND$  $7$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$hold_mcu_lane1$  $8$  $8$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $MCU Lane1 Hold Mode Request$
$$ND$  $7$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$hold_mcu_lane2$  $8$  $8$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $MCU Lane2 Hold Mode Request$
$$ND$  $7$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$hold_mcu_lane3$  $8$  $8$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $MCU Lane3 Hold Mode Request$
$$ND$  $7$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $$
$$mcu_debug_cmn_3[7:0]$  $31$  $24$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_2[7:0]$  $23$  $16$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_1[7:0]$  $15$  $8$  $R0A214h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_0[7:0]$  $7$  $0$  $R0A214h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_7[7:0]$  $31$  $24$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_6[7:0]$  $23$  $16$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_5[7:0]$  $15$  $8$  $R0A218h$  $MCU CMN Debug Register 1$  $RW$  $0h$  $For Firmware Use$
$$mcu_debug_cmn_4[7:0]$  $7$  $0$  $R0A218h$  $Memory Control Register 1$  $RW$  $0h$  $For Firmware Use$
$$sram_ceb_force_enable_cmn$  $31$  $31$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $Force all memory CEB to 0 ( enable )$
$$ND$  $30$  $12$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $$
$$cache_rtsel_cmn[1:0]$  $11$  $10$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $2h$  $CMN Cache Memory Read Timing Control$
$$cache_wtsel_cmn[1:0]$  $9$  $8$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $1h$  $CMN Cache Memory Write Timing Control$
$$iram_rtsel_cmn[1:0]$  $7$  $6$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $2h$  $CMN IRAM Read Timing Control$
$$iram_wtsel_cmn[1:0]$  $5$  $4$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $1h$  $CMN IRAM Write Timing Control$
$$xram_cmn_wtsel[1:0]$  $3$  $2$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $1h$  $Common Xdata Ram Write Timing Control For Debug Only$
$$xram_cmn_rtsel[1:0]$  $1$  $0$  $R0A21Ch$  $Memory Control Register 4$  $RW$  $2h$  $Common Xdata Ram Read Timing Control For Debug Only$
$$xdata_clear_done_cmn$  $31$  $31$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata memory clear done$
$$xdata_clear_enable_cmn$  $30$  $30$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata memory clear enable$
$$xdata_auto_clear_enable_cmn$  $29$  $29$  $R0A220h$  $Memory Control Register 4$  $RW$  $1h$  $Xdata memory is clear when cmn MCU is enabled$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$ND$  $4$  $3$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $$
$$ecc_enable$  $2$  $2$  $R0A220h$  $Memory Control Register 4$  $RW$  $1h$  $Enable Memory ECC Function$
$$ND$  $1$  $0$  $R0A220h$  $MCU Information Register 0$  $RW$  $0h$  $$
$$set_mcu_command_lane0[31:0]$  $31$  $0$  $R0A224h$  $MCU Information Register 1$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane1[31:0]$  $31$  $0$  $R0A228h$  $MCU Information Register 2$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane2[31:0]$  $31$  $0$  $R0A22Ch$  $MCU Information Register 3$  $RW$  $0h$  $For Firmware Use$
$$set_mcu_command_lane3[31:0]$  $31$  $0$  $R0A230h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $For Firmware Use$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $31$  $24$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $23$  $16$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$ND$  $15$  $9$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $R0A234h$  $Analog Interface Register 0$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$ND$  $31$  $24$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_cmn_wd[7:0]$  $23$  $16$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WD Input$
$$ana_reg_cmn_rd_out[7:0]$  $15$  $8$  $R0A238h$  $Analog Interface Register 0$  $R$  $Vh$  $Common Analog Register RD_OUT Output$
$$ND$  $7$  $4$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ana_reg_cmn_rst$  $3$  $3$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RST Input$
$$ana_reg_cmn_we$  $2$  $2$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register WE Input$
$$ana_reg_cmn_re$  $1$  $1$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $Common Analog Register RE Input$
$$ana_reg_cmn_force$  $0$  $0$  $R0A238h$  $Analog Interface Register 1$  $RW$  $0h$  $Common Analog Register Force$
$$ND$  $31$  $17$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_cmn_addr[8:0]$  $16$  $8$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $Common Analog Register ADDR Input$
$$ND$  $7$  $6$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ana_reg_hd_dly_sel[2:0]$  $5$  $3$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $3h$  $Analog Register Hold Time Select$
$$ana_reg_su_dly_sel[2:0]$  $2$  $0$  $R0A23Ch$  $Analog Interface Register 2$  $RW$  $3h$  $Analog Register Setup Time Select$
$$ana_reg_pll_wd_cmn0[7:0]$  $31$  $24$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register WD PIN$
$$ana_reg_pll_rd_out_cmn0[7:0]$  $23$  $16$  $R0A240h$  $Analog Interface Register 2$  $R$  $Vh$  $PLL Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $$
$$ana_reg_pll_rst_cmn0$  $13$  $13$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register RST PIN$
$$ana_reg_pll_we_cmn0$  $12$  $12$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register WE PIN$
$$ana_reg_pll_re_cmn0$  $11$  $11$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $Force PLL Analog Register RE PIN$
$$ana_reg_pll_force_cmn0$  $10$  $10$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $PLL Analog Register Force$
$$ana_reg_pll_addr_cmn0[9:0]$  $9$  $0$  $R0A240h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register ADDR PIN$
$$ana_reg_pll_wd_cmn1[7:0]$  $31$  $24$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register WD PIN$
$$ana_reg_pll_rd_out_cmn1[7:0]$  $23$  $16$  $R0A244h$  $Analog Interface Register 3$  $R$  $Vh$  $PLL Analog Register RD_OUT Output$
$$ND$  $15$  $14$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $$
$$ana_reg_pll_rst_cmn1$  $13$  $13$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register RST PIN$
$$ana_reg_pll_we_cmn1$  $12$  $12$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register WE PIN$
$$ana_reg_pll_re_cmn1$  $11$  $11$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $Force PLL Analog Register RE PIN$
$$ana_reg_pll_force_cmn1$  $10$  $10$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $PLL Analog Register Force$
$$ana_reg_pll_addr_cmn1[9:0]$  $9$  $0$  $R0A244h$  $MCU Sync 1$  $RW$  $0h$  $Force PLL Analog Register ADDR PIN$
$$ND$  $31$  $25$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_ack$  $24$  $24$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Acknowledge$
$$mcu_local_status[7:0]$  $23$  $16$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Status$
$$ND$  $15$  $9$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $$
$$mcu_local_req$  $8$  $8$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $External MCU Local Request$
$$mcu_local_command[7:0]$  $7$  $0$  $R0A248h$  $MCU Sync 2$  $RW$  $0h$  $External MCU Local Command$
$$ND$  $31$  $25$  $R0A24Ch$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_ack_rd$  $24$  $24$  $R0A24Ch$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Acknowledge$
$$mcu_remote_status_rd[7:0]$  $23$  $16$  $R0A24Ch$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Status$
$$ND$  $15$  $9$  $R0A24Ch$  $MCU Sync 2$  $RW$  $0h$  $$
$$mcu_remote_req_rd$  $8$  $8$  $R0A24Ch$  $MCU Sync 2$  $R$  $Vh$  $External MCU Remote Request$
$$mcu_remote_command_rd[7:0]$  $7$  $0$  $R0A24Ch$  $MCU Sync 3$  $R$  $Vh$  $External MCU Remote Command$
$$ND$  $31$  $29$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $$
$$mcu_remote_status_fm_reg$  $28$  $28$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_status from registers$
$$mcu_remote_req_fm_reg$  $27$  $27$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_req from register$
$$mcu_remote_command_fm_reg$  $26$  $26$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_command[7:0] from register$
$$mcu_remote_ack_fm_reg$  $25$  $25$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $Force mcu_remote_ack from register$
$$mcu_remote_ack$  $24$  $24$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $MCU Remote Acknowledge$
$$mcu_remote_status[7:0]$  $23$  $16$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $MCU Remote Status$
$$ND$  $15$  $9$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $$
$$mcu_remote_req$  $8$  $8$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $MCU Remote Request$
$$mcu_remote_command[7:0]$  $7$  $0$  $R0A250h$  $cmn irq$  $RW$  $0h$  $MCU Remote Command$
$$ND$  $31$  $6$  $R0A254h$  $cmn irq$  $RW$  $0h$  $$
$$int_timer3_cmn_isr$  $5$  $5$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer3 IRQ ISR$
$$int_timer2_cmn_isr$  $4$  $4$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer2 IRQ ISR$
$$int_timer1_cmn_isr$  $3$  $3$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer1 IRQ ISR$
$$int_timer0_cmn_isr$  $2$  $2$  $R0A254h$  $cmn irq$  $RW$  $0h$  $CMN MCU Timer0 IRQ ISR$
$$mcu_remote_ack_isr$  $1$  $1$  $R0A254h$  $cmn irq$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt$
$$mcu_remote_req_isr$  $0$  $0$  $R0A254h$  $cmn irq mask$  $RW$  $0h$  $External MCU Remote Request Interrupt$
$$ND$  $31$  $6$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $$
$$int_timer3_cmn_mask$  $5$  $5$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer3 IRQ Mask$
$$int_timer2_cmn_mask$  $4$  $4$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer2 IRQ Mask$
$$int_timer1_cmn_mask$  $3$  $3$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer1 IRQ Mask$
$$int_timer0_cmn_mask$  $2$  $2$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $CMN MCU Timer0 IRQ Mask$
$$mcu_remote_ack_mask$  $1$  $1$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Mask$
$$mcu_remote_req_mask$  $0$  $0$  $R0A258h$  $cmn irq clear$  $RW$  $0h$  $External MCU Remote Request Interrupt Mask$
$$ND$  $31$  $6$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $$
$$int_timer3_cmn_isr_clear$  $5$  $5$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer3 IRQ ISR Clear$
$$int_timer2_cmn_isr_clear$  $4$  $4$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer2 IRQ ISR Clear$
$$int_timer1_cmn_isr_clear$  $3$  $3$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer1 IRQ ISR Clear$
$$int_timer0_cmn_isr_clear$  $2$  $2$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $CMN Timer0 IRQ ISR Clear$
$$mcu_remote_ack_isr_clear$  $1$  $1$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $External MCU Remote Acknowledge Interrupt Clear$
$$mcu_remote_req_isr_clear$  $0$  $0$  $R0A25Ch$  $CMN MCU Address $  $RW$  $0h$  $External MCU Remote Request Interrupt Clear$
$$ND$  $31$  $18$  $R0A260h$  $CMN MCU Address $  $RW$  $0h$  $$
$$memaddr_cmn[17:0]$  $17$  $0$  $R0A260h$  $CMN MCU INT0 Register$  $R$  $Vh$  $CMN MCU instruction address read out$
$$ND$  $31$  $18$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $$
$$int0_refclk_dis_lane3_int_en$  $17$  $17$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT0$
$$int0_refclk_dis_lane2_int_en$  $16$  $16$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT0$
$$int0_refclk_dis_lane1_int_en$  $15$  $15$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT0$
$$int0_refclk_dis_lane0_int_en$  $14$  $14$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT0$
$$int0_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT0$
$$int0_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT0$
$$int0_int_timer3_cmn_int_en$  $11$  $11$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT0$
$$int0_int_timer2_cmn_int_en$  $10$  $10$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT0$
$$int0_int_timer1_cmn_int_en$  $9$  $9$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT0$
$$int0_int_timer0_cmn_int_en$  $8$  $8$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT0$
$$int0_mcu_remote_req_int_en$  $7$  $7$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT0$
$$int0_mcu_remote_ack_int_en$  $6$  $6$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT0$
$$int0_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT0$
$$int0_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT0$
$$int0_lane3_int_int_en$  $3$  $3$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $lane3_int_int enable for INT0$
$$int0_lane2_int_int_en$  $2$  $2$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $lane2_int_int enable for INT0$
$$int0_lane1_int_int_en$  $1$  $1$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $lane1_int_int enable for INT0$
$$int0_lane0_int_int_en$  $0$  $0$  $R0A264h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane0_int_int enable for INT0$
$$ND$  $31$  $18$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $$
$$int1_refclk_dis_lane3_int_en$  $17$  $17$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT1$
$$int1_refclk_dis_lane2_int_en$  $16$  $16$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT1$
$$int1_refclk_dis_lane1_int_en$  $15$  $15$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT1$
$$int1_refclk_dis_lane0_int_en$  $14$  $14$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT1$
$$int1_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT1$
$$int1_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT1$
$$int1_int_timer3_cmn_int_en$  $11$  $11$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT1$
$$int1_int_timer2_cmn_int_en$  $10$  $10$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT1$
$$int1_int_timer1_cmn_int_en$  $9$  $9$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT1$
$$int1_int_timer0_cmn_int_en$  $8$  $8$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT1$
$$int1_mcu_remote_req_int_en$  $7$  $7$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT1$
$$int1_mcu_remote_ack_int_en$  $6$  $6$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT1$
$$int1_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT1$
$$int1_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT1$
$$int1_lane3_int_int_en$  $3$  $3$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane3_int_int enable for INT1$
$$int1_lane2_int_int_en$  $2$  $2$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane2_int_int enable for INT1$
$$int1_lane1_int_int_en$  $1$  $1$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $lane1_int_int enable for INT1$
$$int1_lane0_int_int_en$  $0$  $0$  $R0A268h$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane0_int_int enable for INT1$
$$ND$  $31$  $18$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $$
$$int2_refclk_dis_lane3_int_en$  $17$  $17$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT2$
$$int2_refclk_dis_lane2_int_en$  $16$  $16$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT2$
$$int2_refclk_dis_lane1_int_en$  $15$  $15$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT2$
$$int2_refclk_dis_lane0_int_en$  $14$  $14$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT2$
$$int2_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT2$
$$int2_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT2$
$$int2_int_timer3_cmn_int_en$  $11$  $11$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT2$
$$int2_int_timer2_cmn_int_en$  $10$  $10$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT2$
$$int2_int_timer1_cmn_int_en$  $9$  $9$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT2$
$$int2_int_timer0_cmn_int_en$  $8$  $8$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT2$
$$int2_mcu_remote_req_int_en$  $7$  $7$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT2$
$$int2_mcu_remote_ack_int_en$  $6$  $6$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT2$
$$int2_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT2$
$$int2_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT2$
$$int2_lane3_int_int_en$  $3$  $3$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane3_int_int enable for INT2$
$$int2_lane2_int_int_en$  $2$  $2$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane2_int_int enable for INT2$
$$int2_lane1_int_int_en$  $1$  $1$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $lane1_int_int enable for INT2$
$$int2_lane0_int_int_en$  $0$  $0$  $R0A26Ch$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane0_int_int enable for INT2$
$$ND$  $31$  $18$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $$
$$int3_refclk_dis_lane3_int_en$  $17$  $17$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT3$
$$int3_refclk_dis_lane2_int_en$  $16$  $16$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT3$
$$int3_refclk_dis_lane1_int_en$  $15$  $15$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT3$
$$int3_refclk_dis_lane0_int_en$  $14$  $14$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT3$
$$int3_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT3$
$$int3_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT3$
$$int3_int_timer3_cmn_int_en$  $11$  $11$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT3$
$$int3_int_timer2_cmn_int_en$  $10$  $10$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT3$
$$int3_int_timer1_cmn_int_en$  $9$  $9$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT3$
$$int3_int_timer0_cmn_int_en$  $8$  $8$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT3$
$$int3_mcu_remote_req_int_en$  $7$  $7$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT3$
$$int3_mcu_remote_ack_int_en$  $6$  $6$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT3$
$$int3_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT3$
$$int3_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT3$
$$int3_lane3_int_int_en$  $3$  $3$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane3_int_int enable for INT3$
$$int3_lane2_int_int_en$  $2$  $2$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane2_int_int enable for INT3$
$$int3_lane1_int_int_en$  $1$  $1$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $lane1_int_int enable for INT3$
$$int3_lane0_int_int_en$  $0$  $0$  $R0A270h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane0_int_int enable for INT3$
$$ND$  $31$  $18$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $$
$$int4_refclk_dis_lane3_int_en$  $17$  $17$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT4$
$$int4_refclk_dis_lane2_int_en$  $16$  $16$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT4$
$$int4_refclk_dis_lane1_int_en$  $15$  $15$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT4$
$$int4_refclk_dis_lane0_int_en$  $14$  $14$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT4$
$$int4_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT4$
$$int4_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT4$
$$int4_int_timer3_cmn_int_en$  $11$  $11$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT4$
$$int4_int_timer2_cmn_int_en$  $10$  $10$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT4$
$$int4_int_timer1_cmn_int_en$  $9$  $9$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT4$
$$int4_int_timer0_cmn_int_en$  $8$  $8$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT4$
$$int4_mcu_remote_req_int_en$  $7$  $7$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT4$
$$int4_mcu_remote_ack_int_en$  $6$  $6$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT4$
$$int4_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT4$
$$int4_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT4$
$$int4_lane3_int_int_en$  $3$  $3$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane3_int_int enable for INT4$
$$int4_lane2_int_int_en$  $2$  $2$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane2_int_int enable for INT4$
$$int4_lane1_int_int_en$  $1$  $1$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $lane1_int_int enable for INT4$
$$int4_lane0_int_int_en$  $0$  $0$  $R0A274h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane0_int_int enable for INT4$
$$ND$  $31$  $18$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $$
$$int5_refclk_dis_lane3_int_en$  $17$  $17$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT5$
$$int5_refclk_dis_lane2_int_en$  $16$  $16$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT5$
$$int5_refclk_dis_lane1_int_en$  $15$  $15$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT5$
$$int5_refclk_dis_lane0_int_en$  $14$  $14$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT5$
$$int5_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT5$
$$int5_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT5$
$$int5_int_timer3_cmn_int_en$  $11$  $11$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT5$
$$int5_int_timer2_cmn_int_en$  $10$  $10$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT5$
$$int5_int_timer1_cmn_int_en$  $9$  $9$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT5$
$$int5_int_timer0_cmn_int_en$  $8$  $8$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT5$
$$int5_mcu_remote_req_int_en$  $7$  $7$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT5$
$$int5_mcu_remote_ack_int_en$  $6$  $6$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT5$
$$int5_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT5$
$$int5_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT5$
$$int5_lane3_int_int_en$  $3$  $3$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane3_int_int enable for INT5$
$$int5_lane2_int_int_en$  $2$  $2$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane2_int_int enable for INT5$
$$int5_lane1_int_int_en$  $1$  $1$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $lane1_int_int enable for INT5$
$$int5_lane0_int_int_en$  $0$  $0$  $R0A278h$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane0_int_int enable for INT5$
$$ND$  $31$  $18$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $$
$$int6_refclk_dis_lane3_int_en$  $17$  $17$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT6$
$$int6_refclk_dis_lane2_int_en$  $16$  $16$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT6$
$$int6_refclk_dis_lane1_int_en$  $15$  $15$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT6$
$$int6_refclk_dis_lane0_int_en$  $14$  $14$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT6$
$$int6_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT6$
$$int6_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT6$
$$int6_int_timer3_cmn_int_en$  $11$  $11$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT6$
$$int6_int_timer2_cmn_int_en$  $10$  $10$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT6$
$$int6_int_timer1_cmn_int_en$  $9$  $9$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT6$
$$int6_int_timer0_cmn_int_en$  $8$  $8$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT6$
$$int6_mcu_remote_req_int_en$  $7$  $7$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT6$
$$int6_mcu_remote_ack_int_en$  $6$  $6$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT6$
$$int6_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT6$
$$int6_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT6$
$$int6_lane3_int_int_en$  $3$  $3$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane3_int_int enable for INT6$
$$int6_lane2_int_int_en$  $2$  $2$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane2_int_int enable for INT6$
$$int6_lane1_int_int_en$  $1$  $1$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $lane1_int_int enable for INT6$
$$int6_lane0_int_int_en$  $0$  $0$  $R0A27Ch$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane0_int_int enable for INT6$
$$ND$  $31$  $18$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $$
$$int7_refclk_dis_lane3_int_en$  $17$  $17$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT7$
$$int7_refclk_dis_lane2_int_en$  $16$  $16$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT7$
$$int7_refclk_dis_lane1_int_en$  $15$  $15$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT7$
$$int7_refclk_dis_lane0_int_en$  $14$  $14$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT7$
$$int7_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT7$
$$int7_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT7$
$$int7_int_timer3_cmn_int_en$  $11$  $11$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT7$
$$int7_int_timer2_cmn_int_en$  $10$  $10$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT7$
$$int7_int_timer1_cmn_int_en$  $9$  $9$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT7$
$$int7_int_timer0_cmn_int_en$  $8$  $8$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT7$
$$int7_mcu_remote_req_int_en$  $7$  $7$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT7$
$$int7_mcu_remote_ack_int_en$  $6$  $6$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT7$
$$int7_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT7$
$$int7_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT7$
$$int7_lane3_int_int_en$  $3$  $3$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane3_int_int enable for INT7$
$$int7_lane2_int_int_en$  $2$  $2$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane2_int_int enable for INT7$
$$int7_lane1_int_int_en$  $1$  $1$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $lane1_int_int enable for INT7$
$$int7_lane0_int_int_en$  $0$  $0$  $R0A280h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane0_int_int enable for INT7$
$$ND$  $31$  $18$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $$
$$int8_refclk_dis_lane3_int_en$  $17$  $17$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT8$
$$int8_refclk_dis_lane2_int_en$  $16$  $16$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT8$
$$int8_refclk_dis_lane1_int_en$  $15$  $15$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT8$
$$int8_refclk_dis_lane0_int_en$  $14$  $14$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT8$
$$int8_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT8$
$$int8_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT8$
$$int8_int_timer3_cmn_int_en$  $11$  $11$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT8$
$$int8_int_timer2_cmn_int_en$  $10$  $10$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT8$
$$int8_int_timer1_cmn_int_en$  $9$  $9$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT8$
$$int8_int_timer0_cmn_int_en$  $8$  $8$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT8$
$$int8_mcu_remote_req_int_en$  $7$  $7$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT8$
$$int8_mcu_remote_ack_int_en$  $6$  $6$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT8$
$$int8_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT8$
$$int8_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT8$
$$int8_lane3_int_int_en$  $3$  $3$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane3_int_int enable for INT8$
$$int8_lane2_int_int_en$  $2$  $2$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane2_int_int enable for INT8$
$$int8_lane1_int_int_en$  $1$  $1$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $lane1_int_int enable for INT8$
$$int8_lane0_int_int_en$  $0$  $0$  $R0A284h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane0_int_int enable for INT8$
$$ND$  $31$  $18$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $$
$$int9_refclk_dis_lane3_int_en$  $17$  $17$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT9$
$$int9_refclk_dis_lane2_int_en$  $16$  $16$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT9$
$$int9_refclk_dis_lane1_int_en$  $15$  $15$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT9$
$$int9_refclk_dis_lane0_int_en$  $14$  $14$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT9$
$$int9_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT9$
$$int9_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT9$
$$int9_int_timer3_cmn_int_en$  $11$  $11$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT9$
$$int9_int_timer2_cmn_int_en$  $10$  $10$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT9$
$$int9_int_timer1_cmn_int_en$  $9$  $9$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT9$
$$int9_int_timer0_cmn_int_en$  $8$  $8$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT9$
$$int9_mcu_remote_req_int_en$  $7$  $7$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT9$
$$int9_mcu_remote_ack_int_en$  $6$  $6$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT9$
$$int9_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT9$
$$int9_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT9$
$$int9_lane3_int_int_en$  $3$  $3$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane3_int_int enable for INT9$
$$int9_lane2_int_int_en$  $2$  $2$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane2_int_int enable for INT9$
$$int9_lane1_int_int_en$  $1$  $1$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $lane1_int_int enable for INT9$
$$int9_lane0_int_int_en$  $0$  $0$  $R0A288h$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane0_int_int enable for INT9$
$$ND$  $31$  $18$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $$
$$int10_refclk_dis_lane3_int_en$  $17$  $17$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT10$
$$int10_refclk_dis_lane2_int_en$  $16$  $16$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT10$
$$int10_refclk_dis_lane1_int_en$  $15$  $15$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT10$
$$int10_refclk_dis_lane0_int_en$  $14$  $14$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT10$
$$int10_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT10$
$$int10_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT10$
$$int10_int_timer3_cmn_int_en$  $11$  $11$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT10$
$$int10_int_timer2_cmn_int_en$  $10$  $10$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT10$
$$int10_int_timer1_cmn_int_en$  $9$  $9$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT10$
$$int10_int_timer0_cmn_int_en$  $8$  $8$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT10$
$$int10_mcu_remote_req_int_en$  $7$  $7$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT10$
$$int10_mcu_remote_ack_int_en$  $6$  $6$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT10$
$$int10_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT10$
$$int10_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT10$
$$int10_lane3_int_int_en$  $3$  $3$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane3_int_int enable for INT10$
$$int10_lane2_int_int_en$  $2$  $2$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane2_int_int enable for INT10$
$$int10_lane1_int_int_en$  $1$  $1$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $lane1_int_int enable for INT10$
$$int10_lane0_int_int_en$  $0$  $0$  $R0A28Ch$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane0_int_int enable for INT10$
$$ND$  $31$  $18$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $$
$$int11_refclk_dis_lane3_int_en$  $17$  $17$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT11$
$$int11_refclk_dis_lane2_int_en$  $16$  $16$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT11$
$$int11_refclk_dis_lane1_int_en$  $15$  $15$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT11$
$$int11_refclk_dis_lane0_int_en$  $14$  $14$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT11$
$$int11_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT11$
$$int11_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT11$
$$int11_int_timer3_cmn_int_en$  $11$  $11$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT11$
$$int11_int_timer2_cmn_int_en$  $10$  $10$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT11$
$$int11_int_timer1_cmn_int_en$  $9$  $9$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT11$
$$int11_int_timer0_cmn_int_en$  $8$  $8$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT11$
$$int11_mcu_remote_req_int_en$  $7$  $7$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT11$
$$int11_mcu_remote_ack_int_en$  $6$  $6$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT11$
$$int11_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT11$
$$int11_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT11$
$$int11_lane3_int_int_en$  $3$  $3$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane3_int_int enable for INT11$
$$int11_lane2_int_int_en$  $2$  $2$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane2_int_int enable for INT11$
$$int11_lane1_int_int_en$  $1$  $1$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $lane1_int_int enable for INT11$
$$int11_lane0_int_int_en$  $0$  $0$  $R0A290h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane0_int_int enable for INT11$
$$ND$  $31$  $18$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $$
$$int12_refclk_dis_lane3_int_en$  $17$  $17$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $Enable Refclk_dis_lane3_int For INT12$
$$int12_refclk_dis_lane2_int_en$  $16$  $16$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT12$
$$int12_refclk_dis_lane1_int_en$  $15$  $15$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT12$
$$int12_refclk_dis_lane0_int_en$  $14$  $14$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $Enable Refclk_dis_lane0_int For INT12$
$$int12_sft_rst_cmn_chg_rising_int_en$  $13$  $13$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $sft_rst_cmn_chg_rising_int enable for INT12$
$$int12_sft_rst_cmn_chg_falling_int_en$  $12$  $12$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $sft_rst_cmn_chg_falling_int enable for INT12$
$$int12_int_timer3_cmn_int_en$  $11$  $11$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer3_cmn_int enable for INT12$
$$int12_int_timer2_cmn_int_en$  $10$  $10$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer2_cmn_int enable for INT12$
$$int12_int_timer1_cmn_int_en$  $9$  $9$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer1_cmn_int enable for INT12$
$$int12_int_timer0_cmn_int_en$  $8$  $8$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $int_timer0_cmn_int enable for INT12$
$$int12_mcu_remote_req_int_en$  $7$  $7$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $mcu_remote_req_int enable for INT12$
$$int12_mcu_remote_ack_int_en$  $6$  $6$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $mcu_remote_ack_int enable for INT12$
$$int12_phy_mcu_remote_ack_int_en$  $5$  $5$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $phy_mcu_remote_ack_int enable for INT12$
$$int12_phy_mcu_remote_req_int_en$  $4$  $4$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $phy_mcu_remote_req_int enable for INT12$
$$int12_lane3_int_int_en$  $3$  $3$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane3_int_int enable for INT12$
$$int12_lane2_int_int_en$  $2$  $2$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane2_int_int enable for INT12$
$$int12_lane1_int_int_en$  $1$  $1$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $lane1_int_int enable for INT12$
$$int12_lane0_int_int_en$  $0$  $0$  $R0A294h$  $CMN MCU status register 0$  $RW$  $0h$  $lane0_int_int enable for INT12$
$$mcu_status0_cmn[31:0]$  $31$  $0$  $R0A298h$  $CMN MCU status register 1$  $RW$  $0h$  $CMN MCU status register 0$
$$mcu_status1_cmn[31:0]$  $31$  $0$  $R0A29Ch$  $CMN MCU status register 2$  $RW$  $0h$  $CMN MCU status register 1$
$$mcu_status2_cmn[31:0]$  $31$  $0$  $R0A2A0h$  $CMN MCU status register 3$  $RW$  $0h$  $CMN MCU status register 2$
$$mcu_status3_cmn[31:0]$  $31$  $0$  $R0A2A4h$  $Common Test Registers 0$  $RW$  $0h$  $CMN MCU status register 3$
$$dig_rsvd0[15:0]$  $31$  $16$  $R0A300h$  $Common Test Registers 0$  $RW$  $0h$  $Digital Reserved Registers 0$
$$dig_int_rsvd0[15:0]$  $15$  $0$  $R0A300h$  $Common Test Registers 1$  $RW$  $0h$  $Digital Internal Reserved Registers 0$
$$ana_cmn_rsvd0[15:0]$  $31$  $16$  $R0A304h$  $Common Test Registers 1$  $RW$  $0h$  $Analog Common Reserved Registers 0$
$$ana_cmn_rsvd1[15:0]$  $15$  $0$  $R0A304h$  $Common Test Registers 2$  $RW$  $0h$  $Analog Common Reserved Registers 1$
$$stresstest_en$  $31$  $31$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Stress Test Enable$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$testbus_sel_lo1_cmn[5:0]$  $21$  $16$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Optional Testbus Result$
$$ana_cmn_ana_rsvd_in[15:0]$  $15$  $0$  $R0A308h$  $Common Test Registers 3$  $RW$  $ff00h$  $Analog CMN_ANA_RSVD_IN Input$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$ND$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_lane_sel1[2:0]$  $22$  $20$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Optional Testbus Result$
$$ND$  $19$  $14$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$testbus_sel_order0[3:0]$  $7$  $4$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Rotate Testbus Order To The Left$
$$testbus_sel_order1[3:0]$  $3$  $0$  $R0A30Ch$  $Common Test Registers 4$  $RW$  $0h$  $Rotate Optional Testbus Order To The Left$
$$testbus_sel_swap[15:0]$  $31$  $16$  $R0A310h$  $Common Test Registers 4$  $RW$  $0h$  $Select Which Testbus Result And Optional Testbus Result To Be Swapped$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common Test Registers 5$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$ND$  $31$  $14$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $13$  $8$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $$
$$testbus_sel_hi1_cmn[5:0]$  $5$  $0$  $R0A314h$  $Common System Registers$  $RW$  $0h$  $First Level Test Bus Selection For Opitional Testbus Result. $
$$LANE_SEL[2:0]$  $31$  $29$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A318h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A318h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$ND$  $22$  $22$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$pin_phy_mode_rd[2:0]$  $18$  $16$  $R0A318h$  $Common System Registers$  $R$  $Vh$  $PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]$
$$ND$  $15$  $13$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$spd_cfg_fm_reg$  $12$  $12$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Speed Config From Register Enable$
$$spd_cfg[3:0]$  $11$  $8$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Speed Config From Register Value$
$$ND$  $7$  $5$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$pin_spd_cfg_rd[3:0]$  $4$  $1$  $R0A318h$  $Common System Registers$  $R$  $Vh$  $PHY Speed Config Read Value From PIN_SPD_CFG$
$$rst_reg_clk_cmn$  $0$  $0$  $R0A318h$  $Power Control Common Register 1$  $RW$  $0h$  $Reset Common Control Registers$
$$ND$  $31$  $31$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_bg_force$  $30$  $30$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_BG Control Force Selection$
$$pin_pu_ivref_rd$  $29$  $29$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $Internal Pu_ivref Read Value$
$$ana_pu_bg$  $28$  $28$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Power Up Analog BG$
$$BEACON_DIVIDER[1:0]$  $27$  $26$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $2h$  $Clock Beacon Divider.$
$$ND$  $25$  $25$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_force$  $23$  $23$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF Control Force Selection$
$$ND$  $22$  $22$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_dly1_force$  $21$  $21$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Analog PU_IVREF_DLY1 Control Force Selection$
$$pu_pll_or$  $20$  $20$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $Logic OR Of All PU PLL Value$
$$ana_pu_ivref_dly2_force$  $19$  $19$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY2 Control Force Selection$
$$ND$  $18$  $18$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ana_pu_ivref_dly3_force$  $17$  $17$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $PU_IVREF_DLY3 Control Force Selection$
$$ND$  $16$  $16$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$CNT_INI[7:0]$  $15$  $8$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $95h$  $Clock 1M Divider For Power Control$
$$pu_bg_rdy_rd$  $7$  $7$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PIN BG READY Value Read$
$$ana_refclk_sel$  $6$  $6$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$ND$  $5$  $5$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_bg_fell$  $3$  $3$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PU_BG Fell$
$$ND$  $2$  $2$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$pu_ivref_fell$  $1$  $1$  $R0A31Ch$  $Power Control Common Register 1$  $R$  $Vh$  $PU_ivref Fell$
$$ND$  $0$  $0$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $29$  $23$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$reserved_input[15:0]$  $22$  $7$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input$
$$reserved_input_fm_reg$  $6$  $6$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Reserved_input From Registers Selection$
$$bg_rdy$  $5$  $5$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $BG Is Ready$
$$bg_rdy_fm_reg$  $4$  $4$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Bg_rdy Control From Registers Selection$
$$ND$  $3$  $2$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$pu_ivref$  $1$  $1$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $Power Up IVREF$
$$pu_ivref_fm_reg$  $0$  $0$  $R0A320h$  $Input Interface Register1$  $RW$  $0h$  $Pu_ivref Control From Register Selection$
$$ana_cmn_ana_rsvd_out[15:0]$  $31$  $16$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Analog Common Reserved Output$
$$ana_cmn_ana_rsvd_out_fm_reg$  $15$  $15$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Ana_cmn_ana_rsvd_out From Register Selection$
$$ND$  $14$  $14$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$ana_cmn_processmon_fclk_rdy$  $12$  $12$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready$
$$ana_cmn_processmon_fclk_rdy_fm_reg$  $11$  $11$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Analog Process Monitor FCLK Ready Control From Register Slection$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$processmon_cnt_ready$  $9$  $9$  $R0A324h$  $Input Interface Register1$  $R$  $Vh$  $Process Monitor Count Ready Indicator$
$$ND$  $8$  $8$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$clear_phy_fm_rst$  $7$  $7$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Clear Phy_fm_rst Status$
$$phy_fm_rst$  $6$  $6$  $R0A324h$  $Input Interface Register1$  $R$  $Vh$  $PHY CMN Reset Status$
$$ref_fref_sel_fm_reg$  $5$  $5$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $Ref_fref_sel Control From Register Selection$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A324h$  $Input Interface Register2$  $RW$  $2h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $10$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $$
$$iddq$  $9$  $9$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Enable$
$$iddq_fm_reg$  $8$  $8$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $IDDQ Control From Register Selection$
$$ND$  $7$  $4$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $$
$$phy_fm_rst_lane3$  $3$  $3$  $R0A328h$  $Input Interface Register2$  $R$  $Vh$  $PHY LANE3 Reset Status$
$$phy_fm_rst_lane2$  $2$  $2$  $R0A328h$  $Input Interface Register2$  $R$  $Vh$  $PHY LANE2 Reset Status$
$$phy_fm_rst_lane1$  $1$  $1$  $R0A328h$  $Input Interface Register2$  $R$  $Vh$  $PHY LANE1 Reset Status$
$$phy_fm_rst_lane0$  $0$  $0$  $R0A328h$  $Input Interface Register3$  $R$  $Vh$  $PHY LANE1 Reset Status$
$$pin_ref_fref_sel_rd[4:0]$  $31$  $27$  $R0A32Ch$  $Input Interface Register3$  $R$  $Vh$  $Reference Frequency Selection Read$
$$ana_cmn_tsen_adc_rdy$  $26$  $26$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy $
$$ana_cmn_tsen_adc_rdy_fm_reg$  $25$  $25$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $Ana_tsen_adc_rdy Control From Register Selection$
$$ND$  $24$  $24$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$burn_in_test$  $19$  $19$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $BURN_IN Test Mode$
$$burn_in_test_fm_reg$  $18$  $18$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $Value Of Burn_in_test Control From Register Selection$
$$tsen_adc_rd_req$  $17$  $17$  $R0A32Ch$  $Input Interface Register3$  $RW$  $1h$  $TSEN Data Read Request$
$$tsen_adc_rdy$  $16$  $16$  $R0A32Ch$  $Input Interface Register3$  $R$  $Vh$  $TSEN Ready Signal For MCU$
$$tsen_adc_data[15:0]$  $15$  $0$  $R0A32Ch$  $Process Calibration Related Register 0$  $R$  $Vh$  $TSEN_ADC_DATA Output For MCU$
$$processmon_cnt[15:0]$  $31$  $16$  $R0A330h$  $Process Calibration Related Register 0$  $R$  $Vh$  $Analog Feedback Clock Count Result$
$$processmon_cnt_timer[15:0]$  $15$  $0$  $R0A330h$  $Process Calibration Related Register 1$  $RW$  $4fh$  $Analog Feedback Clock Count Timer$
$$ND$  $31$  $9$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ana_processmon_fclk_rdy_rd$  $8$  $8$  $R0A334h$  $Process Calibration Related Register 1$  $R$  $Vh$  $Analog Process Monitor FCLK Ready Readback$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$ND$  $3$  $3$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$processmon_cnt_start$  $0$  $0$  $R0A334h$  $Clock gen cmn reg1$  $RW$  $0h$  $Feedback Clock Count Start$
$$ND$  $31$  $31$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ref_clk_en$  $27$  $27$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force Referece Clock Enable. $
$$rst_processmon_fclk$  $26$  $26$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Process Monitor Calibration Clock$
$$rst_pm_150m_clk$  $25$  $25$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Power Control  Clock$
$$rst_ref_clk$  $24$  $24$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Reset Reference Clock$
$$pm_150m_clk_en$  $23$  $23$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $150M Clock Enable$
$$ND$  $22$  $16$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$pu_fm_reg_lane3$  $15$  $15$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU3 from register$
$$pu_fm_reg_lane2$  $14$  $14$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU2 from register$
$$pu_fm_reg_lane1$  $13$  $13$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU1 from register$
$$pu_fm_reg_lane0$  $12$  $12$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $Force PU0 from register$
$$pu_lane3$  $11$  $11$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane3$
$$pu_lane2$  $10$  $10$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane2$
$$pu_lane1$  $9$  $9$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane1$
$$pu_lane0$  $8$  $8$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $1h$  $Power up lane0$
$$ND$  $7$  $1$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $0$  $0$  $R0A338h$  $common register 1$  $RW$  $1h$  $Enable Common Module$
$$ND$  $31$  $2$  $R0A33Ch$  $common register 1$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $R0A33Ch$  $common register 1$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $R0A33Ch$  $_field description_$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ana_tsen_adc_clk_cnt[15:0]$  $31$  $16$  $R0A340h$  $_field description_$  $RW$  $31h$  $Analog Temp Sensor Clock Frequency Count$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ana_tsen_adc_clk_en$  $11$  $11$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Temp Sensor Clock Frequency Count Enable$
$$ana_tsen_adc_start$  $10$  $10$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input TSEN_ADC_START Control$
$$ana_tsen_adc_reset$  $9$  $9$  $R0A340h$  $_field description_$  $RW$  $1h$  $Analog Input ANA_TSEN_ADC_RESET Control$
$$ana_tsen_adc_en$  $8$  $8$  $R0A340h$  $_field description_$  $RW$  $0h$  $Analog Input ANA_TSEN_ADC_EN Control$
$$ND$  $7$  $5$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R0A340h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $17$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ana_cmn_tsen_adc_data_fm_reg$  $16$  $16$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $Force Value Of Ana_tsen_adc_data From Register.$
$$ana_cmn_tsen_adc_data[15:0]$  $15$  $0$  $R0A348h$  $Power control common register 2$  $RW$  $0h$  $Ana_tsen_adc_data$
$$ND$  $31$  $29$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_tx_or_force$  $28$  $28$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_TX_OR$
$$ana_pu_tx_or$  $27$  $27$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_TX Signals$
$$ana_pu_pll_or_force$  $26$  $26$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Force Value Of PU_PLL_OR$
$$ana_pu_pll_or$  $25$  $25$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Logic OR'ed Value Of All PU_PLL Signals$
$$ND$  $24$  $24$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ana_pu_ivref$  $19$  $19$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF Control$
$$ana_pu_ivref_dly1$  $18$  $18$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY1 Control$
$$ana_pu_ivref_dly2$  $17$  $17$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY2 Control$
$$ana_pu_ivref_dly3$  $16$  $16$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $Analog Input ANA_PU_IVREF_DLY3 Control$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $9$  $0$  $R0A34Ch$  $CMN Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0A350h$  $CMN Register 0$  $RW$  $0h$  $$
$$sft_rst_no_reg_tx_rd_lane3$  $23$  $23$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN3 TX soft reset status$
$$sft_rst_no_reg_tx_rd_lane2$  $22$  $22$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN2 TX soft reset status$
$$sft_rst_no_reg_tx_rd_lane1$  $21$  $21$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN1 TX soft reset status$
$$sft_rst_no_reg_tx_rd_lane0$  $20$  $20$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN0 TX soft reset status$
$$sft_rst_no_reg_rx_rd_lane3$  $19$  $19$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN3 RX soft reset status$
$$sft_rst_no_reg_rx_rd_lane2$  $18$  $18$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN2 RX soft reset status$
$$sft_rst_no_reg_rx_rd_lane1$  $17$  $17$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN1 RX soft reset status$
$$sft_rst_no_reg_rx_rd_lane0$  $16$  $16$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LAN0 RX soft reset status$
$$pin_pu_rd_lane3$  $15$  $15$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PU status$
$$pin_pu_rd_lane2$  $14$  $14$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PU status$
$$pin_pu_rd_lane1$  $13$  $13$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PU status$
$$pin_pu_rd_lane0$  $12$  $12$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 0 PU status$
$$pin_pu_pll_rd_lane3$  $11$  $11$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PIN_PU_PLL status$
$$pin_pu_pll_rd_lane2$  $10$  $10$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PIN_PU_PLL status$
$$pin_pu_pll_rd_lane1$  $9$  $9$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PIN_PU_PLL status$
$$pin_pu_pll_rd_lane0$  $8$  $8$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 0 PIN_PU_PLL status$
$$pin_pu_rx_rd_lane3$  $7$  $7$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PIN_PU_RX status$
$$pin_pu_rx_rd_lane2$  $6$  $6$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PIN_PU_RX status$
$$pin_pu_rx_rd_lane1$  $5$  $5$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PIN_PU_RX status$
$$pin_pu_rx_rd_lane0$  $4$  $4$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 0 PIN_PU_RX status$
$$pin_pu_tx_rd_lane3$  $3$  $3$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 3 PIN_PU_TX status$
$$pin_pu_tx_rd_lane2$  $2$  $2$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 2 PIN_PU_TX status$
$$pin_pu_tx_rd_lane1$  $1$  $1$  $R0A350h$  $CMN Register 0$  $R$  $Vh$  $LANE 1 PIN_PU_TX status$
$$pin_pu_tx_rd_lane0$  $0$  $0$  $R0A350h$  $_field description_$  $R$  $Vh$  $LANE 0 PIN_PU_TX status$
$$testbus_dbg[15:0]$  $31$  $16$  $R0A354h$  $_field description_$  $RW$  $0h$  $Debug Dummy Register. $
$$ND$  $15$  $0$  $R0A354h$  $Common Reserved Register 1$  $RW$  $0h$  $$
$$cmn_ana_rsvd_out_rd[15:0]$  $31$  $16$  $R0A358h$  $Common Reserved Register 1$  $R$  $Vh$  $CMN_ANA_RSVD_OUT Value$
$$pin_reserved_input_rd[15:0]$  $15$  $0$  $R0A358h$  $Common Reserved Register 2$  $R$  $Vh$  $PIN_RESERVED_INPUT Value$
$$int12_enable_cmn$  $31$  $31$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT12 Enable$
$$int11_enable_cmn$  $30$  $30$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT11 Enable$
$$int10_enable_cmn$  $29$  $29$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT10 Enable$
$$int9_enable_cmn$  $28$  $28$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT9 Enable$
$$int8_enable_cmn$  $27$  $27$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT8 Enable$
$$int7_enable_cmn$  $26$  $26$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT7 Enable$
$$int6_enable_cmn$  $25$  $25$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT6 Enable$
$$int5_enable_cmn$  $24$  $24$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT5 Enable$
$$int4_enable_cmn$  $23$  $23$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT4 Enable$
$$int3_enable_cmn$  $22$  $22$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT3 Enable$
$$int2_enable_cmn$  $21$  $21$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT2 Enable$
$$int1_enable_cmn$  $20$  $20$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT1 Enable$
$$int0_enable_cmn$  $19$  $19$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $1h$  $Overall CMN MCU INT0 Enable$
$$ND$  $18$  $16$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$pin_reserved_output[15:0]$  $15$  $0$  $R0A35Ch$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $PIN_RESERVED_OUTPUT Value$
$$timer3_clk_sel_cmn[1:0]$  $31$  $30$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$timer2_clk_sel_cmn[1:0]$  $29$  $28$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$timer1_clk_sel_cmn[1:0]$  $27$  $26$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$timer0_clk_sel_cmn[1:0]$  $25$  $24$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$pwm3_clk_sel_cmn[1:0]$  $23$  $22$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function3$
$$pwm2_clk_sel_cmn[1:0]$  $21$  $20$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function2$
$$pwm1_clk_sel_cmn[1:0]$  $19$  $18$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function1$
$$pwm0_clk_sel_cmn[1:0]$  $17$  $16$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Clock Select For Timer Clock Function0$
$$timer_2ex_sel_cmn[1:0]$  $15$  $14$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2EX Input Selection$
$$timer_2_sel_cmn[1:0]$  $13$  $12$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T2 Input Selection$
$$timer_1_sel_cmn[1:0]$  $11$  $10$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T1 Input Selection$
$$timer_0_sel_cmn[1:0]$  $9$  $8$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $CMN MCU Timer T0 Input Selection$
$$ND$  $7$  $5$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$swd_cmn$  $4$  $4$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Start Watchdog Timer$
$$timer_3_en_cmn$  $3$  $3$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer3$
$$timer_2_en_cmn$  $2$  $2$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer2$
$$timer_1_en_cmn$  $1$  $1$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $Enable Hardware Timer1$
$$timer_0_en_cmn$  $0$  $0$  $R0A360h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $0h$  $Enable Hardware Timer0$
$$timer0_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A364h$  $CMN MCU Ext Timer Control Register 1$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer0_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A364h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 0 Counter Number$
$$timer1_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A368h$  $CMN MCU Ext Timer Control Register 2$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer1_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A368h$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 1 Counter Number$
$$timer2_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A36Ch$  $CMN MCU Ext Timer Control Register 3$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer2_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A36Ch$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 2 Counter Number$
$$timer3_lo_cnt_cmn[15:0]$  $31$  $16$  $R0A370h$  $CMN MCU Ext Timer Control Register 4$  $RW$  $01h$  $Timer 3 Counter Number$
$$timer3_hi_cnt_cmn[15:0]$  $15$  $0$  $R0A370h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $01h$  $Timer 3 Counter Number$
$$pwm0_en_cmn$  $31$  $31$  $R0A374h$  $CMN MCU Ext Timer Control Register 8$  $RW$  $1h$  $Enable Timer Clock Generation Function0 For CPU Timer$
$$pwm0_counter_cmn[30:0]$  $30$  $0$  $R0A374h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $14h$  $Timer Clock Block 0 Control$
$$pwm1_en_cmn$  $31$  $31$  $R0A378h$  $CMN MCU Ext Timer Control Register 9$  $RW$  $1h$  $Enable Timer Clock Generation Function1 For CPU Timer$
$$pwm1_counter_cmn[30:0]$  $30$  $0$  $R0A378h$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $14h$  $Timer Clock Block 1 Control$
$$pwm2_en_cmn$  $31$  $31$  $R0A37Ch$  $CMN_MCU Ext Timer Control Register 10$  $RW$  $1h$  $Enable Timer Clock Generation Function2 For CPU Timer$
$$pwm2_counter_cmn[30:0]$  $30$  $0$  $R0A37Ch$  $CMN MCU Ext Timer Control Register 11$  $RW$  $14h$  $Timer Clock Block 2 Control$
$$pwm3_en_cmn$  $31$  $31$  $R0A380h$  $CMN MCU Ext Timer Control Register 11$  $RW$  $1h$  $Enable Timer Clock Generation Function3 For CPU Timer$
$$pwm3_counter_cmn[30:0]$  $30$  $0$  $R0A380h$  $MCU ISR Register 1$  $RW$  $14h$  $Timer Clock Block 3 Control$
$$ND$  $31$  $25$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane3_int_isr$  $24$  $24$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 3 INT ISR$
$$ND$  $23$  $17$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane2_int_isr$  $16$  $16$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 2 INT ISR$
$$ND$  $15$  $9$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane1_int_isr$  $8$  $8$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$lane0_int_isr$  $0$  $0$  $R0A384h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 0 INT ISR$
$$ND$  $31$  $25$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane3_int_mask$  $24$  $24$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 3 INT ISR Mask$
$$ND$  $23$  $17$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane2_int_mask$  $16$  $16$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 2 INT ISR Mask$
$$ND$  $15$  $9$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane1_int_mask$  $8$  $8$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $Lane 1 INT ISR Mask$
$$ND$  $7$  $1$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$lane0_int_mask$  $0$  $0$  $R0A388h$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 0 INT ISR Mask$
$$ND$  $31$  $25$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane3_int_isr_clear$  $24$  $24$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 3 INT ISR Clear$
$$ND$  $23$  $17$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane2_int_isr_clear$  $16$  $16$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 2 INT ISR Clear$
$$ND$  $15$  $9$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane1_int_isr_clear$  $8$  $8$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $Lane 1 INT ISR Clear$
$$ND$  $7$  $1$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$lane0_int_isr_clear$  $0$  $0$  $R0A38Ch$  $MCU  INT Register 1$  $RW$  $0h$  $Lane 0 INT ISR Clear$
$$ND$  $31$  $25$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane3$  $24$  $24$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 3 INT ISR$
$$ND$  $23$  $17$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane2$  $16$  $16$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 2 INT ISR$
$$ND$  $15$  $9$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane1$  $8$  $8$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $Set Lane 1 INT ISR$
$$ND$  $7$  $1$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$set_int_isr_lane0$  $0$  $0$  $R0A390h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Set Lane 0 INT ISR$
$$ND$  $31$  $26$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$gpi_cmn_fm_reg$  $25$  $25$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $Force Value Of GPI_CMN From Register$
$$gpo_sel_cmn$  $24$  $24$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $GPIO Control Select$
$$pin_gpo_cmn[7:0]$  $23$  $16$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $PIN_GPO_CMN Control Register$
$$pin_gpo_rd_cmn[7:0]$  $15$  $8$  $R0A394h$  $CMN MCU GPIO Control Register$  $R$  $Vh$  $PIN_GPO_CMN Read Back Value$
$$pin_gpi_rd_cmn[7:0]$  $7$  $0$  $R0A394h$  $CMN Cache Control Debug Register 0$  $R$  $Vh$  $PIN_GPI_CMN Read Back Value$
$$ND$  $31$  $21$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$mem_line_sel1_cmn[4:0]$  $20$  $16$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $15$  $14$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$line_tag_sel_cmn[4:0]$  $13$  $9$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $Cache Control Debug Register$
$$line_tag_cmn[8:0]$  $8$  $0$  $R0A398h$  $CMN Cache Control Debug Register 1$  $R$  $Vh$  $Cache Control Debug Register$
$$ND$  $31$  $29$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$mem_line_sel0_cmn[4:0]$  $28$  $24$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$gpi_cmn[7:0]$  $23$  $16$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $GPI CMN$
$$ND$  $15$  $13$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel1_cmn[4:0]$  $12$  $8$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$ND$  $7$  $5$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$miss_line_sel0_cmn[4:0]$  $4$  $0$  $R0A39Ch$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $Cache Control Debug Register$
$$mcu_wdt_reset_cmn$  $31$  $31$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $MCU Watch Dog Timer RESET.$
$$ND$  $30$  $16$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$mcu_wdt_en_cmn$  $15$  $15$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $CMN MCU Watch Dog Timer Enable$
$$mcu_wdt_cnt_hi_cmn[14:0]$  $14$  $0$  $R0A3A0h$  $XDATA MEMORY CMN CHECKSUM Registers 0$  $RW$  $400h$  $CMN MCU Watch Dog Timer counter$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $R0A3A4h$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $R0A3A8h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $Xdata Memory CMN Checksum Readback$
$$ND$  $31$  $2$  $R0A3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $R0A3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $R0A3ACh$  $MCU ISR Register 2$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$ND$  $31$  $25$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_isr$  $24$  $24$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt$
$$ND$  $23$  $17$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_isr$  $16$  $16$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt$
$$ND$  $15$  $9$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr$  $8$  $8$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt$
$$ND$  $7$  $1$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr$  $0$  $0$  $R0A3B0h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt$
$$ND$  $31$  $25$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_mask$  $24$  $24$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt Mask$
$$ND$  $23$  $17$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_mask$  $16$  $16$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt Mask$
$$ND$  $15$  $9$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_mask$  $8$  $8$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Mask$
$$ND$  $7$  $1$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_mask$  $0$  $0$  $R0A3B4h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Mask$
$$ND$  $31$  $25$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_falling_isr_clear$  $24$  $24$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Falling Edge Interrupt Clear$
$$ND$  $23$  $17$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$sft_rst_cmn_chg_rising_isr_clear$  $16$  $16$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY Soft Reset CMN Change Rising Edge Interrupt Clear$
$$ND$  $15$  $9$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_ack_isr_clear$  $8$  $8$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $PHY MCU Remote Acknowledge Interrupt Clear$
$$ND$  $7$  $1$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$phy_mcu_remote_req_isr_clear$  $0$  $0$  $R0A3B8h$  $Pll Control Register 0$  $RW$  $0h$  $PHY MCU Remote Reqest Interrupt Clear$
$$ND$  $31$  $25$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel3$  $24$  $24$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $PLL3 RS Register Control Select $
$$ND$  $23$  $17$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel2$  $16$  $16$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $PLL2 RS Register Control Select $
$$ND$  $15$  $9$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel1$  $8$  $8$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $PLL1 RS Register Control Select $
$$ND$  $7$  $1$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$pll_rs_mcu_ctrl_sel0$  $0$  $0$  $R0A3BCh$  $Pll Control Register 1$  $RW$  $0h$  $PLL0 RS Register Control Select $
$$ND$  $31$  $25$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel3$  $24$  $24$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $PLL3 TS Register Control Select $
$$ND$  $23$  $17$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel2$  $16$  $16$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $PLL2 TS Register Control Select $
$$ND$  $15$  $9$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel1$  $8$  $8$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $PLL1 TS Register Control Select $
$$ND$  $7$  $1$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$pll_ts_mcu_ctrl_sel0$  $0$  $0$  $R0A3C0h$  $Pll Control Register 2$  $RW$  $0h$  $PLL0 TS Register Control Select $
$$ND$  $31$  $25$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane3$  $24$  $24$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 3$
$$ND$  $23$  $17$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane2$  $16$  $16$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 2$
$$ND$  $15$  $9$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane1$  $8$  $8$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 1$
$$ND$  $7$  $1$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$pll_tsrs_switch_lane0$  $0$  $0$  $R0A3C4h$  $Chip ID$  $RW$  $0h$  $Switch TS PLL and RS PLL For Lane 0$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$cid3[7:6]$  $15$  $14$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Process Node$
$$cid3[5:4]$  $13$  $12$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Foundry$
$$cid3[3:2]$  $11$  $10$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Chip Threshold$
$$cid3[1:0]$  $9$  $8$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Digital Threshold$
$$cid2[7:0]$  $7$  $0$  $R0A3F8h$  $_field description_$  $R$  $Vh$  $Main Revision$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$dig_id[7:0]$  $23$  $16$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Digital Revision$
$$ana_id[15:0]$  $15$  $0$  $R0A3FCh$  $Firmware Revision$  $R$  $Vh$  $Analog ID$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E600h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$ND$  $31$  $30$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$APTA_TRAIN_SIM_EN$  $29$  $29$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Dummy Local Control For Train Protocol Simulation Only$
$$ND$  $28$  $28$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$bypass_ctle_ctrl$  $27$  $27$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass RX CTLE Control For Test$
$$bypass_ph_ctrl$  $26$  $26$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Phase Control For Test$
$$skip_cdr_dfe_scheme$  $25$  $25$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Skip CDR DFE SCHEME For Simulation Faster$
$$force_cont_cal_skip$  $24$  $24$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Force Continuous Calibration To Skip.$
$$bypass_speed_table_load$  $23$  $23$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only$
$$bypass_xdat_init$  $22$  $22$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass XDATA Initialization By Firmware For Simulation Only$
$$bypass_power_on_delay$  $21$  $21$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay During Power Up For Simulation Only$
$$bypass_delay[2:0]$  $20$  $18$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Bypass Delay For Simulation Only$
$$power_up_simple_en$  $17$  $17$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Power Up Simple. For COSIM Use.$
$$ND$  $16$  $16$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$TRAIN_SIM_EN$  $13$  $13$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Train For Simulation Enable. For Simulation Only.$
$$fast_dfe_timer_en$  $12$  $12$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$ext_force_cal_done$  $11$  $11$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Externally Force Calibration Done, Use Pre-loaded Values$
$$FAST_POWER_ON_EN$  $10$  $10$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Fast Power On Enable. For Simulation Only.$
$$ND$  $9$  $9$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$CAL_DONE$  $8$  $8$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $Calibration Done.$
$$RX_CAL_DONE$  $7$  $7$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $RX Calibration Done.$
$$TX_CAL_DONE$  $6$  $6$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $TX Calibration Done.$
$$not_use_cmn_mcu$  $5$  $5$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Not To Use Common MCU To Control Common Register Control.$
$$ANA_CLK100M_125M_SEL$  $4$  $4$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ANA_CLK100M_125M_EN$  $3$  $3$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$ND$  $2$  $2$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$spd_cfg_sel[1:0]$  $1$  $0$  $R0E604h$  $Calibration Configuration 1$  $RW$  $0h$  $Speed Config Selection For Debug$
$$ND$  $31$  $31$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$txalign90_cal_ext_en$  $30$  $30$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Align90 Calibration External Enable$
$$tx_pll_cal_ext_en$  $29$  $29$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL Calibration External Enable$
$$rx_pll_cal_ext_en$  $28$  $28$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL Calibration External Enable$
$$sq_cal_ext_en$  $27$  $27$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Squelch Calibration External Enable$
$$process_cal_ext_en$  $26$  $26$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Process Calibration External Enable$
$$txdcc_cal_ext_en$  $25$  $25$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx DCC Calibration External Enable$
$$ND$  $24$  $24$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$vdd_cal_ext_en$  $23$  $23$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $VDD Calibration External Enable$
$$rximp_cal_ext_en$  $22$  $22$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Impedance Calibration External Enable$
$$tximp_cal_ext_en$  $21$  $21$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx Impedance Calibration External Enable$
$$sampler_cal_ext_en$  $20$  $20$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Sampler Calibration External Enable$
$$eom_align_cal_ext_en$  $19$  $19$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Alignment Calibration External Enable$
$$rxalign90_cal_ext_en$  $18$  $18$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Align90 Calibration External Enable$
$$rxdcc_eom_cal_ext_en$  $17$  $17$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC EOM Calibration External Enable$
$$rxdcc_data_cal_ext_en$  $16$  $16$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC Data Calibration External Enable$
$$rxdcc_dll_cal_ext_en$  $15$  $15$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DCC DLL Calibration External Enable$
$$rx_eom_cal_ext_en$  $14$  $14$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Calibration External Enable$
$$rx_pllvdda_cal_ext_en$  $13$  $13$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL VDDA Calibration External Enable$
$$rxdll_cal_ext_en$  $12$  $12$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx DLL Calibration External Enable$
$$pll_temp_cal_ext_en$  $11$  $11$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $PLL Temperature Calibration External Enable$
$$tx_plldcc_cal_ext_en$  $10$  $10$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL DCC Calibration External Enable$
$$rx_plldcc_cal_ext_en$  $9$  $9$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL DCC Calibration External Enable$
$$tx_pllvdda_cal_ext_en$  $8$  $8$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL VDDA Calibration External Enable$
$$txclk_vdd_cal_ext_en$  $7$  $7$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxClk VDD Calibration External Enable$
$$txdata_vdd_cal_ext_en$  $6$  $6$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TxDATA VDD Calibration External Enable$
$$txpre_vdd_cal_ext_en$  $5$  $5$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $TX Pre-Driver VDD Calibration External Enable$
$$rxdclk_vdd_cal_ext_en$  $4$  $4$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Data Clock VDD Calibration External Enable$
$$rxeomclk_vdd_cal_ext_en$  $3$  $3$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx EOM Clock VDD Calibration External Enable$
$$rxsmplr_vdd_cal_ext_en$  $2$  $2$  $R0E608h$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Sampler VDD Calibration External Enable$
$$rx_cal_ext_en$  $1$  $1$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Clock Power On Calibration Enable$
$$cal_start$  $0$  $0$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $Calbration Manual Start.$
$$txclk_vdd_cal_cont_en$  $31$  $31$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxClk VDD Calibration Continuous Enable$
$$txdata_vdd_cal_cont_en$  $30$  $30$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Enable$
$$txpre_vdd_cal_cont_en$  $29$  $29$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Enable$
$$rxdclk_vdd_cal_cont_en$  $28$  $28$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Enable$
$$rxeomclk_vdd_cal_cont_en$  $27$  $27$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Enable$
$$rxsmplr_vdd_cal_cont_en$  $26$  $26$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Enable$
$$rxdcc_data_cal_cont_en$  $25$  $25$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$rxdcc_eom_cal_cont_en$  $24$  $24$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC EOM Calibration Continuous Enable$
$$txdcc_cal_cont_en$  $23$  $23$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx DCC Calibration Continuous Enable$
$$ND$  $22$  $22$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$tx_plldcc_cal_cont_en$  $21$  $21$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Tx PLL DCC Calibration Continuous Mode Enable.$
$$rx_plldcc_cal_cont_en$  $20$  $20$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx PLL DCC Calibration Continuous Mode Enable.$
$$align90_cal_cont_en$  $19$  $19$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx Align90 Calibration  Continuous Enable$
$$eom_clk_cal_cont_en$  $18$  $18$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $EOM Clock Continuous Calibration Enable$
$$rxdll_cal_cont_en$  $17$  $17$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DLL Continuous Calibration Enable$
$$ND$  $16$  $16$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$rxdcc_dll_cal_cont_en$  $15$  $15$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $Rx DCC Center Calibration Continuous Enable$
$$pll_temp_cal_cont_en$  $14$  $14$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $1h$  $PLL Temperature Calibration Continuous Enable$
$$tx_pllamp_cal_cont_en$  $13$  $13$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Tx PLL AMP Calibration Continuous Mode Enable.$
$$rx_pllamp_cal_cont_en$  $12$  $12$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $Rx PLL AMP Calibration Continuous Mode Enable.$
$$ND$  $11$  $11$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E60Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$process_cal_pass$  $29$  $29$  $R0E610h$  $Calibration Configuration 2$  $R$  $Vh$  $Process Calibration Pass Indicator.$
$$process_cal_done$  $28$  $28$  $R0E610h$  $Calibration Configuration 2$  $R$  $Vh$  $Process Calibration Done.$
$$cal_process_result_sel$  $27$  $27$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Process Calibration Result Selection$
$$pllamp_cal_speedup_disable$  $26$  $26$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLLamp_Cal Speed Up For Debug.$
$$ND$  $25$  $24$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$fast_pll_mode$  $23$  $23$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Fast PLL Cal Mode For Debug.$
$$spdchg_fast_pll_mode[1:0]$  $22$  $21$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Speed Change Fast PLL Cal Mode 0/1/2 For Debug.$
$$tempc_step_ctrl[2:0]$  $20$  $18$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.$
$$tempc_dac_mode[1:0]$  $17$  $16$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $PLL Temperature Calibration Mode 0/1/2 For Debug.$
$$thold_sel2[7:0]$  $15$  $8$  $R0E610h$  $Calibration Configuration 2$  $RW$  $14h$  $PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time.$
$$tshrtr[7:0]$  $7$  $0$  $R0E610h$  $Calibration Configuration 3$  $RW$  $0h$  $PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.$
$$vcoamp_vth_freq[7:0]$  $31$  $24$  $R0E614h$  $Calibration Configuration 3$  $RW$  $0eh$  $PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.$
$$vcoamp_vth_amp[7:0]$  $23$  $16$  $R0E614h$  $Calibration Configuration 3$  $RW$  $05h$  $PLL VCO Amplitude Threshold For Initial PLL Amp Power On.$
$$vcoamp_vth_normal[7:0]$  $15$  $8$  $R0E614h$  $Calibration Configuration 3$  $RW$  $05h$  $PLL VCO Amplitude Threshold For Normal Mode.$
$$fbc_ratio[7:0]$  $7$  $0$  $R0E614h$  $Calibration Configuration 4$  $RW$  $2h$  $FBC Measure Time.$
$$pll_txvco_sf_icptat_sel[2:0]$  $31$  $29$  $R0E618h$  $Calibration Configuration 4$  $RW$  $4h$  $PLL Tx VCO ICP Selection For Debug$
$$tpllfreq4$  $28$  $28$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time4 For Debug.$
$$tpllfreq3[1:0]$  $27$  $26$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time3 For Debug$
$$tpllfreq2[1:0]$  $25$  $24$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time2  For Debug$
$$tpllfreq1[1:0]$  $23$  $22$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time1  For Debug$
$$tpllfreq0[1:0]$  $21$  $20$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLfreqcal Wait Time0  For Debug$
$$tpllamp0[1:0]$  $19$  $18$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLLampcal_En Wait Time  For Debug$
$$tpllamp1[1:0]$  $17$  $16$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $PLL Amp Cal Settle Time 0/1/2/3 For Debug$
$$ND$  $15$  $8$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $$
$$ref_freq_sel_fw[7:0]$  $7$  $0$  $R0E618h$  $Calibration Configuration 5$  $RW$  $7h$  $Reference Clock Frequency Selection For Debug $
$$vdd_cal_done_lane3_rd$  $31$  $31$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane3$
$$tximp_cal_done_lane3_rd$  $30$  $30$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane3$
$$power_on_seq_lane3_rd$  $29$  $29$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane3$
$$mcu_sync_lane3_rd$  $28$  $28$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Lane Synchronize For Lane3$
$$rximp_cal_done_lane3_rd$  $27$  $27$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane3$
$$cal_done_lane3_rd$  $26$  $26$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane3$
$$mcu_init_done_lane3_rd$  $25$  $25$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Init Done Lane3$
$$mcu_en_lane3_rd$  $24$  $24$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane3$
$$vdd_cal_done_lane2_rd$  $23$  $23$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane2$
$$tximp_cal_done_lane2_rd$  $22$  $22$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane2$
$$power_on_seq_lane2_rd$  $21$  $21$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane2$
$$mcu_sync_lane2_rd$  $20$  $20$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Lane Synchronize For Lane2$
$$rximp_cal_done_lane2_rd$  $19$  $19$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane2$
$$cal_done_lane2_rd$  $18$  $18$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane2$
$$mcu_init_done_lane2_rd$  $17$  $17$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Init  Done Lane2$
$$mcu_en_lane2_rd$  $16$  $16$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane2$
$$vdd_cal_done_lane1_rd$  $15$  $15$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane1$
$$tximp_cal_done_lane1_rd$  $14$  $14$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane1$
$$power_on_seq_lane1_rd$  $13$  $13$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane1$
$$mcu_sync_lane1_rd$  $12$  $12$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Lane Synchronize For Lane1$
$$rximp_cal_done_lane1_rd$  $11$  $11$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane1$
$$cal_done_lane1_rd$  $10$  $10$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane1$
$$mcu_init_done_lane1_rd$  $9$  $9$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Init  Done Lane1$
$$mcu_en_lane1_rd$  $8$  $8$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Enabled Lane1$
$$vdd_cal_done_lane0_rd$  $7$  $7$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $VDD Calibration Done Lane0$
$$tximp_cal_done_lane0_rd$  $6$  $6$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $TXIMP Calibration Done Lane0$
$$power_on_seq_lane0_rd$  $5$  $5$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Power On Sequence Lane0$
$$mcu_sync_lane0_rd$  $4$  $4$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Lane Synchronize For Lane0$
$$rximp_cal_done_lane0_rd$  $3$  $3$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $RXIMP Calibration Done Lane0$
$$cal_done_lane0_rd$  $2$  $2$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $Calibration Done Lane0$
$$mcu_init_done_lane0_rd$  $1$  $1$  $R0E61Ch$  $Calibration Configuration 5$  $R$  $Vh$  $MCU Init  Done Lane0$
$$mcu_en_lane0_rd$  $0$  $0$  $R0E61Ch$  $Calibration Threshold 1$  $R$  $Vh$  $MCU Enabled Lane0$
$$CAL_SQ_THRESH_IN[7:0]$  $31$  $24$  $R0E620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold.$
$$ND$  $23$  $16$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R0E620h$  $Calibration Result 0$  $RW$  $0h$  $$
$$CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]$  $31$  $24$  $R0E624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For R0.$
$$CAL_TEMPC_MUX_SEL_R0[7:0]$  $23$  $16$  $R0E624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For R0.$
$$CAL_TEMPC_DAC_SEL[7:0]$  $15$  $8$  $R0E624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result.$
$$ND$  $7$  $0$  $R0E624h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E628h$  $Config control$  $RW$  $1h$  $PCIE3 PIPE4 Interface Enable. $
$$ND$  $31$  $24$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$tsen_adc_single_diff_user_sel$  $17$  $17$  $R0E62Ch$  $Config control$  $RW$  $1h$  $Temperature Measurement single_ended/differential input User Select.$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $0$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$txclk_vdd_cal_cont_cur_load_en$  $31$  $31$  $R0E630h$  $Config control$  $RW$  $0h$  $TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdata_vdd_cal_cont_cur_load_en$  $30$  $30$  $R0E630h$  $Config control$  $RW$  $0h$  $TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txpre_vdd_cal_cont_cur_load_en$  $29$  $29$  $R0E630h$  $Config control$  $RW$  $0h$  $TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdclk_vdd_cal_cont_cur_load_en$  $28$  $28$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxeomclk_vdd_cal_cont_cur_load_en$  $27$  $27$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxsmplr_vdd_cal_cont_cur_load_en$  $26$  $26$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_data_cal_cont_cur_load_en$  $25$  $25$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_eom_cal_cont_cur_load_en$  $24$  $24$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_cal_cont_cur_load_en$  $23$  $23$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdcc_pdiv_cal_cont_cur_load_en$  $22$  $22$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$pllamp_cal_cont_cur_load_en$  $21$  $21$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$plldcc_cal_cont_cur_load_en$  $20$  $20$  $R0E630h$  $Config control$  $RW$  $0h$  $PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).$
$$align90_cal_cont_cur_load_en$  $19$  $19$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$eom_dll_cal_cont_cur_load_en$  $18$  $18$  $R0E630h$  $Config control$  $RW$  $0h$  $EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdll_cal_cont_cur_load_en$  $17$  $17$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$txdetect_cal_cont_cur_load_en$  $16$  $16$  $R0E630h$  $Config control$  $RW$  $0h$  $Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$rxdcc_dll_cal_cont_cur_load_en$  $15$  $15$  $R0E630h$  $Config control$  $RW$  $0h$  $Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)$
$$ND$  $14$  $14$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E630h$  $Calibration Configuration $  $RW$  $0h$  $$
$$txclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXCLK VDD Cal Continuous Step Size $
$$txdata_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXDATA VDD Cal Continuous Step Size $
$$txpre_vdd_cal_step_size[7:0]$  $15$  $8$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $TXPRE VDD Cal Continuous Step Size $
$$rxdclk_vdd_cal_step_size[7:0]$  $7$  $0$  $R0E634h$  $Calibration Configuration $  $RW$  $20h$  $RXDCLK VDD Cal Continuous Step Size $
$$rxeomclk_vdd_cal_step_size[7:0]$  $31$  $24$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXEOMCLK VDD Cal Continuous Step Size $
$$rxsmplr_vdd_cal_step_size[7:0]$  $23$  $16$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXSMPLR VDD Cal Continuous Step Size $
$$rxdcc_data_cal_step_size[7:0]$  $15$  $8$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC Data Cal Continuous Step Size $
$$rxdcc_eom_cal_step_size[7:0]$  $7$  $0$  $R0E638h$  $Calibration Configuration $  $RW$  $20h$  $RXDCC EOM Cal Continuous Step Size $
$$txdcc_cal_step_size[7:0]$  $31$  $24$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC CAl Continuous Step Size $
$$txdcc_pdiv_cal_step_size[7:0]$  $23$  $16$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $TXDCC PDIV Cal Continuous Step Size $
$$pllamp_cal_step_size[7:0]$  $15$  $8$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLAMP Cal Continuous Step Size $
$$plldcc_cal_step_size[7:0]$  $7$  $0$  $R0E63Ch$  $Calibration Configuration $  $RW$  $20h$  $PLLDCC Cal Continuous Step Size $
$$align90_cal_step_size[7:0]$  $31$  $24$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $ALIGN90 Cal Continuous Step Size $
$$eom_dll_cal_step_size[7:0]$  $23$  $16$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $EOM DLL Cal Continuous Step Size $
$$rxdll_cal_step_size[7:0]$  $15$  $8$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $RXDLL CAl Continuous Step Size $
$$txdetect_cal_step_size[7:0]$  $7$  $0$  $R0E640h$  $Calibration Configuration $  $RW$  $20h$  $TXDETECT Cal Continuous Step Size $
$$mcu_sync_dat_lane3[7:0]$  $31$  $24$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $Used For MCU Synchronization$
$$mcu_sync_dat_lane2[7:0]$  $23$  $16$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $Used For MCU Synchronization$
$$mcu_sync_dat_lane1[7:0]$  $15$  $8$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $Used For MCU Synchronization$
$$mcu_sync_dat_lane0[7:0]$  $7$  $0$  $R0E644h$  $Calibration Configuration $  $RW$  $0h$  $Used For MCU Synchronization$
$$ND$  $31$  $24$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$eom_align_cal_timeout_dis$  $12$  $12$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $EOM Align Calibration Timeout Disable.$
$$plldcc_cal_timeout$  $11$  $11$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLLDCC Calibration Timeout$
$$rx_pll_cal_timeout_dis$  $10$  $10$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TX PLL Calibration Timeout Disable.$
$$tx_pll_cal_timeout_dis$  $9$  $9$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RX PLL Calibration Timeout Disable.$
$$align90_cal_timeout_dis$  $8$  $8$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Align90 Calibration Timeout Disable.$
$$rximp_cal_timeout_dis$  $7$  $7$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Rx Impedance Calibration Timeout Disable.$
$$tximp_cal_timeout_dis$  $6$  $6$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $Tx Impedance Calibration Timeout Disable.$
$$plldcc_cal_timeout_dis$  $5$  $5$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $PLL DCC Calibration Timeout Disable$
$$txdcc_cal_timeout_dis$  $4$  $4$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Calibration Timeout Disable$
$$txdcc_pdiv_cal_timeout_dis$  $3$  $3$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $TXDCC Post-Divider Calibration Timeout Disable$
$$rxdcc_dll_cal_timeout_dis$  $2$  $2$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DLL Clock Calibration Timeout Disable$
$$rxdcc_data_cal_timeout_dis$  $1$  $1$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $RXDCC DATA Clock Calibration Timeout Disable$
$$rxdcc_eom_cal_timeout_dis$  $0$  $0$  $R0E648h$  $MCU Configuration $  $RW$  $0h$  $RXDCC EOM Clock Calibration Timeout Disable$
$$ND$  $31$  $24$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$master_mcu_sel[7:0]$  $7$  $0$  $R0E64Ch$  $Calibration Result 1$  $RW$  $0h$  $Master MCU Selection$
$$CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]$  $31$  $24$  $R0E650h$  $Calibration Result 1$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For Rate 1.$
$$CAL_TEMPC_MUX_SEL_R1[7:0]$  $23$  $16$  $R0E650h$  $Calibration Result 1$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For Rate 1.$
$$CAL_PROCESS_VALUE_LVT[7:0]$  $15$  $8$  $R0E650h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result LVT.$
$$CAL_PROCESS_VALUE_ULVT[7:0]$  $7$  $0$  $R0E650h$  $Loop Count Control$  $RW$  $0h$  $Process Calibration Result ULVT.$
$$ND$  $31$  $8$  $R0E658h$  $Loop Count Control$  $RW$  $0h$  $$
$$phase_tracking_loop_cnts[7:0]$  $7$  $0$  $R0E658h$  $MCU Configuration$  $RW$  $10h$  $Loop Number For Phase Tracking.$
$$ND$  $31$  $24$  $R0E65Ch$  $MCU Configuration$  $RW$  $0h$  $$
$$mcuclk_mc[7:0]$  $23$  $16$  $R0E65Ch$  $MCU Configuration$  $R$  $Vh$  $Common MCU CLK Calculation $
$$MCU_FREQ[15:0]$  $15$  $0$  $R0E65Ch$  $Calibration Threshold 1$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer $
$$CAL_PROC_TT2FF_RING2[7:0]$  $31$  $24$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring2.$
$$CAL_PROC_SUBSS_RING1[7:0]$  $23$  $16$  $R0E668h$  $Calibration Threshold 1$  $RW$  $dh$  $Process Threshold  SUBSS[4:0] For Ring1.$
$$CAL_PROC_SS2TT_RING1[7:0]$  $15$  $8$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring1.$
$$CAL_PROC_TT2FF_RING1[7:0]$  $7$  $0$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring1.$
$$CAL_PROC_SS2TT_RING3[7:0]$  $31$  $24$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $3h$  $Process Threshold  SS2TT[4:0] For Ring3.$
$$CAL_PROC_TT2FF_RING3[7:0]$  $23$  $16$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $3h$  $Process Threshold  TT2FF[4:0] For Ring3.$
$$CAL_PROC_SUBSS_RING2[7:0]$  $15$  $8$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring2.$
$$CAL_PROC_SS2TT_RING2[7:0]$  $7$  $0$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring2.$
$$CAL_PROC_SUBSS_RING4[7:0]$  $31$  $24$  $R0E670h$  $Calibration Threshold 1$  $RW$  $9h$  $Process Threshold  SUBSS[4:0] For Ring4.$
$$CAL_PROC_SS2TT_RING4[7:0]$  $23$  $16$  $R0E670h$  $Calibration Threshold 1$  $RW$  $2h$  $Process Threshold  SS2TT[4:0] For Ring4.$
$$CAL_PROC_TT2FF_RING4[7:0]$  $15$  $8$  $R0E670h$  $Calibration Threshold 1$  $RW$  $2h$  $Process Threshold  TT2FF[4:0] For Ring4.$
$$CAL_PROC_SUBSS_RING3[7:0]$  $7$  $0$  $R0E670h$  $Calibration Threshold 1$  $RW$  $bh$  $Process Threshold  SUBSS[4:0] For Ring3.$
$$CAL_PROC_TT2FF_RING6[7:0]$  $31$  $24$  $R0E674h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  TT2FF[4:0] For Ring6.$
$$CAL_PROC_SUBSS_RING5[7:0]$  $23$  $16$  $R0E674h$  $Calibration Threshold 1$  $RW$  $bh$  $Process Threshold  SUBSS[4:0] For Ring5.$
$$CAL_PROC_SS2TT_RING5[7:0]$  $15$  $8$  $R0E674h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring5.$
$$CAL_PROC_TT2FF_RING5[7:0]$  $7$  $0$  $R0E674h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring5.$
$$CAL_PROC_SS2TT_RING7[7:0]$  $31$  $24$  $R0E678h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  SS2TT[4:0] For Ring7.$
$$CAL_PROC_TT2FF_RING7[7:0]$  $23$  $16$  $R0E678h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  TT2FF[4:0] For Ring7.$
$$CAL_PROC_SUBSS_RING6[7:0]$  $15$  $8$  $R0E678h$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring6.$
$$CAL_PROC_SS2TT_RING6[7:0]$  $7$  $0$  $R0E678h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  SS2TT[4:0] For Ring6.$
$$CAL_PROC_SUBSS_RING8[7:0]$  $31$  $24$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $ah$  $Process Threshold  SUBSS[4:0] For Ring8.$
$$CAL_PROC_SS2TT_RING8[7:0]$  $23$  $16$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring8.$
$$CAL_PROC_TT2FF_RING8[7:0]$  $15$  $8$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring8.$
$$CAL_PROC_SUBSS_RING7[7:0]$  $7$  $0$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring7.$
$$CAL_PROC_TT2FF_RING10[7:0]$  $31$  $24$  $R0E680h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  TT2FF[4:0] For Ring10.$
$$CAL_PROC_SUBSS_RING9[7:0]$  $23$  $16$  $R0E680h$  $Calibration Threshold 1$  $RW$  $eh$  $Process Threshold  SUBSS[4:0] For Ring9.$
$$CAL_PROC_SS2TT_RING9[7:0]$  $15$  $8$  $R0E680h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  SS2TT[4:0] For Ring9.$
$$CAL_PROC_TT2FF_RING9[7:0]$  $7$  $0$  $R0E680h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  TT2FF[4:0] For Ring9.$
$$ND$  $31$  $24$  $R0E684h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E684h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$CAL_PROC_SUBSS_RING10[7:0]$  $15$  $8$  $R0E684h$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring10.$
$$CAL_PROC_SS2TT_RING10[7:0]$  $7$  $0$  $R0E684h$  $$  $RW$  $6h$  $Process Threshold  SS2TT[4:0] For Ring10.$
$$ND$  $31$  $8$  $R0E688h$  $$  $RW$  $0h$  $$
$$end_xdat_cmn[7:0]$  $7$  $0$  $R0E688h$  $$  $RW$  $aah$  $End Of Xdata Common For Firmware Only$
