

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Mon Jun 11 14:12:33 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|     10.88|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   21|    2|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+-----+-----+-----+-----+---------+
        |                     |           |  Latency  |  Interval | Pipeline|
        |       Instance      |   Module  | min | max | min | max |   Type  |
        +---------------------+-----------+-----+-----+-----+-----+---------+
        |grp_mem_write_fu_74  |mem_write  |   19|   19|   19|   19|   none  |
        |grp_mem_read_fu_96   |mem_read   |    2|    2|    2|    2|   none  |
        +---------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     118|    378|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    372|
|Register         |        -|      -|     240|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     358|    829|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+-------+-----+-----+
    |       Instance      |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+-----------+---------+-------+-----+-----+
    |grp_mem_read_fu_96   |mem_read   |        0|      0|    3|   30|
    |grp_mem_write_fu_74  |mem_write  |        0|      0|  115|  348|
    +---------------------+-----------+---------+-------+-----+-----+
    |Total                |           |        0|      0|  118|  378|
    +---------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_dest_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |in_V_keep_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_keep_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_last_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_strb_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_strb_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |in_V_user_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |out_V_keep_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_keep_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_strb_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_strb_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_V_user_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_V_user_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_dest_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_id_V_0_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |in_V_keep_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_strb_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |in_V_user_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |out_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_dest_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_id_V_1_state_cmp_full      |   icmp   |      0|  0|   1|           2|           1|
    |out_V_keep_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_strb_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |out_V_user_V_1_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_8_fu_118_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  79|          62|          47|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_data_out   |   9|          2|    1|          2|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_V_id_V_0_data_out     |   9|          2|    1|          2|
    |in_V_id_V_0_state        |  15|          3|    2|          6|
    |in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |in_V_keep_V_0_state      |  15|          3|    2|          6|
    |in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |in_V_last_V_0_state      |  15|          3|    2|          6|
    |in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |in_V_strb_V_0_state      |  15|          3|    2|          6|
    |in_V_user_V_0_data_out   |   9|          2|    1|          2|
    |in_V_user_V_0_state      |  15|          3|    2|          6|
    |out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_data_out    |   9|          2|    1|          2|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_data_out  |   9|          2|    1|          2|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 372|         77|  118|        267|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_grp_mem_read_fu_96_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_mem_write_fu_74_ap_start  |   1|   0|    1|          0|
    |in_V_data_V_0_payload_A              |  32|   0|   32|          0|
    |in_V_data_V_0_payload_B              |  32|   0|   32|          0|
    |in_V_data_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_data_V_0_state                  |   2|   0|    2|          0|
    |in_V_dest_V_0_payload_A              |   1|   0|    1|          0|
    |in_V_dest_V_0_payload_B              |   1|   0|    1|          0|
    |in_V_dest_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_dest_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_dest_V_0_state                  |   2|   0|    2|          0|
    |in_V_id_V_0_payload_A                |   1|   0|    1|          0|
    |in_V_id_V_0_payload_B                |   1|   0|    1|          0|
    |in_V_id_V_0_sel_rd                   |   1|   0|    1|          0|
    |in_V_id_V_0_sel_wr                   |   1|   0|    1|          0|
    |in_V_id_V_0_state                    |   2|   0|    2|          0|
    |in_V_keep_V_0_payload_A              |   4|   0|    4|          0|
    |in_V_keep_V_0_payload_B              |   4|   0|    4|          0|
    |in_V_keep_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_keep_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_keep_V_0_state                  |   2|   0|    2|          0|
    |in_V_last_V_0_payload_A              |   1|   0|    1|          0|
    |in_V_last_V_0_payload_B              |   1|   0|    1|          0|
    |in_V_last_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_last_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_last_V_0_state                  |   2|   0|    2|          0|
    |in_V_strb_V_0_payload_A              |   4|   0|    4|          0|
    |in_V_strb_V_0_payload_B              |   4|   0|    4|          0|
    |in_V_strb_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_strb_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_strb_V_0_state                  |   2|   0|    2|          0|
    |in_V_user_V_0_payload_A              |   1|   0|    1|          0|
    |in_V_user_V_0_payload_B              |   1|   0|    1|          0|
    |in_V_user_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_V_user_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_V_user_V_0_state                  |   2|   0|    2|          0|
    |out_V_data_V_1_payload_A             |  32|   0|   32|          0|
    |out_V_data_V_1_payload_B             |  32|   0|   32|          0|
    |out_V_data_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_data_V_1_state                 |   2|   0|    2|          0|
    |out_V_dest_V_1_payload_A             |   1|   0|    1|          0|
    |out_V_dest_V_1_payload_B             |   1|   0|    1|          0|
    |out_V_dest_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_dest_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_dest_V_1_state                 |   2|   0|    2|          0|
    |out_V_id_V_1_payload_A               |   1|   0|    1|          0|
    |out_V_id_V_1_payload_B               |   1|   0|    1|          0|
    |out_V_id_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_V_id_V_1_sel_wr                  |   1|   0|    1|          0|
    |out_V_id_V_1_state                   |   2|   0|    2|          0|
    |out_V_keep_V_1_payload_A             |   4|   0|    4|          0|
    |out_V_keep_V_1_payload_B             |   4|   0|    4|          0|
    |out_V_keep_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_keep_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_keep_V_1_state                 |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A             |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B             |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_last_V_1_state                 |   2|   0|    2|          0|
    |out_V_strb_V_1_payload_A             |   4|   0|    4|          0|
    |out_V_strb_V_1_payload_B             |   4|   0|    4|          0|
    |out_V_strb_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_strb_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_strb_V_1_state                 |   2|   0|    2|          0|
    |out_V_user_V_1_payload_A             |   1|   0|    1|          0|
    |out_V_user_V_1_payload_B             |   1|   0|    1|          0|
    |out_V_user_V_1_sel_rd                |   1|   0|    1|          0|
    |out_V_user_V_1_sel_wr                |   1|   0|    1|          0|
    |out_V_user_V_1_state                 |   2|   0|    2|          0|
    |tmp_1_reg_136                        |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 240|   0|  240|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   Block__proc   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   Block__proc   | return value |
|rw                        |  in |   32|   ap_none  |        rw       |    scalar    |
|in_r_TDATA                |  in |   32|    axis    |   in_V_data_V   |    pointer   |
|in_r_TVALID               |  in |    1|    axis    |   in_V_dest_V   |    pointer   |
|in_r_TREADY               | out |    1|    axis    |   in_V_dest_V   |    pointer   |
|in_r_TDEST                |  in |    1|    axis    |   in_V_dest_V   |    pointer   |
|in_r_TKEEP                |  in |    4|    axis    |   in_V_keep_V   |    pointer   |
|in_r_TSTRB                |  in |    4|    axis    |   in_V_strb_V   |    pointer   |
|in_r_TUSER                |  in |    1|    axis    |   in_V_user_V   |    pointer   |
|in_r_TLAST                |  in |    1|    axis    |   in_V_last_V   |    pointer   |
|in_r_TID                  |  in |    1|    axis    |    in_V_id_V    |    pointer   |
|out_r_TDATA               | out |   32|    axis    |   out_V_data_V  |    pointer   |
|out_r_TVALID              | out |    1|    axis    |   out_V_dest_V  |    pointer   |
|out_r_TREADY              |  in |    1|    axis    |   out_V_dest_V  |    pointer   |
|out_r_TDEST               | out |    1|    axis    |   out_V_dest_V  |    pointer   |
|out_r_TKEEP               | out |    4|    axis    |   out_V_keep_V  |    pointer   |
|out_r_TSTRB               | out |    4|    axis    |   out_V_strb_V  |    pointer   |
|out_r_TUSER               | out |    1|    axis    |   out_V_user_V  |    pointer   |
|out_r_TLAST               | out |    1|    axis    |   out_V_last_V  |    pointer   |
|out_r_TID                 | out |    1|    axis    |    out_V_id_V   |    pointer   |
|mask                      |  in |   32|   ap_none  |       mask      |    scalar    |
|test_init_arr_V_address0  | out |    3|  ap_memory | test_init_arr_V |     array    |
|test_init_arr_V_ce0       | out |    1|  ap_memory | test_init_arr_V |     array    |
|test_init_arr_V_q0        |  in |   32|  ap_memory | test_init_arr_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp_8)
	3  / (tmp_8)
2 --> 
	4  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.07ns
ST_1: empty (18)  [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %test_init_arr_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (19)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_dest_V, i1* %in_V_id_V, i1* %in_V_last_V, i1* %in_V_user_V, i4* %in_V_strb_V, i4* %in_V_keep_V, i32* %in_V_data_V, [5 x i8]* @p_str10441, i32 1, i32 1, [5 x i8]* @p_str10442, i32 0, i32 0, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436)

ST_1: StgValue_7 (20)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_dest_V, i1* %out_V_id_V, i1* %out_V_last_V, i1* %out_V_user_V, i4* %out_V_strb_V, i4* %out_V_keep_V, i32* %out_V_data_V, [5 x i8]* @p_str10441, i32 1, i32 1, [5 x i8]* @p_str10442, i32 0, i32 0, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436)

ST_1: mask_read (21)  [1/1] 0.00ns
newFuncRoot:3  %mask_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mask)

ST_1: rw_read (22)  [1/1] 0.00ns
newFuncRoot:4  %rw_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rw)

ST_1: tmp (23)  [1/1] 0.00ns  loc: mem.cpp:60
newFuncRoot:5  %tmp = trunc i32 %rw_read to i2

ST_1: tmp_8 (24)  [1/1] 2.07ns  loc: mem.cpp:60
newFuncRoot:6  %tmp_8 = icmp eq i2 %tmp, 0

ST_1: StgValue_12 (25)  [1/1] 0.00ns  loc: mem.cpp:60
newFuncRoot:7  br i1 %tmp_8, label %0, label %1

ST_1: StgValue_13 (27)  [2/2] 1.77ns  loc: mem.cpp:63
:0  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_1: StgValue_14 (28)  [2/2] 0.00ns  loc: mem.cpp:64
:1  call fastcc void @mem_write(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i32 %mask_read, [8 x i32]* %test_init_arr_V)

ST_1: tmp_1 (31)  [1/1] 0.00ns  loc: mem.cpp:66
:0  %tmp_1 = trunc i32 %rw_read to i1

ST_1: StgValue_16 (32)  [1/1] 0.00ns  loc: mem.cpp:66
:1  br i1 %tmp_1, label %2, label %._crit_edge

ST_1: StgValue_17 (34)  [2/2] 1.77ns  loc: mem.cpp:67
:0  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)


 <State 2>: 0.00ns
ST_2: StgValue_18 (27)  [1/2] 0.00ns  loc: mem.cpp:63
:0  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_2: StgValue_19 (28)  [1/2] 0.00ns  loc: mem.cpp:64
:1  call fastcc void @mem_write(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i32 %mask_read, [8 x i32]* %test_init_arr_V)

ST_2: StgValue_20 (29)  [1/1] 0.00ns  loc: mem.cpp:65
:2  br label %.ret.exitStub


 <State 3>: 0.00ns
ST_3: StgValue_21 (34)  [1/2] 0.00ns  loc: mem.cpp:67
:0  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_3: StgValue_22 (35)  [1/1] 0.00ns  loc: mem.cpp:67
:1  br label %._crit_edge

ST_3: StgValue_23 (37)  [1/1] 0.00ns
._crit_edge:0  br label %.ret.exitStub


 <State 4>: 0.00ns
ST_4: StgValue_24 (39)  [1/1] 0.00ns
.ret.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_init_arr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (specmemcore  ) [ 00000]
StgValue_6  (specinterface) [ 00000]
StgValue_7  (specinterface) [ 00000]
mask_read   (read         ) [ 00100]
rw_read     (read         ) [ 00000]
tmp         (trunc        ) [ 00000]
tmp_8       (icmp         ) [ 01000]
StgValue_12 (br           ) [ 00000]
tmp_1       (trunc        ) [ 01010]
StgValue_16 (br           ) [ 00000]
StgValue_18 (call         ) [ 00000]
StgValue_19 (call         ) [ 00000]
StgValue_20 (br           ) [ 00000]
StgValue_21 (call         ) [ 00000]
StgValue_22 (br           ) [ 00000]
StgValue_23 (br           ) [ 00000]
StgValue_24 (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rw">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rw"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mask">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="test_init_arr_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_init_arr_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10441"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10442"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10436"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_write"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="mask_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mask_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="rw_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rw_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_mem_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="0" index="3" bw="4" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="1" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="0" index="9" bw="32" slack="0"/>
<pin id="85" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_mem_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="1" slack="0"/>
<pin id="104" dir="0" index="7" bw="1" slack="0"/>
<pin id="105" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/1 StgValue_17/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_8_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="mask_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="54" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="54" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="86"><net_src comp="60" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="94"><net_src comp="62" pin="2"/><net_sink comp="74" pin=8"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="68" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="62" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="74" pin=8"/></net>

<net id="139"><net_src comp="124" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_data_V | {}
	Port: in_V_keep_V | {}
	Port: in_V_strb_V | {}
	Port: in_V_user_V | {}
	Port: in_V_last_V | {}
	Port: in_V_id_V | {}
	Port: in_V_dest_V | {}
	Port: out_V_data_V | {1 2 }
	Port: out_V_keep_V | {1 2 }
	Port: out_V_strb_V | {1 2 }
	Port: out_V_user_V | {1 2 }
	Port: out_V_last_V | {1 2 }
	Port: out_V_id_V | {1 2 }
	Port: out_V_dest_V | {1 2 }
	Port: test_init_arr_V | {}
 - Input state : 
	Port: Block__proc : rw | {1 }
	Port: Block__proc : in_V_data_V | {1 2 3 }
	Port: Block__proc : in_V_keep_V | {1 2 3 }
	Port: Block__proc : in_V_strb_V | {1 2 3 }
	Port: Block__proc : in_V_user_V | {1 2 3 }
	Port: Block__proc : in_V_last_V | {1 2 3 }
	Port: Block__proc : in_V_id_V | {1 2 3 }
	Port: Block__proc : in_V_dest_V | {1 2 3 }
	Port: Block__proc : out_V_data_V | {}
	Port: Block__proc : out_V_keep_V | {}
	Port: Block__proc : out_V_strb_V | {}
	Port: Block__proc : out_V_user_V | {}
	Port: Block__proc : out_V_last_V | {}
	Port: Block__proc : out_V_id_V | {}
	Port: Block__proc : out_V_dest_V | {}
	Port: Block__proc : mask | {1 }
	Port: Block__proc : test_init_arr_V | {1 2 }
  - Chain level:
	State 1
		tmp_8 : 1
		StgValue_12 : 2
		StgValue_16 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   call   |  grp_mem_write_fu_74 | 5.35275 |    92   |   122   |
|          |  grp_mem_read_fu_96  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   icmp   |     tmp_8_fu_118     |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|   read   | mask_read_read_fu_62 |    0    |    0    |    0    |
|          |  rw_read_read_fu_68  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |      tmp_fu_114      |    0    |    0    |    0    |
|          |     tmp_1_fu_124     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      | 5.35275 |    92   |   123   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|mask_read_reg_128|   32   |
|  tmp_1_reg_136  |    1   |
+-----------------+--------+
|      Total      |   33   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_mem_write_fu_74 |  p8  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   64   ||  1.769  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |   92   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   125  |   132  |
+-----------+--------+--------+--------+
