{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553850842950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553850842958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 10:14:02 2019 " "Processing started: Fri Mar 29 10:14:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553850842958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850842958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Botassium -c Botassium " "Command: quartus_map --read_settings_files=on --write_settings_files=off Botassium -c Botassium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850842958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553850843635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553850843635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clock CLOCK Botassium.sv(119) " "Verilog HDL Declaration information at Botassium.sv(119): object \"clock\" differs only in case from object \"CLOCK\" in the same scope" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553850855715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botassium.sv 1 1 " "Found 1 design units, including 1 entities, in source file botassium.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Botassium " "Found entity 1: Botassium" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_reduce.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_reduce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_reduce " "Found entity 1: clock_reduce" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laser_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file laser_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 laser_count " "Found entity 1: laser_count" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXD txd uartDynamixel.sv(16) " "Verilog HDL Declaration information at uartDynamixel.sv(16): object \"TXD\" differs only in case from object \"txd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553850855739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXD rxd uartDynamixel.sv(15) " "Verilog HDL Declaration information at uartDynamixel.sv(15): object \"RXD\" differs only in case from object \"rxd\" in the same scope" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553850855739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdynamixel.sv 5 5 " "Found 5 design units, including 5 entities, in source file uartdynamixel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Dynamixel " "Found entity 1: UART_Dynamixel" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855743 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_Dynamixel_TXD " "Found entity 2: UART_Dynamixel_TXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855743 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TX_BYTE " "Found entity 3: UART_TX_BYTE" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855743 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Dynamixel_RXD " "Found entity 4: UART_Dynamixel_RXD" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855743 ""} { "Info" "ISGN_ENTITY_NAME" "5 Baudrate_Generator " "Found entity 5: Baudrate_Generator" {  } { { "uartDynamixel.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_count " "Found entity 1: wheel_count" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wheel_odo.sv 1 1 " "Found 1 design units, including 1 entities, in source file wheel_odo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wheel_odo " "Found entity 1: wheel_odo" {  } { { "wheel_odo.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_odo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850855751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850855751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codeAL Botassium.sv(126) " "Verilog HDL Implicit Net warning at Botassium.sv(126): created implicit net for \"codeAL\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codeBL Botassium.sv(127) " "Verilog HDL Implicit Net warning at Botassium.sv(127): created implicit net for \"codeBL\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codeAR Botassium.sv(128) " "Verilog HDL Implicit Net warning at Botassium.sv(128): created implicit net for \"codeAR\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "codeBR Botassium.sv(129) " "Verilog HDL Implicit Net warning at Botassium.sv(129): created implicit net for \"codeBR\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Botassium " "Elaborating entity \"Botassium\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553850855807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reduce2 Botassium.sv(120) " "Verilog HDL or VHDL warning at Botassium.sv(120): object \"reduce2\" assigned a value but never read" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553850855815 "|Botassium"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Botassium.sv(183) " "Verilog HDL assignment warning at Botassium.sv(183): truncated value with size 32 to match size of target (8)" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553850855815 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Botassium.sv(79) " "Output port \"DRAM_ADDR\" at Botassium.sv(79) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Botassium.sv(80) " "Output port \"DRAM_BA\" at Botassium.sv(80) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM Botassium.sv(86) " "Output port \"DRAM_DQM\" at Botassium.sv(86) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Botassium.sv(81) " "Output port \"DRAM_CAS_N\" at Botassium.sv(81) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Botassium.sv(82) " "Output port \"DRAM_CKE\" at Botassium.sv(82) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Botassium.sv(83) " "Output port \"DRAM_CLK\" at Botassium.sv(83) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Botassium.sv(84) " "Output port \"DRAM_CS_N\" at Botassium.sv(84) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Botassium.sv(87) " "Output port \"DRAM_RAS_N\" at Botassium.sv(87) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Botassium.sv(88) " "Output port \"DRAM_WE_N\" at Botassium.sv(88) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N Botassium.sv(91) " "Output port \"G_SENSOR_CS_N\" at Botassium.sv(91) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Botassium.sv(93) " "Output port \"I2C_SCLK\" at Botassium.sv(93) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N Botassium.sv(97) " "Output port \"ADC_CS_N\" at Botassium.sv(97) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR Botassium.sv(98) " "Output port \"ADC_SADDR\" at Botassium.sv(98) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK Botassium.sv(99) " "Output port \"ADC_SCLK\" at Botassium.sv(99) has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553850855819 "|Botassium"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "Botassium.sv" "spi_slave_instance" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataR spi.sv(63) " "Verilog HDL or VHDL warning at spi.sv(63): object \"dataR\" assigned a value but never read" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/spi.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553850855871 "|Botassium|spi_slave:spi_slave_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 spi.sv(77) " "Verilog HDL assignment warning at spi.sv(77): truncated value with size 65 to match size of target (64)" {  } { { "spi.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/spi.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553850855871 "|Botassium|spi_slave:spi_slave_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_reduce clock_reduce:clock_reduce_3 " "Elaborating entity \"clock_reduce\" for hierarchy \"clock_reduce:clock_reduce_3\"" {  } { { "Botassium.sv" "clock_reduce_3" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wheel_count wheel_count:wheel_count_left " "Elaborating entity \"wheel_count\" for hierarchy \"wheel_count:wheel_count_left\"" {  } { { "Botassium.sv" "wheel_count_left" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_count laser_count:laser_count " "Elaborating entity \"laser_count\" for hierarchy \"laser_count:laser_count\"" {  } { { "Botassium.sv" "laser_count" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855923 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(48) " "Verilog HDL warning at laser_count.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 48 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1553850855927 "|Botassium|laser_count:laser_count"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "laser_count.sv(58) " "Verilog HDL warning at laser_count.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1553850855927 "|Botassium|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(80) " "Verilog HDL assignment warning at laser_count.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553850855927 "|Botassium|laser_count:laser_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 laser_count.sv(82) " "Verilog HDL assignment warning at laser_count.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553850855927 "|Botassium|laser_count:laser_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:gripper " "Elaborating entity \"stepper\" for hierarchy \"stepper:gripper\"" {  } { { "Botassium.sv" "gripper" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850855943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 stepper.sv(13) " "Verilog HDL assignment warning at stepper.sv(13): truncated value with size 32 to match size of target (27)" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553850855943 "|Botassium|stepper:gripper"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "spi_slave:spi_slave_instance\|mosiRAM_rtl_0 " "Inferred dual-clock RAM node \"spi_slave:spi_slave_instance\|mosiRAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1553850856411 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred RAM node \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1553850856411 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_slave:spi_slave_instance\|mosiRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_slave:spi_slave_instance\|mosiRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "spi_slave:spi_slave_instance\|misoRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"spi_slave:spi_slave_instance\|misoRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553850856631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1553850856631 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553850856631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi_slave_instance\|altsyncram:mosiRAM_rtl_0 " "Elaborated megafunction instantiation \"spi_slave:spi_slave_instance\|altsyncram:mosiRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850856939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi_slave_instance\|altsyncram:mosiRAM_rtl_0 " "Instantiated megafunction \"spi_slave:spi_slave_instance\|altsyncram:mosiRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850856939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553850856939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssc1 " "Found entity 1: altsyncram_ssc1" {  } { { "db/altsyncram_ssc1.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/altsyncram_ssc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850857007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850857007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Elaborated megafunction instantiation \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850857095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0 " "Instantiated megafunction \"spi_slave:spi_slave_instance\|altsyncram:misoRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553850857095 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553850857095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/altsyncram_vrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553850857167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850857167 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553850857487 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1553850857487 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[9\] " "bidirectional pin \"PI\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[11\] " "bidirectional pin \"PI\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[15\] " "bidirectional pin \"PI\[15\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[0\] " "bidirectional pin \"PI\[0\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[1\] " "bidirectional pin \"PI\[1\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[2\] " "bidirectional pin \"PI\[2\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[3\] " "bidirectional pin \"PI\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[4\] " "bidirectional pin \"PI\[4\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[5\] " "bidirectional pin \"PI\[5\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[6\] " "bidirectional pin \"PI\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[7\] " "bidirectional pin \"PI\[7\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[8\] " "bidirectional pin \"PI\[8\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[10\] " "bidirectional pin \"PI\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[12\] " "bidirectional pin \"PI\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[14\] " "bidirectional pin \"PI\[14\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[16\] " "bidirectional pin \"PI\[16\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[17\] " "bidirectional pin \"PI\[17\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[18\] " "bidirectional pin \"PI\[18\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[19\] " "bidirectional pin \"PI\[19\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[20\] " "bidirectional pin \"PI\[20\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[21\] " "bidirectional pin \"PI\[21\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[22\] " "bidirectional pin \"PI\[22\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[23\] " "bidirectional pin \"PI\[23\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[24\] " "bidirectional pin \"PI\[24\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[25\] " "bidirectional pin \"PI\[25\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[26\] " "bidirectional pin \"PI\[26\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[27\] " "bidirectional pin \"PI\[27\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[28\] " "bidirectional pin \"PI\[28\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[29\] " "bidirectional pin \"PI\[29\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[30\] " "bidirectional pin \"PI\[30\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[31\] " "bidirectional pin \"PI\[31\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[32\] " "bidirectional pin \"PI\[32\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[33\] " "bidirectional pin \"PI\[33\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553850857487 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553850857487 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] VCC pin " "The pin \"GPIO\[5\]\" is fed by VCC" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1553850857491 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1553850857491 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO\[5\]\" is moved to its source" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553850857491 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO\[7\]\" is moved to its source" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1553850857491 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1553850857491 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850857615 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850857615 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553850857615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553850857615 "|Botassium|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553850857615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553850857731 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553850858275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.map.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850858367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553850858599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553850858599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PI_IN\[0\] " "No output dependent on input pin \"PI_IN\[0\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|PI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PI_IN\[1\] " "No output dependent on input pin \"PI_IN\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|PI_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_IN\[1\] " "No output dependent on input pin \"GPIO_IN\[1\]\"" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553850858751 "|Botassium|GPIO_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553850858751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "821 " "Implemented 821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553850858755 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553850858755 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553850858755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "631 " "Implemented 631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553850858755 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553850858755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553850858755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553850858779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 10:14:18 2019 " "Processing ended: Fri Mar 29 10:14:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553850858779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553850858779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553850858779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553850858779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553850860365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553850860373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 10:14:19 2019 " "Processing started: Fri Mar 29 10:14:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553850860373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553850860373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Botassium -c Botassium " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Botassium -c Botassium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553850860373 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553850860709 ""}
{ "Info" "0" "" "Project  = Botassium" {  } {  } 0 0 "Project  = Botassium" 0 0 "Fitter" 0 0 1553850860709 ""}
{ "Info" "0" "" "Revision = Botassium" {  } {  } 0 0 "Revision = Botassium" 0 0 "Fitter" 0 0 1553850860709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553850860789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553850860789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Botassium EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Botassium\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553850860805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553850860869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553850860869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553850861085 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553850861105 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553850861558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553850861558 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553850861558 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553850861558 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 2295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553850861582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 2297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553850861582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 2299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553850861582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 2301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553850861582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553850861582 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553850861594 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553850861638 ""}
{ "Info" "ISTA_SDC_FOUND" "Botassium.sdc " "Reading SDC File: 'Botassium.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1553850862522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1553850862526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi_slave_instance\|altsyncram:mosiRAM_rtl_0\|altsyncram_ssc1:auto_generated\|ram_block1a0~portb_address_reg0 clock_reduce:clock_reduce_3\|clk_out " "Register spi_slave:spi_slave_instance\|altsyncram:mosiRAM_rtl_0\|altsyncram_ssc1:auto_generated\|ram_block1a0~portb_address_reg0 is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850862530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553850862530 "|Botassium|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850862530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553850862530 "|Botassium|wheel_count:wheel_count_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[8\] " "Node: GPIO\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|FallingEdge\[0\] GPIO\[8\] " "Register laser_count:laser_count\|FallingEdge\[0\] is being clocked by GPIO\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850862530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553850862530 "|Botassium|GPIO[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[1\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[1\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850862530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553850862530 "|Botassium|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850862530 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553850862530 "|Botassium|wheel_count:wheel_count_left|Atrue"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1553850862538 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1553850862538 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553850862538 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553850862538 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1553850862538 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1553850862538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_reduce:clock_reduce_3\|clk_out " "Destination node clock_reduce:clock_reduce_3\|clk_out" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv" 1 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_left\|Atrue " "Destination node wheel_count:wheel_count_left\|Atrue" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_right\|Atrue " "Destination node wheel_count:wheel_count_right\|Atrue" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "laser_count:laser_count\|Atrue " "Destination node laser_count:laser_count\|Atrue" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_left\|Btrue " "Destination node wheel_count:wheel_count_left\|Btrue" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_right\|Btrue " "Destination node wheel_count:wheel_count_right\|Btrue" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553850862614 ""}  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 67 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 2290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO\[8\]~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node GPIO\[8\]~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862614 ""}  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 2289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_reduce:clock_reduce_3\|clk_out  " "Automatically promoted node clock_reduce:clock_reduce_3\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_reduce:clock_reduce_3\|clk_out~0 " "Destination node clock_reduce:clock_reduce_3\|clk_out~0" {  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv" 1 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553850862614 ""}  } { { "clock_reduce.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv" 1 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wheel_count:wheel_count_left\|Atrue  " "Automatically promoted node wheel_count:wheel_count_left\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_left\|Atrue~0 " "Destination node wheel_count:wheel_count_left\|Atrue~0" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 1472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_left\|phase " "Destination node wheel_count:wheel_count_left\|phase" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553850862614 ""}  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wheel_count:wheel_count_right\|Atrue  " "Automatically promoted node wheel_count:wheel_count_right\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_right\|Atrue~0 " "Destination node wheel_count:wheel_count_right\|Atrue~0" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wheel_count:wheel_count_right\|phase " "Destination node wheel_count:wheel_count_right\|phase" {  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553850862614 ""}  } { { "wheel_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "laser_count:laser_count\|Atrue  " "Automatically promoted node laser_count:laser_count\|Atrue " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862614 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "laser_count:laser_count\|Atrue~0 " "Destination node laser_count:laser_count\|Atrue~0" {  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 1510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862614 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553850862614 ""}  } { { "laser_count.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stepper:gripper\|step  " "Automatically promoted node stepper:gripper\|step " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553850862618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO\[7\]~output " "Destination node GPIO\[7\]~output" {  } { { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 1660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper:gripper\|step~0 " "Destination node stepper:gripper\|step~0" {  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1553850862618 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1553850862618 ""}  } { { "stepper.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553850862618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553850862982 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553850862986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553850862986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553850862990 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553850862994 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553850862994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553850862994 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553850862998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553850863042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553850863046 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553850863046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553850863210 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553850863226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553850864130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553850864330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553850864366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553850864882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553850864882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553850865370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553850866523 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553850866523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553850866643 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1553850866643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553850866643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553850866643 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553850866811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553850866831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553850867119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553850867119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553850867539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553850868105 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 76 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 92 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 100 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 104 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI_IN\[0\] 3.3-V LVTTL A8 " "Pin PI_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI_IN\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI_IN\[1\] 3.3-V LVTTL B8 " "Pin PI_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI_IN\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[0\] 3.3-V LVTTL D3 " "Pin PI\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[1\] 3.3-V LVTTL C3 " "Pin PI\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[2\] 3.3-V LVTTL A2 " "Pin PI\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[3\] 3.3-V LVTTL A3 " "Pin PI\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[4\] 3.3-V LVTTL B3 " "Pin PI\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[5\] 3.3-V LVTTL B4 " "Pin PI\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[6\] 3.3-V LVTTL A4 " "Pin PI\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[7\] 3.3-V LVTTL B5 " "Pin PI\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[8\] 3.3-V LVTTL A5 " "Pin PI\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[10\] 3.3-V LVTTL B6 " "Pin PI\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[12\] 3.3-V LVTTL B7 " "Pin PI\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[14\] 3.3-V LVTTL A7 " "Pin PI\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[16\] 3.3-V LVTTL C8 " "Pin PI\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[17\] 3.3-V LVTTL E6 " "Pin PI\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[18\] 3.3-V LVTTL E7 " "Pin PI\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[19\] 3.3-V LVTTL D8 " "Pin PI\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[20\] 3.3-V LVTTL E8 " "Pin PI\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[21\] 3.3-V LVTTL F8 " "Pin PI\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[22\] 3.3-V LVTTL F9 " "Pin PI\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[23\] 3.3-V LVTTL E9 " "Pin PI\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[24\] 3.3-V LVTTL C9 " "Pin PI\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[25\] 3.3-V LVTTL D9 " "Pin PI\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[26\] 3.3-V LVTTL E11 " "Pin PI\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[27\] 3.3-V LVTTL E10 " "Pin PI\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[28\] 3.3-V LVTTL C11 " "Pin PI\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[29\] 3.3-V LVTTL B11 " "Pin PI\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[30\] 3.3-V LVTTL A12 " "Pin PI\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[31\] 3.3-V LVTTL D11 " "Pin PI\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[32\] 3.3-V LVTTL D12 " "Pin PI\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[33\] 3.3-V LVTTL B12 " "Pin PI\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL T13 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL R12 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL R11 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL P11 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL R10 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL N12 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL P9 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL N9 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL N11 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL L16 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL K16 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL R16 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL L15 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL P15 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL P16 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL R14 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL N16 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL N15 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL P14 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL L14 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL N14 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL M10 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL L13 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL J16 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL K15 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL J13 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL J14 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[9\] 3.3-V LVTTL D5 " "Pin PI\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[11\] 3.3-V LVTTL A6 " "Pin PI\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[13\] 3.3-V LVTTL D6 " "Pin PI\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[15\] 3.3-V LVTTL C6 " "Pin PI\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL F13 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL T15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL T14 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL R13 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL T12 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL T11 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL T10 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 67 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 73 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553850868547 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553850868547 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 85 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 103 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[0\] a permanently disabled " "Pin PI\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[1\] a permanently disabled " "Pin PI\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[2\] a permanently disabled " "Pin PI\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[3\] a permanently disabled " "Pin PI\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[4\] a permanently disabled " "Pin PI\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[5\] a permanently disabled " "Pin PI\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[6\] a permanently disabled " "Pin PI\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[7\] a permanently disabled " "Pin PI\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[8\] a permanently disabled " "Pin PI\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[10\] a permanently disabled " "Pin PI\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[12\] a permanently disabled " "Pin PI\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[14\] a permanently disabled " "Pin PI\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[16\] a permanently disabled " "Pin PI\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[17\] a permanently disabled " "Pin PI\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[18\] a permanently disabled " "Pin PI\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[19\] a permanently disabled " "Pin PI\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[20\] a permanently disabled " "Pin PI\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[21\] a permanently disabled " "Pin PI\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[22\] a permanently disabled " "Pin PI\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[23\] a permanently disabled " "Pin PI\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[24\] a permanently disabled " "Pin PI\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[25\] a permanently disabled " "Pin PI\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[26\] a permanently disabled " "Pin PI\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[27\] a permanently disabled " "Pin PI\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[28\] a permanently disabled " "Pin PI\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[29\] a permanently disabled " "Pin PI\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[30\] a permanently disabled " "Pin PI\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[31\] a permanently disabled " "Pin PI\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[32\] a permanently disabled " "Pin PI\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[33\] a permanently disabled " "Pin PI\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[9\] a permanently disabled " "Pin PI\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[9\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[11\] a permanently disabled " "Pin PI\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[11\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[15\] a permanently disabled " "Pin PI\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { PI[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[15\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Botassium.sv" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1553850868559 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1553850868559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.fit.smsg " "Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553850868723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5543 " "Peak virtual memory: 5543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553850869103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 10:14:29 2019 " "Processing ended: Fri Mar 29 10:14:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553850869103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553850869103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553850869103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553850869103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553850870607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553850870615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 10:14:30 2019 " "Processing started: Fri Mar 29 10:14:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553850870615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553850870615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Botassium -c Botassium " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Botassium -c Botassium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553850870615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553850871023 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553850871899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553850871939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553850872155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 10:14:32 2019 " "Processing ended: Fri Mar 29 10:14:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553850872155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553850872155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553850872155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553850872155 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553850872819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553850873651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553850873659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 10:14:33 2019 " "Processing started: Fri Mar 29 10:14:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553850873659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1553850873659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Botassium -c Botassium " "Command: quartus_sta Botassium -c Botassium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1553850873659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1553850873911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1553850874355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1553850874355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850874423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850874423 ""}
{ "Info" "ISTA_SDC_FOUND" "Botassium.sdc " "Reading SDC File: 'Botassium.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553850874671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1553850874675 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED\[0\]~reg0 clock_reduce:clock_reduce_3\|clk_out " "Register LED\[0\]~reg0 is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850874679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850874679 "|Botassium|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850874679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850874679 "|Botassium|wheel_count:wheel_count_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[8\] " "Node: GPIO\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|RisingEdge\[15\] GPIO\[8\] " "Register laser_count:laser_count\|RisingEdge\[15\] is being clocked by GPIO\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850874679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850874679 "|Botassium|GPIO[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[12\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[12\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850874679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850874679 "|Botassium|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850874679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850874679 "|Botassium|wheel_count:wheel_count_left|Atrue"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553850874683 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1553850874683 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1553850874695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.732 " "Worst-case setup slack is 14.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.732               0.000 CLOCK_50  " "   14.732               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850874715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLOCK_50  " "    0.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850874719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553850874723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553850874727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.487 " "Worst-case minimum pulse width slack is 9.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 CLOCK_50  " "    9.487               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850874731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850874731 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553850874771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553850874791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553850875286 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED\[0\]~reg0 clock_reduce:clock_reduce_3\|clk_out " "Register LED\[0\]~reg0 is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875334 "|Botassium|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875334 "|Botassium|wheel_count:wheel_count_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[8\] " "Node: GPIO\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|RisingEdge\[15\] GPIO\[8\] " "Register laser_count:laser_count\|RisingEdge\[15\] is being clocked by GPIO\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875334 "|Botassium|GPIO[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[12\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[12\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875334 "|Botassium|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875334 "|Botassium|wheel_count:wheel_count_left|Atrue"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553850875334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.259 " "Worst-case setup slack is 15.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.259               0.000 CLOCK_50  " "   15.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850875346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLOCK_50  " "    0.307               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850875350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553850875354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553850875358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.489 " "Worst-case minimum pulse width slack is 9.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.489               0.000 CLOCK_50  " "    9.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850875362 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553850875394 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_reduce:clock_reduce_3\|clk_out " "Node: clock_reduce:clock_reduce_3\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LED\[0\]~reg0 clock_reduce:clock_reduce_3\|clk_out " "Register LED\[0\]~reg0 is being clocked by clock_reduce:clock_reduce_3\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875486 "|Botassium|clock_reduce:clock_reduce_3|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_right\|Atrue " "Node: wheel_count:wheel_count_right\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_right\|counter\[0\] wheel_count:wheel_count_right\|Atrue " "Register wheel_count:wheel_count_right\|counter\[0\] is being clocked by wheel_count:wheel_count_right\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875486 "|Botassium|wheel_count:wheel_count_right|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[8\] " "Node: GPIO\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|RisingEdge\[15\] GPIO\[8\] " "Register laser_count:laser_count\|RisingEdge\[15\] is being clocked by GPIO\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875486 "|Botassium|GPIO[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "laser_count:laser_count\|Atrue " "Node: laser_count:laser_count\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register laser_count:laser_count\|counter\[12\] laser_count:laser_count\|Atrue " "Register laser_count:laser_count\|counter\[12\] is being clocked by laser_count:laser_count\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875486 "|Botassium|laser_count:laser_count|Atrue"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wheel_count:wheel_count_left\|Atrue " "Node: wheel_count:wheel_count_left\|Atrue was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wheel_count:wheel_count_left\|counter\[0\] wheel_count:wheel_count_left\|Atrue " "Register wheel_count:wheel_count_left\|counter\[0\] is being clocked by wheel_count:wheel_count_left\|Atrue" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1553850875486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1553850875486 "|Botassium|wheel_count:wheel_count_left|Atrue"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553850875486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.052 " "Worst-case setup slack is 17.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.052               0.000 CLOCK_50  " "   17.052               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850875494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CLOCK_50  " "    0.149               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850875502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553850875506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553850875510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.209 " "Worst-case minimum pulse width slack is 9.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.209               0.000 CLOCK_50  " "    9.209               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553850875510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553850875510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553850876069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553850876069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553850876141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 10:14:36 2019 " "Processing ended: Fri Mar 29 10:14:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553850876141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553850876141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553850876141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553850876141 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 203 s " "Quartus Prime Full Compilation was successful. 0 errors, 203 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553850876837 ""}
