always @(posedge clk) begin
    if (reset) begin
        q <= 4'd1;
    end else if (q == 4'd10) begin
        q <= 4'd1;
    end else begin
        q <= q + 1;
    end
end

endmodule