DPCUNIT_CLOCK_GATE_DISABLE,VAR_0
DPIOUNIT_CLOCK_GATE_DISABLE,VAR_1
DPLSUNIT_CLOCK_GATE_DISABLE,VAR_2
DPOUNIT_CLOCK_GATE_DISABLE,VAR_3
DPUNIT_PIPEA_GATE_DISABLE,VAR_4
DPUNIT_PIPEB_GATE_DISABLE,VAR_5
DSPCLK_GATE_D,VAR_6
REG_READ,FUNC_0
REG_WRITE,FUNC_1
udelay,FUNC_2
cdv_disable_intel_clock_gating,FUNC_3
dev,VAR_7
reg_value,VAR_8
