<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c64xx › include › mach › regs-syscon-power.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-syscon-power.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/plat-s3c64xx/include/plat/regs-syscon-power.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *      http://armlinux.simtec.co.uk/</span>
<span class="cm"> *      Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * S3C64XX - syscon power and sleep control registers</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __PLAT_S3C64XX_REGS_SYSCON_POWER_H</span>
<span class="cp">#define __PLAT_S3C64XX_REGS_SYSCON_POWER_H __FILE__</span>

<span class="cp">#define S3C64XX_PWR_CFG				S3C_SYSREG(0x804)</span>

<span class="cp">#define S3C64XX_PWRCFG_OSC_OTG_DISABLE		(1 &lt;&lt; 17)</span>
<span class="cp">#define S3C64XX_PWRCFG_MMC2_DISABLE		(1 &lt;&lt; 16)</span>
<span class="cp">#define S3C64XX_PWRCFG_MMC1_DISABLE		(1 &lt;&lt; 15)</span>
<span class="cp">#define S3C64XX_PWRCFG_MMC0_DISABLE		(1 &lt;&lt; 14)</span>
<span class="cp">#define S3C64XX_PWRCFG_HSI_DISABLE		(1 &lt;&lt; 13)</span>
<span class="cp">#define S3C64XX_PWRCFG_TS_DISABLE		(1 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_PWRCFG_RTC_TICK_DISABLE		(1 &lt;&lt; 11)</span>
<span class="cp">#define S3C64XX_PWRCFG_RTC_ALARM_DISABLE	(1 &lt;&lt; 10)</span>
<span class="cp">#define S3C64XX_PWRCFG_MSM_DISABLE		(1 &lt;&lt; 9)</span>
<span class="cp">#define S3C64XX_PWRCFG_KEY_DISABLE		(1 &lt;&lt; 8)</span>
<span class="cp">#define S3C64XX_PWRCFG_BATF_DISABLE		(1 &lt;&lt; 7)</span>

<span class="cp">#define S3C64XX_PWRCFG_CFG_WFI_MASK		(0x3 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_WFI_SHIFT		(5)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_WFI_IGNORE		(0x0 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_WFI_IDLE		(0x1 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_WFI_STOP		(0x2 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_WFI_SLEEP		(0x3 &lt;&lt; 5)</span>

<span class="cp">#define S3C64XX_PWRCFG_CFG_BATFLT_MASK		(0x3 &lt;&lt; 3)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_BATFLT_SHIFT		(3)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_BATFLT_IGNORE	(0x0 &lt;&lt; 3)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_BATFLT_IRQ		(0x1 &lt;&lt; 3)</span>
<span class="cp">#define S3C64XX_PWRCFG_CFG_BATFLT_SLEEP		(0x3 &lt;&lt; 3)</span>

<span class="cp">#define S3C64XX_PWRCFG_CFG_BAT_WAKE		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C64XX_PWRCFG_OSC27_EN			(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C64XX_EINT_MASK			S3C_SYSREG(0x808)</span>

<span class="cp">#define S3C64XX_NORMAL_CFG			S3C_SYSREG(0x810)</span>

<span class="cp">#define S3C64XX_NORMALCFG_IROM_ON		(1 &lt;&lt; 30)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_ETM_ON		(1 &lt;&lt; 16)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_S_ON		(1 &lt;&lt; 15)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_F_ON		(1 &lt;&lt; 14)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_P_ON		(1 &lt;&lt; 13)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_I_ON		(1 &lt;&lt; 12)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_G_ON		(1 &lt;&lt; 10)</span>
<span class="cp">#define S3C64XX_NORMALCFG_DOMAIN_V_ON		(1 &lt;&lt; 9)</span>

<span class="cp">#define S3C64XX_STOP_CFG			S3C_SYSREG(0x814)</span>

<span class="cp">#define S3C64XX_STOPCFG_MEMORY_ARM_ON		(1 &lt;&lt; 29)</span>
<span class="cp">#define S3C64XX_STOPCFG_TOP_MEMORY_ON		(1 &lt;&lt; 20)</span>
<span class="cp">#define S3C64XX_STOPCFG_ARM_LOGIC_ON		(1 &lt;&lt; 17)</span>
<span class="cp">#define S3C64XX_STOPCFG_TOP_LOGIC_ON		(1 &lt;&lt; 8)</span>
<span class="cp">#define S3C64XX_STOPCFG_OSC_EN			(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C64XX_SLEEP_CFG			S3C_SYSREG(0x818)</span>

<span class="cp">#define S3C64XX_SLEEPCFG_OSC_EN			(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C64XX_STOP_MEM_CFG			S3C_SYSREG(0x81c)</span>

<span class="cp">#define S3C64XX_STOPMEMCFG_MODEMIF_RETAIN	(1 &lt;&lt; 6)</span>
<span class="cp">#define S3C64XX_STOPMEMCFG_HOSTIF_RETAIN	(1 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_STOPMEMCFG_OTG_RETAIN		(1 &lt;&lt; 4)</span>
<span class="cp">#define S3C64XX_STOPMEMCFG_HSMCC_RETAIN		(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C64XX_STOPMEMCFG_IROM_RETAIN		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C64XX_STOPMEMCFG_IRDA_RETAIN		(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C64XX_STOPMEMCFG_NFCON_RETAIN		(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C64XX_OSC_STABLE			S3C_SYSREG(0x824)</span>
<span class="cp">#define S3C64XX_PWR_STABLE			S3C_SYSREG(0x828)</span>

<span class="cp">#define S3C64XX_WAKEUP_STAT			S3C_SYSREG(0x908)</span>

<span class="cp">#define S3C64XX_WAKEUPSTAT_MMC2			(1 &lt;&lt; 11)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_MMC1			(1 &lt;&lt; 10)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_MMC0			(1 &lt;&lt; 9)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_HSI			(1 &lt;&lt; 8)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_BATFLT		(1 &lt;&lt; 6)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_MSM			(1 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_KEY			(1 &lt;&lt; 4)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_TS			(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_RTC_TICK		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_RTC_ALARM		(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C64XX_WAKEUPSTAT_EINT			(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C64XX_BLK_PWR_STAT			S3C_SYSREG(0x90c)</span>

<span class="cp">#define S3C64XX_BLKPWRSTAT_G			(1 &lt;&lt; 7)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_ETM			(1 &lt;&lt; 6)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_S			(1 &lt;&lt; 5)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_F			(1 &lt;&lt; 4)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_P			(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_I			(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_V			(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C64XX_BLKPWRSTAT_TOP			(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C64XX_INFORM0				S3C_SYSREG(0xA00)</span>
<span class="cp">#define S3C64XX_INFORM1				S3C_SYSREG(0xA04)</span>
<span class="cp">#define S3C64XX_INFORM2				S3C_SYSREG(0xA08)</span>
<span class="cp">#define S3C64XX_INFORM3				S3C_SYSREG(0xA0C)</span>

<span class="cp">#endif </span><span class="cm">/* __PLAT_S3C64XX_REGS_SYSCON_POWER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
