{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559193547349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559193547365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 09:49:07 2019 " "Processing started: Thu May 30 09:49:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559193547365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193547365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193547365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559193547912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Found entity 1: register_32_bit" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder32 " "Found entity 1: decoder32" {  } { { "decoder32.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/decoder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../q1/ALU.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_32_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "../q1/adder_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/adder_32_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../q1/half_adder.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../q1/full_adder.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bit " "Found entity 1: adder_8_bit" {  } { { "../q1/adder_8_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/adder_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../q1/lpm_mux0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_inv0.v 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_inv0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Found entity 1: lpm_inv0" {  } { { "../q1/lpm_inv0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_and0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Found entity 1: lpm_and0" {  } { { "lpm_and0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_and0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193560988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193560988 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.v Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v " "File \"Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_inv0.v\" is a duplicate of already analyzed file \"Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_inv0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1559193561003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_inv0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193561003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_xor0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Found entity 1: lpm_xor0" {  } { { "lpm_xor0.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/lpm_xor0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193561019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193561019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/one_bit_left_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/one_bit_left_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_left_shifter " "Found entity 1: one_bit_left_shifter" {  } { { "../q1/one_bit_left_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/one_bit_left_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193561034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193561034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "../q1/lpm_mux1.v" "" { Text "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/lpm_mux1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193561066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193561066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/left_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/left_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "../q1/left_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/left_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193561081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193561081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/l_8_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw5/programming/hw3/designs/q1/l_8_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 l_8_shifter " "Found entity 1: l_8_shifter" {  } { { "../q1/l_8_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q1/l_8_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559193561097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193561097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_32_bit " "Elaborating entity \"register_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559193561129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[31\] GND " "Pin \"Out\[31\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[30\] GND " "Pin \"Out\[30\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[29\] GND " "Pin \"Out\[29\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[28\] GND " "Pin \"Out\[28\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[27\] GND " "Pin \"Out\[27\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[26\] GND " "Pin \"Out\[26\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[25\] GND " "Pin \"Out\[25\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[24\] GND " "Pin \"Out\[24\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[23\] GND " "Pin \"Out\[23\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[22\] GND " "Pin \"Out\[22\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[21\] GND " "Pin \"Out\[21\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[20\] GND " "Pin \"Out\[20\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[19\] GND " "Pin \"Out\[19\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[18\] GND " "Pin \"Out\[18\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[17\] GND " "Pin \"Out\[17\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[16\] GND " "Pin \"Out\[16\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[15\] GND " "Pin \"Out\[15\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[14\] GND " "Pin \"Out\[14\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[13\] GND " "Pin \"Out\[13\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[12\] GND " "Pin \"Out\[12\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[11\] GND " "Pin \"Out\[11\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[10\] GND " "Pin \"Out\[10\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[9\] GND " "Pin \"Out\[9\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[8\] GND " "Pin \"Out\[8\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[7\] GND " "Pin \"Out\[7\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[6\] GND " "Pin \"Out\[6\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[5\] GND " "Pin \"Out\[5\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[4\] GND " "Pin \"Out\[4\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[3\] GND " "Pin \"Out\[3\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[2\] GND " "Pin \"Out\[2\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[1\] GND " "Pin \"Out\[1\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[0\] GND " "Pin \"Out\[0\]\" is stuck at GND" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 432 608 240 "Out\[31..0\]" "" } { 144 368 456 160 "out\[31..0\]" "" } { 216 392 482 232 "out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559193561597 "|register_32_bit|Out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559193561597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559193561831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559193561831 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 160 -40 128 176 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 224 -48 120 240 "write_enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[31\] " "No output dependent on input pin \"data\[31\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[30\] " "No output dependent on input pin \"data\[30\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[29\] " "No output dependent on input pin \"data\[29\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[28\] " "No output dependent on input pin \"data\[28\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[27\] " "No output dependent on input pin \"data\[27\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[26\] " "No output dependent on input pin \"data\[26\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[25\] " "No output dependent on input pin \"data\[25\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[24\] " "No output dependent on input pin \"data\[24\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[23\] " "No output dependent on input pin \"data\[23\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[22\] " "No output dependent on input pin \"data\[22\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[21\] " "No output dependent on input pin \"data\[21\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[20\] " "No output dependent on input pin \"data\[20\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[19\] " "No output dependent on input pin \"data\[19\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[18\] " "No output dependent on input pin \"data\[18\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[17\] " "No output dependent on input pin \"data\[17\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[16\] " "No output dependent on input pin \"data\[16\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[15\] " "No output dependent on input pin \"data\[15\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[14\] " "No output dependent on input pin \"data\[14\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[13\] " "No output dependent on input pin \"data\[13\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[12\] " "No output dependent on input pin \"data\[12\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[11\] " "No output dependent on input pin \"data\[11\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[10\] " "No output dependent on input pin \"data\[10\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[9\] " "No output dependent on input pin \"data\[9\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[8\] " "No output dependent on input pin \"data\[8\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 72 -8 168 88 "data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "register_32_bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW5/programming/HW3/Designs/q2/register_32_bit.bdf" { { 112 -40 128 128 "clear" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559193561909 "|register_32_bit|clear"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559193561909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559193561909 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559193561909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559193561909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559193562003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 09:49:21 2019 " "Processing ended: Thu May 30 09:49:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559193562003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559193562003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559193562003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559193562003 ""}
