

================================================================
== Vitis HLS Report for 'mat_mul_hls'
================================================================
* Date:           Fri Oct 25 20:04:39 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mat_mul_hls
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   561945|   564217|  2.248 ms|  2.257 ms|  561946|  564218|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mat_mul_mac_fu_1156  |mat_mul_mac  |       78|       78|  0.312 us|  0.312 us|   79|   79|      yes|
        +-------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1         |   561944|   564216|  70243 ~ 70527|          -|          -|     8|        no|
        | + VITIS_LOOP_70_2        |      144|      428|       36 ~ 107|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_71_3      |       32|       32|              1|          -|          -|    32|        no|
        | + VITIS_LOOP_76_4        |    70096|    70096|           8762|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_78_5      |     2496|     2496|             78|          -|          -|    32|        no|
        |   +++ VITIS_LOOP_79_6    |        4|        4|              1|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_84_7      |       16|       16|              1|          -|          -|    16|        no|
        |  ++ VITIS_LOOP_76_4.3    |        8|        8|              2|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_76_4.4    |        8|        8|              2|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_91_8      |     5874|     5874|             89|          -|          -|    66|        no|
        |   +++ VITIS_LOOP_92_9    |        8|        8|              2|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_106_10    |       32|       32|              2|          -|          -|    16|        no|
        |  ++ VITIS_LOOP_117_11    |      320|      320|             80|          -|          -|     4|        no|
        |   +++ VITIS_LOOP_118_12  |        8|        8|              2|          -|          -|     4|        no|
        +--------------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     5466|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|     1|     2858|     3462|    0|
|Memory               |        2|     -|       32|       34|    0|
|Multiplexer          |        -|     -|        -|     2322|    -|
|Register             |        -|     -|     4210|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|     1|     7100|    11284|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------+---------+----+------+------+-----+
    |         Instance        |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U          |control_s_axi  |        0|   0|   533|   938|    0|
    |gmem_m_axi_U             |gmem_m_axi     |       30|   0|  1415|  1585|    0|
    |grp_mat_mul_mac_fu_1156  |mat_mul_mac    |        0|   1|   910|   939|    0|
    +-------------------------+---------------+---------+----+------+------+-----+
    |Total                    |               |       30|   1|  2858|  3462|    0|
    +-------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |block_a_U  |block_a_RAM_AUTO_1R1W  |        1|   0|   0|    0|  1024|    8|     1|         8192|
    |block_b_U  |block_a_RAM_AUTO_1R1W  |        1|   0|   0|    0|  1024|    8|     1|         8192|
    |block_c_U  |block_c_RAM_AUTO_1R1W  |        0|  16|  17|    0|    16|   16|     1|          256|
    |pe_U       |pe_RAM_AUTO_1R1W       |        0|  16|  17|    0|    16|   16|     1|          256|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        2|  32|  34|    0|  2080|   48|     4|        16896|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln106_fu_2166_p2      |         +|   0|  0|    12|           5|           1|
    |add_ln117_fu_2220_p2      |         +|   0|  0|    10|           3|           1|
    |add_ln118_fu_2292_p2      |         +|   0|  0|    10|           3|           1|
    |add_ln119_fu_2276_p2      |         +|   0|  0|    12|           4|           4|
    |add_ln69_fu_1297_p2       |         +|   0|  0|    12|           4|           1|
    |add_ln70_fu_1358_p2       |         +|   0|  0|    10|           3|           1|
    |add_ln71_fu_1389_p2       |         +|   0|  0|    13|           6|           1|
    |add_ln76_fu_2226_p2       |         +|   0|  0|    13|           6|           4|
    |add_ln77_fu_1454_p2       |         +|   0|  0|    12|           4|           1|
    |add_ln78_fu_1502_p2       |         +|   0|  0|    13|           6|           1|
    |add_ln79_1_fu_1555_p2     |         +|   0|  0|    13|           6|           6|
    |add_ln79_2_fu_1550_p2     |         +|   0|  0|    13|           6|           6|
    |add_ln79_fu_1610_p2       |         +|   0|  0|    10|           3|           1|
    |add_ln80_fu_1594_p2       |         +|   0|  0|    16|           9|           9|
    |add_ln84_fu_1646_p2       |         +|   0|  0|    12|           5|           1|
    |add_ln91_fu_1694_p2       |         +|   0|  0|    14|           7|           1|
    |add_ln92_fu_1726_p2       |         +|   0|  0|    10|           3|           1|
    |add_ln93_fu_1732_p2       |         +|   0|  0|    10|           3|           2|
    |add_ln94_fu_1774_p2       |         +|   0|  0|    17|          10|          10|
    |add_ln95_fu_1793_p2       |         +|   0|  0|    17|          10|          10|
    |empty_41_fu_1319_p2       |         +|   0|  0|    71|          64|          64|
    |empty_51_fu_1535_p2       |         +|   0|  0|    13|          64|          64|
    |empty_57_fu_1658_p2       |         +|   0|  0|    10|           3|           1|
    |empty_63_fu_1674_p2       |         +|   0|  0|    10|           3|           1|
    |empty_73_fu_2321_p2       |         +|   0|  0|    71|          64|          64|
    |tmp_fu_1530_p2            |         +|   0|  0|    13|          64|          64|
    |sub_ln94_fu_1765_p2       |         -|   0|  0|    15|           8|           8|
    |and_ln93_1_fu_1907_p2     |       and|   0|  0|     2|           1|           1|
    |and_ln93_fu_1808_p2       |       and|   0|  0|     2|           1|           1|
    |and_ln98_1_fu_1931_p2     |       and|   0|  0|     2|           1|           1|
    |and_ln98_2_fu_1945_p2     |       and|   0|  0|     2|           1|           1|
    |and_ln98_fu_1917_p2       |       and|   0|  0|     2|           1|           1|
    |ap_ext_blocking_cur_n     |       and|   0|  0|     2|           1|           1|
    |ap_ext_blocking_n         |       and|   0|  0|     2|           1|           1|
    |ap_int_blocking_n         |       and|   0|  0|     2|           1|           2|
    |ap_str_blocking_n         |       and|   0|  0|     2|           1|           2|
    |exitcond4013_fu_1652_p2   |      icmp|   0|  0|     9|           3|           4|
    |exitcond4114_fu_1668_p2   |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln106_fu_2160_p2     |      icmp|   0|  0|    10|           5|           6|
    |icmp_ln117_fu_2214_p2     |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln118_fu_2286_p2     |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln69_fu_1291_p2      |      icmp|   0|  0|     9|           4|           5|
    |icmp_ln70_fu_1352_p2      |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln71_fu_1383_p2      |      icmp|   0|  0|    10|           6|           7|
    |icmp_ln77_fu_1448_p2      |      icmp|   0|  0|     9|           4|           5|
    |icmp_ln78_fu_1496_p2      |      icmp|   0|  0|    10|           6|           7|
    |icmp_ln79_fu_1604_p2      |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln84_fu_1640_p2      |      icmp|   0|  0|    10|           5|           6|
    |icmp_ln91_fu_1688_p2      |      icmp|   0|  0|    10|           7|           7|
    |icmp_ln92_fu_1720_p2      |      icmp|   0|  0|     9|           3|           4|
    |icmp_ln93_1_fu_1759_p2    |      icmp|   0|  0|    10|           7|           7|
    |icmp_ln93_fu_1742_p2      |      icmp|   0|  0|    11|           8|           8|
    |icmp_ln94_1_fu_1825_p2    |      icmp|   0|  0|     8|           2|           1|
    |icmp_ln94_2_fu_1838_p2    |      icmp|   0|  0|     8|           2|           1|
    |icmp_ln94_fu_1812_p2      |      icmp|   0|  0|     8|           2|           3|
    |lshr_ln79_fu_1581_p2      |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_state1           |        or|   0|  0|     2|           1|           1|
    |or_ln98_1_fu_2069_p2      |        or|   0|  0|     2|           1|           1|
    |or_ln98_fu_2063_p2        |        or|   0|  0|     2|           1|           1|
    |buf_a_3_10_fu_1859_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_11_fu_1867_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_12_fu_1875_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_13_fu_1883_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_14_fu_1891_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_15_fu_1959_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_16_fu_1967_p3     |    select|   0|  0|     8|           1|           1|
    |buf_a_3_17_fu_1975_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_18_fu_1983_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_19_fu_1991_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_20_fu_1999_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_21_fu_2007_p3     |    select|   0|  0|     8|           1|           1|
    |buf_a_3_22_fu_2015_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_23_fu_2023_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_24_fu_2031_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_25_fu_2039_p3     |    select|   0|  0|     8|           1|           8|
    |buf_a_3_26_fu_2047_p3     |    select|   0|  0|     8|           1|           1|
    |buf_a_3_5_69_fu_1830_p3   |    select|   0|  0|     8|           1|           8|
    |buf_a_3_7_fu_1843_p3      |    select|   0|  0|     8|           1|           8|
    |buf_a_3_8_fu_1851_p3      |    select|   0|  0|     8|           1|           8|
    |buf_a_3_fu_1817_p3        |    select|   0|  0|     8|           1|           8|
    |buf_b_0_fu_2075_p3        |    select|   0|  0|     8|           1|           1|
    |buf_b_3_10_fu_2107_p3     |    select|   0|  0|     8|           1|           8|
    |buf_b_3_11_fu_2115_p3     |    select|   0|  0|     8|           1|           8|
    |buf_b_3_12_fu_2123_p3     |    select|   0|  0|     8|           1|           8|
    |buf_b_3_13_fu_2131_p3     |    select|   0|  0|     8|           1|           8|
    |buf_b_3_14_fu_2139_p3     |    select|   0|  0|     8|           1|           8|
    |buf_b_3_15_fu_2147_p3     |    select|   0|  0|     8|           1|           8|
    |buf_b_3_7_fu_2091_p3      |    select|   0|  0|     8|           1|           8|
    |buf_b_3_8_fu_2099_p3      |    select|   0|  0|     8|           1|           8|
    |buf_b_3_fu_2083_p3        |    select|   0|  0|     8|           1|           8|
    |select_ln93_4_fu_2055_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln93_fu_1899_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln98_1_fu_1937_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln98_2_fu_1951_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln98_fu_1923_p3    |    select|   0|  0|     8|           1|           8|
    |shl_ln117_2_fu_2330_p2    |       shl|   0|  0|  2171|         512|         512|
    |shl_ln117_fu_2180_p2      |       shl|   0|  0|   182|           8|          64|
    |xor_ln93_fu_1911_p2       |       xor|   0|  0|     2|           2|           1|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  5466|        1537|        1783|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------+------+-----------+-----+-----------+
    |         Name         |  LUT | Input Size| Bits| Total Bits|
    +----------------------+------+-----------+-----+-----------+
    |a_blk_fu_328          |     9|          2|    4|          8|
    |ap_NS_fsm             |  1668|        315|    1|        315|
    |ap_done               |     9|          2|    1|          2|
    |b_blk_reg_590         |     9|          2|    4|          8|
    |block_a_address0      |    14|          3|   10|         30|
    |block_b_address0      |    14|          3|   10|         30|
    |block_c_address0      |    14|          3|    4|         12|
    |buf_a_0_2_reg_673     |     9|          2|    8|         16|
    |buf_a_0_3_reg_754     |     9|          2|    8|         16|
    |buf_a_0_4_reg_982     |     9|          2|    8|         16|
    |buf_a_1_2_reg_663     |     9|          2|    8|         16|
    |buf_a_1_3_reg_734     |     9|          2|    8|         16|
    |buf_a_1_4_reg_971     |     9|          2|    8|         16|
    |buf_a_2_2_reg_653     |     9|          2|    8|         16|
    |buf_a_2_3_reg_714     |     9|          2|    8|         16|
    |buf_a_2_4_reg_960     |     9|          2|    8|         16|
    |buf_a_2_5_reg_1065    |     9|          2|    8|         16|
    |buf_a_3_2_54_reg_643  |     9|          2|    8|         16|
    |buf_a_3_3_59_reg_694  |     9|          2|    8|         16|
    |buf_a_3_4_reg_949     |     9|          2|    8|         16|
    |buf_a_3_5_reg_1053    |     9|          2|    8|         16|
    |buf_a_3_6_reg_1077    |     9|          2|    8|         16|
    |buf_a_3_9_reg_1089    |     9|          2|    8|         16|
    |buf_b_0_2_reg_804     |     9|          2|    8|         16|
    |buf_b_0_3_reg_885     |     9|          2|    8|         16|
    |buf_b_0_4_reg_938     |     9|          2|    8|         16|
    |buf_b_1_2_reg_794     |     9|          2|    8|         16|
    |buf_b_1_3_reg_865     |     9|          2|    8|         16|
    |buf_b_1_4_reg_927     |     9|          2|    8|         16|
    |buf_b_2_2_reg_784     |     9|          2|    8|         16|
    |buf_b_2_3_reg_845     |     9|          2|    8|         16|
    |buf_b_2_4_reg_916     |     9|          2|    8|         16|
    |buf_b_2_5_reg_1017    |     9|          2|    8|         16|
    |buf_b_3_2_60_reg_774  |     9|          2|    8|         16|
    |buf_b_3_3_65_reg_825  |     9|          2|    8|         16|
    |buf_b_3_4_66_reg_905  |     9|          2|    8|         16|
    |buf_b_3_5_reg_1005    |     9|          2|    8|         16|
    |buf_b_3_6_reg_1029    |     9|          2|    8|         16|
    |buf_b_3_9_reg_1041    |     9|          2|    8|         16|
    |col_1_reg_612         |     9|          2|    3|          6|
    |col_reg_560           |     9|          2|    6|         12|
    |empty_44_reg_550      |     9|          2|  512|       1024|
    |empty_55_reg_683      |     9|          2|    3|          6|
    |empty_61_reg_814      |     9|          2|    3|          6|
    |gmem_ARADDR           |    14|          3|   64|        192|
    |gmem_ARLEN            |    14|          3|   32|         96|
    |gmem_blk_n_AR         |     9|          2|    1|          2|
    |gmem_blk_n_AW         |     9|          2|    1|          2|
    |gmem_blk_n_B          |     9|          2|    1|          2|
    |gmem_blk_n_R          |     9|          2|    1|          2|
    |gmem_blk_n_W          |     9|          2|    1|          2|
    |i_1_reg_993           |     9|          2|    7|         14|
    |i_2_reg_1123          |     9|          2|    3|          6|
    |i_reg_632             |     9|          2|    5|         10|
    |indvars_iv1_reg_580   |     9|          2|    6|         12|
    |j_1_reg_1134          |     9|          2|    3|          6|
    |j_reg_1101            |     9|          2|    3|          6|
    |pe_address0           |    20|          4|    4|         16|
    |pe_ce0                |    14|          3|    1|          3|
    |pe_d0                 |    14|          3|   16|         48|
    |pe_we0                |    14|          3|    1|          3|
    |reg_num_reg_1112      |     9|          2|    5|         10|
    |row_1_reg_601         |     9|          2|    6|         12|
    |row_reg_527           |     9|          2|    3|          6|
    |shiftreg75_reg_623    |     9|          2|   32|         64|
    |shiftreg77_reg_571    |     9|          2|  256|        512|
    |shiftreg79_reg_539    |     9|          2|  256|        512|
    |shiftreg_reg_1145     |     9|          2|   64|        128|
    +----------------------+------+-----------+-----+-----------+
    |Total                 |  2322|        459| 1589|       3637|
    +----------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |a_blk_fu_328                          |    4|   0|    4|          0|
    |add_ln106_reg_2734                    |    5|   0|    5|          0|
    |add_ln117_reg_2772                    |    3|   0|    3|          0|
    |add_ln118_reg_2790                    |    3|   0|    3|          0|
    |add_ln69_reg_2445                     |    4|   0|    4|          0|
    |add_ln70_reg_2473                     |    3|   0|    3|          0|
    |add_ln77_reg_2533                     |    4|   0|    4|          0|
    |add_ln78_reg_2561                     |    6|   0|    6|          0|
    |add_ln79_1_reg_2571                   |    6|   0|    6|          0|
    |add_ln91_reg_2644                     |    7|   0|    7|          0|
    |add_ln92_reg_2659                     |    3|   0|    3|          0|
    |ap_CS_fsm                             |  314|   0|  314|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                 |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                 |    1|   0|    1|          0|
    |ap_rst_n_inv                          |    1|   0|    1|          0|
    |ap_rst_reg_1                          |    1|   0|    1|          0|
    |ap_rst_reg_2                          |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                 |    1|   0|    1|          0|
    |b_blk_reg_590                         |    4|   0|    4|          0|
    |buf_a_0_2_reg_673                     |    8|   0|    8|          0|
    |buf_a_0_3_reg_754                     |    8|   0|    8|          0|
    |buf_a_0_4_reg_982                     |    8|   0|    8|          0|
    |buf_a_1_2_reg_663                     |    8|   0|    8|          0|
    |buf_a_1_3_reg_734                     |    8|   0|    8|          0|
    |buf_a_1_4_reg_971                     |    8|   0|    8|          0|
    |buf_a_2_2_reg_653                     |    8|   0|    8|          0|
    |buf_a_2_3_reg_714                     |    8|   0|    8|          0|
    |buf_a_2_4_reg_960                     |    8|   0|    8|          0|
    |buf_a_2_5_reg_1065                    |    8|   0|    8|          0|
    |buf_a_3_0_fu_344                      |    8|   0|    8|          0|
    |buf_a_3_1_fu_332                      |    8|   0|    8|          0|
    |buf_a_3_2_54_reg_643                  |    8|   0|    8|          0|
    |buf_a_3_2_fu_336                      |    8|   0|    8|          0|
    |buf_a_3_3_59_reg_694                  |    8|   0|    8|          0|
    |buf_a_3_3_fu_340                      |    8|   0|    8|          0|
    |buf_a_3_4_reg_949                     |    8|   0|    8|          0|
    |buf_a_3_5_reg_1053                    |    8|   0|    8|          0|
    |buf_a_3_6_reg_1077                    |    8|   0|    8|          0|
    |buf_a_3_9_reg_1089                    |    8|   0|    8|          0|
    |buf_b_0_2_reg_804                     |    8|   0|    8|          0|
    |buf_b_0_3_reg_885                     |    8|   0|    8|          0|
    |buf_b_0_4_reg_938                     |    8|   0|    8|          0|
    |buf_b_1_2_reg_794                     |    8|   0|    8|          0|
    |buf_b_1_3_reg_865                     |    8|   0|    8|          0|
    |buf_b_1_4_reg_927                     |    8|   0|    8|          0|
    |buf_b_2_2_reg_784                     |    8|   0|    8|          0|
    |buf_b_2_3_reg_845                     |    8|   0|    8|          0|
    |buf_b_2_4_reg_916                     |    8|   0|    8|          0|
    |buf_b_2_5_reg_1017                    |    8|   0|    8|          0|
    |buf_b_3_1_fu_348                      |    8|   0|    8|          0|
    |buf_b_3_2_60_reg_774                  |    8|   0|    8|          0|
    |buf_b_3_2_fu_352                      |    8|   0|    8|          0|
    |buf_b_3_3_65_reg_825                  |    8|   0|    8|          0|
    |buf_b_3_3_fu_356                      |    8|   0|    8|          0|
    |buf_b_3_4_66_reg_905                  |    8|   0|    8|          0|
    |buf_b_3_4_fu_360                      |    8|   0|    8|          0|
    |buf_b_3_5_reg_1005                    |    8|   0|    8|          0|
    |buf_b_3_6_reg_1029                    |    8|   0|    8|          0|
    |buf_b_3_9_reg_1041                    |    8|   0|    8|          0|
    |col_1_reg_612                         |    3|   0|    3|          0|
    |col_reg_560                           |    6|   0|    6|          0|
    |empty_40_reg_2450                     |    3|   0|    3|          0|
    |empty_44_reg_550                      |  512|   0|  512|          0|
    |empty_47_reg_2538                     |    3|   0|    3|          0|
    |empty_55_reg_683                      |    3|   0|    3|          0|
    |empty_57_reg_2616                     |    3|   0|    3|          0|
    |empty_61_reg_814                      |    3|   0|    3|          0|
    |empty_63_reg_2627                     |    3|   0|    3|          0|
    |empty_reg_2437                        |    6|   0|    6|          0|
    |first_itr_reg_513                     |    1|   0|    1|          0|
    |gmem_addr_1_read_reg_2582             |  512|   0|  512|          0|
    |gmem_addr_read_reg_2478               |  512|   0|  512|          0|
    |gmem_addr_reg_2455                    |   64|   0|   64|          0|
    |grp_mat_mul_mac_fu_1156_ap_start_reg  |    1|   0|    1|          0|
    |i_1_reg_993                           |    7|   0|    7|          0|
    |i_2_reg_1123                          |    3|   0|    3|          0|
    |i_reg_632                             |    5|   0|    5|          0|
    |icmp_ln93_1_reg_2670                  |    1|   0|    1|          0|
    |icmp_ln93_reg_2664                    |    1|   0|    1|          0|
    |indvars_iv1_reg_580                   |    6|   0|    6|          0|
    |input_a_read_reg_2427                 |   64|   0|   64|          0|
    |input_b_read_reg_2422                 |   64|   0|   64|          0|
    |j_1_reg_1134                          |    3|   0|    3|          0|
    |j_reg_1101                            |    3|   0|    3|          0|
    |lshr_ln2_reg_2795                     |   48|   0|   48|          0|
    |output_c_read_reg_2417                |   64|   0|   64|          0|
    |p_cast124_reg_2543                    |    3|   0|   64|         61|
    |p_cast125_reg_2548                    |    3|   0|    6|          3|
    |reg_num_reg_1112                      |    5|   0|    5|          0|
    |row_1_reg_601                         |    6|   0|    6|          0|
    |row_reg_527                           |    3|   0|    3|          0|
    |shiftreg75_reg_623                    |   32|   0|   32|          0|
    |shiftreg77_reg_571                    |  256|   0|  256|          0|
    |shiftreg79_reg_539                    |  256|   0|  256|          0|
    |shiftreg_reg_1145                     |   64|   0|   64|          0|
    |shl_ln117_1_cast_reg_2754             |    6|   0|  512|        506|
    |shl_ln117_2_reg_2800                  |  512|   0|  512|          0|
    |shl_ln117_reg_2749                    |   64|   0|   64|          0|
    |tmp_15_cast_reg_2764                  |    2|   0|    4|          2|
    |trunc_ln103_reg_2686                  |    1|   0|    1|          0|
    |trunc_ln107_reg_2744                  |    4|   0|    4|          0|
    |trunc_ln119_reg_2759                  |    2|   0|    2|          0|
    |trunc_ln3_reg_2566                    |   58|   0|   58|          0|
    |trunc_ln68_reg_2432                   |    6|   0|    6|          0|
    |trunc_ln70_reg_2466                   |    1|   0|    1|          0|
    |trunc_ln8_reg_2805                    |   58|   0|   58|          0|
    |trunc_ln94_reg_2649                   |    2|   0|    2|          0|
    |zext_ln70_reg_2461                    |  256|   0|  512|        256|
    |zext_ln78_reg_2553                    |    6|   0|    9|          3|
    |zext_ln91_reg_2635                    |    7|   0|    8|          1|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 4210|   0| 5042|        832|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|   mat_mul_hls|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

