/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:18:48 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_MAU_0_0_H__
#define BCHP_VICE2_MAU_0_0_H__

/***************************************************************************
 *VICE2_MAU_0_0 - Memory Access Unit Registers
 ***************************************************************************/
#define BCHP_VICE2_MAU_0_0_FW_CONTROL            0x00701c00 /* [RW] MAU FW control */
#define BCHP_VICE2_MAU_0_0_CONFIG                0x00701c04 /* [DBRW] MAU configuration */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG           0x00701c08 /* [DBRW] DRAM configuration */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING          0x00701c0c /* [DBRW] DRAM image mapping register */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE          0x00701c10 /* [DBRW] Current and reference picture size */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET           0x00701c14 /* [DBRW] PFRI Budget control */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH    0x00701c18 /* [DBRW] PFRI Budget Threshold control */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0  0x00701c1c /* [DBRW] Luma DRAM base address for reference frame buffer 0 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1  0x00701c20 /* [DBRW] Luma DRAM base address for reference frame buffer 1 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2  0x00701c24 /* [DBRW] Luma DRAM base address for reference frame buffer 2 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3  0x00701c28 /* [DBRW] Luma DRAM base address for reference frame buffer 3 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4  0x00701c2c /* [DBRW] Luma DRAM base address for reference frame buffer 4 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5  0x00701c30 /* [DBRW] Luma DRAM base address for reference frame buffer 5 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6  0x00701c34 /* [DBRW] Luma DRAM base address for reference frame buffer 6 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7  0x00701c38 /* [DBRW] Luma DRAM base address for reference frame buffer 7 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8  0x00701c3c /* [DBRW] Luma DRAM base address for reference frame buffer 8 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9  0x00701c40 /* [DBRW] Luma DRAM base address for reference frame buffer 9 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10 0x00701c44 /* [DBRW] Luma DRAM base address for reference frame buffer 10 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11 0x00701c48 /* [DBRW] Luma DRAM base address for reference frame buffer 11 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12 0x00701c4c /* [DBRW] Luma DRAM base address for reference frame buffer 12 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13 0x00701c50 /* [DBRW] Luma DRAM base address for reference frame buffer 13 */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14 0x00701c54 /* [DBRW] Luma DRAM base address for reference frame buffer 14 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0 0x00701c58 /* [DBRW] Chroma DRAM base address for reference frame buffer 0 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1 0x00701c5c /* [DBRW] Chroma DRAM base address for reference frame buffer 1 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2 0x00701c60 /* [DBRW] Chroma DRAM base address for reference frame buffer 2 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3 0x00701c64 /* [DBRW] Chroma DRAM base address for reference frame buffer 3 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4 0x00701c68 /* [DBRW] Chroma DRAM base address for reference frame buffer 4 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5 0x00701c6c /* [DBRW] Chroma DRAM base address for reference frame buffer 5 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6 0x00701c70 /* [DBRW] Chroma DRAM base address for reference frame buffer 6 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7 0x00701c74 /* [DBRW] Chroma DRAM base address for reference frame buffer 7 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8 0x00701c78 /* [DBRW] Chroma DRAM base address for reference frame buffer 8 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9 0x00701c7c /* [DBRW] Chroma DRAM base address for reference frame buffer 9 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10 0x00701c80 /* [DBRW] Chroma DRAM base address for reference frame buffer 10 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11 0x00701c84 /* [DBRW] Chroma DRAM base address for reference frame buffer 11 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12 0x00701c88 /* [DBRW] Chroma DRAM base address for reference frame buffer 12 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13 0x00701c8c /* [DBRW] Chroma DRAM base address for reference frame buffer 13 */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14 0x00701c90 /* [DBRW] Chroma DRAM base address for reference frame buffer 14 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL         0x00701c94 /* [RW] MAU debug information select register */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1        0x00701c98 /* [RW] MAU debug information select register */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2        0x00701c9c /* [RW] MAU debig information select register */
#define BCHP_VICE2_MAU_0_0_SCRATCH               0x00701ca0 /* [RW] Scratch Register */
#define BCHP_VICE2_MAU_0_0_REG_STATUS            0x00701ca4 /* [RO] MAU shadow register status */
#define BCHP_VICE2_MAU_0_0_STATUS                0x00701ca8 /* [RO] MAU core status */
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS 0x00701cac /* [RO] FME budget status */
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS 0x00701cb0 /* [RO] MC budget status */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ 0x00701cb4 /* [RO] Status Register : Prediction Cache read count for current picture (FME Required Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT 0x00701cb8 /* [RO] Status Register : Prediction Cache read count for current picture (FME Optional Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA 0x00701cbc /* [RO] Status Register : Prediction Cache read count for current picture (MC Luma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA 0x00701cc0 /* [RO] Status Register : Prediction Cache read count for current picture (MC Chroma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR 0x00701cc4 /* [RO] Status Register : Prediction Cache write count for current picture */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ 0x00701cc8 /* [RO] Status Register : Prediction Cache hit count for current picture (FME Required Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT 0x00701ccc /* [RO] Status Register : Prediction Cache hit count for current picture (FME Optional Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA 0x00701cd0 /* [RO] Status Register : Prediction Cache hit count for current picture (MC Luma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA 0x00701cd4 /* [RO] Status Register : Prediction Cache hit count for current picture (MC Chroma Patch) */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME 0x00701cd8 /* [RO] Status Register : Optional patch flush count for FME */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC 0x00701cdc /* [RO] Status Register : Optional patch flush count for MC */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME 0x00701ce0 /* [RO] Status Register : Optional patch process count for FME */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC 0x00701ce4 /* [RO] Status Register : Optional patch process count for MC */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME 0x00701ce8 /* [RO] Status Register : Optional patch return count for FME */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC 0x00701cec /* [RO] Status Register : Optional patch return count for MC */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW 0x00701cf0 /* [RO] Status Register : Prediction Cache Tag Block overflow count for current picture */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT 0x00701cf4 /* [RO] Status Register : PFRI command group with different group length count for current picture */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0      0x00701cf8 /* [RO] MAU debug information data register 0 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1      0x00701cfc /* [RO] MAU debug information data register 1 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2      0x00701d00 /* [RO] MAU debug information data register 2 */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3      0x00701d04 /* [RO] MAU debug information data register 3 */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE     0x00701d08 /* [RW] MAU error status enable register */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR        0x00701d0c /* [WO] MAU error status enable register */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS            0x00701d10 /* [RO] MAU error status register */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR   0x00701d14 /* [RO] MAU debug completion FIFO internal pointer */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR 0x00701d18 /* [RW] MAU debug completion FIFO read address */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA 0x00701d1c /* [RO] MAU debug completion FIFO read data */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE   0x00701d20 /* [RO] MAU debug FME interface */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE    0x00701d24 /* [RO] MAU debug MC interface */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE 0x00701d28 /* [RO] MAU debug completion FIFO handshake status */

/***************************************************************************
 *FW_CONTROL - MAU FW control
 ***************************************************************************/
/* VICE2_MAU_0_0 :: FW_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_reserved0_MASK               0xfffffff8
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_reserved0_SHIFT              3

/* VICE2_MAU_0_0 :: FW_CONTROL :: FORCE_SHUTOFF [02:02] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_MASK           0x00000004
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_SHIFT          2
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_DEFAULT        0x00000000
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_DISABLE        0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_FORCE_SHUTOFF_ENABLE         1

/* VICE2_MAU_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_MASK               0x00000002
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_SHIFT              1
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_DEFAULT            0x00000000
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_NULL               0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_PIC_START_START              1

/* VICE2_MAU_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_MASK             0x00000001
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_SHIFT            0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT          0x00000000
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_NULL             0
#define BCHP_VICE2_MAU_0_0_FW_CONTROL_DONE_WR_REG_DONE             1

/***************************************************************************
 *CONFIG - MAU configuration
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_MASK                0x80000000
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_SHIFT               31
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT             0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_DISABLE             0
#define BCHP_VICE2_MAU_0_0_CONFIG_AUTO_SHUTOFF_ENABLE              1

/* VICE2_MAU_0_0 :: CONFIG :: reserved0 [30:16] */
#define BCHP_VICE2_MAU_0_0_CONFIG_reserved0_MASK                   0x7fff0000
#define BCHP_VICE2_MAU_0_0_CONFIG_reserved0_SHIFT                  16

/* VICE2_MAU_0_0 :: CONFIG :: DRAM_MAP [15:14] */
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_MASK                    0x0000c000
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_SHIFT                   14
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_DEFAULT                 0x00000000
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_PRIVATE_VICE2_DRAM_MAP0 0
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_PRIVATE_VICE2_DRAM_MAP1 1
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_STD_DRAM_MAP            2
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_MAP_RESERVED                3

/* VICE2_MAU_0_0 :: CONFIG :: PFRI_CMD_MAX_GROUP [13:08] */
#define BCHP_VICE2_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_MASK          0x00003f00
#define BCHP_VICE2_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_SHIFT         8
#define BCHP_VICE2_MAU_0_0_CONFIG_PFRI_CMD_MAX_GROUP_DEFAULT       0x00000018

/* VICE2_MAU_0_0 :: CONFIG :: PADDING_OPTION [07:07] */
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_MASK              0x00000080
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_SHIFT             7
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_DEFAULT           0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_PAD_ZEROS         0
#define BCHP_VICE2_MAU_0_0_CONFIG_PADDING_OPTION_REPLICATE_PIXELS  1

/* VICE2_MAU_0_0 :: CONFIG :: TB_OVERFLOW [06:06] */
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_MASK                 0x00000040
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_SHIFT                6
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_DEFAULT              0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_DISABLE              0
#define BCHP_VICE2_MAU_0_0_CONFIG_TB_OVERFLOW_ENABLE               1

/* VICE2_MAU_0_0 :: CONFIG :: WDOG_TIMER_MODE [05:04] */
#define BCHP_VICE2_MAU_0_0_CONFIG_WDOG_TIMER_MODE_MASK             0x00000030
#define BCHP_VICE2_MAU_0_0_CONFIG_WDOG_TIMER_MODE_SHIFT            4
#define BCHP_VICE2_MAU_0_0_CONFIG_WDOG_TIMER_MODE_DEFAULT          0x00000000

/* VICE2_MAU_0_0 :: CONFIG :: CHROMA_CACHE [03:03] */
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_MASK                0x00000008
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_SHIFT               3
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_DEFAULT             0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_DISABLE             0
#define BCHP_VICE2_MAU_0_0_CONFIG_CHROMA_CACHE_ENABLE              1

/* VICE2_MAU_0_0 :: CONFIG :: CACHE_FLUSH [02:02] */
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_MASK                 0x00000004
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_SHIFT                2
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_DEFAULT              0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_DISABLE              0
#define BCHP_VICE2_MAU_0_0_CONFIG_CACHE_FLUSH_ENABLE               1

/* VICE2_MAU_0_0 :: CONFIG :: LUMA_CACHE [01:01] */
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_MASK                  0x00000002
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_SHIFT                 1
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_DEFAULT               0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_DISABLE               0
#define BCHP_VICE2_MAU_0_0_CONFIG_LUMA_CACHE_ENABLE                1

/* VICE2_MAU_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [00:00] */
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK           0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT          0
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT        0x00000001
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_256      0
#define BCHP_VICE2_MAU_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_128      1

/***************************************************************************
 *DRAM_CONFIG - DRAM configuration
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DRAM_CONFIG :: reserved0 [31:09] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_reserved0_MASK              0xfffffe00
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_reserved0_SHIFT             9

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: THROTTLING_SELECT [08:08] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_THROTTLING_SELECT_MASK      0x00000100
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_THROTTLING_SELECT_SHIFT     8
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_THROTTLING_SELECT_DEFAULT   0x00000000

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: reserved1 [07:05] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_reserved1_MASK              0x000000e0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_reserved1_SHIFT             5

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: DRAM_WORD_SIZE [04:04] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_MASK         0x00000010
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_SHIFT        4
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_DEFAULT      0x00000001
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_GWord        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_WORD_SIZE_JWord        1

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: DRAM_BANK_TYPE [03:02] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_MASK         0x0000000c
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_SHIFT        2
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_DEFAULT      0x00000001
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_TYPE0        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_TYPE1        1
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_BANK_TYPE_TYPE2        2

/* VICE2_MAU_0_0 :: DRAM_CONFIG :: DRAM_PAGE_TYPE [01:00] */
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_MASK         0x00000003
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_SHIFT        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_DEFAULT      0x00000000
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE0        0
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE1        1
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE2        2
#define BCHP_VICE2_MAU_0_0_DRAM_CONFIG_DRAM_PAGE_TYPE_TYPE3        3

/***************************************************************************
 *DRAM_MAPPING - DRAM image mapping register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DRAM_MAPPING :: reserved0 [31:26] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved0_MASK             0xfc000000
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved0_SHIFT            26

/* VICE2_MAU_0_0 :: DRAM_MAPPING :: DRAM_NMBY_LUMA [25:16] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_MASK        0x03ff0000
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_SHIFT       16
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_LUMA_DEFAULT     0x00000000

/* VICE2_MAU_0_0 :: DRAM_MAPPING :: reserved1 [15:10] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved1_MASK             0x0000fc00
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_reserved1_SHIFT            10

/* VICE2_MAU_0_0 :: DRAM_MAPPING :: DRAM_NMBY_CHROMA [09:00] */
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_MASK      0x000003ff
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_SHIFT     0
#define BCHP_VICE2_MAU_0_0_DRAM_MAPPING_DRAM_NMBY_CHROMA_DEFAULT   0x00000000

/***************************************************************************
 *PICTURE_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved0_MASK             0xffff8000
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved0_SHIFT            15

/* VICE2_MAU_0_0 :: PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_HSIZE_MB_MASK              0x00007f00
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_HSIZE_MB_SHIFT             8
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_HSIZE_MB_DEFAULT           0x00000028

/* VICE2_MAU_0_0 :: PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved1_MASK             0x00000080
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_reserved1_SHIFT            7

/* VICE2_MAU_0_0 :: PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_VSIZE_MB_MASK              0x0000007f
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_VSIZE_MB_SHIFT             0
#define BCHP_VICE2_MAU_0_0_PICTURE_SIZE_VSIZE_MB_DEFAULT           0x0000001e

/***************************************************************************
 *PFRI_BUDGET - PFRI Budget control
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PFRI_BUDGET :: FME_MAX_PFRI_BUDGET [31:24] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_MAX_PFRI_BUDGET_MASK    0xff000000
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_MAX_PFRI_BUDGET_SHIFT   24
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_MAX_PFRI_BUDGET_DEFAULT 0x00000034

/* VICE2_MAU_0_0 :: PFRI_BUDGET :: FME_INIT_PFRI_BUDGET [23:16] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_INIT_PFRI_BUDGET_MASK   0x00ff0000
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_INIT_PFRI_BUDGET_SHIFT  16
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_FME_INIT_PFRI_BUDGET_DEFAULT 0x0000001a

/* VICE2_MAU_0_0 :: PFRI_BUDGET :: MC_MAX_PFRI_BUDGET [15:08] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_MAX_PFRI_BUDGET_MASK     0x0000ff00
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_MAX_PFRI_BUDGET_SHIFT    8
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_MAX_PFRI_BUDGET_DEFAULT  0x0000002c

/* VICE2_MAU_0_0 :: PFRI_BUDGET :: MC_INIT_PFRI_BUDGET [07:00] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_INIT_PFRI_BUDGET_MASK    0x000000ff
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_INIT_PFRI_BUDGET_SHIFT   0
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_MC_INIT_PFRI_BUDGET_DEFAULT 0x00000016

/***************************************************************************
 *PFRI_BUDGET_THRESH - PFRI Budget Threshold control
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PFRI_BUDGET_THRESH :: OVER_BUDGET_HIGH_THRESH [31:16] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_HIGH_THRESH_MASK 0xffff0000
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_HIGH_THRESH_SHIFT 16
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_HIGH_THRESH_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: PFRI_BUDGET_THRESH :: OVER_BUDGET_LOW_THRESH [15:00] */
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_LOW_THRESH_MASK 0x0000ffff
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_LOW_THRESH_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PFRI_BUDGET_THRESH_OVER_BUDGET_LOW_THRESH_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_0 - Luma DRAM base address for reference frame buffer 0
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_0 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_1 - Luma DRAM base address for reference frame buffer 1
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_1 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_2 - Luma DRAM base address for reference frame buffer 2
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_2 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_3 - Luma DRAM base address for reference frame buffer 3
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_3 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_4 - Luma DRAM base address for reference frame buffer 4
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_4 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_5 - Luma DRAM base address for reference frame buffer 5
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_5 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_6 - Luma DRAM base address for reference frame buffer 6
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_6 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_7 - Luma DRAM base address for reference frame buffer 7
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_7 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_8 - Luma DRAM base address for reference frame buffer 8
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_8 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_9 - Luma DRAM base address for reference frame buffer 9
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_9 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_10 - Luma DRAM base address for reference frame buffer 10
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_10 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_11 - Luma DRAM base address for reference frame buffer 11
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_11 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_12 - Luma DRAM base address for reference frame buffer 12
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_12 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_13 - Luma DRAM base address for reference frame buffer 13
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_13 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LUMA_DRAM_BASE_PIC_14 - Luma DRAM base address for reference frame buffer 14
 ***************************************************************************/
/* VICE2_MAU_0_0 :: LUMA_DRAM_BASE_PIC_14 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_LUMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_0 - Chroma DRAM base address for reference frame buffer 0
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_0 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_0_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_1 - Chroma DRAM base address for reference frame buffer 1
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_1 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_1_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_2 - Chroma DRAM base address for reference frame buffer 2
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_2 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_2_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_3 - Chroma DRAM base address for reference frame buffer 3
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_3 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_3_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_4 - Chroma DRAM base address for reference frame buffer 4
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_4 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_4_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_5 - Chroma DRAM base address for reference frame buffer 5
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_5 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_5_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_6 - Chroma DRAM base address for reference frame buffer 6
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_6 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_6_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_7 - Chroma DRAM base address for reference frame buffer 7
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_7 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_7_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_8 - Chroma DRAM base address for reference frame buffer 8
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_8 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_8_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_9 - Chroma DRAM base address for reference frame buffer 9
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_9 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_9_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_10 - Chroma DRAM base address for reference frame buffer 10
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_10 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_10_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_11 - Chroma DRAM base address for reference frame buffer 11
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_11 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_11_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_12 - Chroma DRAM base address for reference frame buffer 12
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_12 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_12_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_13 - Chroma DRAM base address for reference frame buffer 13
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_13 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_13_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CHROMA_DRAM_BASE_PIC_14 - Chroma DRAM base address for reference frame buffer 14
 ***************************************************************************/
/* VICE2_MAU_0_0 :: CHROMA_DRAM_BASE_PIC_14 :: PICTURE_BASE_ADDR [31:00] */
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_CHROMA_DRAM_BASE_PIC_14_PICTURE_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *MAU_DEBUG_SEL - MAU debug information select register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: reserved0 [31:29] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved0_MASK            0xe0000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved0_SHIFT           29

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: FME_OPT_PATCH_LIMIT_EN [28:28] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_MASK 0x10000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_SHIFT 28
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_EN_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: FME_OPT_PATCH_LIMIT [27:24] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_MASK  0x0f000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_SHIFT 24
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_FME_OPT_PATCH_LIMIT_DEFAULT 0x00000002

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: reserved1 [23:21] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved1_MASK            0x00e00000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved1_SHIFT           21

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: MC_OPT_PATCH_LIMIT_EN [20:20] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_MASK 0x00100000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_SHIFT 20
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_EN_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: MC_OPT_PATCH_LIMIT [19:16] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_MASK   0x000f0000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_SHIFT  16
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MC_OPT_PATCH_LIMIT_DEFAULT 0x00000002

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: reserved2 [15:11] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved2_MASK            0x0000f800
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_reserved2_SHIFT           11

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: OPT_PATCH_FULLY_RETURN_DISABLE [10:10] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_OPT_PATCH_FULLY_RETURN_DISABLE_MASK 0x00000400
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_OPT_PATCH_FULLY_RETURN_DISABLE_SHIFT 10
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_OPT_PATCH_FULLY_RETURN_DISABLE_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: ARB_POLICY_CHANGE_DISABLE [09:09] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE_MASK 0x00000200
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE_SHIFT 9
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_ARB_POLICY_CHANGE_DISABLE_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: CACHE_MONITOR_EN [08:08] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_MASK     0x00000100
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_SHIFT    8
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_DEFAULT  0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_DISABLE  0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_CACHE_MONITOR_EN_ENABLE   1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL :: MUX_SEL [07:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MUX_SEL_MASK              0x000000ff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MUX_SEL_SHIFT             0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL_MUX_SEL_DEFAULT           0x00000000

/***************************************************************************
 *MAU_DEBUG_SEL1 - MAU debug information select register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: reserved0 [31:17] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_reserved0_MASK           0xfffe0000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_reserved0_SHIFT          17

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: OVER_BUDGET_CTRL [16:16] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_MASK    0x00010000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_SHIFT   16
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_OVER_BUDGET_CTRL_ENABLE  1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: PFRI_OUTPUT_MAX_STALL [15:10] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_MASK 0x0000fc00
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_SHIFT 10
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_MAX_STALL_DEFAULT 0x00000000

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: PCACHE_WRITETHROUGH_DISABLE [09:09] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_MASK 0x00000200
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_SHIFT 9
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_DEFAULT 0x00000001
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PCACHE_WRITETHROUGH_DISABLE_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: PFRI_OUTPUT_CONTROL_DISABLE [08:08] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_MASK 0x00000100
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_SHIFT 8
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_DEFAULT 0x00000000
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_DISABLE 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_PFRI_OUTPUT_CONTROL_DISABLE_ENABLE 1

/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL1 :: MUX_SEL_FOR_CMD_GROUP_CNT [07:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_MASK 0x000000ff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL1_MUX_SEL_FOR_CMD_GROUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *MAU_DEBUG_SEL2 - MAU debig information select register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_SEL2 :: DEBUG_MONITOR_SEL [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2_DEBUG_MONITOR_SEL_MASK   0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2_DEBUG_MONITOR_SEL_SHIFT  0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_SEL2_DEBUG_MONITOR_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_MAU_0_0_SCRATCH_VALUE_MASK                      0xffffffff
#define BCHP_VICE2_MAU_0_0_SCRATCH_VALUE_SHIFT                     0
#define BCHP_VICE2_MAU_0_0_SCRATCH_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *REG_STATUS - MAU shadow register status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_MAU_0_0_REG_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_MAU_0_0_REG_STATUS_reserved0_SHIFT              1

/* VICE2_MAU_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_MASK             0x00000001
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_SHIFT            0
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_DEFAULT          0x00000001
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_WAIT             0
#define BCHP_VICE2_MAU_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE        1

/***************************************************************************
 *STATUS - MAU core status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_MAU_0_0_STATUS_reserved0_MASK                   0xfffffffe
#define BCHP_VICE2_MAU_0_0_STATUS_reserved0_SHIFT                  1

/* VICE2_MAU_0_0 :: STATUS :: MAU_STATUS [00:00] */
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_MASK                  0x00000001
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_SHIFT                 0
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_DEFAULT               0x00000000
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_IDLE                  0
#define BCHP_VICE2_MAU_0_0_STATUS_MAU_STATUS_BUSY                  1

/***************************************************************************
 *FME_PFRI_BUDGET_STATUS - FME budget status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: FME_PFRI_BUDGET_STATUS :: FME_PFRI_BUDGET_COUNTER [31:00] */
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS_FME_PFRI_BUDGET_COUNTER_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS_FME_PFRI_BUDGET_COUNTER_SHIFT 0
#define BCHP_VICE2_MAU_0_0_FME_PFRI_BUDGET_STATUS_FME_PFRI_BUDGET_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *MC_PFRI_BUDGET_STATUS - MC budget status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MC_PFRI_BUDGET_STATUS :: MC_PFRI_BUDGET_COUNTER [31:00] */
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS_MC_PFRI_BUDGET_COUNTER_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS_MC_PFRI_BUDGET_COUNTER_SHIFT 0
#define BCHP_VICE2_MAU_0_0_MC_PFRI_BUDGET_STATUS_MC_PFRI_BUDGET_COUNTER_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_FME_REQ - Status Register : Prediction Cache read count for current picture (FME Required Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_FME_REQ :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_REQ_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_FME_OPT - Status Register : Prediction Cache read count for current picture (FME Optional Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_FME_OPT :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_FME_OPT_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_MC_LUMA - Status Register : Prediction Cache read count for current picture (MC Luma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_MC_LUMA :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_LUMA_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_RD_MC_CHROMA - Status Register : Prediction Cache read count for current picture (MC Chroma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_RD_MC_CHROMA :: PERFORMANCE_LOG_CACHE_RD [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA_PERFORMANCE_LOG_CACHE_RD_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA_PERFORMANCE_LOG_CACHE_RD_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_RD_MC_CHROMA_PERFORMANCE_LOG_CACHE_RD_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_WR - Status Register : Prediction Cache write count for current picture
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_WR :: PERFORMANCE_LOG_CACHE_WR [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR_PERFORMANCE_LOG_CACHE_WR_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR_PERFORMANCE_LOG_CACHE_WR_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_WR_PERFORMANCE_LOG_CACHE_WR_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_FME_REQ - Status Register : Prediction Cache hit count for current picture (FME Required Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_FME_REQ :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_REQ_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_FME_OPT - Status Register : Prediction Cache hit count for current picture (FME Optional Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_FME_OPT :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_FME_OPT_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_MC_LUMA - Status Register : Prediction Cache hit count for current picture (MC Luma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_MC_LUMA :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_LUMA_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA - Status Register : Prediction Cache hit count for current picture (MC Chroma Patch)
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA :: PERFORMANCE_LOG_CACHE_HIT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_PERFORMANCE_LOG_CACHE_HIT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_PERFORMANCE_LOG_CACHE_HIT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_CACHE_HIT_MC_CHROMA_PERFORMANCE_LOG_CACHE_HIT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME - Status Register : Optional patch flush count for FME
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC - Status Register : Optional patch flush count for MC
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC :: PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_FLUSH_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME - Status Register : Optional patch process count for FME
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC - Status Register : Optional patch process count for MC
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC :: PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_PROC_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME - Status Register : Optional patch return count for FME
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_FME_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC - Status Register : Optional patch return count for MC
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC :: PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_MC_PERFORMANCE_LOG_OPT_PATCH_RETURN_CLIENT_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_TB_OVERFLOW - Status Register : Prediction Cache Tag Block overflow count for current picture
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_TB_OVERFLOW :: reserved0 [31:16] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_reserved0_MASK 0xffff0000
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_reserved0_SHIFT 16

/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_TB_OVERFLOW :: PERFORMANCE_LOG_TB_OVERFLOW [15:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_PERFORMANCE_LOG_TB_OVERFLOW_MASK 0x0000ffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_PERFORMANCE_LOG_TB_OVERFLOW_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_TB_OVERFLOW_PERFORMANCE_LOG_TB_OVERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT - Status Register : PFRI command group with different group length count for current picture
 ***************************************************************************/
/* VICE2_MAU_0_0 :: PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT :: PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT [31:00] */
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_SHIFT 0
#define BCHP_VICE2_MAU_0_0_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_PERFORMANCE_LOG_PFRI_CMD_GROUP_CNT_DEFAULT 0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_0 - MAU debug information data register 0
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_0 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_0_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_1 - MAU debug information data register 1
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_1 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_1_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_2 - MAU debug information data register 2
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_2 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_2_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *MAU_DEBUG_INFO_3 - MAU debug information data register 3
 ***************************************************************************/
/* VICE2_MAU_0_0 :: MAU_DEBUG_INFO_3 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3_DEBUG_INFO_MASK        0xffffffff
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3_DEBUG_INFO_SHIFT       0
#define BCHP_VICE2_MAU_0_0_MAU_DEBUG_INFO_3_DEBUG_INFO_DEFAULT     0x00000000

/***************************************************************************
 *ERR_STATUS_ENABLE - MAU error status enable register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: ERR_STATUS_ENABLE :: ERR_STATUS_ENABLE [31:00] */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_MASK 0xffffffff
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_SHIFT 0
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_DEFAULT 0xffffffff

/***************************************************************************
 *ERR_STATUS_CLR - MAU error status enable register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: ERR_STATUS_CLR :: ERR_STATUS_CLR [31:00] */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_MASK      0xffffffff
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_SHIFT     0
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_DEFAULT   0x00000000

/***************************************************************************
 *ERR_STATUS - MAU error status register
 ***************************************************************************/
/* VICE2_MAU_0_0 :: ERR_STATUS :: ERR_STATUS [31:00] */
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ERR_STATUS_MASK              0xffffffff
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ERR_STATUS_SHIFT             0
#define BCHP_VICE2_MAU_0_0_ERR_STATUS_ERR_STATUS_DEFAULT           0x00000000

/***************************************************************************
 *DEBUG_COMP_FIFO_PTR - MAU debug completion FIFO internal pointer
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: reserved0 [31:29] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved0_MASK      0xe0000000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved0_SHIFT     29

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: FME_RD_PTR [28:24] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_FME_RD_PTR_MASK     0x1f000000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_FME_RD_PTR_SHIFT    24

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: reserved1 [23:21] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved1_MASK      0x00e00000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved1_SHIFT     21

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: FME_WR_PTR [20:16] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_FME_WR_PTR_MASK     0x001f0000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_FME_WR_PTR_SHIFT    16

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: reserved2 [15:15] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved2_MASK      0x00008000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved2_SHIFT     15

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: MC_RD_PTR [14:08] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_MC_RD_PTR_MASK      0x00007f00
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_MC_RD_PTR_SHIFT     8

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: reserved3 [07:07] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved3_MASK      0x00000080
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_reserved3_SHIFT     7

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_PTR :: MC_WR_PTR [06:00] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_MC_WR_PTR_MASK      0x0000007f
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_PTR_MC_WR_PTR_SHIFT     0

/***************************************************************************
 *DEBUG_COMP_FIFO_RD_ADDR - MAU debug completion FIFO read address
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_ADDR :: reserved0 [31:20] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_reserved0_MASK  0xfff00000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_reserved0_SHIFT 20

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_ADDR :: FME_RD_ADDR [19:16] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_FME_RD_ADDR_MASK 0x000f0000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_FME_RD_ADDR_SHIFT 16

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_ADDR :: reserved1 [15:06] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_reserved1_MASK  0x0000ffc0
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_reserved1_SHIFT 6

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_ADDR :: MC_RD_ADDR [05:00] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_MC_RD_ADDR_MASK 0x0000003f
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_ADDR_MC_RD_ADDR_SHIFT 0

/***************************************************************************
 *DEBUG_COMP_FIFO_RD_DATA - MAU debug completion FIFO read data
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_DATA :: reserved0 [31:19] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_reserved0_MASK  0xfff80000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_reserved0_SHIFT 19

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_DATA :: FME_RD_DATA [18:16] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_FME_RD_DATA_MASK 0x00070000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_FME_RD_DATA_SHIFT 16

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_DATA :: reserved1 [15:03] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_reserved1_MASK  0x0000fff8
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_reserved1_SHIFT 3

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_RD_DATA :: MC_RD_DATA [02:00] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_MC_RD_DATA_MASK 0x00000007
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_RD_DATA_MC_RD_DATA_SHIFT 0

/***************************************************************************
 *DEBUG_FME_INTERFACE - MAU debug FME interface
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: PATCH_ACCEPT [31:31] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_PATCH_ACCEPT_MASK   0x80000000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_PATCH_ACCEPT_SHIFT  31

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: PATCH_READY [30:30] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_PATCH_READY_MASK    0x40000000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_PATCH_READY_SHIFT   30

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_ACCEPT [29:29] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_ACCEPT_MASK     0x20000000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_ACCEPT_SHIFT    29

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_READY [28:28] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_READY_MASK      0x10000000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_READY_SHIFT     28

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_MBY [27:21] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_MBY_MASK        0x0fe00000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_MBY_SHIFT       21

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_MBX [20:14] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_MBX_MASK        0x001fc000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_MBX_SHIFT       14

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_REQ [13:13] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_REQ_MASK        0x00002000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_REQ_SHIFT       13

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_DUMMY [12:12] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_DUMMY_MASK      0x00001000
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_DUMMY_SHIFT     12

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: CMD_LAST [11:11] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_LAST_MASK       0x00000800
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_CMD_LAST_SHIFT      11

/* VICE2_MAU_0_0 :: DEBUG_FME_INTERFACE :: reserved0 [10:00] */
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_reserved0_MASK      0x000007ff
#define BCHP_VICE2_MAU_0_0_DEBUG_FME_INTERFACE_reserved0_SHIFT     0

/***************************************************************************
 *DEBUG_MC_INTERFACE - MAU debug MC interface
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: PATCH_ACCEPT [31:31] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_PATCH_ACCEPT_MASK    0x80000000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_PATCH_ACCEPT_SHIFT   31

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: PATCH_READY [30:30] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_PATCH_READY_MASK     0x40000000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_PATCH_READY_SHIFT    30

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_ACCEPT [29:29] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_ACCEPT_MASK      0x20000000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_ACCEPT_SHIFT     29

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_READY [28:28] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_READY_MASK       0x10000000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_READY_SHIFT      28

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_MBY [27:21] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_MBY_MASK         0x0fe00000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_MBY_SHIFT        21

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_MBX [20:14] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_MBX_MASK         0x001fc000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_MBX_SHIFT        14

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_REQ [13:13] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_REQ_MASK         0x00002000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_REQ_SHIFT        13

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_DUMMY [12:12] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_DUMMY_MASK       0x00001000
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_DUMMY_SHIFT      12

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: CMD_LAST [11:11] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_LAST_MASK        0x00000800
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_CMD_LAST_SHIFT       11

/* VICE2_MAU_0_0 :: DEBUG_MC_INTERFACE :: reserved0 [10:00] */
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_reserved0_MASK       0x000007ff
#define BCHP_VICE2_MAU_0_0_DEBUG_MC_INTERFACE_reserved0_SHIFT      0

/***************************************************************************
 *DEBUG_COMP_FIFO_HANDSHAKE - MAU debug completion FIFO handshake status
 ***************************************************************************/
/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: reserved0 [31:22] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_reserved0_MASK 0xffc00000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_reserved0_SHIFT 22

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: FME_DATA [21:19] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_DATA_MASK 0x00380000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_DATA_SHIFT 19

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: FME_HI_READY [18:18] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_HI_READY_MASK 0x00040000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_HI_READY_SHIFT 18

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: FME_LO_READY [17:17] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_LO_READY_MASK 0x00020000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_LO_READY_SHIFT 17

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: FME_ACCEPT [16:16] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_ACCEPT_MASK 0x00010000
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_FME_ACCEPT_SHIFT 16

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: reserved1 [15:06] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_reserved1_MASK 0x0000ffc0
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_reserved1_SHIFT 6

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: MC_DATA [05:03] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_DATA_MASK  0x00000038
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_DATA_SHIFT 3

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: MC_HI_READY [02:02] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_HI_READY_MASK 0x00000004
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_HI_READY_SHIFT 2

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: MC_LO_READY [01:01] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_LO_READY_MASK 0x00000002
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_LO_READY_SHIFT 1

/* VICE2_MAU_0_0 :: DEBUG_COMP_FIFO_HANDSHAKE :: MC_ACCEPT [00:00] */
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_ACCEPT_MASK 0x00000001
#define BCHP_VICE2_MAU_0_0_DEBUG_COMP_FIFO_HANDSHAKE_MC_ACCEPT_SHIFT 0

#endif /* #ifndef BCHP_VICE2_MAU_0_0_H__ */

/* End of File */
