# VLSI-LAB-EXP-6

# SIMULATE AND SYNTHESIS INVERTER USING CADENCE

## AIM:

To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED:
CADENCE VIRTUOSO

## PROCEDURE:
STEP:1 Cadence Virtuoso open procedere
STEP:2 Open MobaXterm
STEP:3 Click on Session (Top left Cornet)
STEP:4 Choose SSH
STEP:5 In Remote Host enter then on Password" Student @Cadence. Saves the.in"
STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is small)
STEP:7 Create a new folder
STEP:8 Right click on folder window open
STEP:9 Terminal Command window will be opened
STEP:10 In Command window type the following.
->pwod
->tcsh
->Spate â†’SEU Source / Cadence / Install /cshrc
->Welcome to Cadence tools suite"
->Virtuoso.
STEP:11 Analog design window will be opened
STEP:12 Analog design using Virtuoso
STEP:13 In Virtuoso 6.1.8-646
STEP:14 File New library library nanae"
STEP:15 Choose Attach to an existing technology library
STEP:16 Choose the folder where you. need to work
->ok gpak 180 Apply
STEP:17 File cell veew choose library Type coll name
STEP:18 Schematic windere will be opened

### INVERTER:
329846632-bd726ca3-2bf7-468e-ae20-47d072566a79

### OUTPUT:
329846645-bf3f03a2-3785-456a-9a24-0034caf93e6c

### NAND:
329846652-02c3d875-9a67-4fa4-82da-e939e90b3dab

### OUTPUT:
329846658-245970a6-3655-4c35-a723-9b7a9ddd5f4f

### NOR:
329846662-fc4b16ac-b6ea-49c9-b663-7d235195d075

### OUTPUT:
329846680-34a21b42-d854-4257-a573-edbcea26e998

## RESULT:
The Simulate and Synthesis Inverter using CADENCE is successfully verified.
