#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb  1 15:28:07 2017
# Process ID: 8964
# Current directory: /home/linux/Documents/DLA/source/fw
# Command line: vivado
# Log file: /home/linux/Documents/DLA/source/fw/vivado.log
# Journal file: /home/linux/Documents/DLA/source/fw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/linux/Documents/DLA/source/fw/zedboard/zedboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'xc7z020.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
xc7z020_bigint_math_0_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 5849.051 ; gain = 113.461 ; free physical = 1266 ; free virtual = 11381
update_compile_order -fileset sources_1
open_bd_design {/home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:hls:bigint_math:1.0 - bigint_math_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <xc7z020> from BD file </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5913.121 ; gain = 64.070 ; free physical = 1186 ; free virtual = 11324
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells bigint_math_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:bigint_math:1.0 bigint_math_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins bigint_math_0/s_axi_PERIPH_BUS]
</bigint_math_0/s_axi_PERIPH_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins bigint_math_0/interrupt]
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6025.312 ; gain = 93.066 ; free physical = 1007 ; free virtual = 11195
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  1 15:30:32 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Wed Feb  1 15:30:32 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
file copy -force /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/top.sysdef /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top_hw_platform_0/top.hdf

launch_sdk -workspace /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk -hwspec /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk -hwspec /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/linux/Documents/DLA/source/sw/BigInt/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets bigint_math_0_interrupt] [get_bd_cells bigint_math_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:bigint_math:1.0 bigint_math_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins bigint_math_0/s_axi_PERIPH_BUS]
</bigint_math_0/s_axi_PERIPH_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6111.973 ; gain = 19.000 ; free physical = 419 ; free virtual = 10531
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
validate_bd_design -force
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
INFO: [BD 41-1662] The design 'xc7z020.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6124.973 ; gain = 13.000 ; free physical = 400 ; free virtual = 10512
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/linux/Documents/DLA/source/sw/BigInt/solution1/impl/ip/component.xml. It will be created.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells bigint_math_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:bigint_math:1.0 bigint_math_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins bigint_math_0/s_axi_PERIPH_BUS]
</bigint_math_0/s_axi_PERIPH_BUS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  1 16:27:59 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Wed Feb  1 16:27:59 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
file copy -force /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/top.sysdef /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top_hw_platform_0/top.hdf

WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/linux/Documents/DLA/source/sw/BigInt/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  xc7z020_bigint_math_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:hls:bigint_math:1.0 [get_ips  xc7z020_bigint_math_0_1] -log ip_upgrade.log
Upgrading '/home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd'
INFO: [IP_Flow 19-3422] Upgraded xc7z020_bigint_math_0_1 (Bigint_math 1.0) from revision 1702011623 to revision 1702011712
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_PERIPH_BUS_ARADDR' width 14 differs from original width 13
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_PERIPH_BUS_AWADDR' width 14 differs from original width 13
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP xc7z020_bigint_math_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP xc7z020_bigint_math_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/linux/Documents/DLA/source/fw/zedboard/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/linux/Documents/DLA/source/fw/zedboard/ip_upgrade.log'.
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6141.012 ; gain = 6.906 ; free physical = 2699 ; free virtual = 11653
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  1 17:15:58 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Wed Feb  1 17:15:58 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
file copy -force /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/top.sysdef /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top_hw_platform_0/top.hdf

WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/linux/Documents/DLA/source/sw/BigInt/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/linux/Documents/DLA/source/sw/BigInt/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  xc7z020_bigint_math_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:hls:bigint_math:1.0 [get_ips  xc7z020_bigint_math_0_1] -log ip_upgrade.log
Upgrading '/home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd'
INFO: [IP_Flow 19-3422] Upgraded xc7z020_bigint_math_0_1 (Bigint_math 1.0) from revision 1702011712 to revision 1702011819
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_PERIPH_BUS_ARADDR' width 11 differs from original width 14
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_PERIPH_BUS_AWADDR' width 11 differs from original width 14
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP xc7z020_bigint_math_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP xc7z020_bigint_math_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/linux/Documents/DLA/source/fw/zedboard/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/linux/Documents/DLA/source/fw/zedboard/ip_upgrade.log'.
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6151.012 ; gain = 10.000 ; free physical = 2610 ; free virtual = 11665
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  1 18:21:31 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Wed Feb  1 18:21:31 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
report_ip_status -name ip_status 
file copy -force /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/top.sysdef /home/linux/Documents/DLA/source/fw/zedboard/zedboard.sdk/top_hw_platform_0/top.hdf

WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/linux/Documents/DLA/source/sw/BigInt/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/Documents/DLA/source/sw'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  xc7z020_bigint_math_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:hls:bigint_math:1.0 [get_ips  xc7z020_bigint_math_0_1] -log ip_upgrade.log
Upgrading '/home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd'
INFO: [IP_Flow 19-3422] Upgraded xc7z020_bigint_math_0_1 (Bigint_math 1.0) from revision 1702011819 to revision 1702011851
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/linux/Documents/DLA/source/fw/zedboard/ip_upgrade.log'.
generate_target all [get_files  /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd]
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.v
Verilog Output written to : /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020_wrapper.v
Wrote  : </home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bigint_math_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020.hwh
Generated Block Design Tcl file /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hw_handoff/xc7z020_bd.tcl
Generated Hardware Definition File /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/hdl/xc7z020.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6162.012 ; gain = 11.000 ; free physical = 2124 ; free virtual = 11221
export_ip_user_files -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/linux/Documents/DLA/source/fw/zedboard/zedboard.srcs/sources_1/bd/xc7z020/xc7z020.bd] -directory /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/sim_scripts -ip_user_files_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files -ipstatic_source_dir /home/linux/Documents/DLA/source/fw/zedboard/zedboard.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  1 18:53:35 2017] Launched synth_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/synth_1/runme.log
[Wed Feb  1 18:53:35 2017] Launched impl_1...
Run output will be captured here: /home/linux/Documents/DLA/source/fw/zedboard/zedboard.runs/impl_1/runme.log
