

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Sun Dec  8 18:04:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1985|     1985| 19.850 us | 19.850 us |  1985|  1985|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     1984|     1984|       248|          -|          -|     8|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      246|      246|        41|          -|          -|     6|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       39|       39|        13|          -|          -|     3|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     80|       0|   1717|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    142|    -|
|Register         |        -|      -|    2641|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     80|    2641|   1859|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     36|       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1110_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_11_fu_1132_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_12_fu_1179_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_13_fu_1201_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_14_fu_1213_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_15_fu_1225_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_1_fu_787_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_2_fu_834_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_3_fu_856_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_4_fu_903_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_5_fu_925_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_6_fu_972_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_7_fu_994_p2    |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_8_fu_1041_p2   |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_9_fu_1063_p2   |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_fu_775_p2      |     *    |      5|  0|  27|          38|          38|
    |add_ln1116_fu_717_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln1117_fu_748_p2      |     +    |      0|  0|  57|           9|           9|
    |add_ln1192_10_fu_1099_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_11_fu_1145_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_12_fu_1168_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_13_fu_1238_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_14_fu_1261_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_15_fu_1283_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_16_fu_1306_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_2_fu_823_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_3_fu_869_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_4_fu_892_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_5_fu_938_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_6_fu_961_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_7_fu_1007_p2   |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_8_fu_1030_p2   |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_9_fu_1076_p2   |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_fu_800_p2      |     +    |      0|  0|  65|          58|          58|
    |add_ln203_fu_687_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln238_fu_673_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln240_fu_753_p2       |     +    |      0|  0|  15|           5|           6|
    |i_fu_609_p2               |     +    |      0|  0|  13|           4|           1|
    |sub_ln1116_fu_631_p2      |     -    |      0|  0|  15|           7|           7|
    |sub_ln1117_fu_742_p2      |     -    |      0|  0|  57|           9|           9|
    |sub_ln203_fu_661_p2       |     -    |      0|  0|  15|           7|           7|
    |icmp_ln236_fu_603_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln238_fu_667_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln240_fu_697_p2      |   icmp   |      0|  0|  11|           6|           6|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |     80|  0|1717|        1608|        1605|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  85|         17|    1|         17|
    |i_0_reg_570          |   9|          2|    4|          8|
    |k_0_0_reg_581        |   9|          2|    3|          6|
    |l_0_0_0_reg_592      |   9|          2|    6|         12|
    |output_0_V_address0  |  15|          3|    6|         18|
    |output_0_V_d0        |  15|          3|   38|        114|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 142|         29|   58|        175|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln1116_reg_1360          |   8|   0|    8|          0|
    |add_ln1117_reg_1365          |   9|   0|    9|          0|
    |add_ln238_reg_1342           |   3|   0|    3|          0|
    |add_ln240_reg_1370           |   6|   0|    6|          0|
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |i_0_reg_570                  |   4|   0|    4|          0|
    |i_reg_1324                   |   4|   0|    4|          0|
    |input_1_0_0_V_load_reg_1451  |  38|   0|   38|          0|
    |input_1_10_0_V_loa_reg_1746  |  38|   0|   38|          0|
    |input_1_11_0_V_loa_reg_1756  |  38|   0|   38|          0|
    |input_1_12_0_V_loa_reg_1781  |  38|   0|   38|          0|
    |input_1_13_0_V_loa_reg_1791  |  38|   0|   38|          0|
    |input_1_14_0_V_loa_reg_1801  |  38|   0|   38|          0|
    |input_1_15_0_V_loa_reg_1811  |  38|   0|   38|          0|
    |input_1_1_0_V_load_reg_1461  |  38|   0|   38|          0|
    |input_1_2_0_V_load_reg_1506  |  38|   0|   38|          0|
    |input_1_3_0_V_load_reg_1516  |  38|   0|   38|          0|
    |input_1_4_0_V_load_reg_1561  |  38|   0|   38|          0|
    |input_1_5_0_V_load_reg_1571  |  38|   0|   38|          0|
    |input_1_6_0_V_load_reg_1616  |  38|   0|   38|          0|
    |input_1_7_0_V_load_reg_1626  |  38|   0|   38|          0|
    |input_1_8_0_V_load_reg_1671  |  38|   0|   38|          0|
    |input_1_9_0_V_load_reg_1681  |  38|   0|   38|          0|
    |input_2_0_V_load_reg_1456    |  38|   0|   38|          0|
    |input_2_10_V_load_reg_1751   |  38|   0|   38|          0|
    |input_2_11_V_load_reg_1761   |  38|   0|   38|          0|
    |input_2_12_V_load_reg_1786   |  38|   0|   38|          0|
    |input_2_13_V_load_reg_1796   |  38|   0|   38|          0|
    |input_2_14_V_load_reg_1806   |  38|   0|   38|          0|
    |input_2_15_V_load_reg_1816   |  38|   0|   38|          0|
    |input_2_1_V_load_reg_1466    |  38|   0|   38|          0|
    |input_2_2_V_load_reg_1511    |  38|   0|   38|          0|
    |input_2_3_V_load_reg_1521    |  38|   0|   38|          0|
    |input_2_4_V_load_reg_1566    |  38|   0|   38|          0|
    |input_2_5_V_load_reg_1576    |  38|   0|   38|          0|
    |input_2_6_V_load_reg_1621    |  38|   0|   38|          0|
    |input_2_7_V_load_reg_1631    |  38|   0|   38|          0|
    |input_2_8_V_load_reg_1676    |  38|   0|   38|          0|
    |input_2_9_V_load_reg_1686    |  38|   0|   38|          0|
    |k_0_0_reg_581                |   3|   0|    3|          0|
    |l_0_0_0_reg_592              |   6|   0|    6|          0|
    |mul_ln1192_10_reg_1766       |  58|   0|   58|          0|
    |mul_ln1192_11_reg_1776       |  58|   0|   58|          0|
    |mul_ln1192_12_reg_1821       |  58|   0|   58|          0|
    |mul_ln1192_13_reg_1831       |  58|   0|   58|          0|
    |mul_ln1192_14_reg_1836       |  58|   0|   58|          0|
    |mul_ln1192_15_reg_1841       |  58|   0|   58|          0|
    |mul_ln1192_1_reg_1501        |  58|   0|   58|          0|
    |mul_ln1192_2_reg_1546        |  58|   0|   58|          0|
    |mul_ln1192_3_reg_1556        |  58|   0|   58|          0|
    |mul_ln1192_4_reg_1601        |  58|   0|   58|          0|
    |mul_ln1192_5_reg_1611        |  58|   0|   58|          0|
    |mul_ln1192_6_reg_1656        |  58|   0|   58|          0|
    |mul_ln1192_7_reg_1666        |  58|   0|   58|          0|
    |mul_ln1192_8_reg_1731        |  58|   0|   58|          0|
    |mul_ln1192_9_reg_1741        |  58|   0|   58|          0|
    |mul_ln1192_reg_1491          |  58|   0|   58|          0|
    |output_0_V_addr_reg_1352     |   6|   0|    6|          0|
    |output_0_V_load_reg_1496     |  38|   0|   38|          0|
    |sext_ln1116_2_reg_1375       |  64|   0|   64|          0|
    |sext_ln1116_reg_1329         |   8|   0|    8|          0|
    |sub_ln203_reg_1334           |   6|   0|    7|          1|
    |tmp_71_reg_1551              |  38|   0|   38|          0|
    |tmp_73_reg_1606              |  38|   0|   38|          0|
    |tmp_75_reg_1661              |  38|   0|   38|          0|
    |tmp_77_reg_1736              |  38|   0|   38|          0|
    |tmp_79_reg_1771              |  38|   0|   38|          0|
    |tmp_81_reg_1826              |  38|   0|   38|          0|
    |tmp_83_reg_1846              |  38|   0|   38|          0|
    |trunc_ln708_s_reg_1851       |  38|   0|   38|          0|
    |zext_ln1117_reg_1403         |   9|   0|   64|         55|
    |zext_ln203_12_reg_1347       |   3|   0|    9|          6|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2641|   0| 2703|         62|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|input_1_0_0_V_address0   | out |    5|  ap_memory |  input_1_0_0_V  |     array    |
|input_1_0_0_V_ce0        | out |    1|  ap_memory |  input_1_0_0_V  |     array    |
|input_1_0_0_V_q0         |  in |   38|  ap_memory |  input_1_0_0_V  |     array    |
|input_1_1_0_V_address0   | out |    5|  ap_memory |  input_1_1_0_V  |     array    |
|input_1_1_0_V_ce0        | out |    1|  ap_memory |  input_1_1_0_V  |     array    |
|input_1_1_0_V_q0         |  in |   38|  ap_memory |  input_1_1_0_V  |     array    |
|input_1_2_0_V_address0   | out |    5|  ap_memory |  input_1_2_0_V  |     array    |
|input_1_2_0_V_ce0        | out |    1|  ap_memory |  input_1_2_0_V  |     array    |
|input_1_2_0_V_q0         |  in |   38|  ap_memory |  input_1_2_0_V  |     array    |
|input_1_3_0_V_address0   | out |    5|  ap_memory |  input_1_3_0_V  |     array    |
|input_1_3_0_V_ce0        | out |    1|  ap_memory |  input_1_3_0_V  |     array    |
|input_1_3_0_V_q0         |  in |   38|  ap_memory |  input_1_3_0_V  |     array    |
|input_1_4_0_V_address0   | out |    5|  ap_memory |  input_1_4_0_V  |     array    |
|input_1_4_0_V_ce0        | out |    1|  ap_memory |  input_1_4_0_V  |     array    |
|input_1_4_0_V_q0         |  in |   38|  ap_memory |  input_1_4_0_V  |     array    |
|input_1_5_0_V_address0   | out |    5|  ap_memory |  input_1_5_0_V  |     array    |
|input_1_5_0_V_ce0        | out |    1|  ap_memory |  input_1_5_0_V  |     array    |
|input_1_5_0_V_q0         |  in |   38|  ap_memory |  input_1_5_0_V  |     array    |
|input_1_6_0_V_address0   | out |    5|  ap_memory |  input_1_6_0_V  |     array    |
|input_1_6_0_V_ce0        | out |    1|  ap_memory |  input_1_6_0_V  |     array    |
|input_1_6_0_V_q0         |  in |   38|  ap_memory |  input_1_6_0_V  |     array    |
|input_1_7_0_V_address0   | out |    5|  ap_memory |  input_1_7_0_V  |     array    |
|input_1_7_0_V_ce0        | out |    1|  ap_memory |  input_1_7_0_V  |     array    |
|input_1_7_0_V_q0         |  in |   38|  ap_memory |  input_1_7_0_V  |     array    |
|input_1_8_0_V_address0   | out |    5|  ap_memory |  input_1_8_0_V  |     array    |
|input_1_8_0_V_ce0        | out |    1|  ap_memory |  input_1_8_0_V  |     array    |
|input_1_8_0_V_q0         |  in |   38|  ap_memory |  input_1_8_0_V  |     array    |
|input_1_9_0_V_address0   | out |    5|  ap_memory |  input_1_9_0_V  |     array    |
|input_1_9_0_V_ce0        | out |    1|  ap_memory |  input_1_9_0_V  |     array    |
|input_1_9_0_V_q0         |  in |   38|  ap_memory |  input_1_9_0_V  |     array    |
|input_1_10_0_V_address0  | out |    5|  ap_memory |  input_1_10_0_V |     array    |
|input_1_10_0_V_ce0       | out |    1|  ap_memory |  input_1_10_0_V |     array    |
|input_1_10_0_V_q0        |  in |   38|  ap_memory |  input_1_10_0_V |     array    |
|input_1_11_0_V_address0  | out |    5|  ap_memory |  input_1_11_0_V |     array    |
|input_1_11_0_V_ce0       | out |    1|  ap_memory |  input_1_11_0_V |     array    |
|input_1_11_0_V_q0        |  in |   38|  ap_memory |  input_1_11_0_V |     array    |
|input_1_12_0_V_address0  | out |    5|  ap_memory |  input_1_12_0_V |     array    |
|input_1_12_0_V_ce0       | out |    1|  ap_memory |  input_1_12_0_V |     array    |
|input_1_12_0_V_q0        |  in |   38|  ap_memory |  input_1_12_0_V |     array    |
|input_1_13_0_V_address0  | out |    5|  ap_memory |  input_1_13_0_V |     array    |
|input_1_13_0_V_ce0       | out |    1|  ap_memory |  input_1_13_0_V |     array    |
|input_1_13_0_V_q0        |  in |   38|  ap_memory |  input_1_13_0_V |     array    |
|input_1_14_0_V_address0  | out |    5|  ap_memory |  input_1_14_0_V |     array    |
|input_1_14_0_V_ce0       | out |    1|  ap_memory |  input_1_14_0_V |     array    |
|input_1_14_0_V_q0        |  in |   38|  ap_memory |  input_1_14_0_V |     array    |
|input_1_15_0_V_address0  | out |    5|  ap_memory |  input_1_15_0_V |     array    |
|input_1_15_0_V_ce0       | out |    1|  ap_memory |  input_1_15_0_V |     array    |
|input_1_15_0_V_q0        |  in |   38|  ap_memory |  input_1_15_0_V |     array    |
|input_2_0_V_address0     | out |    8|  ap_memory |   input_2_0_V   |     array    |
|input_2_0_V_ce0          | out |    1|  ap_memory |   input_2_0_V   |     array    |
|input_2_0_V_q0           |  in |   38|  ap_memory |   input_2_0_V   |     array    |
|input_2_1_V_address0     | out |    8|  ap_memory |   input_2_1_V   |     array    |
|input_2_1_V_ce0          | out |    1|  ap_memory |   input_2_1_V   |     array    |
|input_2_1_V_q0           |  in |   38|  ap_memory |   input_2_1_V   |     array    |
|input_2_2_V_address0     | out |    8|  ap_memory |   input_2_2_V   |     array    |
|input_2_2_V_ce0          | out |    1|  ap_memory |   input_2_2_V   |     array    |
|input_2_2_V_q0           |  in |   38|  ap_memory |   input_2_2_V   |     array    |
|input_2_3_V_address0     | out |    8|  ap_memory |   input_2_3_V   |     array    |
|input_2_3_V_ce0          | out |    1|  ap_memory |   input_2_3_V   |     array    |
|input_2_3_V_q0           |  in |   38|  ap_memory |   input_2_3_V   |     array    |
|input_2_4_V_address0     | out |    8|  ap_memory |   input_2_4_V   |     array    |
|input_2_4_V_ce0          | out |    1|  ap_memory |   input_2_4_V   |     array    |
|input_2_4_V_q0           |  in |   38|  ap_memory |   input_2_4_V   |     array    |
|input_2_5_V_address0     | out |    8|  ap_memory |   input_2_5_V   |     array    |
|input_2_5_V_ce0          | out |    1|  ap_memory |   input_2_5_V   |     array    |
|input_2_5_V_q0           |  in |   38|  ap_memory |   input_2_5_V   |     array    |
|input_2_6_V_address0     | out |    8|  ap_memory |   input_2_6_V   |     array    |
|input_2_6_V_ce0          | out |    1|  ap_memory |   input_2_6_V   |     array    |
|input_2_6_V_q0           |  in |   38|  ap_memory |   input_2_6_V   |     array    |
|input_2_7_V_address0     | out |    8|  ap_memory |   input_2_7_V   |     array    |
|input_2_7_V_ce0          | out |    1|  ap_memory |   input_2_7_V   |     array    |
|input_2_7_V_q0           |  in |   38|  ap_memory |   input_2_7_V   |     array    |
|input_2_8_V_address0     | out |    8|  ap_memory |   input_2_8_V   |     array    |
|input_2_8_V_ce0          | out |    1|  ap_memory |   input_2_8_V   |     array    |
|input_2_8_V_q0           |  in |   38|  ap_memory |   input_2_8_V   |     array    |
|input_2_9_V_address0     | out |    8|  ap_memory |   input_2_9_V   |     array    |
|input_2_9_V_ce0          | out |    1|  ap_memory |   input_2_9_V   |     array    |
|input_2_9_V_q0           |  in |   38|  ap_memory |   input_2_9_V   |     array    |
|input_2_10_V_address0    | out |    8|  ap_memory |   input_2_10_V  |     array    |
|input_2_10_V_ce0         | out |    1|  ap_memory |   input_2_10_V  |     array    |
|input_2_10_V_q0          |  in |   38|  ap_memory |   input_2_10_V  |     array    |
|input_2_11_V_address0    | out |    8|  ap_memory |   input_2_11_V  |     array    |
|input_2_11_V_ce0         | out |    1|  ap_memory |   input_2_11_V  |     array    |
|input_2_11_V_q0          |  in |   38|  ap_memory |   input_2_11_V  |     array    |
|input_2_12_V_address0    | out |    8|  ap_memory |   input_2_12_V  |     array    |
|input_2_12_V_ce0         | out |    1|  ap_memory |   input_2_12_V  |     array    |
|input_2_12_V_q0          |  in |   38|  ap_memory |   input_2_12_V  |     array    |
|input_2_13_V_address0    | out |    8|  ap_memory |   input_2_13_V  |     array    |
|input_2_13_V_ce0         | out |    1|  ap_memory |   input_2_13_V  |     array    |
|input_2_13_V_q0          |  in |   38|  ap_memory |   input_2_13_V  |     array    |
|input_2_14_V_address0    | out |    8|  ap_memory |   input_2_14_V  |     array    |
|input_2_14_V_ce0         | out |    1|  ap_memory |   input_2_14_V  |     array    |
|input_2_14_V_q0          |  in |   38|  ap_memory |   input_2_14_V  |     array    |
|input_2_15_V_address0    | out |    8|  ap_memory |   input_2_15_V  |     array    |
|input_2_15_V_ce0         | out |    1|  ap_memory |   input_2_15_V  |     array    |
|input_2_15_V_q0          |  in |   38|  ap_memory |   input_2_15_V  |     array    |
|output_0_V_address0      | out |    6|  ap_memory |    output_0_V   |     array    |
|output_0_V_ce0           | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_we0           | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_d0            | out |   38|  ap_memory |    output_0_V   |     array    |
|output_0_V_q0            |  in |   38|  ap_memory |    output_0_V   |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

