-- Test Bench VHDL for IBM SMS ALD page 11.10.10.1
-- Title: LOGIC GATE RING A-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/7/2020 2:10:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC_tb is
end ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC_tb;

architecture behavioral of ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_Z:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_Z:	 in STD_LOGIC;
		PS_E_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE:	 in STD_LOGIC;
		MS_LOGIC_GATE_A:	 out STD_LOGIC;
		PS_LOGIC_GATE_A_1:	 out STD_LOGIC;
		PS_LOGIC_GATE_A:	 out STD_LOGIC;
		PS_LOGIC_GATE_A_CONTROL:	 out STD_LOGIC;
		MS_LOGIC_GATE_A_1:	 out STD_LOGIC;
		LAMP_15A1A06:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_LOGIC_RING_ON_ADVANCE_1: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_Z: STD_LOGIC := '0';
	signal MS_PROGRAM_RESET_3: STD_LOGIC := '1';
	signal PS_LOGIC_RING_OFF_ADVANCE_1: STD_LOGIC := '0';
	signal MS_LOGIC_GATE_Z: STD_LOGIC := '1';
	signal PS_E_CYCLE_REQUIRED: STD_LOGIC := '0';
	signal PS_E_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_F_CYCLE_REQUIRED: STD_LOGIC := '0';
	signal PS_F_CH_UNOVLP_IN_PROCESS: STD_LOGIC := '0';
	signal PS_COMP_DISABLE_CYCLE: STD_LOGIC := '0';

	-- Outputs

	signal MS_LOGIC_GATE_A: STD_LOGIC;
	signal PS_LOGIC_GATE_A_1: STD_LOGIC;
	signal PS_LOGIC_GATE_A: STD_LOGIC;
	signal PS_LOGIC_GATE_A_CONTROL: STD_LOGIC;
	signal MS_LOGIC_GATE_A_1: STD_LOGIC;
	signal LAMP_15A1A06: STD_LOGIC;

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC port map(
		FPGA_CLK => FPGA_CLK,
		PS_LOGIC_RING_ON_ADVANCE_1 => PS_LOGIC_RING_ON_ADVANCE_1,
		PS_LOGIC_GATE_Z => PS_LOGIC_GATE_Z,
		MS_PROGRAM_RESET_3 => MS_PROGRAM_RESET_3,
		PS_LOGIC_RING_OFF_ADVANCE_1 => PS_LOGIC_RING_OFF_ADVANCE_1,
		MS_LOGIC_GATE_Z => MS_LOGIC_GATE_Z,
		PS_E_CYCLE_REQUIRED => PS_E_CYCLE_REQUIRED,
		PS_E_CH_UNOVLP_IN_PROCESS => PS_E_CH_UNOVLP_IN_PROCESS,
		PS_F_CYCLE_REQUIRED => PS_F_CYCLE_REQUIRED,
		PS_F_CH_UNOVLP_IN_PROCESS => PS_F_CH_UNOVLP_IN_PROCESS,
		PS_COMP_DISABLE_CYCLE => PS_COMP_DISABLE_CYCLE,
		MS_LOGIC_GATE_A => MS_LOGIC_GATE_A,
		PS_LOGIC_GATE_A_1 => PS_LOGIC_GATE_A_1,
		PS_LOGIC_GATE_A => PS_LOGIC_GATE_A,
		PS_LOGIC_GATE_A_CONTROL => PS_LOGIC_GATE_A_CONTROL,
		MS_LOGIC_GATE_A_1 => MS_LOGIC_GATE_A_1,
		LAMP_15A1A06 => LAMP_15A1A06);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START" and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 50 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process
   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended" severity failure;
   end process;

-- END USER TEST BENCH PROCESS

end;
