#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000021e88c7c2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021e88d8aa90 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0000021e88d8b460 .functor NOT 1, L_0000021e88d8c1d0, C4<0>, C4<0>, C4<0>;
L_0000021e88d8b850 .functor XOR 8, L_0000021e88daa2c0, L_0000021e88daa360, C4<00000000>, C4<00000000>;
L_0000021e88d8ad60 .functor XOR 8, L_0000021e88d8b850, L_0000021e88daa400, C4<00000000>, C4<00000000>;
v0000021e88dab6c0_0 .net *"_ivl_10", 7 0, L_0000021e88daa400;  1 drivers
v0000021e88dab3a0_0 .net *"_ivl_12", 7 0, L_0000021e88d8ad60;  1 drivers
v0000021e88dab9e0_0 .net *"_ivl_2", 7 0, L_0000021e88daafe0;  1 drivers
v0000021e88dab760_0 .net *"_ivl_4", 7 0, L_0000021e88daa2c0;  1 drivers
v0000021e88daa040_0 .net *"_ivl_6", 7 0, L_0000021e88daa360;  1 drivers
v0000021e88daba80_0 .net *"_ivl_8", 7 0, L_0000021e88d8b850;  1 drivers
v0000021e88daa7c0_0 .net "a", 7 0, v0000021e88dabd00_0;  1 drivers
v0000021e88dabbc0_0 .net "b", 7 0, v0000021e88dab080_0;  1 drivers
v0000021e88dabc60_0 .var "clk", 0 0;
v0000021e88dabda0_0 .net "out_dut", 7 0, L_0000021e88d8b380;  1 drivers
v0000021e88dabe40_0 .net "out_ref", 7 0, L_0000021e88daacc0;  1 drivers
v0000021e88daa0e0_0 .net "sel", 0 0, v0000021e88daae00_0;  1 drivers
v0000021e88daaae0_0 .var/2u "stats1", 159 0;
v0000021e88daaea0_0 .var/2u "strobe", 0 0;
v0000021e88daa180_0 .net "tb_match", 0 0, L_0000021e88d8c1d0;  1 drivers
v0000021e88daa860_0 .net "tb_mismatch", 0 0, L_0000021e88d8b460;  1 drivers
v0000021e88daab80_0 .net "wavedrom_enable", 0 0, v0000021e88daa5e0_0;  1 drivers
v0000021e88daa900_0 .net "wavedrom_title", 511 0, v0000021e88daac20_0;  1 drivers
L_0000021e88daafe0 .concat [ 8 0 0 0], L_0000021e88daacc0;
L_0000021e88daa2c0 .concat [ 8 0 0 0], L_0000021e88daacc0;
L_0000021e88daa360 .concat [ 8 0 0 0], L_0000021e88d8b380;
L_0000021e88daa400 .concat [ 8 0 0 0], L_0000021e88daacc0;
L_0000021e88d8c1d0 .cmp/eeq 8, L_0000021e88daafe0, L_0000021e88d8ad60;
S_0000021e88dadeb0 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_0000021e88d8aa90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0000021e88dab4e0_0 .net "a", 7 0, v0000021e88dabd00_0;  alias, 1 drivers
v0000021e88dab260_0 .net "b", 7 0, v0000021e88dab080_0;  alias, 1 drivers
v0000021e88dab8a0_0 .net "out", 7 0, L_0000021e88daacc0;  alias, 1 drivers
v0000021e88dab1c0_0 .net "sel", 0 0, v0000021e88daae00_0;  alias, 1 drivers
L_0000021e88daacc0 .functor MUXZ 8, v0000021e88dab080_0, v0000021e88dabd00_0, v0000021e88daae00_0, C4<>;
S_0000021e88dae040 .scope module, "stim1" "stimulus_gen" 3 89, 3 5 0, S_0000021e88d8aa90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0000021e88dabd00_0 .var "a", 7 0;
v0000021e88dab080_0 .var "b", 7 0;
v0000021e88dabb20_0 .net "clk", 0 0, v0000021e88dabc60_0;  1 drivers
v0000021e88daae00_0 .var "sel", 0 0;
v0000021e88daa5e0_0 .var "wavedrom_enable", 0 0;
v0000021e88daac20_0 .var "wavedrom_title", 511 0;
E_0000021e88dac550/0 .event negedge, v0000021e88dabb20_0;
E_0000021e88dac550/1 .event posedge, v0000021e88dabb20_0;
E_0000021e88dac550 .event/or E_0000021e88dac550/0, E_0000021e88dac550/1;
E_0000021e88dacfd0 .event negedge, v0000021e88dabb20_0;
S_0000021e88d9f290 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000021e88dae040;
 .timescale -12 -12;
v0000021e88daa540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000021e88d9f420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000021e88dae040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000021e88d9f5b0 .scope module, "top_module1" "TopModule" 3 101, 5 2 0, S_0000021e88d8aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
L_0000021e88d8b7e0 .functor NOT 8, L_0000021e88daa220, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000021e88d8add0 .functor AND 8, L_0000021e88d8b7e0, v0000021e88dabd00_0, C4<11111111>, C4<11111111>;
L_0000021e88d8b070 .functor AND 8, L_0000021e88daaf40, v0000021e88dab080_0, C4<11111111>, C4<11111111>;
L_0000021e88d8b310 .functor OR 8, L_0000021e88d8add0, L_0000021e88d8b070, C4<00000000>, C4<00000000>;
L_0000021e88d8b380 .functor BUFZ 8, L_0000021e88d8b310, C4<00000000>, C4<00000000>, C4<00000000>;
v0000021e88dab800_0 .net *"_ivl_0", 7 0, L_0000021e88daa220;  1 drivers
L_0000021e88e02e80 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000021e88dab620_0 .net *"_ivl_11", 6 0, L_0000021e88e02e80;  1 drivers
v0000021e88dab300_0 .net *"_ivl_12", 7 0, L_0000021e88d8b070;  1 drivers
L_0000021e88e02e38 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000021e88daa680_0 .net *"_ivl_3", 6 0, L_0000021e88e02e38;  1 drivers
v0000021e88daad60_0 .net *"_ivl_4", 7 0, L_0000021e88d8b7e0;  1 drivers
v0000021e88dab940_0 .net *"_ivl_6", 7 0, L_0000021e88d8add0;  1 drivers
v0000021e88daa9a0_0 .net *"_ivl_8", 7 0, L_0000021e88daaf40;  1 drivers
v0000021e88dab580_0 .net "a", 7 0, v0000021e88dabd00_0;  alias, 1 drivers
v0000021e88daaa40_0 .net "b", 7 0, v0000021e88dab080_0;  alias, 1 drivers
v0000021e88da9fa0_0 .net "out", 7 0, L_0000021e88d8b380;  alias, 1 drivers
v0000021e88dab440_0 .net "sel", 0 0, v0000021e88daae00_0;  alias, 1 drivers
v0000021e88daa720_0 .net "temp", 7 0, L_0000021e88d8b310;  1 drivers
L_0000021e88daa220 .concat [ 1 7 0 0], v0000021e88daae00_0, L_0000021e88e02e38;
L_0000021e88daaf40 .concat [ 1 7 0 0], v0000021e88daae00_0, L_0000021e88e02e80;
S_0000021e88d95d30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0000021e88d8aa90;
 .timescale -12 -12;
E_0000021e88dac510 .event edge, v0000021e88daaea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000021e88daaea0_0;
    %nor/r;
    %assign/vec4 v0000021e88daaea0_0, 0;
    %wait E_0000021e88dac510;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000021e88dae040;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dacfd0;
    %wait E_0000021e88dac550;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %wait E_0000021e88dac550;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000021e88d9f420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021e88dac550;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0000021e88daae00_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000021e88dab080_0, 0;
    %assign/vec4 v0000021e88dabd00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000021e88d8aa90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e88dabc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e88daaea0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000021e88d8aa90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000021e88dabc60_0;
    %inv;
    %store/vec4 v0000021e88dabc60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000021e88d8aa90;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0000021e88dabb20_0, v0000021e88daa860_0, v0000021e88daa0e0_0, v0000021e88daa7c0_0, v0000021e88dabbc0_0, v0000021e88dabe40_0, v0000021e88dabda0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000021e88d8aa90;
T_7 ;
    %load/vec4 v0000021e88daaae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000021e88daaae0_0, 64, 32>, &PV<v0000021e88daaae0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000021e88daaae0_0, 128, 32>, &PV<v0000021e88daaae0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", &PV<v0000021e88daaae0_0, 128, 32>, &PV<v0000021e88daaae0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000021e88d8aa90;
T_8 ;
    %wait E_0000021e88dac550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021e88daaae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e88daaae0_0, 4, 32;
    %load/vec4 v0000021e88daa180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021e88daaae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e88daaae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000021e88daaae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e88daaae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000021e88dabe40_0;
    %load/vec4 v0000021e88dabe40_0;
    %load/vec4 v0000021e88dabda0_0;
    %xor;
    %load/vec4 v0000021e88dabe40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000021e88daaae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e88daaae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000021e88daaae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e88daaae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021e88d8aa90;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 146 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 147 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob062_bugs_mux2_test.sv";
    "dataset_code-complete-iccad2023/Prob062_bugs_mux2_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01.sv";
