

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU'
================================================================
* Date:           Sat Nov  4 18:43:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    217|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     26|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     157|    395|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_5_3_32_1_1_U471  |mux_5_3_32_1_1  |        0|   0|  0|  26|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  26|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln110_3_fu_240_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln110_4_fu_311_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln110_fu_212_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln113_2_fu_222_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln113_fu_276_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln115_fu_281_p2     |         +|   0|  0|  38|          31|          31|
    |icmp_ln110_2_fu_317_p2  |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln110_fu_206_p2    |      icmp|   0|  0|  15|           8|           2|
    |select_ln110_fu_323_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln115_fu_294_p3  |    select|   0|  0|  31|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 217|         124|         101|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                       | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                          |  14|          3|    1|          3|
    |ap_done_int                                                                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_3                                                              |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem_load_1                                                   |   9|          2|    8|         16|
    |bw_fu_90                                                                           |   9|          2|    8|         16|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0            |  14|          3|   10|         30|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0            |  14|          3|   10|         30|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0            |  14|          3|   10|         30|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0            |  14|          3|   10|         30|
    |conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0  |  14|          3|   10|         30|
    |grp_load_fu_177_p1                                                                 |  14|          3|    8|         24|
    |phi_mul_fu_86                                                                      |   9|          2|   17|         34|
    |phi_urem_fu_82                                                                     |   9|          2|    8|         16|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                              | 152|         33|  109|        277|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln110_reg_379                                                        |   8|   0|    8|          0|
    |ap_CS_fsm                                                                |   2|   0|    2|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |bw_fu_90                                                                 |   8|   0|    8|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15_reg_384  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16_reg_389  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17_reg_394  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18_reg_399  |  10|   0|   10|          0|
    |conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19_reg_404  |  10|   0|   10|          0|
    |phi_mul_fu_86                                                            |  17|   0|   17|          0|
    |phi_urem_fu_82                                                           |   8|   0|    8|          0|
    |sext_ln110_cast_reg_371                                                  |  32|   0|   32|          0|
    |sext_ln113_cast_reg_366                                                  |  31|   0|   31|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 157|   0|  157|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|                                     RTL Ports                                     | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                                                                             |   in|    1|  ap_ctrl_hs|                                                       conv2_Pipeline_RELU|  return value|
|ap_rst                                                                             |   in|    1|  ap_ctrl_hs|                                                       conv2_Pipeline_RELU|  return value|
|ap_start                                                                           |   in|    1|  ap_ctrl_hs|                                                       conv2_Pipeline_RELU|  return value|
|ap_done                                                                            |  out|    1|  ap_ctrl_hs|                                                       conv2_Pipeline_RELU|  return value|
|ap_idle                                                                            |  out|    1|  ap_ctrl_hs|                                                       conv2_Pipeline_RELU|  return value|
|ap_ready                                                                           |  out|    1|  ap_ctrl_hs|                                                       conv2_Pipeline_RELU|  return value|
|mul_ln113                                                                          |   in|   10|     ap_none|                                                                 mul_ln113|        scalar|
|sext_ln110                                                                         |   in|   30|     ap_none|                                                                sext_ln110|        scalar|
|sext_ln113                                                                         |   in|   30|     ap_none|                                                                sext_ln113|        scalar|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_address0            |  out|   10|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_ce0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_we0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_d0                  |  out|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_q0                  |   in|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_address0            |  out|   10|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_ce0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_we0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_d0                  |  out|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_q0                  |   in|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_address0            |  out|   10|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_ce0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_we0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_d0                  |  out|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_q0                  |   in|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_address0            |  out|   10|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_ce0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_we0                 |  out|    1|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_d0                  |  out|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_q0                  |   in|   32|   ap_memory|            conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_address0  |  out|   10|   ap_memory|  conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_ce0       |  out|    1|   ap_memory|  conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_we0       |  out|    1|   ap_memory|  conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_d0        |  out|   32|   ap_memory|  conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
|conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_q0        |   in|   32|   ap_memory|  conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255|         array|
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

