
<html><head><title>SystemVerilog User-Defined Nettype</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668846" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog User-Defined Nettype" />
<meta name="Keywords" content="SystemVerilog UDN,SystemVerilog User-Defined Nettype,Nettypes" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Wreal/Real Nets, SystemVerilog Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668846" />
<meta name="NextFile" content="Built-In_Real_Nettypes.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_Real_Variables.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- SystemVerilog User-Defined Nettype" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_Real_Variables.html" title="SystemVerilog_Real_Variables">SystemVerilog_Real_Variables</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Built-In_Real_Nettypes.html" title="Built-In_Real_Nettypes">Built-In_Real_Nettypes</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SystemVerilog User-Defined Nettype</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>IEEE 1800-2012 also supports real nettype port connections. During elaboration, the net is collapsed to a single location in the system and referenced by all attached modules. Nettype port connections are more efficient and support&#160;<code>inout</code> ports, where each module directly connects to the net. It also supports multiple drivers.&#160;&#160;It also supports <code>`wrealZState</code> and <code>`wrealXState</code> values to&#160;define high impedance and invalid drive conditions, respectively.</p>

<p><br /></p>

<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/443498822/443498823.jpg" data-linked-resource-container-id="443498822" data-linked-resource-container-version="1" data-linked-resource-content-type="image/jpeg" data-linked-resource-default-alias="sv_rnm_nettype.jpg" data-linked-resource-id="443498823" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/443498822/443498823.jpg" width="488" /></span></p>

<p>A user-defined nettype is declared with the keyword&#160;<code>nettype</code>, and includes a data type and optionally a resolution function. It can carry one or more values over a single net. A real value can be used to communicate voltage, current and other values between design blocks.&#160;You can define a user-defined type (UDT), user-defined nettype (UDN), and user-defined resolution function (UDR).</p>
<h4 id="SystemVerilogUserDefinedNettype-Syntax:">Syntax:</h4>

<p><code>nettype UDT UDN [ with UDR ];</code></p>

<p>Where,</p>
<ul><li><code>UDT</code> is the datatype</li><li><code>UDN</code> is the nettype identified</li><li><code>UDR</code> is the resolution function</li></ul>
<p>UDNs are SystemVerilog structures with a defined resolution function. Nets are used for structural connections and allow for the resolution of multiple drivers. Nets have a single, resolved value based on one or more drivers.&#160;Nettypes can only be driven through a continuous assignment, where each assignment represents a driver on the net.&#160;A nettype construct can carry one or more values over a single net. A real value can be used to communicate voltage, current, and other quantities between design blocks.</p>

<p>Resolution functions are used to determine the final value of a nettype. The return value of a resolution&#160;function is the nettype&#8217;s datatype. It is called whenever there is a change on one or more drivers to a&#160;net. Nettypes that are defined to only have a single driver do not need to be defined with a resolution function.&#160;However, a nettype with a resolution function that has only one driver can still call that resolution function when a driver changes. Also, you can use a resolution function with a single-driver nettype. The resolution function can be used to define monitoring functionality and debug operations on the net.</p>
<h4 id="SystemVerilogUserDefinedNettype-RelatedTopics">Related Topics</h4>
<ul><li><a href="SystemVerilog_Real_Variables.html">SystemVerilog Real Variables</a></li><li><a href="Built-In_Real_Nettypes.html">Built-In Real Nettypes</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_Real_Variables.html" id="prev" title="SystemVerilog_Real_Variables">SystemVerilog_Real_Variables</a></em></b><b><em><a href="Built-In_Real_Nettypes.html" id="nex" title="Built-In_Real_Nettypes">Built-In_Real_Nettypes</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>