{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742912844962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742912844962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:27:24 2025 " "Processing started: Tue Mar 25 22:27:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742912844962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742912844962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arch -c arch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742912844962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742912845121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd " "Found entity 1: hadd" {  } { { "hadd.bdf" "" { Schematic "E:/Project/FPGA/design/hadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.bdf" "" { Schematic "E:/Project/FPGA/design/fadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/Project/FPGA/design/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "E:/Project/FPGA/design/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.bdf" "" { Schematic "E:/Project/FPGA/design/dec2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel2g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel2g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2g " "Found entity 1: sel2g" {  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel4g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel4g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel4g " "Found entity 1: sel4g" {  } { { "sel4g.bdf" "" { Schematic "E:/Project/FPGA/design/sel4g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.bdf" "" { Schematic "E:/Project/FPGA/design/dec3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "E:/Project/FPGA/design/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd8 " "Found entity 1: hadd8" {  } { { "hadd8.bdf" "" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_181.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8_181.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_181 " "Found entity 1: ALU8_181" {  } { { "ALU8_181.bdf" "" { Schematic "E:/Project/FPGA/design/ALU8_181.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh1c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sh1c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sh1c " "Found entity 1: sh1c" {  } { { "sh1c.bdf" "" { Schematic "E:/Project/FPGA/design/sh1c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.bdf" "" { Schematic "E:/Project/FPGA/design/add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub8 " "Found entity 1: addsub8" {  } { { "addsub8.bdf" "" { Schematic "E:/Project/FPGA/design/addsub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alucomb " "Found entity 1: alucomb" {  } { { "alucomb.bdf" "" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regg " "Found entity 1: regg" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alusys " "Found entity 1: alusys" {  } { { "alusys.bdf" "" { Schematic "E:/Project/FPGA/design/alusys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ROM " "Found entity 1: alu_ROM" {  } { { "alu_ROM.bdf" "" { Schematic "E:/Project/FPGA/design/alu_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_dq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dq " "Found entity 1: ram_dq" {  } { { "ram_dq.bdf" "" { Schematic "E:/Project/FPGA/design/ram_dq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub " "Found entity 1: ramsub" {  } { { "ramsub.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram_rw_dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram_rw_dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rw_dq-behavior " "Found design unit 1: ram_rw_dq-behavior" {  } { { "vhdl/ram_rw_dq.vhd" "" { Text "E:/Project/FPGA/design/vhdl/ram_rw_dq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rw_dq " "Found entity 1: ram_rw_dq" {  } { { "vhdl/ram_rw_dq.vhd" "" { Text "E:/Project/FPGA/design/vhdl/ram_rw_dq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_simp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_simp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_simp " "Found entity 1: ks_simp" {  } { { "ks_simp.bdf" "" { Schematic "E:/Project/FPGA/design/ks_simp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks " "Found entity 1: ks" {  } { { "ks.bdf" "" { Schematic "E:/Project/FPGA/design/ks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_test " "Found entity 1: ks_test" {  } { { "ks_test.bdf" "" { Schematic "E:/Project/FPGA/design/ks_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsub_ks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramsub_ks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub_ks " "Found entity 1: ramsub_ks" {  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vwf/ramsub_debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vwf/ramsub_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub_debug " "Found entity 1: ramsub_debug" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ramsub_debug " "Elaborating entity \"ramsub_debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742912845468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g sel2g:inst9 " "Elaborating entity \"sel2g\" for hierarchy \"sel2g:inst9\"" {  } { { "VWF/ramsub_debug.bdf" "inst9" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 560 576 736 656 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks ks:inst11 " "Elaborating entity \"ks\" for hierarchy \"ks:inst11\"" {  } { { "VWF/ramsub_debug.bdf" "inst11" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 568 -272 -144 696 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst1 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst1\"" {  } { { "VWF/ramsub_debug.bdf" "inst1" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 624 240 352 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 624 240 352 720 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst1 " "Instantiated megafunction \"LPM_ROM:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIF/ramsub_ks_rom.mif " "Parameter \"LPM_FILE\" = \"MIF/ramsub_ks_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845482 ""}  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 624 240 352 720 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742912845482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst1\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 624 240 352 720 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/altera/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "altrom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 624 240 352 720 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t611 " "Found entity 1: altsyncram_t611" {  } { { "db/altsyncram_t611.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_t611.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t611 LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_t611:auto_generated " "Elaborating entity \"altsyncram_t611\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_t611:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst\"" {  } { { "VWF/ramsub_debug.bdf" "inst" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 616 32 160 744 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd8 cnt8:inst\|hadd8:inst2 " "Elaborating entity \"hadd8\" for hierarchy \"cnt8:inst\|hadd8:inst2\"" {  } { { "cnt8.bdf" "inst2" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 264 592 720 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd cnt8:inst\|hadd8:inst2\|hadd:inst7 " "Elaborating entity \"hadd\" for hierarchy \"cnt8:inst\|hadd8:inst2\|hadd:inst7\"" {  } { { "hadd8.bdf" "inst7" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { { 368 688 784 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cnt8:inst\|reg:inst1 " "Elaborating entity \"reg\" for hierarchy \"cnt8:inst\|reg:inst1\"" {  } { { "cnt8.bdf" "inst1" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 104 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "inst" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborated megafunction instantiation \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912845593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Instantiated megafunction \"cnt8:inst\|reg:inst1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845593 ""}  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742912845593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g cnt8:inst\|sel2g:inst " "Elaborating entity \"sel2g\" for hierarchy \"cnt8:inst\|sel2g:inst\"" {  } { { "cnt8.bdf" "inst" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 104 488 648 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regg regg:inst2 " "Elaborating entity \"regg\" for hierarchy \"regg:inst2\"" {  } { { "VWF/ramsub_debug.bdf" "inst2" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 432 152 312 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF regg:inst2\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"regg:inst2\|LPM_FF:inst\"" {  } { { "regg.bdf" "inst" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regg:inst2\|LPM_FF:inst " "Elaborated megafunction instantiation \"regg:inst2\|LPM_FF:inst\"" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912845597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regg:inst2\|LPM_FF:inst " "Instantiated megafunction \"regg:inst2\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845597 ""}  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742912845597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst15 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst15\"" {  } { { "VWF/ramsub_debug.bdf" "inst15" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 240 1528 1640 352 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845603 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because neither the aconst or aset port is used " "Assertion warning: Ignored LPM_AVALUE parameter because neither the aconst or aset port is used" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_latch.tdf" 76 2 0 } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 240 1528 1640 352 "inst15" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1742912845604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst15 " "Elaborated megafunction instantiation \"LPM_LATCH:inst15\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 240 1528 1640 352 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912845604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst15 " "Instantiated megafunction \"LPM_LATCH:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845604 ""}  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 240 1528 1640 352 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742912845604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rw_dq ram_rw_dq:inst6 " "Elaborating entity \"ram_rw_dq\" for hierarchy \"ram_rw_dq:inst6\"" {  } { { "VWF/ramsub_debug.bdf" "inst6" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 248 1272 1472 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845605 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sel2g:inst9\|inst2~synth " "Found clock multiplexer sel2g:inst9\|inst2~synth" {  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { { 376 1216 1280 424 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1742912845674 "|ramsub_debug|sel2g:inst9|inst2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1742912845674 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_rw_dq:inst6\|content_rtl_0 " "Inferred dual-clock RAM node \"ram_rw_dq:inst6\|content_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1742912845684 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_rw_dq:inst6\|content_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_rw_dq:inst6\|content_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIF/ramsub.mif " "Parameter INIT_FILE set to MIF/ramsub.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742912845699 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1742912845699 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1742912845699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_rw_dq:inst6\|altsyncram:content_rtl_0 " "Elaborated megafunction instantiation \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912845724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_rw_dq:inst6\|altsyncram:content_rtl_0 " "Instantiated megafunction \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIF/ramsub.mif " "Parameter \"INIT_FILE\" = \"MIF/ramsub.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742912845725 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742912845725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13g1 " "Found entity 1: altsyncram_13g1" {  } { { "db/altsyncram_13g1.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_13g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mj1 " "Found entity 1: altsyncram_3mj1" {  } { { "db/altsyncram_3mj1.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_3mj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742912845799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742912845799 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[7\] uIR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[7\]\" to the node \"uIR\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[3\] uIR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[3\]\" to the node \"uIR\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[6\] uIR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"uIR\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[5\] uIR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"uIR\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[4\] uIR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"uIR\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[2\] uIR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"uIR\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[1\] uIR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"uIR\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[0\] uIR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"uIR\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst1\|otri\[6\] ks:inst11\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst1\|otri\[6\]\" to the node \"ks:inst11\|inst1\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1742912845944 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1742912845944 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[5\] inst13 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[5\]\" to the node \"inst13\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742912845945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[4\] ram_rw_dq:inst6\|altsyncram:content_rtl_0\|altsyncram_13g1:auto_generated\|altsyncram_3mj1:altsyncram1\|ram_block2a0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[4\]\" to the node \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\|altsyncram_13g1:auto_generated\|altsyncram_3mj1:altsyncram1\|ram_block2a0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742912845945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[2\] regg:inst3\|lpm_ff:inst\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[2\]\" to the node \"regg:inst3\|lpm_ff:inst\|dffs\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742912845945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[1\] cnt8:inst4\|hadd8:inst2\|hadd:inst\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[1\]\" to the node \"cnt8:inst4\|hadd8:inst2\|hadd:inst\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742912845945 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst1\|otri\[0\] regg:inst2\|lpm_ff:inst\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst1\|otri\[0\]\" to the node \"regg:inst2\|lpm_ff:inst\|dffs\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1742912845945 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1742912845945 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ks:inst11\|inst1 ks:inst11\|inst1~_emulated ks:inst11\|inst1~1 " "Register \"ks:inst11\|inst1\" is converted into an equivalent circuit using register \"ks:inst11\|inst1~_emulated\" and latch \"ks:inst11\|inst1~1\"" {  } { { "ks.bdf" "" { Schematic "E:/Project/FPGA/design/ks.bdf" { { 256 496 560 336 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1742912845945 "|ramsub_debug|ks:inst11|inst1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1742912845945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742912846104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[7\] " "No output dependent on input pin \"DBGADDR\[7\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[6\] " "No output dependent on input pin \"DBGADDR\[6\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[5\] " "No output dependent on input pin \"DBGADDR\[5\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[4\] " "No output dependent on input pin \"DBGADDR\[4\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[3\] " "No output dependent on input pin \"DBGADDR\[3\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[2\] " "No output dependent on input pin \"DBGADDR\[2\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[1\] " "No output dependent on input pin \"DBGADDR\[1\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DBGADDR\[0\] " "No output dependent on input pin \"DBGADDR\[0\]\"" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742912846130 "|ramsub_debug|DBGADDR[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1742912846130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742912846130 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742912846130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742912846130 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1742912846130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742912846130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742912846155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:27:26 2025 " "Processing ended: Tue Mar 25 22:27:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742912846155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742912846155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742912846155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742912846155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742912847008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742912847008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:27:26 2025 " "Processing started: Tue Mar 25 22:27:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742912847008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742912847008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arch -c arch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742912847008 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742912847054 ""}
{ "Info" "0" "" "Project  = arch" {  } {  } 0 0 "Project  = arch" 0 0 "Fitter" 0 0 1742912847054 ""}
{ "Info" "0" "" "Revision = arch" {  } {  } 0 0 "Revision = arch" 0 0 "Fitter" 0 0 1742912847054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1742912847108 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arch EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"arch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742912847113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742912847131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742912847131 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742912847161 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742912847168 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742912847299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742912847299 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742912847299 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742912847299 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742912847300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742912847300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742912847300 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742912847300 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742912847301 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 61 " "No exact pin location assignment(s) for 59 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKd " "Pin CLKd not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { CLKd } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 584 1648 1824 600 "CLKd" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[7\] " "Pin uIR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[6\] " "Pin uIR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[5\] " "Pin uIR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[4\] " "Pin uIR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[3\] " "Pin uIR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[2\] " "Pin uIR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[1\] " "Pin uIR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uIR\[0\] " "Pin uIR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { uIR[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 488 1648 1824 504 "uIR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[7\] " "Pin MAR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[6\] " "Pin MAR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[5\] " "Pin MAR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[4\] " "Pin MAR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[3\] " "Pin MAR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[2\] " "Pin MAR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[1\] " "Pin MAR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR\[0\] " "Pin MAR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MAR[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 456 584 760 472 "MAR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[7\] " "Pin MBR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[6\] " "Pin MBR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[5\] " "Pin MBR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[4\] " "Pin MBR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[3\] " "Pin MBR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[2\] " "Pin MBR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[1\] " "Pin MBR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR\[0\] " "Pin MBR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { MBR[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 128 1016 1192 144 "MBR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 184 584 760 200 "PC" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Pin Q\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Pin Q\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Pin Q\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Pin Q\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Pin Q\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Pin Q\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Pin Q\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Pin Q\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Q[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 272 1728 1904 288 "Q" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[7\] " "Pin Qo\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[6\] " "Pin Qo\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[5\] " "Pin Qo\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[4\] " "Pin Qo\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[3\] " "Pin Qo\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[2\] " "Pin Qo\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[1\] " "Pin Qo\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qo\[0\] " "Pin Qo\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { Qo[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 464 1648 1824 480 "Qo" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Qo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[7\] " "Pin DBGADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[7] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[6\] " "Pin DBGADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[6] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[5\] " "Pin DBGADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[5] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[4\] " "Pin DBGADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[4] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[3\] " "Pin DBGADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[3] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[2\] " "Pin DBGADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[2] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[1\] " "Pin DBGADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[1] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBGADDR\[0\] " "Pin DBGADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DBGADDR[0] } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 776 -496 -320 792 "DBGADDR" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBGADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG " "Pin DEBUG not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DEBUG } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 736 -488 -320 752 "DEBUG" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPULSE " "Pin SPULSE not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { SPULSE } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 640 -488 -320 656 "SPULSE" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPULSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742912847324 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1742912847324 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1742912847388 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arch.sdc " "Synopsys Design Constraints File file not found: 'arch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742912847390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742912847390 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742912847395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ks:inst11\|inst  " "Automatically promoted node ks:inst11\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742912847402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel2g:inst9\|inst2 " "Destination node sel2g:inst9\|inst2" {  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { { 376 1216 1280 424 "inst2" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel2g:inst9|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742912847402 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1742912847402 ""}  } { { "ks.bdf" "" { Schematic "E:/Project/FPGA/design/ks.bdf" { { 248 640 704 296 "inst" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ks:inst11|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742912847402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel2g:inst9\|inst2  " "Automatically promoted node sel2g:inst9\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742912847402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Destination node inst13" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 536 904 968 584 "inst13" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742912847402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKd " "Destination node CLKd" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { CLKd } } } { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 584 1648 1824 600 "CLKd" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742912847402 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1742912847402 ""}  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { { 376 1216 1280 424 "inst2" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel2g:inst9|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742912847402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742912847402 ""}  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { { 536 904 968 584 "inst13" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA/design/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742912847402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742912847442 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742912847442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742912847442 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742912847443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742912847443 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742912847443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742912847444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742912847444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742912847452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1742912847453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742912847453 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 10 49 0 " "Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 10 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1742912847453 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1742912847453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742912847453 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742912847454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742912847454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742912847454 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 34 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742912847454 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1742912847454 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742912847454 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[0\] " "Node \"Q0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[1\] " "Node \"Q0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[2\] " "Node \"Q0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[3\] " "Node \"Q0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[4\] " "Node \"Q0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[5\] " "Node \"Q0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[6\] " "Node \"Q0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q0\[7\] " "Node \"Q0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[0\] " "Node \"Q1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[1\] " "Node \"Q1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[2\] " "Node \"Q1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[3\] " "Node \"Q1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[4\] " "Node \"Q1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[5\] " "Node \"Q1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[6\] " "Node \"Q1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q1\[7\] " "Node \"Q1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[0\] " "Node \"Q2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[1\] " "Node \"Q2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[2\] " "Node \"Q2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[3\] " "Node \"Q2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[4\] " "Node \"Q2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[5\] " "Node \"Q2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[6\] " "Node \"Q2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Q2\[7\] " "Node \"Q2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1742912847466 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1742912847466 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742912847467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742912847775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742912847811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742912847816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742912848028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742912848028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742912848070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } { { "loc" "" { Generic "E:/Project/FPGA/design/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9"} 0 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1742912848470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742912848470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742912848521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1742912848522 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742912848522 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1742912848527 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742912848529 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLKd 0 " "Pin \"CLKd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[7\] 0 " "Pin \"uIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[6\] 0 " "Pin \"uIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[5\] 0 " "Pin \"uIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[4\] 0 " "Pin \"uIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[3\] 0 " "Pin \"uIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[2\] 0 " "Pin \"uIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[1\] 0 " "Pin \"uIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uIR\[0\] 0 " "Pin \"uIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[7\] 0 " "Pin \"MAR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[6\] 0 " "Pin \"MAR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[5\] 0 " "Pin \"MAR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[4\] 0 " "Pin \"MAR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[3\] 0 " "Pin \"MAR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[2\] 0 " "Pin \"MAR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[1\] 0 " "Pin \"MAR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR\[0\] 0 " "Pin \"MAR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[7\] 0 " "Pin \"MBR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[6\] 0 " "Pin \"MBR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[5\] 0 " "Pin \"MBR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[4\] 0 " "Pin \"MBR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[3\] 0 " "Pin \"MBR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[2\] 0 " "Pin \"MBR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[1\] 0 " "Pin \"MBR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR\[0\] 0 " "Pin \"MBR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[7\] 0 " "Pin \"Qo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[6\] 0 " "Pin \"Qo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[5\] 0 " "Pin \"Qo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[4\] 0 " "Pin \"Qo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[3\] 0 " "Pin \"Qo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[2\] 0 " "Pin \"Qo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[1\] 0 " "Pin \"Qo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Qo\[0\] 0 " "Pin \"Qo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1742912848532 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1742912848532 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742912848593 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742912848602 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742912848660 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742912848755 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742912848757 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742912848779 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1742912848779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/FPGA/design/output_files/arch.fit.smsg " "Generated suppressed messages file E:/Project/FPGA/design/output_files/arch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742912848850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742912848954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:27:28 2025 " "Processing ended: Tue Mar 25 22:27:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742912848954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742912848954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742912848954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742912848954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742912849694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742912849694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:27:29 2025 " "Processing started: Tue Mar 25 22:27:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742912849694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742912849694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arch -c arch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742912849694 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742912849993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742912850011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742912850163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:27:30 2025 " "Processing ended: Tue Mar 25 22:27:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742912850163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742912850163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742912850163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742912850163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742912850734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742912850970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742912850970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:27:30 2025 " "Processing started: Tue Mar 25 22:27:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742912850970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742912850970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arch -c arch " "Command: quartus_sta arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742912850970 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1742912851010 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742912851069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742912851089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742912851089 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1742912851130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arch.sdc " "Synopsys Design Constraints File file not found: 'arch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1742912851137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1742912851137 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851138 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851138 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1742912851141 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1742912851145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742912851149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.214 " "Worst-case setup slack is -4.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214      -264.564 CLK  " "   -4.214      -264.564 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742912851151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370         0.000 CLK  " "    0.370         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742912851152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742912851154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742912851155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567      -426.025 CLK  " "   -2.567      -426.025 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742912851156 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1742912851178 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1742912851178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742912851187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.125 " "Worst-case setup slack is -2.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125       -98.363 CLK  " "   -2.125       -98.363 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742912851188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090         0.000 CLK  " "    0.090         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742912851191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742912851193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742912851194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -271.754 CLK  " "   -1.627      -271.754 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742912851196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742912851196 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1742912851220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742912851236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742912851236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742912851285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:27:31 2025 " "Processing ended: Tue Mar 25 22:27:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742912851285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742912851285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742912851285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742912851285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742912852078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742912852078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:27:32 2025 " "Processing started: Tue Mar 25 22:27:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742912852078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742912852078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arch -c arch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742912852078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arch.vo E:/Project/FPGA/design/simulation/modelsim/ simulation " "Generated file arch.vo in folder \"E:/Project/FPGA/design/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742912852233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742912852251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:27:32 2025 " "Processing ended: Tue Mar 25 22:27:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742912852251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742912852251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742912852251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742912852251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742912852851 ""}
