

================================================================
== Vivado HLS Report for 'Resize'
================================================================
* Date:           Tue Dec  4 09:54:48 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.722|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   53|  1075019789|   53|  1075019789|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+------------+-----+------------+---------+
        |                             |                   |      Latency     |     Interval     | Pipeline|
        |           Instance          |       Module      | min |     max    | min |     max    |   Type  |
        +-----------------------------+-------------------+-----+------------+-----+------------+---------+
        |grp_Resize_opr_linear_fu_76  |Resize_opr_linear  |   52|  1075019788|   52|  1075019788|   none  |
        +-----------------------------+-------------------+-----+------------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     25|    8282|    7027|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     105|
|Register         |        -|      -|      81|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     25|    8363|    7134|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+------+------+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------+---------+-------+------+------+
    |grp_Resize_opr_linear_fu_76  |Resize_opr_linear  |        0|     25|  8282|  7027|
    +-----------------------------+-------------------+---------+-------+------+------+
    |Total                        |                   |        0|     25|  8282|  7027|
    +-----------------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |p_dst_cols_V_blk_n         |   9|          2|    1|          2|
    |p_dst_cols_V_out_blk_n     |   9|          2|    1|          2|
    |p_dst_data_stream_V_write  |   9|          2|    1|          2|
    |p_dst_rows_V_blk_n         |   9|          2|    1|          2|
    |p_dst_rows_V_out_blk_n     |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_read   |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 105|         23|   11|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   2|   0|    2|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |grp_Resize_opr_linear_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |p_dst_cols_V_read_reg_97                  |   6|   0|    6|          0|
    |p_dst_rows_V_read_reg_92                  |   6|   0|    6|          0|
    |p_src_cols_V_read_reg_107                 |  32|   0|   32|          0|
    |p_src_rows_V_read_reg_102                 |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  81|   0|   81|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Resize       | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Resize       | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Resize       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Resize       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Resize       | return value |
|start_out                    | out |    1| ap_ctrl_hs |        Resize       | return value |
|start_write                  | out |    1| ap_ctrl_hs |        Resize       | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_rows_V_dout            |  in |    6|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_rows_V_read            | out |    1|   ap_fifo  |     p_dst_rows_V    |    pointer   |
|p_dst_cols_V_dout            |  in |    6|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_cols_V_read            | out |    1|   ap_fifo  |     p_dst_cols_V    |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_rows_V_out_din         | out |    6|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_rows_V_out_full_n      |  in |    1|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_rows_V_out_write       | out |    1|   ap_fifo  |   p_dst_rows_V_out  |    pointer   |
|p_dst_cols_V_out_din         | out |    6|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
|p_dst_cols_V_out_full_n      |  in |    1|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
|p_dst_cols_V_out_write       | out |    1|   ap_fifo  |   p_dst_cols_V_out  |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 3 [1/1] (2.26ns)   --->   "%p_dst_rows_V_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %p_dst_rows_V)"   --->   Operation 3 'read' 'p_dst_rows_V_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (2.26ns)   --->   "%p_dst_cols_V_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %p_dst_cols_V)"   --->   Operation 4 'read' 'p_dst_cols_V_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i6P(i6* %p_dst_rows_V_out, i6 %p_dst_rows_V_read)"   --->   Operation 5 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i6P(i6* %p_dst_cols_V_out, i6 %p_dst_cols_V_read)"   --->   Operation 6 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (2.26ns)   --->   "%p_src_rows_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451]   --->   Operation 7 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.26ns)   --->   "%p_src_cols_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_src_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451]   --->   Operation 8 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @Resize_opr_linear(i32 %p_src_rows_V_read, i32 %p_src_cols_V_read, i8* %p_src_data_stream_V, i6 %p_dst_rows_V_read, i6 %p_dst_cols_V_read, i8* %p_dst_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %p_dst_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %p_dst_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %p_dst_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %p_dst_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Resize_opr_linear(i32 %p_src_rows_V_read, i32 %p_src_cols_V_read, i8* %p_src_data_stream_V, i6 %p_dst_rows_V_read, i6 %p_dst_cols_V_read, i8* %p_dst_data_stream_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_dst_rows_V_read (read         ) [ 001]
p_dst_cols_V_read (read         ) [ 001]
StgValue_5        (write        ) [ 000]
StgValue_6        (write        ) [ 000]
p_src_rows_V_read (read         ) [ 001]
p_src_cols_V_read (read         ) [ 001]
StgValue_10       (specinterface) [ 000]
StgValue_11       (specinterface) [ 000]
StgValue_12       (specinterface) [ 000]
StgValue_13       (specinterface) [ 000]
StgValue_14       (specinterface) [ 000]
StgValue_15       (specinterface) [ 000]
StgValue_16       (specinterface) [ 000]
StgValue_17       (specinterface) [ 000]
StgValue_18       (call         ) [ 000]
StgValue_19       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_rows_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_rows_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_cols_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_cols_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_rows_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_cols_V_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Resize_opr_linear"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="p_dst_rows_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="6" slack="0"/>
<pin id="38" dir="0" index="1" bw="6" slack="0"/>
<pin id="39" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_rows_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_dst_cols_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="6" slack="0"/>
<pin id="44" dir="0" index="1" bw="6" slack="0"/>
<pin id="45" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_cols_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_5_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_6_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_src_rows_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_src_cols_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_Resize_opr_linear_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="8" slack="0"/>
<pin id="81" dir="0" index="4" bw="6" slack="0"/>
<pin id="82" dir="0" index="5" bw="6" slack="0"/>
<pin id="83" dir="0" index="6" bw="8" slack="0"/>
<pin id="84" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="p_dst_rows_V_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="1"/>
<pin id="94" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_rows_V_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="p_dst_cols_V_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="1"/>
<pin id="99" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_cols_V_read "/>
</bind>
</comp>

<comp id="102" class="1005" name="p_src_rows_V_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="p_src_cols_V_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="36" pin="2"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="42" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="64" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="36" pin="2"/><net_sink comp="76" pin=4"/></net>

<net id="90"><net_src comp="42" pin="2"/><net_sink comp="76" pin=5"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="95"><net_src comp="36" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="100"><net_src comp="42" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="76" pin=5"/></net>

<net id="105"><net_src comp="64" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="110"><net_src comp="70" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {1 2 }
	Port: p_dst_rows_V_out | {1 }
	Port: p_dst_cols_V_out | {1 }
 - Input state : 
	Port: Resize : p_src_rows_V | {1 }
	Port: Resize : p_src_cols_V | {1 }
	Port: Resize : p_src_data_stream_V | {1 2 }
	Port: Resize : p_dst_rows_V | {1 }
	Port: Resize : p_dst_cols_V | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_Resize_opr_linear_fu_76 |    0    |    25   |  7.8865 |   7103  |   6405  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          | p_dst_rows_V_read_read_fu_36 |    0    |    0    |    0    |    0    |    0    |
|   read   | p_dst_cols_V_read_read_fu_42 |    0    |    0    |    0    |    0    |    0    |
|          | p_src_rows_V_read_read_fu_64 |    0    |    0    |    0    |    0    |    0    |
|          | p_src_cols_V_read_read_fu_70 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   write  |    StgValue_5_write_fu_48    |    0    |    0    |    0    |    0    |    0    |
|          |    StgValue_6_write_fu_56    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    0    |    25   |  7.8865 |   7103  |   6405  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| p_dst_cols_V_read_reg_97|    6   |
| p_dst_rows_V_read_reg_92|    6   |
|p_src_cols_V_read_reg_107|   32   |
|p_src_rows_V_read_reg_102|   32   |
+-------------------------+--------+
|          Total          |   76   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
| grp_Resize_opr_linear_fu_76 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Resize_opr_linear_fu_76 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Resize_opr_linear_fu_76 |  p4  |   2  |   6  |   12   ||    9    |
| grp_Resize_opr_linear_fu_76 |  p5  |   2  |   6  |   12   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   152  ||  3.912  ||    36   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   25   |    7   |  7103  |  6405  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   25   |   11   |  7179  |  6441  |
+-----------+--------+--------+--------+--------+--------+
