git clone --depth 1 --no-tags https://github.com/IoannisIn/tt03-verilog-pwm.git f:/verilog_sva_gh_scraper/data/full_repos/629097572
git clone --depth 1 --no-tags https://github.com/JoshLobo-21/4-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/629849797
git clone --depth 1 --no-tags https://github.com/ethanshen18/ThermoLog.git f:/verilog_sva_gh_scraper/data/full_repos/630669860
git clone --depth 1 --no-tags https://github.com/adrianp1206/Tennis_Game_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/633522886
git clone --depth 1 --no-tags https://github.com/RAHUL-1881/4way-juction-traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/633535362
git clone --depth 1 --no-tags https://github.com/austenppm/simpleausten.git f:/verilog_sva_gh_scraper/data/full_repos/633692286
git clone --depth 1 --no-tags https://github.com/lmkphdungz/RISC-SPM.git f:/verilog_sva_gh_scraper/data/full_repos/631442956
git clone --depth 1 --no-tags https://github.com/anhducdinh/CRC_CCIT_16_enc_dec.git f:/verilog_sva_gh_scraper/data/full_repos/631500799
git clone --depth 1 --no-tags https://github.com/jeffdi/mpw-9-test.git f:/verilog_sva_gh_scraper/data/full_repos/631803959
git clone --depth 1 --no-tags https://github.com/24-24i/Trojan_Detection.git f:/verilog_sva_gh_scraper/data/full_repos/632912599
git clone --depth 1 --no-tags https://github.com/a-nnza-r/Traffic_Light_Showdown_debugtest.git f:/verilog_sva_gh_scraper/data/full_repos/629374435
git clone --depth 1 --no-tags https://github.com/TelezaKanthonga/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/630680367
git clone --depth 1 --no-tags https://github.com/algofoogle/anton2-tt03.git f:/verilog_sva_gh_scraper/data/full_repos/631968353
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/FF_Using_SR-FF-Day-012_.git f:/verilog_sva_gh_scraper/data/full_repos/631009767
git clone --depth 1 --no-tags https://github.com/SaiSharanyaVattam/Enigma_machine.git f:/verilog_sva_gh_scraper/data/full_repos/631000627
git clone --depth 1 --no-tags https://github.com/melchisedech333/verilog-for-fun.git f:/verilog_sva_gh_scraper/data/full_repos/631015247
git clone --depth 1 --no-tags https://github.com/Marcox385/ARQ_Tarea_RISC_V_Pipeline_Equipo_2.git f:/verilog_sva_gh_scraper/data/full_repos/634086909
git clone --depth 1 --no-tags https://github.com/baibaininlei/insert_stream.git f:/verilog_sva_gh_scraper/data/full_repos/632983894
git clone --depth 1 --no-tags https://github.com/nourhussin/Chipion_Program.git f:/verilog_sva_gh_scraper/data/full_repos/633092440
git clone --depth 1 --no-tags https://github.com/lgb12345/FPGA-implementation-of-convolution.git f:/verilog_sva_gh_scraper/data/full_repos/634486736
git clone --depth 1 --no-tags https://github.com/kc0506/CA-2023.git f:/verilog_sva_gh_scraper/data/full_repos/631763450
git clone --depth 1 --no-tags https://github.com/JOHNYVPD/FSM_codes.git f:/verilog_sva_gh_scraper/data/full_repos/627855324
git clone --depth 1 --no-tags https://github.com/BrandonBae/space-invaders.git f:/verilog_sva_gh_scraper/data/full_repos/627665368
git clone --depth 1 --no-tags https://github.com/JOHNYVPD/Verilog_sequential.git f:/verilog_sva_gh_scraper/data/full_repos/627839177
git clone --depth 1 --no-tags https://github.com/JOHNYVPD/MIPS_16bits_processor.git f:/verilog_sva_gh_scraper/data/full_repos/627842057
git clone --depth 1 --no-tags https://github.com/Benjamin-Teng/Shift4.git f:/verilog_sva_gh_scraper/data/full_repos/630975230
git clone --depth 1 --no-tags https://github.com/justyoyo123/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/633106847
git clone --depth 1 --no-tags https://github.com/Wea-Code/Wea-Code.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/632955860
git clone --depth 1 --no-tags https://github.com/grorge123/Boolean-Function-Matching-Benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/628205880
git clone --depth 1 --no-tags https://github.com/vodkacoco/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/630017118
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/T_Flip-Flop-Day-010-.git f:/verilog_sva_gh_scraper/data/full_repos/629933679
git clone --depth 1 --no-tags https://github.com/rejunity/tt03-tiny-bnn.git f:/verilog_sva_gh_scraper/data/full_repos/631364448
git clone --depth 1 --no-tags https://github.com/MounaKrishnaEE22S082/DSP_Archi_Course_proj.git f:/verilog_sva_gh_scraper/data/full_repos/631892958
git clone --depth 1 --no-tags https://github.com/a20084551/six_stage_pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/631930157
git clone --depth 1 --no-tags https://github.com/emo-ocean/pipeline-CPU-callled-ocean.git f:/verilog_sva_gh_scraper/data/full_repos/632260060
git clone --depth 1 --no-tags https://github.com/Woosyun/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/632285022
git clone --depth 1 --no-tags https://github.com/aswaniar/ann_chip.git f:/verilog_sva_gh_scraper/data/full_repos/632049046
git clone --depth 1 --no-tags https://github.com/nokronim/riscv-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/632151413
git clone --depth 1 --no-tags https://github.com/mozerj2001/2d_fir_for_kintex7.git f:/verilog_sva_gh_scraper/data/full_repos/632446271
git clone --depth 1 --no-tags https://github.com/SaxonRah/FPGA-Pesudocode.git f:/verilog_sva_gh_scraper/data/full_repos/632689392
git clone --depth 1 --no-tags https://github.com/ximenanajera/Proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/633002893
git clone --depth 1 --no-tags https://github.com/MonetRX19/rkic_virtualmachine_update.git f:/verilog_sva_gh_scraper/data/full_repos/632969197
git clone --depth 1 --no-tags https://github.com/PedroZanato/projetoRF.git f:/verilog_sva_gh_scraper/data/full_repos/633036969
git clone --depth 1 --no-tags https://github.com/smblackwll/CAOProjectPart2.git f:/verilog_sva_gh_scraper/data/full_repos/631700505
git clone --depth 1 --no-tags https://github.com/davinder110/Approximate_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/631518236
git clone --depth 1 --no-tags https://github.com/LeostarR/Computer-Organization-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/628210439
git clone --depth 1 --no-tags https://github.com/andresnv12/Tareas_CircuitosII.git f:/verilog_sva_gh_scraper/data/full_repos/628704260
git clone --depth 1 --no-tags https://github.com/jamessa/fantastic-enigma.git f:/verilog_sva_gh_scraper/data/full_repos/629564698
git clone --depth 1 --no-tags https://github.com/JasurIsroilov/SPI_module.git f:/verilog_sva_gh_scraper/data/full_repos/629011707
git clone --depth 1 --no-tags https://github.com/ZeinNoureddin/Verilog-Based-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/630432998
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03_neptune_proportional.git f:/verilog_sva_gh_scraper/data/full_repos/630680755
git clone --depth 1 --no-tags https://github.com/IamJezza/MajorProject_NIE_G4.git f:/verilog_sva_gh_scraper/data/full_repos/630889854
git clone --depth 1 --no-tags https://github.com/jchin2/PRESENT80_R1.git f:/verilog_sva_gh_scraper/data/full_repos/631057398
git clone --depth 1 --no-tags https://github.com/AmarBor/My-Tiny-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/630260427
git clone --depth 1 --no-tags https://github.com/Bun-chan/FPGA_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/630808484
git clone --depth 1 --no-tags https://github.com/Bsovann/06-ELEVATOR-SYSTEM.git f:/verilog_sva_gh_scraper/data/full_repos/631334999
git clone --depth 1 --no-tags https://github.com/snehabiswas28/bus-interface.git f:/verilog_sva_gh_scraper/data/full_repos/634536872
git clone --depth 1 --no-tags https://github.com/Pisich/risc-v-pipeline-hw.git f:/verilog_sva_gh_scraper/data/full_repos/634086760
git clone --depth 1 --no-tags https://github.com/Yoganandar0073/Division-logic-in-verilog-for-floafting-point-.git f:/verilog_sva_gh_scraper/data/full_repos/628202288
git clone --depth 1 --no-tags https://github.com/YllkaNishevci/CPU_24bit.git f:/verilog_sva_gh_scraper/data/full_repos/628369136
git clone --depth 1 --no-tags https://github.com/GYHuang111/VSD2023.git f:/verilog_sva_gh_scraper/data/full_repos/634499675
git clone --depth 1 --no-tags https://github.com/jeffdi/gpio_defaults_test.git f:/verilog_sva_gh_scraper/data/full_repos/633440372
git clone --depth 1 --no-tags https://github.com/CoccaGuo/Verilog-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/634653031
git clone --depth 1 --no-tags https://github.com/CLiz17/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/634444114
git clone --depth 1 --no-tags https://github.com/davifelix5/riscV.git f:/verilog_sva_gh_scraper/data/full_repos/631996239
git clone --depth 1 --no-tags https://github.com/jmimu/easy6502_ice40.git f:/verilog_sva_gh_scraper/data/full_repos/634168375
git clone --depth 1 --no-tags https://github.com/Erfan-ram/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/630508652
git clone --depth 1 --no-tags https://github.com/Mohammad-AbuJaber/Computer-Architecture-Projects---------Multi-Cycle-RISC-Processor--MIPS-Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/629677220
git clone --depth 1 --no-tags https://github.com/nnguyendinh/FPGA-Hero.git f:/verilog_sva_gh_scraper/data/full_repos/633758088
git clone --depth 1 --no-tags https://github.com/im-prajwal/UART_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/633810655
git clone --depth 1 --no-tags https://github.com/MoShamy/DD1_Proj2.git f:/verilog_sva_gh_scraper/data/full_repos/634273372
git clone --depth 1 --no-tags https://github.com/tejlagwankar/simplified-AES.git f:/verilog_sva_gh_scraper/data/full_repos/631206425
git clone --depth 1 --no-tags https://github.com/fivexxxxx/fpga_fir.git f:/verilog_sva_gh_scraper/data/full_repos/632338772
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/GPAC_ADC_DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/632395728
git clone --depth 1 --no-tags https://github.com/mwolff79/jtframeX.git f:/verilog_sva_gh_scraper/data/full_repos/632396791
git clone --depth 1 --no-tags https://github.com/abdallahdaoud/Traffic-Light-Design---ADVANCED-DIGITAL-SYSTEMS-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/631238061
git clone --depth 1 --no-tags https://github.com/rickroller314/Verilog-PWM.git f:/verilog_sva_gh_scraper/data/full_repos/631484909
git clone --depth 1 --no-tags https://github.com/ET4351/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/631641956
git clone --depth 1 --no-tags https://github.com/exaithrg/v_sv_test.git f:/verilog_sva_gh_scraper/data/full_repos/631837962
git clone --depth 1 --no-tags https://github.com/HayatoMurakami/vhdl_smpl.git f:/verilog_sva_gh_scraper/data/full_repos/633644876
git clone --depth 1 --no-tags https://github.com/JasurIsroilov/MSB.git f:/verilog_sva_gh_scraper/data/full_repos/629013976
git clone --depth 1 --no-tags https://github.com/ronnygranados/Binary-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/628073227
git clone --depth 1 --no-tags https://github.com/SaiRajat2303/MIPS-Processors.git f:/verilog_sva_gh_scraper/data/full_repos/628348628
git clone --depth 1 --no-tags https://github.com/JasurIsroilov/FIR_filter.git f:/verilog_sva_gh_scraper/data/full_repos/629003256
git clone --depth 1 --no-tags https://github.com/itsubaidrehman/RISC-V-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/628036732
git clone --depth 1 --no-tags https://github.com/497672776/modelsim_template.git f:/verilog_sva_gh_scraper/data/full_repos/630825282
git clone --depth 1 --no-tags https://github.com/Moondok/cpu-31.git f:/verilog_sva_gh_scraper/data/full_repos/631850303
git clone --depth 1 --no-tags https://github.com/ericksuzart/AcumuladorNIOS.git f:/verilog_sva_gh_scraper/data/full_repos/631064548
git clone --depth 1 --no-tags https://github.com/redEddie/silos.git f:/verilog_sva_gh_scraper/data/full_repos/632197626
git clone --depth 1 --no-tags https://github.com/aswaniar/ann.git f:/verilog_sva_gh_scraper/data/full_repos/632048811
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/tape_in_mar_23.git f:/verilog_sva_gh_scraper/data/full_repos/633234377
git clone --depth 1 --no-tags https://github.com/axyrai/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/633233639
git clone --depth 1 --no-tags https://github.com/omerdurmaz2/gomulu-sistemler.git f:/verilog_sva_gh_scraper/data/full_repos/628700808
git clone --depth 1 --no-tags https://github.com/manhcuong1502/Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/630308477
git clone --depth 1 --no-tags https://github.com/Leo-H-Cao/square.git f:/verilog_sva_gh_scraper/data/full_repos/629711257
git clone --depth 1 --no-tags https://github.com/derzhavin3016/RISCV-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629684126
git clone --depth 1 --no-tags https://github.com/nicedayd/SW.git f:/verilog_sva_gh_scraper/data/full_repos/629882379
git clone --depth 1 --no-tags https://github.com/j0106223/DE0_TOP.git f:/verilog_sva_gh_scraper/data/full_repos/628510352
git clone --depth 1 --no-tags https://github.com/leon123858/verilog_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/627921035
git clone --depth 1 --no-tags https://github.com/FpgaPublish/f2_imag_eye.git f:/verilog_sva_gh_scraper/data/full_repos/627996813
