Analysis & Synthesis report for tomasulim
Sun Oct 28 18:27:46 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |tomasulim|step
 10. State Machine - |tomasulim|UA_Address:loadStore|cont
 11. State Machine - |tomasulim|LSRS:Est8|cont
 12. State Machine - |tomasulim|LSRS:Est7|cont
 13. State Machine - |tomasulim|LSRS:Est6|cont
 14. State Machine - |tomasulim|LSRS:Est5|cont
 15. State Machine - |tomasulim|UA:addSub|cont
 16. State Machine - |tomasulim|ASRS:Est4|cont
 17. State Machine - |tomasulim|ASRS:Est3|cont
 18. State Machine - |tomasulim|ASRS:Est2|cont
 19. State Machine - |tomasulim|ASRS:Est1|cont
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated
 25. Parameter Settings for User Entity Instance: ram1pm:instrUnit|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "CDBArbt:Arb"
 28. Port Connectivity Checks: "decoder:decConfLoadStore"
 29. Port Connectivity Checks: "UA_Address:loadStore"
 30. Port Connectivity Checks: "LSRS:Est8"
 31. Port Connectivity Checks: "LSRS:Est7"
 32. Port Connectivity Checks: "LSRS:Est6"
 33. Port Connectivity Checks: "LSRS:Est5"
 34. Port Connectivity Checks: "decoder:decConfAddSub"
 35. Port Connectivity Checks: "ASRS:Est4"
 36. Port Connectivity Checks: "ASRS:Est3"
 37. Port Connectivity Checks: "ASRS:Est2"
 38. Port Connectivity Checks: "ASRS:Est1"
 39. Port Connectivity Checks: "registerFile:RF"
 40. Port Connectivity Checks: "instrQueue:iq"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 28 18:27:46 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; tomasulim                                       ;
; Top-level Entity Name              ; tomasulim                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; tomasulim          ; tomasulim          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ../src/CDBArbt.v                 ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/CDBArbt.v              ;         ;
; ../src/asrs.v                    ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/asrs.v                 ;         ;
; ../src/program-counter.v         ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/program-counter.v      ;         ;
; ../src/instr-queue.v             ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/instr-queue.v          ;         ;
; ../src/tomasulim.v               ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/tomasulim.v            ;         ;
; ../src/ram1pm.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/ram1pm.v               ;         ;
; ../src/memory.mif                ; yes             ; User Memory Initialization File  ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/memory.mif             ;         ;
; ../src/instrRegister.v           ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/instrRegister.v        ;         ;
; ../src/register-file.v           ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/register-file.v        ;         ;
; ../src/UA.v                      ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/UA.v                   ;         ;
; ../src/decoder.v                 ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/decoder.v              ;         ;
; ../src/UA_Address.v              ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/UA_Address.v           ;         ;
; ../src/LSRS.v                    ; yes             ; User Verilog HDL File            ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/LSRS.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_jpe1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/bin/db/altsyncram_jpe1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |tomasulim                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |tomasulim          ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------+--------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------+--------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |tomasulim|ram1pm:instrUnit ; C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/ram1pm.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |tomasulim|step                                                       ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; step.110 ; step.101 ; step.100 ; step.011 ; step.010 ; step.001 ; step.000 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; step.000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; step.001 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; step.010 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; step.011 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; step.100 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; step.101 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; step.110 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |tomasulim|UA_Address:loadStore|cont ;
+---------+--------------------------------------------+
; Name    ; cont.01                                    ;
+---------+--------------------------------------------+
; cont.00 ; 0                                          ;
; cont.01 ; 1                                          ;
+---------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|LSRS:Est8|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|LSRS:Est7|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|LSRS:Est6|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|LSRS:Est5|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|UA:addSub|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|ASRS:Est4|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|ASRS:Est3|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|ASRS:Est2|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |tomasulim|ASRS:Est1|cont ;
+---------+---------+---------+-------------+
; Name    ; cont.00 ; cont.10 ; cont.01     ;
+---------+---------+---------+-------------+
; cont.00 ; 0       ; 0       ; 0           ;
; cont.01 ; 1       ; 0       ; 1           ;
; cont.10 ; 1       ; 1       ; 0           ;
+---------+---------+---------+-------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+------------------------------------------+---------------------------------------------+
; Register name                            ; Reason for Removal                          ;
+------------------------------------------+---------------------------------------------+
; decoder:decConfLoadStore|confirma[6]     ; Stuck at GND due to stuck port data_in      ;
; start[3,4,7,8]                           ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|ID_out[0,3]                    ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|ID_out[2]                      ; Stuck at VCC due to stuck port data_in      ;
; ASRS:Est4|ID_out[1]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|ID_out[0]                      ; Stuck at VCC due to stuck port data_in      ;
; ASRS:Est3|ID_out[2,3]                    ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|ID_out[1]                      ; Stuck at VCC due to stuck port data_in      ;
; ASRS:Est2|ID_out[0,2,3]                  ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est2|ID_out[1]                      ; Stuck at VCC due to stuck port data_in      ;
; ASRS:Est1|ID_out[0]                      ; Stuck at VCC due to stuck port data_in      ;
; ASRS:Est1|ID_out[1..3]                   ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est8|clockInstr[0..9]               ; Stuck at GND due to stuck port clock_enable ;
; LSRS:Est7|clockInstr[0..9]               ; Stuck at GND due to stuck port clock_enable ;
; ASRS:Est4|clockInstr[0..9]               ; Stuck at GND due to stuck port clock_enable ;
; ASRS:Est3|clockInstr[0..9]               ; Stuck at GND due to stuck port clock_enable ;
; Dado3[5..15]                             ; Lost fanout                                 ;
; Dado4[5..15]                             ; Lost fanout                                 ;
; LSRS:Est8|Vk[5..15]                      ; Lost fanout                                 ;
; LSRS:Est8|Offset[5,6]                    ; Lost fanout                                 ;
; LSRS:Est8|Valor1[5..15]                  ; Lost fanout                                 ;
; LSRS:Est8|Valor2[5..15]                  ; Lost fanout                                 ;
; LSRS:Est7|Vk[5..15]                      ; Lost fanout                                 ;
; LSRS:Est7|Offset[5,6]                    ; Lost fanout                                 ;
; LSRS:Est7|Valor1[5..15]                  ; Lost fanout                                 ;
; LSRS:Est7|Valor2[5..15]                  ; Lost fanout                                 ;
; LSRS:Est6|Vk[5..15]                      ; Lost fanout                                 ;
; LSRS:Est6|Offset[5,6]                    ; Lost fanout                                 ;
; LSRS:Est6|Valor1[5..15]                  ; Lost fanout                                 ;
; LSRS:Est6|Valor2[5..15]                  ; Lost fanout                                 ;
; LSRS:Est5|Vk[5..15]                      ; Lost fanout                                 ;
; LSRS:Est5|Offset[5,6]                    ; Lost fanout                                 ;
; LSRS:Est5|Valor1[5..15]                  ; Lost fanout                                 ;
; LSRS:Est5|Valor2[5..15]                  ; Lost fanout                                 ;
; instrRegister:IR|instrOut[14,15]         ; Lost fanout                                 ;
; instrQueue:iq|instrOut[14,15]            ; Lost fanout                                 ;
; LSRS:Est7|OPcode[0]                      ; Merged with LSRS:Est7|OPcode[5]             ;
; LSRS:Est7|Offset[1,3,4]                  ; Merged with LSRS:Est7|OPcode[5]             ;
; LSRS:Est7|OPcode[1,4]                    ; Merged with LSRS:Est7|OPcode[5]             ;
; LSRS:Est7|Offset[0,2]                    ; Merged with LSRS:Est7|OPcode[5]             ;
; LSRS:Est7|OPcode[2,3]                    ; Merged with LSRS:Est7|OPcode[5]             ;
; LSRS:Est8|ID_out[1,2]                    ; Merged with LSRS:Est8|ID_out[0]             ;
; LSRS:Est8|Qj[1..3]                       ; Merged with LSRS:Est8|Qj[0]                 ;
; LSRS:Est8|Qk[1..3]                       ; Merged with LSRS:Est8|Qk[0]                 ;
; LSRS:Est8|OPcode[1..5]                   ; Merged with LSRS:Est8|OPcode[0]             ;
; LSRS:Est8|Offset[0..4]                   ; Merged with LSRS:Est8|OPcode[0]             ;
; LSRS:Est8|OP_Rd[1..5]                    ; Merged with LSRS:Est8|OP_Rd[0]              ;
; LSRS:Est8|Valor1[0..4]                   ; Merged with LSRS:Est8|OP_Rd[0]              ;
; LSRS:Est7|ID_out[1,2]                    ; Merged with LSRS:Est7|ID_out[0]             ;
; LSRS:Est7|Qj[1..3]                       ; Merged with LSRS:Est7|Qj[0]                 ;
; LSRS:Est7|Qk[1..3]                       ; Merged with LSRS:Est7|Qk[0]                 ;
; LSRS:Est7|OP_Rd[1..5]                    ; Merged with LSRS:Est7|OP_Rd[0]              ;
; LSRS:Est7|Valor1[0..4]                   ; Merged with LSRS:Est7|OP_Rd[0]              ;
; LSRS:Est6|ID_out[3]                      ; Merged with LSRS:Est6|ID_out[0]             ;
; LSRS:Est6|ID_out[2]                      ; Merged with LSRS:Est6|ID_out[1]             ;
; LSRS:Est5|ID_out[2]                      ; Merged with LSRS:Est5|ID_out[0]             ;
; LSRS:Est5|ID_out[3]                      ; Merged with LSRS:Est5|ID_out[1]             ;
; ASRS:Est4|Vk[15]                         ; Merged with ASRS:Est4|Vj[15]                ;
; ASRS:Est4|Vk[14]                         ; Merged with ASRS:Est4|Vj[14]                ;
; ASRS:Est4|Vk[13]                         ; Merged with ASRS:Est4|Vj[13]                ;
; ASRS:Est4|Vk[12]                         ; Merged with ASRS:Est4|Vj[12]                ;
; ASRS:Est4|Vk[11]                         ; Merged with ASRS:Est4|Vj[11]                ;
; ASRS:Est4|Vk[10]                         ; Merged with ASRS:Est4|Vj[10]                ;
; ASRS:Est4|Vk[9]                          ; Merged with ASRS:Est4|Vj[9]                 ;
; ASRS:Est4|Vk[8]                          ; Merged with ASRS:Est4|Vj[8]                 ;
; ASRS:Est4|Vk[7]                          ; Merged with ASRS:Est4|Vj[7]                 ;
; ASRS:Est4|Vk[6]                          ; Merged with ASRS:Est4|Vj[6]                 ;
; ASRS:Est4|Vk[5]                          ; Merged with ASRS:Est4|Vj[5]                 ;
; ASRS:Est4|Vk[4]                          ; Merged with ASRS:Est4|Vj[4]                 ;
; ASRS:Est4|Vk[3]                          ; Merged with ASRS:Est4|Vj[3]                 ;
; ASRS:Est4|Vk[2]                          ; Merged with ASRS:Est4|Vj[2]                 ;
; ASRS:Est4|Vk[1]                          ; Merged with ASRS:Est4|Vj[1]                 ;
; ASRS:Est4|Vk[0]                          ; Merged with ASRS:Est4|Vj[0]                 ;
; ASRS:Est4|Qj[1..3]                       ; Merged with ASRS:Est4|Qj[0]                 ;
; ASRS:Est4|Qk[0..3]                       ; Merged with ASRS:Est4|Qj[0]                 ;
; ASRS:Est4|OPcode[1..5]                   ; Merged with ASRS:Est4|OPcode[0]             ;
; ASRS:Est4|Valor2[15]                     ; Merged with ASRS:Est4|Valor1[15]            ;
; ASRS:Est4|Valor2[14]                     ; Merged with ASRS:Est4|Valor1[14]            ;
; ASRS:Est4|Valor2[13]                     ; Merged with ASRS:Est4|Valor1[13]            ;
; ASRS:Est4|Valor2[12]                     ; Merged with ASRS:Est4|Valor1[12]            ;
; ASRS:Est4|Valor2[11]                     ; Merged with ASRS:Est4|Valor1[11]            ;
; ASRS:Est4|Valor2[10]                     ; Merged with ASRS:Est4|Valor1[10]            ;
; ASRS:Est4|Valor2[9]                      ; Merged with ASRS:Est4|Valor1[9]             ;
; ASRS:Est4|Valor2[8]                      ; Merged with ASRS:Est4|Valor1[8]             ;
; ASRS:Est4|Valor2[7]                      ; Merged with ASRS:Est4|Valor1[7]             ;
; ASRS:Est4|Valor2[6]                      ; Merged with ASRS:Est4|Valor1[6]             ;
; ASRS:Est4|Valor2[5]                      ; Merged with ASRS:Est4|Valor1[5]             ;
; ASRS:Est4|Valor2[4]                      ; Merged with ASRS:Est4|Valor1[4]             ;
; ASRS:Est4|Valor2[3]                      ; Merged with ASRS:Est4|Valor1[3]             ;
; ASRS:Est4|Valor2[2]                      ; Merged with ASRS:Est4|Valor1[2]             ;
; ASRS:Est4|Valor2[1]                      ; Merged with ASRS:Est4|Valor1[1]             ;
; ASRS:Est4|Valor2[0]                      ; Merged with ASRS:Est4|Valor1[0]             ;
; ASRS:Est4|OP_Rd[1..5]                    ; Merged with ASRS:Est4|OP_Rd[0]              ;
; ASRS:Est3|Vk[15]                         ; Merged with ASRS:Est3|Vj[15]                ;
; ASRS:Est3|Vk[14]                         ; Merged with ASRS:Est3|Vj[14]                ;
; ASRS:Est3|Vk[13]                         ; Merged with ASRS:Est3|Vj[13]                ;
; ASRS:Est3|Vk[12]                         ; Merged with ASRS:Est3|Vj[12]                ;
; ASRS:Est3|Vk[11]                         ; Merged with ASRS:Est3|Vj[11]                ;
; ASRS:Est3|Vk[10]                         ; Merged with ASRS:Est3|Vj[10]                ;
; ASRS:Est3|Vk[9]                          ; Merged with ASRS:Est3|Vj[9]                 ;
; ASRS:Est3|Vk[8]                          ; Merged with ASRS:Est3|Vj[8]                 ;
; ASRS:Est3|Vk[7]                          ; Merged with ASRS:Est3|Vj[7]                 ;
; ASRS:Est3|Vk[6]                          ; Merged with ASRS:Est3|Vj[6]                 ;
; ASRS:Est3|Vk[5]                          ; Merged with ASRS:Est3|Vj[5]                 ;
; ASRS:Est3|Vk[4]                          ; Merged with ASRS:Est3|Vj[4]                 ;
; ASRS:Est3|Vk[3]                          ; Merged with ASRS:Est3|Vj[3]                 ;
; ASRS:Est3|Vk[2]                          ; Merged with ASRS:Est3|Vj[2]                 ;
; ASRS:Est3|Vk[1]                          ; Merged with ASRS:Est3|Vj[1]                 ;
; ASRS:Est3|Vk[0]                          ; Merged with ASRS:Est3|Vj[0]                 ;
; ASRS:Est3|Qj[1..3]                       ; Merged with ASRS:Est3|Qj[0]                 ;
; ASRS:Est3|Qk[0..3]                       ; Merged with ASRS:Est3|Qj[0]                 ;
; ASRS:Est3|OPcode[1..5]                   ; Merged with ASRS:Est3|OPcode[0]             ;
; ASRS:Est3|Valor2[15]                     ; Merged with ASRS:Est3|Valor1[15]            ;
; ASRS:Est3|Valor2[14]                     ; Merged with ASRS:Est3|Valor1[14]            ;
; ASRS:Est3|Valor2[13]                     ; Merged with ASRS:Est3|Valor1[13]            ;
; ASRS:Est3|Valor2[12]                     ; Merged with ASRS:Est3|Valor1[12]            ;
; ASRS:Est3|Valor2[11]                     ; Merged with ASRS:Est3|Valor1[11]            ;
; ASRS:Est3|Valor2[10]                     ; Merged with ASRS:Est3|Valor1[10]            ;
; ASRS:Est3|Valor2[9]                      ; Merged with ASRS:Est3|Valor1[9]             ;
; ASRS:Est3|Valor2[8]                      ; Merged with ASRS:Est3|Valor1[8]             ;
; ASRS:Est3|Valor2[7]                      ; Merged with ASRS:Est3|Valor1[7]             ;
; ASRS:Est3|Valor2[6]                      ; Merged with ASRS:Est3|Valor1[6]             ;
; ASRS:Est3|Valor2[5]                      ; Merged with ASRS:Est3|Valor1[5]             ;
; ASRS:Est3|Valor2[4]                      ; Merged with ASRS:Est3|Valor1[4]             ;
; ASRS:Est3|Valor2[3]                      ; Merged with ASRS:Est3|Valor1[3]             ;
; ASRS:Est3|Valor2[2]                      ; Merged with ASRS:Est3|Valor1[2]             ;
; ASRS:Est3|Valor2[1]                      ; Merged with ASRS:Est3|Valor1[1]             ;
; ASRS:Est3|Valor2[0]                      ; Merged with ASRS:Est3|Valor1[0]             ;
; ASRS:Est3|OP_Rd[1..5]                    ; Merged with ASRS:Est3|OP_Rd[0]              ;
; LSRS:Est7|OPcode[5]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|Valor3[0..15]                  ; Stuck at GND due to stuck port clock_enable ;
; LSRS:Est7|ID_out[0]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|Vj[0..15]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|Vk[0..4]                       ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|Qj[0]                          ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|Qk[0]                          ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|despacho                       ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|Valor2[0..4]                   ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|OP_Rd[0]                       ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est7|ID_out[3]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est8|Valor3[0..15]                  ; Stuck at GND due to stuck port clock_enable ;
; IDaddSub[3]                              ; Stuck at GND due to stuck port data_in      ;
; UA:addSub|ID_RS[3]                       ; Stuck at GND due to stuck port data_in      ;
; UA:addSub|Resultado[19]                  ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est8|ID_out[0]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est8|Valor2[0..4]                   ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est8|OP_Rd[0]                       ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est8|ID_out[3]                      ; Stuck at GND due to stuck port data_in      ;
; IDaddSub[0]                              ; Merged with quemSai[0]                      ;
; LSRS:Est8|Vj[0..12]                      ; Merged with LSRS:Est8|Vj[15]                ;
; LSRS:Est8|Vk[0..4]                       ; Merged with LSRS:Est8|Vj[15]                ;
; LSRS:Est8|Qj[0]                          ; Merged with LSRS:Est8|Vj[15]                ;
; LSRS:Est8|Qk[0]                          ; Merged with LSRS:Est8|Vj[15]                ;
; LSRS:Est8|OPcode[0]                      ; Merged with LSRS:Est8|Vj[15]                ;
; LSRS:Est8|Vj[13,14]                      ; Merged with LSRS:Est8|Vj[15]                ;
; LSRS:Est8|Vj[15]                         ; Lost fanout                                 ;
; LSRS:Est8|despacho                       ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|OPcode[0]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|OP_Rd[0]                       ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|OPcode[0]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|OP_Rd[0]                       ; Stuck at GND due to stuck port data_in      ;
; quemSai2[1]                              ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est5|ID_out[1]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est6|ID_out[0]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est5|ID_out[0]                      ; Stuck at VCC due to stuck port data_in      ;
; LSRS:Est6|ID_out[1]                      ; Stuck at VCC due to stuck port data_in      ;
; IDloadStore[3]                           ; Stuck at GND due to stuck port data_in      ;
; IDloadStore[2]                           ; Stuck at VCC due to stuck port data_in      ;
; depW[3]                                  ; Stuck at GND due to stuck port data_in      ;
; UA_Address:loadStore|Resultado[19]       ; Stuck at GND due to stuck port data_in      ;
; decoder:decConfLoadStore|confirma[7]     ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est6|Qj[3]                          ; Stuck at GND due to stuck port data_in      ;
; CDBArbt:Arb|CDB[19]                      ; Stuck at GND due to stuck port data_in      ;
; LSRS:Est5|Qj[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Qj[0]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Qj[0]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est2|Qj[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est2|Qk[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est1|Qj[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est1|Qk[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[0]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[0]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[1]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[1]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[2]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[2]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[3]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[4]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[4]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[5]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[5]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[6]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[6]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[7]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[7]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[8]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[8]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[9]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[9]                          ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[10]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[10]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[11]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[11]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[12]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[12]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[13]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[13]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[14]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[14]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Vj[15]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Vj[15]                         ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[0]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[0]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[1]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[1]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[2]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[2]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[3]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[3]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[4]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[4]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[5]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[5]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[6]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[6]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[7]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[7]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[8]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[8]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[9]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[9]                      ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[10]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[10]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[11]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[11]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[12]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[12]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[13]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[13]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[14]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[14]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|Valor1[15]                     ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est4|Valor1[15]                     ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[0][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[1][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[2][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[3][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[4][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[5][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[6][3]            ; Stuck at GND due to stuck port data_in      ;
; registerFile:RF|depRegs[7][3]            ; Stuck at GND due to stuck port data_in      ;
; IDloadStore[0,1]                         ; Merged with quemSai2[0]                     ;
; step~11                                  ; Lost fanout                                 ;
; step~12                                  ; Lost fanout                                 ;
; step~13                                  ; Lost fanout                                 ;
; UA_Address:loadStore|cont~7              ; Lost fanout                                 ;
; ASRS:Est4|cont.01                        ; Stuck at GND due to stuck port data_in      ;
; ASRS:Est3|cont.01                        ; Stuck at GND due to stuck port data_in      ;
; confLoadStore                            ; Lost fanout                                 ;
; latencia                                 ; Lost fanout                                 ;
; UA:addSub|confirmacao                    ; Lost fanout                                 ;
; instrRegister:IR|instrOut[0..2]          ; Lost fanout                                 ;
; ASRS:Est1|busy                           ; Lost fanout                                 ;
; ASRS:Est2|busy                           ; Lost fanout                                 ;
; LSRS:Est5|busy                           ; Lost fanout                                 ;
; LSRS:Est6|busy                           ; Lost fanout                                 ;
; WMen                                     ; Lost fanout                                 ;
; strLoadStore                             ; Lost fanout                                 ;
; decoder:decConfLoadStore|confirma[5]     ; Lost fanout                                 ;
; LSRS:Est6|Qj[0..2]                       ; Lost fanout                                 ;
; LSRS:Est6|Qk[1,3]                        ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[16]                      ; Lost fanout                                 ;
; LSRS:Est6|Qk[0]                          ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[17,18]                   ; Lost fanout                                 ;
; LSRS:Est6|Qk[2]                          ; Lost fanout                                 ;
; LSRS:Est6|OPcode[0..2]                   ; Lost fanout                                 ;
; start[6]                                 ; Lost fanout                                 ;
; decoder:decConfLoadStore|confirma[4]     ; Lost fanout                                 ;
; LSRS:Est5|Qj[0..2]                       ; Lost fanout                                 ;
; LSRS:Est5|Qk[0..3]                       ; Lost fanout                                 ;
; LSRS:Est5|OPcode[0..2]                   ; Lost fanout                                 ;
; start[5]                                 ; Lost fanout                                 ;
; strAddSub                                ; Lost fanout                                 ;
; decoder:decConfAddSub|confirma[1..3]     ; Lost fanout                                 ;
; ASRS:Est2|Qj[0..2]                       ; Lost fanout                                 ;
; ASRS:Est2|Qk[0..2]                       ; Lost fanout                                 ;
; start[2]                                 ; Lost fanout                                 ;
; decoder:decConfAddSub|confirma[0]        ; Lost fanout                                 ;
; ASRS:Est1|Qj[0..2]                       ; Lost fanout                                 ;
; ASRS:Est1|Qk[0..2]                       ; Lost fanout                                 ;
; start[1]                                 ; Lost fanout                                 ;
; UA_Address:loadStore|confirmacao         ; Lost fanout                                 ;
; OP_RdLoadStore[1]                        ; Lost fanout                                 ;
; LSRS:Est5|OP_Rd[1]                       ; Lost fanout                                 ;
; LSRS:Est6|OP_Rd[1]                       ; Lost fanout                                 ;
; quemSai2[0]                              ; Lost fanout                                 ;
; ASRS:Est1|despacho                       ; Lost fanout                                 ;
; ASRS:Est2|despacho                       ; Lost fanout                                 ;
; ASRS:Est3|despacho                       ; Lost fanout                                 ;
; ASRS:Est4|despacho                       ; Lost fanout                                 ;
; UA:addSub|busy                           ; Lost fanout                                 ;
; ASRS:Est1|clockInstr[9]                  ; Lost fanout                                 ;
; ASRS:Est2|clockInstr[9]                  ; Lost fanout                                 ;
; ASRS:Est1|clockInstr[0..8]               ; Lost fanout                                 ;
; ASRS:Est2|clockInstr[0..8]               ; Lost fanout                                 ;
; LSRS:Est5|clockInstr[0..9]               ; Lost fanout                                 ;
; LSRS:Est5|despacho                       ; Lost fanout                                 ;
; LSRS:Est6|clockInstr[0..9]               ; Lost fanout                                 ;
; LSRS:Est6|despacho                       ; Lost fanout                                 ;
; UA_Address:loadStore|busy                ; Lost fanout                                 ;
; OP_RdLoadStore[2]                        ; Lost fanout                                 ;
; LSRS:Est5|OP_Rd[2]                       ; Lost fanout                                 ;
; LSRS:Est6|OP_Rd[2]                       ; Lost fanout                                 ;
; OP_RdLoadStore[0]                        ; Lost fanout                                 ;
; LSRS:Est5|OP_Rd[0]                       ; Lost fanout                                 ;
; LSRS:Est6|OP_Rd[0]                       ; Lost fanout                                 ;
; instrQueue:iq|instrOut[2]                ; Lost fanout                                 ;
; IRin                                     ; Lost fanout                                 ;
; instrQueue:iq|instrOut[0,1]              ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[16..18]   ; Lost fanout                                 ;
; registerFile:RF|depR0[0..2]              ; Lost fanout                                 ;
; registerFile:RF|depR1[1]                 ; Lost fanout                                 ;
; UA:addSub|Resultado[16]                  ; Lost fanout                                 ;
; confLoad                                 ; Lost fanout                                 ;
; UA:addSub|Resultado[17]                  ; Lost fanout                                 ;
; UA:addSub|desWrAS                        ; Lost fanout                                 ;
; UA_Address:loadStore|desWrAS             ; Lost fanout                                 ;
; registerFile:RF|depR1[0]                 ; Lost fanout                                 ;
; UA:addSub|Resultado[18]                  ; Lost fanout                                 ;
; registerFile:RF|depR1[2]                 ; Lost fanout                                 ;
; counter[0..9]                            ; Lost fanout                                 ;
; instrQueue:iq|iValid[0..7]               ; Lost fanout                                 ;
; rtr                                      ; Lost fanout                                 ;
; numR0[0,1]                               ; Lost fanout                                 ;
; depW[2]                                  ; Lost fanout                                 ;
; CDBArbt:Arb|RD[0..2]                     ; Lost fanout                                 ;
; CDBArbt:Arb|wren_banco                   ; Lost fanout                                 ;
; registerFile:RF|depRegs[0][2]            ; Lost fanout                                 ;
; numW[0..2]                               ; Lost fanout                                 ;
; wren                                     ; Lost fanout                                 ;
; registerFile:RF|depRegs[1][2]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[2][2]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[3][2]            ; Lost fanout                                 ;
; numR0[2]                                 ; Lost fanout                                 ;
; registerFile:RF|depRegs[4][2]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[5][2]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[6][2]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[7][2]            ; Lost fanout                                 ;
; depW[1]                                  ; Lost fanout                                 ;
; registerFile:RF|depRegs[0][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[1][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[2][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[3][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[4][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[5][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[6][1]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[7][1]            ; Lost fanout                                 ;
; depW[0]                                  ; Lost fanout                                 ;
; registerFile:RF|depRegs[0][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[1][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[2][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[3][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[4][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[5][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[6][0]            ; Lost fanout                                 ;
; registerFile:RF|depRegs[7][0]            ; Lost fanout                                 ;
; numR1[0..2]                              ; Lost fanout                                 ;
; UA:addSub|ID_RS[0..2]                    ; Lost fanout                                 ;
; adc                                      ; Lost fanout                                 ;
; instrQueue:iq|tras[0..2]                 ; Lost fanout                                 ;
; instrQueue:iq|frente[0..2]               ; Lost fanout                                 ;
; instrRegister:IR|instrOut[3,4]           ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[22]       ; Lost fanout                                 ;
; UA:addSub|Resultado[22]                  ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[21]       ; Lost fanout                                 ;
; UA:addSub|Resultado[21]                  ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[20]       ; Lost fanout                                 ;
; UA:addSub|Resultado[20]                  ; Lost fanout                                 ;
; instrRegister:IR|instrOut[5..8]          ; Lost fanout                                 ;
; quemSai[0]                               ; Lost fanout                                 ;
; IDaddSub[1,2]                            ; Lost fanout                                 ;
; LSRS:Est5|Valor3[0]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[0]                      ; Lost fanout                                 ;
; programCounter:pc|addrOut[0]             ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[0]        ; Lost fanout                                 ;
; programCounter:pc|addrOut[1]             ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[1]        ; Lost fanout                                 ;
; programCounter:pc|addrOut[2]             ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[2]        ; Lost fanout                                 ;
; programCounter:pc|addrOut[3]             ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[3]        ; Lost fanout                                 ;
; programCounter:pc|addrOut[4]             ; Lost fanout                                 ;
; UA_Address:loadStore|Resultado[4]        ; Lost fanout                                 ;
; LSRS:Est5|Valor3[1]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[1]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[2]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[2]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[3]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[3]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[4]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[4]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[5]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[5]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[6]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[6]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[7]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[7]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[8]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[8]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[9]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor3[9]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor3[10]                     ; Lost fanout                                 ;
; LSRS:Est6|Valor3[10]                     ; Lost fanout                                 ;
; LSRS:Est5|Valor3[11]                     ; Lost fanout                                 ;
; LSRS:Est6|Valor3[11]                     ; Lost fanout                                 ;
; LSRS:Est5|Valor3[12]                     ; Lost fanout                                 ;
; LSRS:Est6|Valor3[12]                     ; Lost fanout                                 ;
; LSRS:Est5|Valor3[13]                     ; Lost fanout                                 ;
; LSRS:Est6|Valor3[13]                     ; Lost fanout                                 ;
; instrQueue:iq|instrOut[3,4]              ; Lost fanout                                 ;
; OP_RdLoadStore[5]                        ; Lost fanout                                 ;
; UA:addSub|Rd[2]                          ; Lost fanout                                 ;
; OP_RdLoadStore[4]                        ; Lost fanout                                 ;
; UA:addSub|Rd[1]                          ; Lost fanout                                 ;
; OP_RdLoadStore[3]                        ; Lost fanout                                 ;
; UA:addSub|Rd[0]                          ; Lost fanout                                 ;
; instrQueue:iq|instrOut[5..8]             ; Lost fanout                                 ;
; quemSai[1]                               ; Lost fanout                                 ;
; LSRS:Est5|Vj[0]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[0]                          ; Lost fanout                                 ;
; Dado4[0]                                 ; Lost fanout                                 ;
; Dado3[0]                                 ; Lost fanout                                 ;
; Dado4[1]                                 ; Lost fanout                                 ;
; Dado3[1]                                 ; Lost fanout                                 ;
; Dado4[2]                                 ; Lost fanout                                 ;
; Dado3[2]                                 ; Lost fanout                                 ;
; Dado4[3]                                 ; Lost fanout                                 ;
; Dado3[3]                                 ; Lost fanout                                 ;
; Dado4[4]                                 ; Lost fanout                                 ;
; Dado3[4]                                 ; Lost fanout                                 ;
; LSRS:Est5|Vj[1]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[1]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[2]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[2]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[3]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[3]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[4]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[4]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[5]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[5]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[6]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[6]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[7]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[7]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[8]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[8]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[9]                          ; Lost fanout                                 ;
; LSRS:Est6|Vj[9]                          ; Lost fanout                                 ;
; LSRS:Est5|Vj[10]                         ; Lost fanout                                 ;
; LSRS:Est6|Vj[10]                         ; Lost fanout                                 ;
; LSRS:Est5|Vj[11]                         ; Lost fanout                                 ;
; LSRS:Est6|Vj[11]                         ; Lost fanout                                 ;
; LSRS:Est5|Vj[12]                         ; Lost fanout                                 ;
; LSRS:Est6|Vj[12]                         ; Lost fanout                                 ;
; LSRS:Est5|Vj[13]                         ; Lost fanout                                 ;
; LSRS:Est6|Vj[13]                         ; Lost fanout                                 ;
; LSRS:Est5|OP_Rd[5]                       ; Lost fanout                                 ;
; LSRS:Est6|OP_Rd[5]                       ; Lost fanout                                 ;
; OP_RdAddSub[5]                           ; Lost fanout                                 ;
; LSRS:Est5|OP_Rd[4]                       ; Lost fanout                                 ;
; LSRS:Est6|OP_Rd[4]                       ; Lost fanout                                 ;
; OP_RdAddSub[4]                           ; Lost fanout                                 ;
; LSRS:Est5|OP_Rd[3]                       ; Lost fanout                                 ;
; LSRS:Est6|OP_Rd[3]                       ; Lost fanout                                 ;
; OP_RdAddSub[3]                           ; Lost fanout                                 ;
; registerFile:RF|dataR0[0]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[0]                       ; Lost fanout                                 ;
; LSRS:Est5|Valor2[0]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor2[0]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor1[0]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor1[0]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor2[1]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor2[1]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor1[1]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor1[1]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor2[2]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor2[2]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor1[2]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor1[2]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor2[3]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor2[3]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor1[3]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor1[3]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor2[4]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor2[4]                      ; Lost fanout                                 ;
; LSRS:Est5|Valor1[4]                      ; Lost fanout                                 ;
; LSRS:Est6|Valor1[4]                      ; Lost fanout                                 ;
; registerFile:RF|dataR0[1]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[1]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[2]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[2]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[3]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[3]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[4]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[4]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[5]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[5]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[6]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[6]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[7]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[7]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[8]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[8]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[9]                ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[9]                       ; Lost fanout                                 ;
; registerFile:RF|dataR0[10]               ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[10]                      ; Lost fanout                                 ;
; registerFile:RF|dataR0[11]               ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[11]                      ; Lost fanout                                 ;
; registerFile:RF|dataR0[12]               ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[12]                      ; Lost fanout                                 ;
; registerFile:RF|dataR0[13]               ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[13]                      ; Lost fanout                                 ;
; LSRS:Est5|OPcode[5]                      ; Lost fanout                                 ;
; LSRS:Est6|OPcode[5]                      ; Lost fanout                                 ;
; ASRS:Est1|OP_Rd[5]                       ; Lost fanout                                 ;
; ASRS:Est2|OP_Rd[5]                       ; Lost fanout                                 ;
; LSRS:Est5|OPcode[4]                      ; Lost fanout                                 ;
; LSRS:Est6|OPcode[4]                      ; Lost fanout                                 ;
; ASRS:Est1|OP_Rd[4]                       ; Lost fanout                                 ;
; ASRS:Est2|OP_Rd[4]                       ; Lost fanout                                 ;
; LSRS:Est5|OPcode[3]                      ; Lost fanout                                 ;
; LSRS:Est6|OPcode[3]                      ; Lost fanout                                 ;
; ASRS:Est1|OP_Rd[3]                       ; Lost fanout                                 ;
; ASRS:Est2|OP_Rd[3]                       ; Lost fanout                                 ;
; registerFile:RF|regs[0][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][0]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][0]               ; Lost fanout                                 ;
; Dadolido[0]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[0]                   ; Lost fanout                                 ;
; LSRS:Est5|Vk[0]                          ; Lost fanout                                 ;
; LSRS:Est6|Vk[0]                          ; Lost fanout                                 ;
; LSRS:Est5|Offset[0]                      ; Lost fanout                                 ;
; LSRS:Est6|Offset[0]                      ; Lost fanout                                 ;
; LSRS:Est5|Vk[1]                          ; Lost fanout                                 ;
; LSRS:Est6|Vk[1]                          ; Lost fanout                                 ;
; LSRS:Est5|Offset[1]                      ; Lost fanout                                 ;
; LSRS:Est6|Offset[1]                      ; Lost fanout                                 ;
; LSRS:Est5|Vk[2]                          ; Lost fanout                                 ;
; LSRS:Est6|Vk[2]                          ; Lost fanout                                 ;
; LSRS:Est5|Offset[2]                      ; Lost fanout                                 ;
; LSRS:Est6|Offset[2]                      ; Lost fanout                                 ;
; LSRS:Est5|Vk[3]                          ; Lost fanout                                 ;
; LSRS:Est6|Vk[3]                          ; Lost fanout                                 ;
; LSRS:Est5|Offset[3]                      ; Lost fanout                                 ;
; LSRS:Est6|Offset[3]                      ; Lost fanout                                 ;
; LSRS:Est5|Vk[4]                          ; Lost fanout                                 ;
; LSRS:Est6|Vk[4]                          ; Lost fanout                                 ;
; LSRS:Est5|Offset[4]                      ; Lost fanout                                 ;
; LSRS:Est6|Offset[4]                      ; Lost fanout                                 ;
; registerFile:RF|regs[0][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][1]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][1]               ; Lost fanout                                 ;
; Dadolido[1]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[1]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][2]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][2]               ; Lost fanout                                 ;
; Dadolido[2]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[2]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][3]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][3]               ; Lost fanout                                 ;
; Dadolido[3]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[3]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][4]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][4]               ; Lost fanout                                 ;
; Dadolido[4]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[4]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][5]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][5]               ; Lost fanout                                 ;
; Dadolido[5]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[5]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][6]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][6]               ; Lost fanout                                 ;
; Dadolido[6]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[6]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][7]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][7]               ; Lost fanout                                 ;
; Dadolido[7]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[7]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][8]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][8]               ; Lost fanout                                 ;
; Dadolido[8]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[8]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[1][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[2][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[3][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[4][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[5][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[6][9]               ; Lost fanout                                 ;
; registerFile:RF|regs[7][9]               ; Lost fanout                                 ;
; Dadolido[9]                              ; Lost fanout                                 ;
; UA:addSub|Resultado[9]                   ; Lost fanout                                 ;
; registerFile:RF|regs[0][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[1][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[2][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[3][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[4][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[5][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[6][10]              ; Lost fanout                                 ;
; registerFile:RF|regs[7][10]              ; Lost fanout                                 ;
; Dadolido[10]                             ; Lost fanout                                 ;
; UA:addSub|Resultado[10]                  ; Lost fanout                                 ;
; registerFile:RF|regs[0][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[1][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[2][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[3][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[4][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[5][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[6][11]              ; Lost fanout                                 ;
; registerFile:RF|regs[7][11]              ; Lost fanout                                 ;
; Dadolido[11]                             ; Lost fanout                                 ;
; UA:addSub|Resultado[11]                  ; Lost fanout                                 ;
; registerFile:RF|regs[0][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[1][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[2][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[3][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[4][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[5][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[6][12]              ; Lost fanout                                 ;
; registerFile:RF|regs[7][12]              ; Lost fanout                                 ;
; Dadolido[12]                             ; Lost fanout                                 ;
; UA:addSub|Resultado[12]                  ; Lost fanout                                 ;
; registerFile:RF|regs[0][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[1][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[2][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[3][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[4][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[5][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[6][13]              ; Lost fanout                                 ;
; registerFile:RF|regs[7][13]              ; Lost fanout                                 ;
; Dadolido[13]                             ; Lost fanout                                 ;
; UA:addSub|Resultado[13]                  ; Lost fanout                                 ;
; ASRS:Est1|OPcode[5]                      ; Lost fanout                                 ;
; ASRS:Est2|OPcode[5]                      ; Lost fanout                                 ;
; ASRS:Est1|OPcode[4]                      ; Lost fanout                                 ;
; ASRS:Est2|OPcode[4]                      ; Lost fanout                                 ;
; ASRS:Est1|OPcode[3]                      ; Lost fanout                                 ;
; ASRS:Est2|OPcode[3]                      ; Lost fanout                                 ;
; OP_RdAddSub[0,1]                         ; Lost fanout                                 ;
; Dado2[0]                                 ; Lost fanout                                 ;
; OP_RdAddSub[2]                           ; Lost fanout                                 ;
; Dado2[1..15]                             ; Lost fanout                                 ;
; Dado1[0..15]                             ; Lost fanout                                 ;
; registerFile:RF|dataR1[0]                ; Lost fanout                                 ;
; instrRegister:IR|instrOut[9]             ; Lost fanout                                 ;
; registerFile:RF|dataR1[1]                ; Lost fanout                                 ;
; instrRegister:IR|instrOut[10]            ; Lost fanout                                 ;
; registerFile:RF|dataR1[2]                ; Lost fanout                                 ;
; instrRegister:IR|instrOut[11]            ; Lost fanout                                 ;
; registerFile:RF|dataR1[3]                ; Lost fanout                                 ;
; instrRegister:IR|instrOut[12]            ; Lost fanout                                 ;
; registerFile:RF|dataR1[4]                ; Lost fanout                                 ;
; instrRegister:IR|instrOut[13]            ; Lost fanout                                 ;
; ASRS:Est1|OP_Rd[1]                       ; Lost fanout                                 ;
; ASRS:Est2|OP_Rd[1]                       ; Lost fanout                                 ;
; ASRS:Est1|OP_Rd[0]                       ; Lost fanout                                 ;
; ASRS:Est2|OP_Rd[0]                       ; Lost fanout                                 ;
; ASRS:Est1|Valor2[0]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[0]                      ; Lost fanout                                 ;
; ASRS:Est1|OP_Rd[2]                       ; Lost fanout                                 ;
; ASRS:Est2|OP_Rd[2]                       ; Lost fanout                                 ;
; ASRS:Est1|Valor2[1]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[1]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[2]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[2]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[3]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[3]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[4]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[4]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[5]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[5]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[6]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[6]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[7]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[7]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[8]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[8]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[9]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor2[9]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor2[10]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor2[10]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor2[11]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor2[11]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor2[12]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor2[12]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor2[13]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor2[13]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor2[14]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor2[14]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor2[15]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor2[15]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor1[0]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[0]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[1]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[1]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[2]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[2]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[3]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[3]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[4]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[4]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[5]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[5]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[6]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[6]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[7]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[7]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[8]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[8]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[9]                      ; Lost fanout                                 ;
; ASRS:Est2|Valor1[9]                      ; Lost fanout                                 ;
; ASRS:Est1|Valor1[10]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor1[10]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor1[11]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor1[11]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor1[12]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor1[12]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor1[13]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor1[13]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor1[14]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor1[14]                     ; Lost fanout                                 ;
; ASRS:Est1|Valor1[15]                     ; Lost fanout                                 ;
; ASRS:Est2|Valor1[15]                     ; Lost fanout                                 ;
; instrQueue:iq|instrOut[9..13]            ; Lost fanout                                 ;
; ASRS:Est1|OPcode[1]                      ; Lost fanout                                 ;
; ASRS:Est2|OPcode[1]                      ; Lost fanout                                 ;
; ASRS:Est1|OPcode[0]                      ; Lost fanout                                 ;
; ASRS:Est2|OPcode[0]                      ; Lost fanout                                 ;
; ASRS:Est1|Vk[0]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[0]                          ; Lost fanout                                 ;
; ASRS:Est1|OPcode[2]                      ; Lost fanout                                 ;
; ASRS:Est2|OPcode[2]                      ; Lost fanout                                 ;
; ASRS:Est1|Vk[1]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[1]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[2]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[2]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[3]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[3]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[4]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[4]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[5]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[5]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[6]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[6]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[7]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[7]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[8]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[8]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[9]                          ; Lost fanout                                 ;
; ASRS:Est2|Vk[9]                          ; Lost fanout                                 ;
; ASRS:Est1|Vk[10]                         ; Lost fanout                                 ;
; ASRS:Est2|Vk[10]                         ; Lost fanout                                 ;
; ASRS:Est1|Vk[11]                         ; Lost fanout                                 ;
; ASRS:Est2|Vk[11]                         ; Lost fanout                                 ;
; ASRS:Est1|Vk[12]                         ; Lost fanout                                 ;
; ASRS:Est2|Vk[12]                         ; Lost fanout                                 ;
; ASRS:Est1|Vk[13]                         ; Lost fanout                                 ;
; ASRS:Est2|Vk[13]                         ; Lost fanout                                 ;
; ASRS:Est1|Vk[14]                         ; Lost fanout                                 ;
; ASRS:Est2|Vk[14]                         ; Lost fanout                                 ;
; ASRS:Est1|Vk[15]                         ; Lost fanout                                 ;
; ASRS:Est2|Vk[15]                         ; Lost fanout                                 ;
; ASRS:Est1|Vj[0]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[0]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[1]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[1]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[2]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[2]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[3]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[3]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[4]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[4]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[5]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[5]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[6]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[6]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[7]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[7]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[8]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[8]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[9]                          ; Lost fanout                                 ;
; ASRS:Est2|Vj[9]                          ; Lost fanout                                 ;
; ASRS:Est1|Vj[10]                         ; Lost fanout                                 ;
; ASRS:Est2|Vj[10]                         ; Lost fanout                                 ;
; ASRS:Est1|Vj[11]                         ; Lost fanout                                 ;
; ASRS:Est2|Vj[11]                         ; Lost fanout                                 ;
; ASRS:Est1|Vj[12]                         ; Lost fanout                                 ;
; ASRS:Est2|Vj[12]                         ; Lost fanout                                 ;
; ASRS:Est1|Vj[13]                         ; Lost fanout                                 ;
; ASRS:Est2|Vj[13]                         ; Lost fanout                                 ;
; ASRS:Est1|Vj[14]                         ; Lost fanout                                 ;
; ASRS:Est2|Vj[14]                         ; Lost fanout                                 ;
; ASRS:Est1|Vj[15]                         ; Lost fanout                                 ;
; ASRS:Est2|Vj[15]                         ; Lost fanout                                 ;
; registerFile:RF|dataR1[5..14]            ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[14]                      ; Lost fanout                                 ;
; registerFile:RF|dataR1[15]               ; Lost fanout                                 ;
; CDBArbt:Arb|CDB[15]                      ; Lost fanout                                 ;
; registerFile:RF|dataR0[14,15]            ; Lost fanout                                 ;
; registerFile:RF|regs[0][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[1][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[2][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[3][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[4][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[5][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[6][14]              ; Lost fanout                                 ;
; registerFile:RF|regs[7][14]              ; Lost fanout                                 ;
; Dadolido[14]                             ; Lost fanout                                 ;
; UA:addSub|Resultado[14]                  ; Lost fanout                                 ;
; registerFile:RF|regs[0][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[1][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[2][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[3][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[4][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[5][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[6][15]              ; Lost fanout                                 ;
; registerFile:RF|regs[7][15]              ; Lost fanout                                 ;
; Dadolido[15]                             ; Lost fanout                                 ;
; UA:addSub|Resultado[15]                  ; Lost fanout                                 ;
; LSRS:Est5|Valor3[14]                     ; Lost fanout                                 ;
; LSRS:Est6|Valor3[14]                     ; Lost fanout                                 ;
; LSRS:Est5|Valor3[15]                     ; Lost fanout                                 ;
; LSRS:Est6|Valor3[15]                     ; Lost fanout                                 ;
; LSRS:Est5|Vj[14]                         ; Lost fanout                                 ;
; LSRS:Est6|Vj[14]                         ; Lost fanout                                 ;
; LSRS:Est5|Vj[15]                         ; Lost fanout                                 ;
; LSRS:Est6|Vj[15]                         ; Lost fanout                                 ;
; step.000                                 ; Lost fanout                                 ;
; step.001                                 ; Lost fanout                                 ;
; step.010                                 ; Lost fanout                                 ;
; step.011                                 ; Lost fanout                                 ;
; step.100                                 ; Lost fanout                                 ;
; step.101                                 ; Lost fanout                                 ;
; step.110                                 ; Lost fanout                                 ;
; UA_Address:loadStore|cont.01             ; Lost fanout                                 ;
; LSRS:Est8|cont.01                        ; Lost fanout                                 ;
; LSRS:Est8|cont.10                        ; Lost fanout                                 ;
; LSRS:Est8|cont.00                        ; Lost fanout                                 ;
; LSRS:Est7|cont.01                        ; Lost fanout                                 ;
; LSRS:Est7|cont.10                        ; Lost fanout                                 ;
; LSRS:Est7|cont.00                        ; Lost fanout                                 ;
; LSRS:Est6|cont.01                        ; Lost fanout                                 ;
; LSRS:Est6|cont.10                        ; Lost fanout                                 ;
; LSRS:Est6|cont.00                        ; Lost fanout                                 ;
; LSRS:Est5|cont.01                        ; Lost fanout                                 ;
; LSRS:Est5|cont.10                        ; Lost fanout                                 ;
; LSRS:Est5|cont.00                        ; Lost fanout                                 ;
; UA:addSub|cont.01                        ; Lost fanout                                 ;
; UA:addSub|cont.10                        ; Lost fanout                                 ;
; UA:addSub|cont.00                        ; Lost fanout                                 ;
; ASRS:Est4|cont.10                        ; Lost fanout                                 ;
; ASRS:Est4|cont.00                        ; Lost fanout                                 ;
; ASRS:Est3|cont.10                        ; Lost fanout                                 ;
; ASRS:Est3|cont.00                        ; Lost fanout                                 ;
; ASRS:Est2|cont.01                        ; Lost fanout                                 ;
; ASRS:Est2|cont.10                        ; Lost fanout                                 ;
; ASRS:Est2|cont.00                        ; Lost fanout                                 ;
; ASRS:Est1|cont.01                        ; Lost fanout                                 ;
; ASRS:Est1|cont.10                        ; Lost fanout                                 ;
; ASRS:Est1|cont.00                        ; Lost fanout                                 ;
; Total Number of Removed Registers = 1401 ;                                             ;
+------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+--------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Register name                        ; Reason for Removal             ; Registers Removed due to This Register                                                        ;
+--------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; start[8]                             ; Stuck at GND                   ; LSRS:Est8|clockInstr[9], LSRS:Est8|clockInstr[8], LSRS:Est8|clockInstr[7],                    ;
;                                      ; due to stuck port data_in      ; LSRS:Est8|clockInstr[6], LSRS:Est8|clockInstr[5], LSRS:Est8|clockInstr[4],                    ;
;                                      ;                                ; LSRS:Est8|clockInstr[3], LSRS:Est8|clockInstr[2], LSRS:Est8|clockInstr[1],                    ;
;                                      ;                                ; LSRS:Est8|clockInstr[0], LSRS:Est8|Valor1[15], LSRS:Est8|Valor1[14],                          ;
;                                      ;                                ; LSRS:Est8|Valor1[13], LSRS:Est8|Valor1[12], LSRS:Est8|Valor1[11], LSRS:Est8|Valor1[10],       ;
;                                      ;                                ; LSRS:Est8|Valor1[9], LSRS:Est8|Valor1[8], LSRS:Est8|Valor1[7], LSRS:Est8|Valor1[6],           ;
;                                      ;                                ; LSRS:Est8|Valor1[5], LSRS:Est8|Valor2[15], LSRS:Est8|Valor2[14], LSRS:Est8|Valor2[13],        ;
;                                      ;                                ; LSRS:Est8|Valor2[12], LSRS:Est8|Valor2[11], LSRS:Est8|Valor2[10], LSRS:Est8|Valor2[9],        ;
;                                      ;                                ; LSRS:Est8|Valor2[8], LSRS:Est8|Valor2[7], LSRS:Est8|Valor2[6], LSRS:Est8|Valor2[5],           ;
;                                      ;                                ; LSRS:Est7|Valor1[15], LSRS:Est7|Valor1[14], LSRS:Est7|Valor1[13], LSRS:Est7|Valor1[12],       ;
;                                      ;                                ; LSRS:Est7|Valor1[11], LSRS:Est7|Valor1[10], LSRS:Est7|Valor1[9], LSRS:Est7|Valor1[8],         ;
;                                      ;                                ; LSRS:Est7|Valor1[7], LSRS:Est7|Valor1[6], LSRS:Est7|Valor1[5], LSRS:Est7|Valor2[15],          ;
;                                      ;                                ; LSRS:Est7|Valor2[14], LSRS:Est7|Valor2[13], LSRS:Est7|Valor2[12], LSRS:Est7|Valor2[11],       ;
;                                      ;                                ; LSRS:Est7|Valor2[10], LSRS:Est7|Valor2[9], LSRS:Est7|Valor2[8], LSRS:Est7|Valor2[7],          ;
;                                      ;                                ; LSRS:Est7|Valor2[6], LSRS:Est7|Valor2[5], LSRS:Est6|Valor1[15], LSRS:Est6|Valor1[14],         ;
;                                      ;                                ; LSRS:Est6|Valor1[13], LSRS:Est6|Valor1[12], LSRS:Est6|Valor1[11], LSRS:Est6|Valor1[10],       ;
;                                      ;                                ; LSRS:Est6|Valor1[9], LSRS:Est6|Valor1[8], LSRS:Est6|Valor1[7], LSRS:Est6|Valor1[6],           ;
;                                      ;                                ; LSRS:Est6|Valor1[5], LSRS:Est6|Valor2[15], LSRS:Est6|Valor2[14], LSRS:Est6|Valor2[13],        ;
;                                      ;                                ; LSRS:Est6|Valor2[12], LSRS:Est6|Valor2[11], LSRS:Est6|Valor2[10], LSRS:Est6|Valor2[9],        ;
;                                      ;                                ; LSRS:Est6|Valor2[8], LSRS:Est6|Valor2[7], LSRS:Est6|Valor2[6], LSRS:Est6|Valor2[5],           ;
;                                      ;                                ; LSRS:Est5|Valor1[15], LSRS:Est5|Valor1[14], LSRS:Est5|Valor1[13], LSRS:Est5|Valor1[12],       ;
;                                      ;                                ; LSRS:Est5|Valor1[11], LSRS:Est5|Valor1[10], LSRS:Est5|Valor1[9], LSRS:Est5|Valor1[8],         ;
;                                      ;                                ; LSRS:Est5|Valor1[7], LSRS:Est5|Valor1[6], LSRS:Est5|Valor1[5], LSRS:Est5|Valor2[15],          ;
;                                      ;                                ; LSRS:Est5|Valor2[14], LSRS:Est5|Valor2[13], LSRS:Est5|Valor2[12], LSRS:Est5|Valor2[11],       ;
;                                      ;                                ; LSRS:Est5|Valor2[10], LSRS:Est5|Valor2[9], LSRS:Est5|Valor2[8], LSRS:Est5|Valor2[7],          ;
;                                      ;                                ; LSRS:Est5|Valor2[6], LSRS:Est5|Valor2[5], quemSai2[1], IDloadStore[3], IDloadStore[2],        ;
;                                      ;                                ; UA_Address:loadStore|Resultado[19], decoder:decConfLoadStore|confirma[7],                     ;
;                                      ;                                ; CDBArbt:Arb|CDB[19], confLoadStore, latencia, UA:addSub|confirmacao, strLoadStore,            ;
;                                      ;                                ; LSRS:Est6|Qk[0], start[6], decoder:decConfLoadStore|confirma[4], LSRS:Est5|Qk[0],             ;
;                                      ;                                ; start[5], decoder:decConfAddSub|confirma[1], start[2],                                        ;
;                                      ;                                ; decoder:decConfAddSub|confirma[0], start[1], OP_RdLoadStore[1], LSRS:Est5|OP_Rd[1],           ;
;                                      ;                                ; LSRS:Est6|OP_Rd[1], quemSai2[0], ASRS:Est1|clockInstr[9], ASRS:Est2|clockInstr[9],            ;
;                                      ;                                ; ASRS:Est2|clockInstr[8], LSRS:Est5|clockInstr[9], LSRS:Est5|clockInstr[8],                    ;
;                                      ;                                ; LSRS:Est5|clockInstr[7], LSRS:Est5|clockInstr[6], LSRS:Est5|clockInstr[5],                    ;
;                                      ;                                ; LSRS:Est5|clockInstr[4], LSRS:Est5|clockInstr[3], LSRS:Est5|clockInstr[2],                    ;
;                                      ;                                ; LSRS:Est5|clockInstr[1], LSRS:Est5|clockInstr[0], LSRS:Est6|clockInstr[9],                    ;
;                                      ;                                ; LSRS:Est6|clockInstr[8], LSRS:Est6|clockInstr[7], LSRS:Est6|clockInstr[6],                    ;
;                                      ;                                ; LSRS:Est6|clockInstr[5], LSRS:Est6|clockInstr[4], LSRS:Est6|clockInstr[3],                    ;
;                                      ;                                ; LSRS:Est6|clockInstr[2], LSRS:Est6|clockInstr[1], LSRS:Est6|clockInstr[0],                    ;
;                                      ;                                ; LSRS:Est6|despacho, UA_Address:loadStore|busy, LSRS:Est5|OP_Rd[2], LSRS:Est6|OP_Rd[2],        ;
;                                      ;                                ; OP_RdLoadStore[0], LSRS:Est5|OP_Rd[0], LSRS:Est6|OP_Rd[0], UA:addSub|Resultado[16],           ;
;                                      ;                                ; UA:addSub|Resultado[17], UA:addSub|desWrAS, UA_Address:loadStore|desWrAS,                     ;
;                                      ;                                ; UA:addSub|Resultado[18], counter[9], counter[8], counter[7], counter[6], counter[5],          ;
;                                      ;                                ; counter[4], counter[3], counter[2], counter[1], counter[0], UA:addSub|ID_RS[0],               ;
;                                      ;                                ; UA:addSub|ID_RS[1], UA:addSub|ID_RS[2], UA_Address:loadStore|Resultado[22],                   ;
;                                      ;                                ; UA:addSub|Resultado[22], UA_Address:loadStore|Resultado[21], UA:addSub|Resultado[21],         ;
;                                      ;                                ; UA_Address:loadStore|Resultado[20], UA:addSub|Resultado[20], IDaddSub[1], IDaddSub[2],        ;
;                                      ;                                ; OP_RdLoadStore[5], UA:addSub|Rd[2], OP_RdLoadStore[4], UA:addSub|Rd[1],                       ;
;                                      ;                                ; OP_RdLoadStore[3], UA:addSub|Rd[0], LSRS:Est5|OP_Rd[5], LSRS:Est6|OP_Rd[5],                   ;
;                                      ;                                ; OP_RdAddSub[5], LSRS:Est5|OP_Rd[4], LSRS:Est6|OP_Rd[4], OP_RdAddSub[4],                       ;
;                                      ;                                ; LSRS:Est5|OP_Rd[3], LSRS:Est6|OP_Rd[3], OP_RdAddSub[3], LSRS:Est5|Valor2[0],                  ;
;                                      ;                                ; LSRS:Est6|Valor2[0], LSRS:Est5|Valor1[0], LSRS:Est6|Valor1[0], LSRS:Est5|Valor2[1],           ;
;                                      ;                                ; LSRS:Est6|Valor2[1], LSRS:Est5|Valor1[1], LSRS:Est6|Valor1[1], LSRS:Est5|Valor2[2],           ;
;                                      ;                                ; LSRS:Est6|Valor2[2], LSRS:Est5|Valor1[2], LSRS:Est6|Valor1[2], LSRS:Est5|Valor2[3],           ;
;                                      ;                                ; LSRS:Est6|Valor2[3], LSRS:Est5|Valor1[3], LSRS:Est6|Valor1[3], LSRS:Est5|Valor2[4],           ;
;                                      ;                                ; LSRS:Est6|Valor2[4], LSRS:Est5|Valor1[4], LSRS:Est6|Valor1[4], LSRS:Est5|OPcode[5],           ;
;                                      ;                                ; LSRS:Est6|OPcode[5], LSRS:Est5|OPcode[4], LSRS:Est6|OPcode[4], LSRS:Est5|OPcode[3],           ;
;                                      ;                                ; LSRS:Est6|OPcode[3], UA:addSub|Resultado[0], LSRS:Est5|Vk[0], LSRS:Est6|Vk[0],                ;
;                                      ;                                ; LSRS:Est5|Offset[0], LSRS:Est6|Offset[0], LSRS:Est5|Vk[1], LSRS:Est6|Vk[1],                   ;
;                                      ;                                ; LSRS:Est5|Offset[1], LSRS:Est6|Offset[1], LSRS:Est5|Vk[2], LSRS:Est6|Vk[2],                   ;
;                                      ;                                ; LSRS:Est5|Offset[2], LSRS:Est6|Offset[2], LSRS:Est5|Vk[3], LSRS:Est6|Vk[3],                   ;
;                                      ;                                ; LSRS:Est5|Offset[3], LSRS:Est6|Offset[3], LSRS:Est5|Vk[4], LSRS:Est6|Vk[4],                   ;
;                                      ;                                ; LSRS:Est5|Offset[4], LSRS:Est6|Offset[4], UA:addSub|Resultado[1],                             ;
;                                      ;                                ; UA:addSub|Resultado[2], UA:addSub|Resultado[3], UA:addSub|Resultado[4],                       ;
;                                      ;                                ; UA:addSub|Resultado[5], UA:addSub|Resultado[6], UA:addSub|Resultado[7],                       ;
;                                      ;                                ; UA:addSub|Resultado[8], UA:addSub|Resultado[9], UA:addSub|Resultado[10],                      ;
;                                      ;                                ; UA:addSub|Resultado[11], UA:addSub|Resultado[12], UA:addSub|Resultado[13],                    ;
;                                      ;                                ; OP_RdAddSub[1], OP_RdAddSub[0], Dado2[0], OP_RdAddSub[2], Dado2[1], Dado2[2], Dado2[3],       ;
;                                      ;                                ; Dado2[4], Dado2[5], Dado2[6], UA:addSub|Resultado[14], UA:addSub|Resultado[15],               ;
;                                      ;                                ; UA:addSub|cont.01                                                                             ;
; decoder:decConfLoadStore|confirma[6] ; Stuck at GND                   ; instrRegister:IR|instrOut[15], instrRegister:IR|instrOut[14],                                 ;
;                                      ; due to stuck port data_in      ; instrQueue:iq|instrOut[15], instrQueue:iq|instrOut[14], LSRS:Est7|OPcode[5],                  ;
;                                      ;                                ; LSRS:Est7|Vj[15], LSRS:Est7|Vj[14], LSRS:Est7|Vj[13], LSRS:Est7|Vj[12], LSRS:Est7|Vj[11],     ;
;                                      ;                                ; LSRS:Est7|Vj[10], LSRS:Est7|Vj[9], LSRS:Est7|Vj[8], LSRS:Est7|Vj[7], LSRS:Est7|Vj[6],         ;
;                                      ;                                ; LSRS:Est7|Vj[5], LSRS:Est7|Vj[4], LSRS:Est7|Vj[3], LSRS:Est7|Vj[2], LSRS:Est7|Vj[1],          ;
;                                      ;                                ; LSRS:Est7|Vj[0], LSRS:Est7|Vk[4], LSRS:Est7|Vk[3], LSRS:Est7|Vk[2], LSRS:Est7|Vk[1],          ;
;                                      ;                                ; LSRS:Est7|Vk[0], LSRS:Est7|Qj[0], LSRS:Est7|Qk[0], LSRS:Est7|despacho,                        ;
;                                      ;                                ; LSRS:Est7|OP_Rd[0], instrRegister:IR|instrOut[2], instrRegister:IR|instrOut[0],               ;
;                                      ;                                ; instrRegister:IR|instrOut[1], WMen, UA_Address:loadStore|confirmacao,                         ;
;                                      ;                                ; OP_RdLoadStore[2], instrQueue:iq|instrOut[2], IRin, instrQueue:iq|instrOut[0],                ;
;                                      ;                                ; instrQueue:iq|instrOut[1], UA_Address:loadStore|Resultado[18],                                ;
;                                      ;                                ; UA_Address:loadStore|Resultado[17], UA_Address:loadStore|Resultado[16],                       ;
;                                      ;                                ; registerFile:RF|depR0[2], registerFile:RF|depR0[1], registerFile:RF|depR0[0],                 ;
;                                      ;                                ; registerFile:RF|depR1[1], registerFile:RF|depR1[0], registerFile:RF|depR1[2],                 ;
;                                      ;                                ; instrQueue:iq|iValid[7], instrQueue:iq|iValid[6], instrQueue:iq|iValid[5],                    ;
;                                      ;                                ; instrQueue:iq|iValid[4], instrQueue:iq|iValid[3], instrQueue:iq|iValid[2],                    ;
;                                      ;                                ; instrQueue:iq|iValid[1], instrQueue:iq|iValid[0], rtr, registerFile:RF|depRegs[1][2],         ;
;                                      ;                                ; registerFile:RF|depRegs[2][2], registerFile:RF|depRegs[0][1],                                 ;
;                                      ;                                ; registerFile:RF|depRegs[1][1], registerFile:RF|depRegs[2][1],                                 ;
;                                      ;                                ; registerFile:RF|depRegs[0][0], registerFile:RF|depRegs[1][0],                                 ;
;                                      ;                                ; registerFile:RF|depRegs[2][0], adc, instrQueue:iq|tras[0], instrQueue:iq|tras[1],             ;
;                                      ;                                ; instrQueue:iq|tras[2], instrQueue:iq|frente[1], instrQueue:iq|frente[2],                      ;
;                                      ;                                ; instrRegister:IR|instrOut[3], instrRegister:IR|instrOut[4],                                   ;
;                                      ;                                ; instrRegister:IR|instrOut[5], LSRS:Est6|Valor3[0], programCounter:pc|addrOut[0],              ;
;                                      ;                                ; UA_Address:loadStore|Resultado[0], programCounter:pc|addrOut[1],                              ;
;                                      ;                                ; UA_Address:loadStore|Resultado[1], programCounter:pc|addrOut[2],                              ;
;                                      ;                                ; UA_Address:loadStore|Resultado[2], programCounter:pc|addrOut[3],                              ;
;                                      ;                                ; programCounter:pc|addrOut[4], instrQueue:iq|instrOut[3], instrQueue:iq|instrOut[4],           ;
;                                      ;                                ; instrQueue:iq|instrOut[5], LSRS:Est6|Vj[0], Dado4[0], Dado3[0], Dado4[1], Dado3[1], Dado4[2], ;
;                                      ;                                ; Dado3[2], Dado4[3], Dado3[3], Dado4[4], registerFile:RF|dataR0[0], CDBArbt:Arb|CDB[0],        ;
;                                      ;                                ; registerFile:RF|dataR0[1], CDBArbt:Arb|CDB[1], registerFile:RF|dataR0[2],                     ;
;                                      ;                                ; CDBArbt:Arb|CDB[2], registerFile:RF|dataR0[3], CDBArbt:Arb|CDB[3],                            ;
;                                      ;                                ; registerFile:RF|dataR0[4], CDBArbt:Arb|CDB[4], registerFile:RF|dataR0[5],                     ;
;                                      ;                                ; CDBArbt:Arb|CDB[5], registerFile:RF|dataR0[6], CDBArbt:Arb|CDB[6],                            ;
;                                      ;                                ; registerFile:RF|dataR0[7], CDBArbt:Arb|CDB[7], registerFile:RF|dataR0[8],                     ;
;                                      ;                                ; CDBArbt:Arb|CDB[8], registerFile:RF|dataR0[9], CDBArbt:Arb|CDB[9],                            ;
;                                      ;                                ; registerFile:RF|dataR0[10], CDBArbt:Arb|CDB[10], registerFile:RF|dataR0[11],                  ;
;                                      ;                                ; CDBArbt:Arb|CDB[11], registerFile:RF|dataR0[12], CDBArbt:Arb|CDB[12],                         ;
;                                      ;                                ; registerFile:RF|dataR0[13], CDBArbt:Arb|CDB[13], registerFile:RF|regs[0][0],                  ;
;                                      ;                                ; registerFile:RF|regs[1][0], registerFile:RF|regs[2][0], registerFile:RF|regs[3][0],           ;
;                                      ;                                ; registerFile:RF|regs[0][1], registerFile:RF|regs[1][1], registerFile:RF|regs[2][1],           ;
;                                      ;                                ; registerFile:RF|regs[3][1], registerFile:RF|regs[0][2], registerFile:RF|regs[1][2],           ;
;                                      ;                                ; registerFile:RF|regs[2][2], registerFile:RF|regs[3][2], registerFile:RF|regs[0][3],           ;
;                                      ;                                ; registerFile:RF|regs[1][3], registerFile:RF|regs[2][3], registerFile:RF|regs[3][3],           ;
;                                      ;                                ; registerFile:RF|regs[0][4], registerFile:RF|regs[1][4], registerFile:RF|regs[2][4],           ;
;                                      ;                                ; registerFile:RF|regs[3][4], registerFile:RF|regs[0][5], registerFile:RF|regs[1][5],           ;
;                                      ;                                ; registerFile:RF|regs[2][5], registerFile:RF|regs[3][5], registerFile:RF|regs[0][6],           ;
;                                      ;                                ; registerFile:RF|regs[1][6], registerFile:RF|regs[2][6], registerFile:RF|regs[3][6],           ;
;                                      ;                                ; registerFile:RF|regs[0][7], registerFile:RF|regs[1][7], registerFile:RF|regs[2][7],           ;
;                                      ;                                ; registerFile:RF|regs[3][7], registerFile:RF|regs[0][8], registerFile:RF|regs[1][8],           ;
;                                      ;                                ; registerFile:RF|regs[2][8], registerFile:RF|regs[3][8], registerFile:RF|regs[0][9],           ;
;                                      ;                                ; registerFile:RF|regs[1][9], registerFile:RF|regs[2][9], registerFile:RF|regs[3][9],           ;
;                                      ;                                ; registerFile:RF|regs[0][10], registerFile:RF|regs[1][10],                                     ;
;                                      ;                                ; registerFile:RF|regs[2][10], registerFile:RF|regs[3][10],                                     ;
;                                      ;                                ; registerFile:RF|regs[0][11], registerFile:RF|regs[1][11],                                     ;
;                                      ;                                ; registerFile:RF|regs[2][11], registerFile:RF|regs[3][11],                                     ;
;                                      ;                                ; registerFile:RF|regs[0][12], registerFile:RF|regs[1][12],                                     ;
;                                      ;                                ; registerFile:RF|regs[2][12], registerFile:RF|regs[3][12],                                     ;
;                                      ;                                ; registerFile:RF|regs[0][13], registerFile:RF|regs[1][13],                                     ;
;                                      ;                                ; registerFile:RF|regs[2][13], registerFile:RF|regs[3][13], registerFile:RF|dataR1[0],          ;
;                                      ;                                ; instrRegister:IR|instrOut[9], registerFile:RF|dataR1[1],                                      ;
;                                      ;                                ; instrRegister:IR|instrOut[10], registerFile:RF|dataR1[2],                                     ;
;                                      ;                                ; instrRegister:IR|instrOut[11], registerFile:RF|dataR1[3],                                     ;
;                                      ;                                ; instrRegister:IR|instrOut[12], registerFile:RF|dataR1[4],                                     ;
;                                      ;                                ; instrRegister:IR|instrOut[13], instrQueue:iq|instrOut[9], instrQueue:iq|instrOut[10],         ;
;                                      ;                                ; instrQueue:iq|instrOut[11], instrQueue:iq|instrOut[12], instrQueue:iq|instrOut[13],           ;
;                                      ;                                ; registerFile:RF|dataR1[5], registerFile:RF|dataR1[6], registerFile:RF|dataR1[7],              ;
;                                      ;                                ; registerFile:RF|dataR1[8], registerFile:RF|dataR1[9], registerFile:RF|dataR1[10],             ;
;                                      ;                                ; registerFile:RF|dataR1[11], registerFile:RF|dataR1[12], registerFile:RF|dataR1[13],           ;
;                                      ;                                ; registerFile:RF|dataR1[14], CDBArbt:Arb|CDB[14], registerFile:RF|dataR1[15],                  ;
;                                      ;                                ; CDBArbt:Arb|CDB[15], registerFile:RF|dataR0[14], registerFile:RF|dataR0[15],                  ;
;                                      ;                                ; registerFile:RF|regs[0][14], registerFile:RF|regs[1][14],                                     ;
;                                      ;                                ; registerFile:RF|regs[2][14], registerFile:RF|regs[3][14],                                     ;
;                                      ;                                ; registerFile:RF|regs[0][15], registerFile:RF|regs[1][15],                                     ;
;                                      ;                                ; registerFile:RF|regs[2][15], registerFile:RF|regs[3][15]                                      ;
; start[4]                             ; Stuck at GND                   ; ASRS:Est4|clockInstr[9], ASRS:Est4|clockInstr[8], ASRS:Est4|clockInstr[7],                    ;
;                                      ; due to stuck port data_in      ; ASRS:Est4|clockInstr[6], ASRS:Est4|clockInstr[5], ASRS:Est4|clockInstr[4],                    ;
;                                      ;                                ; ASRS:Est4|clockInstr[3], ASRS:Est4|clockInstr[2], ASRS:Est4|clockInstr[1],                    ;
;                                      ;                                ; ASRS:Est4|clockInstr[0], ASRS:Est4|OPcode[0], ASRS:Est4|OP_Rd[0], ASRS:Est4|Qj[0],            ;
;                                      ;                                ; ASRS:Est4|Vj[0], ASRS:Est4|Vj[1], ASRS:Est4|Vj[2], ASRS:Est4|Vj[3], ASRS:Est4|Vj[4],          ;
;                                      ;                                ; ASRS:Est4|Vj[5], ASRS:Est4|Vj[6], ASRS:Est4|Vj[7], ASRS:Est4|Vj[8], ASRS:Est4|Vj[9],          ;
;                                      ;                                ; ASRS:Est4|Vj[10], ASRS:Est4|Vj[11], ASRS:Est4|Vj[12], ASRS:Est4|Vj[13], ASRS:Est4|Vj[14],     ;
;                                      ;                                ; ASRS:Est4|Vj[15], ASRS:Est4|Valor1[0], ASRS:Est4|Valor1[1], ASRS:Est4|Valor1[2],              ;
;                                      ;                                ; ASRS:Est4|Valor1[3], ASRS:Est4|Valor1[4], ASRS:Est4|Valor1[5], ASRS:Est4|Valor1[6],           ;
;                                      ;                                ; ASRS:Est4|Valor1[7], ASRS:Est4|Valor1[8], ASRS:Est4|Valor1[9], ASRS:Est4|Valor1[10],          ;
;                                      ;                                ; ASRS:Est4|Valor1[11], ASRS:Est4|Valor1[12], ASRS:Est4|Valor1[13], ASRS:Est4|Valor1[14],       ;
;                                      ;                                ; ASRS:Est4|Valor1[15], decoder:decConfAddSub|confirma[3], UA:addSub|busy,                      ;
;                                      ;                                ; ASRS:Est1|clockInstr[8], ASRS:Est1|clockInstr[7], ASRS:Est1|clockInstr[6],                    ;
;                                      ;                                ; ASRS:Est1|clockInstr[5], ASRS:Est1|clockInstr[4], ASRS:Est1|clockInstr[3],                    ;
;                                      ;                                ; ASRS:Est1|clockInstr[2], ASRS:Est1|clockInstr[1], ASRS:Est1|clockInstr[0],                    ;
;                                      ;                                ; ASRS:Est2|clockInstr[7], ASRS:Est2|clockInstr[6], ASRS:Est2|clockInstr[5],                    ;
;                                      ;                                ; ASRS:Est2|clockInstr[4], ASRS:Est2|clockInstr[3], ASRS:Est2|clockInstr[2],                    ;
;                                      ;                                ; ASRS:Est2|clockInstr[1], ASRS:Est2|clockInstr[0], ASRS:Est1|OP_Rd[5],                         ;
;                                      ;                                ; ASRS:Est2|OP_Rd[5], ASRS:Est1|OP_Rd[4], ASRS:Est2|OP_Rd[4], ASRS:Est1|OP_Rd[3],               ;
;                                      ;                                ; ASRS:Est2|OP_Rd[3], ASRS:Est1|OPcode[5], ASRS:Est2|OPcode[5], ASRS:Est1|OPcode[4],            ;
;                                      ;                                ; ASRS:Est2|OPcode[4], ASRS:Est1|OPcode[3], ASRS:Est2|OPcode[3], ASRS:Est1|OP_Rd[1],            ;
;                                      ;                                ; ASRS:Est2|OP_Rd[1], ASRS:Est1|OP_Rd[0], ASRS:Est2|OP_Rd[0], ASRS:Est1|Valor2[0],              ;
;                                      ;                                ; ASRS:Est2|Valor2[0], ASRS:Est1|OP_Rd[2], ASRS:Est2|OP_Rd[2], ASRS:Est1|Valor2[1],             ;
;                                      ;                                ; ASRS:Est2|Valor2[1], ASRS:Est1|Valor2[2], ASRS:Est2|Valor2[2], ASRS:Est1|Valor2[3],           ;
;                                      ;                                ; ASRS:Est2|Valor2[3], ASRS:Est1|Valor2[4], ASRS:Est2|Valor2[4], ASRS:Est1|Valor2[5],           ;
;                                      ;                                ; ASRS:Est2|Valor2[5], ASRS:Est1|Valor2[6], ASRS:Est2|Valor2[6], ASRS:Est1|Valor2[7],           ;
;                                      ;                                ; ASRS:Est2|Valor2[7], ASRS:Est1|Valor2[8], ASRS:Est2|Valor2[8], ASRS:Est1|Valor2[9],           ;
;                                      ;                                ; ASRS:Est2|Valor2[9], ASRS:Est1|Valor2[10], ASRS:Est2|Valor2[10], ASRS:Est1|Valor2[11],        ;
;                                      ;                                ; ASRS:Est2|Valor2[11], ASRS:Est1|Valor2[12], ASRS:Est2|Valor2[12], ASRS:Est1|Valor2[13],       ;
;                                      ;                                ; ASRS:Est2|Valor2[13], ASRS:Est1|Valor2[14], ASRS:Est2|Valor2[14], ASRS:Est1|Valor2[15],       ;
;                                      ;                                ; ASRS:Est2|Valor2[15], ASRS:Est1|Valor1[0], ASRS:Est2|Valor1[0], ASRS:Est1|Valor1[1],          ;
;                                      ;                                ; ASRS:Est2|Valor1[1], ASRS:Est1|Valor1[2], ASRS:Est2|Valor1[2], ASRS:Est1|Valor1[3],           ;
;                                      ;                                ; ASRS:Est2|Valor1[3], ASRS:Est1|Valor1[4], ASRS:Est2|Valor1[4], ASRS:Est1|Valor1[5],           ;
;                                      ;                                ; ASRS:Est2|Valor1[5], ASRS:Est1|Valor1[6], ASRS:Est2|Valor1[6], ASRS:Est1|Valor1[7],           ;
;                                      ;                                ; ASRS:Est2|Valor1[7], ASRS:Est1|Valor1[8], ASRS:Est2|Valor1[8], ASRS:Est1|Valor1[9],           ;
;                                      ;                                ; ASRS:Est2|Valor1[9], ASRS:Est1|Valor1[10], ASRS:Est2|Valor1[10], ASRS:Est1|Valor1[11],        ;
;                                      ;                                ; ASRS:Est2|Valor1[11], ASRS:Est1|Valor1[12], ASRS:Est2|Valor1[12], ASRS:Est1|Valor1[13],       ;
;                                      ;                                ; ASRS:Est2|Valor1[13], ASRS:Est1|Valor1[14], ASRS:Est2|Valor1[14], ASRS:Est1|Valor1[15],       ;
;                                      ;                                ; ASRS:Est2|Valor1[15], ASRS:Est1|OPcode[1], ASRS:Est2|OPcode[1], ASRS:Est1|OPcode[0],          ;
;                                      ;                                ; ASRS:Est2|OPcode[0], ASRS:Est1|Vk[0], ASRS:Est2|Vk[0], ASRS:Est1|OPcode[2],                   ;
;                                      ;                                ; ASRS:Est2|OPcode[2], ASRS:Est1|Vk[1], ASRS:Est2|Vk[1], ASRS:Est1|Vk[2], ASRS:Est2|Vk[2],      ;
;                                      ;                                ; ASRS:Est1|Vk[3], ASRS:Est2|Vk[3], ASRS:Est1|Vk[4], ASRS:Est2|Vk[4], ASRS:Est1|Vk[5],          ;
;                                      ;                                ; ASRS:Est2|Vk[5], ASRS:Est1|Vk[6], ASRS:Est2|Vk[6], ASRS:Est1|Vk[7], ASRS:Est2|Vk[7],          ;
;                                      ;                                ; ASRS:Est1|Vk[8], ASRS:Est2|Vk[8], ASRS:Est1|Vk[9], ASRS:Est2|Vk[9], ASRS:Est1|Vk[10],         ;
;                                      ;                                ; ASRS:Est2|Vk[10], ASRS:Est1|Vk[11], ASRS:Est2|Vk[11], ASRS:Est1|Vk[12], ASRS:Est2|Vk[12],     ;
;                                      ;                                ; ASRS:Est1|Vk[13], ASRS:Est2|Vk[13], ASRS:Est1|Vk[14], ASRS:Est2|Vk[14], ASRS:Est1|Vk[15],     ;
;                                      ;                                ; ASRS:Est2|Vk[15], ASRS:Est1|Vj[0], ASRS:Est2|Vj[0], ASRS:Est1|Vj[1], ASRS:Est2|Vj[1],         ;
;                                      ;                                ; ASRS:Est1|Vj[2], ASRS:Est2|Vj[2], ASRS:Est1|Vj[3], ASRS:Est2|Vj[3], ASRS:Est1|Vj[4],          ;
;                                      ;                                ; ASRS:Est2|Vj[4], ASRS:Est1|Vj[5], ASRS:Est2|Vj[5], ASRS:Est1|Vj[6], ASRS:Est2|Vj[6],          ;
;                                      ;                                ; ASRS:Est1|Vj[7], ASRS:Est2|Vj[7], ASRS:Est1|Vj[8], ASRS:Est2|Vj[8], ASRS:Est1|Vj[9],          ;
;                                      ;                                ; ASRS:Est2|Vj[9], ASRS:Est1|Vj[10], ASRS:Est2|Vj[10], ASRS:Est1|Vj[11], ASRS:Est2|Vj[11],      ;
;                                      ;                                ; ASRS:Est1|Vj[12], ASRS:Est2|Vj[12], ASRS:Est1|Vj[13], ASRS:Est2|Vj[13], ASRS:Est1|Vj[14],     ;
;                                      ;                                ; ASRS:Est2|Vj[14], ASRS:Est1|Vj[15], ASRS:Est2|Vj[15]                                          ;
; start[3]                             ; Stuck at GND                   ; ASRS:Est3|clockInstr[9], ASRS:Est3|clockInstr[8], ASRS:Est3|clockInstr[7],                    ;
;                                      ; due to stuck port data_in      ; ASRS:Est3|clockInstr[6], ASRS:Est3|clockInstr[5], ASRS:Est3|clockInstr[4],                    ;
;                                      ;                                ; ASRS:Est3|clockInstr[3], ASRS:Est3|clockInstr[2], ASRS:Est3|clockInstr[1],                    ;
;                                      ;                                ; ASRS:Est3|clockInstr[0], ASRS:Est3|OPcode[0], ASRS:Est3|OP_Rd[0], ASRS:Est3|Qj[0],            ;
;                                      ;                                ; ASRS:Est3|Vj[0], ASRS:Est3|Vj[1], ASRS:Est3|Vj[2], ASRS:Est3|Vj[3], ASRS:Est3|Vj[4],          ;
;                                      ;                                ; ASRS:Est3|Vj[5], ASRS:Est3|Vj[6], ASRS:Est3|Vj[7], ASRS:Est3|Vj[8], ASRS:Est3|Vj[9],          ;
;                                      ;                                ; ASRS:Est3|Vj[10], ASRS:Est3|Vj[11], ASRS:Est3|Vj[12], ASRS:Est3|Vj[13], ASRS:Est3|Vj[14],     ;
;                                      ;                                ; ASRS:Est3|Vj[15], ASRS:Est3|Valor1[0], ASRS:Est3|Valor1[1], ASRS:Est3|Valor1[2],              ;
;                                      ;                                ; ASRS:Est3|Valor1[3], ASRS:Est3|Valor1[4], ASRS:Est3|Valor1[5], ASRS:Est3|Valor1[6],           ;
;                                      ;                                ; ASRS:Est3|Valor1[7], ASRS:Est3|Valor1[8], ASRS:Est3|Valor1[9], ASRS:Est3|Valor1[10],          ;
;                                      ;                                ; ASRS:Est3|Valor1[11], ASRS:Est3|Valor1[12], ASRS:Est3|Valor1[13], ASRS:Est3|Valor1[14],       ;
;                                      ;                                ; ASRS:Est3|Valor1[15], decoder:decConfAddSub|confirma[2]                                       ;
; depW[3]                              ; Stuck at GND                   ; registerFile:RF|depRegs[1][3], registerFile:RF|depRegs[2][3],                                 ;
;                                      ; due to stuck port data_in      ; registerFile:RF|depRegs[3][3], registerFile:RF|depRegs[5][3],                                 ;
;                                      ;                                ; registerFile:RF|depRegs[6][3], registerFile:RF|depRegs[7][3], ASRS:Est1|busy,                 ;
;                                      ;                                ; ASRS:Est2|busy, LSRS:Est5|busy, LSRS:Est6|busy, numR0[0], numR0[1], depW[2],                  ;
;                                      ;                                ; CDBArbt:Arb|RD[2], CDBArbt:Arb|RD[1], CDBArbt:Arb|RD[0], CDBArbt:Arb|wren_banco,              ;
;                                      ;                                ; registerFile:RF|depRegs[0][2], numR0[2], registerFile:RF|depRegs[4][2], depW[1],              ;
;                                      ;                                ; registerFile:RF|depRegs[4][1], depW[0], registerFile:RF|depRegs[4][0], numR1[0],              ;
;                                      ;                                ; numR1[1], numR1[2], instrRegister:IR|instrOut[6], instrRegister:IR|instrOut[7],               ;
;                                      ;                                ; instrRegister:IR|instrOut[8], instrQueue:iq|instrOut[6], instrQueue:iq|instrOut[7],           ;
;                                      ;                                ; instrQueue:iq|instrOut[8], LSRS:Est6|cont.01, LSRS:Est6|cont.10, LSRS:Est6|cont.00,           ;
;                                      ;                                ; LSRS:Est5|cont.01, LSRS:Est5|cont.10, LSRS:Est5|cont.00, ASRS:Est2|cont.01,                   ;
;                                      ;                                ; ASRS:Est2|cont.10, ASRS:Est2|cont.00, ASRS:Est1|cont.01, ASRS:Est1|cont.10,                   ;
;                                      ;                                ; ASRS:Est1|cont.00                                                                             ;
; start[7]                             ; Stuck at GND                   ; LSRS:Est7|clockInstr[9], LSRS:Est7|clockInstr[8], LSRS:Est7|clockInstr[7],                    ;
;                                      ; due to stuck port data_in      ; LSRS:Est7|clockInstr[6], LSRS:Est7|clockInstr[5], LSRS:Est7|clockInstr[4],                    ;
;                                      ;                                ; LSRS:Est7|clockInstr[3], LSRS:Est7|clockInstr[2], LSRS:Est7|clockInstr[1],                    ;
;                                      ;                                ; LSRS:Est7|clockInstr[0], LSRS:Est5|despacho, confLoad, Dadolido[0], Dadolido[1],              ;
;                                      ;                                ; Dadolido[2], Dadolido[3], Dadolido[4], Dadolido[5], Dadolido[6], Dadolido[7], Dadolido[8],    ;
;                                      ;                                ; Dadolido[9], Dadolido[10], Dadolido[11], Dadolido[12], Dadolido[13], Dadolido[14],            ;
;                                      ;                                ; Dadolido[15]                                                                                  ;
; LSRS:Est5|ID_out[1]                  ; Stuck at GND                   ; LSRS:Est5|Qj[2], LSRS:Est5|Qj[1], LSRS:Est5|Qj[0], LSRS:Est5|Qk[3], LSRS:Est5|Qk[1],          ;
;                                      ; due to stuck port data_in      ; LSRS:Est5|Qk[2], LSRS:Est5|OPcode[2], LSRS:Est5|OPcode[1], LSRS:Est5|OPcode[0]                ;
; LSRS:Est6|ID_out[0]                  ; Stuck at GND                   ; LSRS:Est6|Qj[2], LSRS:Est6|Qj[1], LSRS:Est6|Qj[0], LSRS:Est6|Qk[3], LSRS:Est6|Qk[1],          ;
;                                      ; due to stuck port data_in      ; LSRS:Est6|Qk[2], LSRS:Est6|OPcode[2], LSRS:Est6|OPcode[1], LSRS:Est6|OPcode[0]                ;
; ASRS:Est4|ID_out[0]                  ; Stuck at GND                   ; ASRS:Est1|despacho, ASRS:Est2|despacho, ASRS:Est3|despacho, ASRS:Est4|despacho,               ;
;                                      ; due to stuck port data_in      ; quemSai[0], quemSai[1]                                                                        ;
; ASRS:Est1|ID_out[0]                  ; Stuck at VCC                   ; ASRS:Est1|Qj[2], ASRS:Est1|Qj[1], ASRS:Est1|Qj[0], ASRS:Est1|Qk[2], ASRS:Est1|Qk[1],          ;
;                                      ; due to stuck port data_in      ; ASRS:Est1|Qk[0]                                                                               ;
; ASRS:Est2|ID_out[0]                  ; Stuck at GND                   ; ASRS:Est2|Qj[2], ASRS:Est2|Qj[1], ASRS:Est2|Qj[0], ASRS:Est2|Qk[2], ASRS:Est2|Qk[1],          ;
;                                      ; due to stuck port data_in      ; ASRS:Est2|Qk[0]                                                                               ;
; LSRS:Est7|Valor3[13]                 ; Stuck at GND                   ; LSRS:Est5|Valor3[13], LSRS:Est6|Valor3[13], LSRS:Est5|Vj[13], LSRS:Est6|Vj[13]                ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[12]                 ; Stuck at GND                   ; LSRS:Est5|Valor3[12], LSRS:Est6|Valor3[12], LSRS:Est5|Vj[12], LSRS:Est6|Vj[12]                ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[11]                 ; Stuck at GND                   ; LSRS:Est5|Valor3[11], LSRS:Est6|Valor3[11], LSRS:Est5|Vj[11], LSRS:Est6|Vj[11]                ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[10]                 ; Stuck at GND                   ; LSRS:Est5|Valor3[10], LSRS:Est6|Valor3[10], LSRS:Est5|Vj[10], LSRS:Est6|Vj[10]                ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[9]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[9], LSRS:Est6|Valor3[9], LSRS:Est5|Vj[9], LSRS:Est6|Vj[9]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[8]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[8], LSRS:Est6|Valor3[8], LSRS:Est5|Vj[8], LSRS:Est6|Vj[8]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[7]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[7], LSRS:Est6|Valor3[7], LSRS:Est5|Vj[7], LSRS:Est6|Vj[7]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[6]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[6], LSRS:Est6|Valor3[6], LSRS:Est5|Vj[6], LSRS:Est6|Vj[6]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[5]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[5], LSRS:Est6|Valor3[5], LSRS:Est5|Vj[5], LSRS:Est6|Vj[5]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[4]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[4], LSRS:Est6|Valor3[4], LSRS:Est5|Vj[4], LSRS:Est6|Vj[4]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[3]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[3], LSRS:Est6|Valor3[3], LSRS:Est5|Vj[3], LSRS:Est6|Vj[3]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[2]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[2], LSRS:Est6|Valor3[2], LSRS:Est5|Vj[2], LSRS:Est6|Vj[2]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[1]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[1], LSRS:Est6|Valor3[1], LSRS:Est5|Vj[1], LSRS:Est6|Vj[1]                    ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; ASRS:Est4|ID_out[3]                  ; Stuck at GND                   ; IDaddSub[3], UA:addSub|ID_RS[3], UA:addSub|Resultado[19], strAddSub                           ;
;                                      ; due to stuck port data_in      ;                                                                                               ;
; LSRS:Est7|Valor3[15]                 ; Stuck at GND                   ; LSRS:Est5|Valor3[15], LSRS:Est6|Valor3[15], LSRS:Est5|Vj[15], LSRS:Est6|Vj[15]                ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est7|Valor3[14]                 ; Stuck at GND                   ; LSRS:Est5|Valor3[14], LSRS:Est6|Valor3[14], LSRS:Est5|Vj[14], LSRS:Est6|Vj[14]                ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; LSRS:Est6|Qj[3]                      ; Stuck at GND                   ; decoder:decConfLoadStore|confirma[5], CDBArbt:Arb|CDB[16], CDBArbt:Arb|CDB[17],               ;
;                                      ; due to stuck port data_in      ; CDBArbt:Arb|CDB[18]                                                                           ;
; registerFile:RF|depRegs[0][3]        ; Stuck at GND                   ; numW[2], numW[1], numW[0], wren                                                               ;
;                                      ; due to stuck port data_in      ;                                                                                               ;
; step~11                              ; Lost Fanouts                   ; step.000, step.010, step.101                                                                  ;
; LSRS:Est7|Valor3[0]                  ; Stuck at GND                   ; LSRS:Est5|Valor3[0], LSRS:Est5|Vj[0]                                                          ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; ASRS:Est4|cont.01                    ; Stuck at GND                   ; ASRS:Est4|cont.10, ASRS:Est4|cont.00                                                          ;
;                                      ; due to stuck port data_in      ;                                                                                               ;
; ASRS:Est3|cont.01                    ; Stuck at GND                   ; ASRS:Est3|cont.10, ASRS:Est3|cont.00                                                          ;
;                                      ; due to stuck port data_in      ;                                                                                               ;
; LSRS:Est8|Valor3[15]                 ; Stuck at GND                   ; LSRS:Est8|Vj[15]                                                                              ;
;                                      ; due to stuck port clock_enable ;                                                                                               ;
; step~12                              ; Lost Fanouts                   ; step.110                                                                                      ;
; step~13                              ; Lost Fanouts                   ; step.011                                                                                      ;
+--------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tomasulim|Dado1[9]                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |tomasulim|OP_RdAddSub[2]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tomasulim|UA_Address:loadStore|confirmacao     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |tomasulim|decoder:decConfAddSub|confirma[1]    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |tomasulim|registerFile:RF|dataR1[6]            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |tomasulim|registerFile:RF|dataR0[0]            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |tomasulim|UA:addSub|Resultado[5]               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |tomasulim|decoder:decConfLoadStore|confirma[7] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tomasulim|CDBArbt:Arb|CDB[17]                  ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |tomasulim|CDBArbt:Arb|CDB[6]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |tomasulim|LSRS:Est6|ID_out[1]                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tomasulim|LSRS:Est6|OP_Rd[2]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tomasulim|LSRS:Est6|Valor2[1]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |tomasulim|LSRS:Est5|ID_out[1]                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tomasulim|LSRS:Est5|OP_Rd[4]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tomasulim|LSRS:Est5|Valor2[3]                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |tomasulim|LSRS:Est6|Offset[3]                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |tomasulim|LSRS:Est5|OPcode[1]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |tomasulim|ASRS:Est2|OPcode[3]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |tomasulim|ASRS:Est1|OPcode[5]                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |tomasulim|ASRS:Est4|Vj[10]                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |tomasulim|ASRS:Est3|Vj[7]                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tomasulim|depW[3]                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |tomasulim|numW[2]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tomasulim|ASRS:Est2|Qj[1]                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tomasulim|ASRS:Est2|Vj[5]                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tomasulim|ASRS:Est2|Qk[2]                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tomasulim|ASRS:Est2|Vk[9]                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tomasulim|ASRS:Est1|Qj[0]                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tomasulim|ASRS:Est1|Vj[3]                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tomasulim|ASRS:Est1|Qk[1]                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tomasulim|ASRS:Est1|Vk[2]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |tomasulim|LSRS:Est6|Qk[0]                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |tomasulim|LSRS:Est6|Vk[1]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |tomasulim|LSRS:Est6|Qj[2]                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |tomasulim|LSRS:Est6|Vj[13]                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |tomasulim|LSRS:Est5|Qk[1]                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |tomasulim|LSRS:Est5|Vk[1]                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |tomasulim|LSRS:Est5|Qj[2]                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |tomasulim|LSRS:Est5|Vj[12]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |tomasulim|LSRS:Est8|Selector55                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tomasulim|maisAntiga                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tomasulim|Mux130                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tomasulim|Mux121                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tomasulim|UA_Address:loadStore|cont            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tomasulim|LSRS:Est6|Qk                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |tomasulim|LSRS:Est6|Vk                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |tomasulim|LSRS:Est5|Qk                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |tomasulim|LSRS:Est5|Vk                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tomasulim|OP_RdLoadStore                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|registerFile:RF|regs                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tomasulim|registerFile:RF|Mux20                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tomasulim|registerFile:RF|Mux3                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; No         ; |tomasulim|UA:addSub|Add0                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |tomasulim|UA:addSub|Add0                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tomasulim|quemSai                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tomasulim|ASRS:Est4|Selector49                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |tomasulim|ASRS:Est3|Selector47                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tomasulim|registerFile:RF|depRegs              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tomasulim|ASRS:Est2|Selector49                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |tomasulim|ASRS:Est1|Selector49                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |tomasulim|step                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |tomasulim|LSRS:Est6|Selector54                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |tomasulim|LSRS:Est5|Selector54                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1pm:instrUnit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; memory.mif           ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_jpe1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ram1pm:instrUnit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 32                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CDBArbt:Arb"                                                                                                                                                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD   ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder:decConfLoadStore"                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; confirma[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UA_Address:loadStore"                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Resultado[15..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSRS:Est8"                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; depR0       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSRS:Est7"                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ID_in[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; depR0       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSRS:Est6"                                                                                                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ID_in[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; depR0       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LSRS:Est5"                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ID_in[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; depR0    ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1    ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder:decConfAddSub"                                                                                                          ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; confirma ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "confirma[7..4]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASRS:Est4"                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; depR0       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASRS:Est3"                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ID_in[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; depR0       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASRS:Est2"                                                                                                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ID_in[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; depR0       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASRS:Est1"                                                                                                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_in[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ID_in[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; depR0       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR1       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:RF"                                                                                                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; numW     ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depID    ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; depR0[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; depR1[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instrQueue:iq"                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; vazio ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 28 18:27:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tomasulim -c tomasulim
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/cdbarbt.v
    Info (12023): Found entity 1: CDBArbt
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/asrs.v
    Info (12023): Found entity 1: ASRS
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/program-counter.v
    Info (12023): Found entity 1: programCounter
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/instr-queue.v
    Info (12023): Found entity 1: instrQueue
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/tomasulim.v
    Info (12023): Found entity 1: tomasulim
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/ram1pm.v
    Info (12023): Found entity 1: ram1pm
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/instrregister.v
    Info (12023): Found entity 1: instrRegister
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/register-file.v
    Info (12023): Found entity 1: registerFile
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/ua.v
    Info (12023): Found entity 1: UA
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/ua_address.v
    Info (12023): Found entity 1: UA_Address
Info (12021): Found 1 design units, including 1 entities, in source file /users/arthu/onedrive/documentos/햞ea de trabalho/arthure_marcelof_pratica3/el-tomasulo/src/lsrs.v
    Info (12023): Found entity 1: LSRS
Info (12127): Elaborating entity "tomasulim" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tomasulim.v(20): object "stall" assigned a value but never read
Info (12128): Elaborating entity "ram1pm" for hierarchy "ram1pm:instrUnit"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1pm:instrUnit|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram1pm:instrUnit|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram1pm:instrUnit|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpe1.tdf
    Info (12023): Found entity 1: altsyncram_jpe1
Info (12128): Elaborating entity "altsyncram_jpe1" for hierarchy "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated"
Critical Warning (127004): Memory depth (32) in the design file differs from memory depth (48) in the Memory Initialization File "C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/src/memory.mif" -- truncated remaining initial content value to fit RAM
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc"
Info (12128): Elaborating entity "instrQueue" for hierarchy "instrQueue:iq"
Info (12128): Elaborating entity "instrRegister" for hierarchy "instrRegister:IR"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:RF"
Info (12128): Elaborating entity "ASRS" for hierarchy "ASRS:Est1"
Info (12128): Elaborating entity "UA" for hierarchy "UA:addSub"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decConfAddSub"
Warning (10272): Verilog HDL Case Statement warning at decoder.v(28): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "LSRS" for hierarchy "LSRS:Est5"
Info (12128): Elaborating entity "UA_Address" for hierarchy "UA_Address:loadStore"
Info (12128): Elaborating entity "CDBArbt" for hierarchy "CDBArbt:Arb"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RD[3]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RD[3]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RD[3]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RD[3]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RD[3]" is missing source, defaulting to GND
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "instrQueue:iq|instrs" is uninferred due to inappropriate RAM size
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ram1pm:instrUnit|altsyncram:altsyncram_component|altsyncram_jpe1:auto_generated|q_a[15]"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 982 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/bin/output_files/tomasulim.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK"
    Warning (15610): No output dependent on input pin "CLR"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Sun Oct 28 18:27:46 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/arthu/OneDrive/Documentos/햞ea de Trabalho/ArthurE_MarceloF_pratica3/el-tomasulo/bin/output_files/tomasulim.map.smsg.


