// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "08/01/2018 13:45:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Proc (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires);
input 	[8:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[8:0] BusWires;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \BusWires[0]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[8]~output_o ;
wire \Run~input_o ;
wire \Clock~input_o ;
wire \DIN[6]~input_o ;
wire \Resetn~input_o ;
wire \DIN[7]~input_o ;
wire \DIN[8]~input_o ;
wire \Tstep_Q~13_combout ;
wire \Tstep_Q~18_combout ;
wire \Tstep_Q.T1_3~q ;
wire \Tstep_Q~17_combout ;
wire \Tstep_Q.T2~q ;
wire \Tstep_Q~16_combout ;
wire \Tstep_Q.T3~q ;
wire \enableIR~0_combout ;
wire \Tstep_Q~14_combout ;
wire \Tstep_Q.T1_1~q ;
wire \Tstep_Q~15_combout ;
wire \Tstep_Q.T1_2~q ;
wire \multiplexer|Mux8~0_combout ;
wire \Tstep_Q~11_combout ;
wire \Tstep_Q~12_combout ;
wire \Tstep_Q.T0~q ;
wire \Done~0_combout ;
wire \DIN[3]~input_o ;
wire \Selector3~2_combout ;
wire \DIN[4]~input_o ;
wire \DIN[5]~input_o ;
wire \enableR[1]~0_combout ;
wire \enableR[0]~1_combout ;
wire \enableR[1]~2_combout ;
wire \enableR[3]~3_combout ;
wire \enableR[2]~4_combout ;
wire \enableR[3]~5_combout ;
wire \DIN[0]~input_o ;
wire \Selector3~0_combout ;
wire \ctrlMux[0]~1_combout ;
wire \ctrlMux[1]~2_combout ;
wire \DIN[1]~input_o ;
wire \ctrlMux[1]~3_combout ;
wire \ctrlMux[1]~4_combout ;
wire \multiplexer|Mux8~1_combout ;
wire \DIN[2]~input_o ;
wire \ctrlMux[2]~5_combout ;
wire \ctrlMux[2]~6_combout ;
wire \multiplexer|Mux8~2_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Add0~38_cout ;
wire \alu|Add0~1_sumout ;
wire \alu|WideNor0~0_combout ;
wire \multiplexer|Mux0~0_combout ;
wire \Selector3~1_combout ;
wire \multiplexer|Mux8~9_combout ;
wire \multiplexer|Mux8~3_combout ;
wire \multiplexer|Mux8~4_combout ;
wire \enableR[5]~6_combout ;
wire \enableR[4]~7_combout ;
wire \enableR[5]~8_combout ;
wire \enableR[7]~9_combout ;
wire \enableR[6]~10_combout ;
wire \enableR[7]~11_combout ;
wire \multiplexer|Mux8~5_combout ;
wire \multiplexer|Mux8~6_combout ;
wire \multiplexer|Mux8~7_combout ;
wire \multiplexer|Mux8~8_combout ;
wire \multiplexer|Mux7~0_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~5_sumout ;
wire \multiplexer|Mux7~1_combout ;
wire \multiplexer|Mux7~2_combout ;
wire \multiplexer|Mux7~3_combout ;
wire \multiplexer|Mux6~0_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~9_sumout ;
wire \multiplexer|Mux6~1_combout ;
wire \multiplexer|Mux6~2_combout ;
wire \multiplexer|Mux6~3_combout ;
wire \multiplexer|Mux5~0_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~13_sumout ;
wire \multiplexer|Mux5~1_combout ;
wire \multiplexer|Mux5~2_combout ;
wire \multiplexer|Mux5~3_combout ;
wire \multiplexer|Mux4~0_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~17_sumout ;
wire \multiplexer|Mux4~1_combout ;
wire \multiplexer|Mux4~2_combout ;
wire \multiplexer|Mux4~3_combout ;
wire \multiplexer|Mux3~0_combout ;
wire \alu|Add0~18 ;
wire \alu|Add0~21_sumout ;
wire \multiplexer|Mux3~1_combout ;
wire \multiplexer|Mux3~2_combout ;
wire \multiplexer|Mux3~3_combout ;
wire \multiplexer|Mux2~0_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~25_sumout ;
wire \multiplexer|Mux2~1_combout ;
wire \multiplexer|Mux2~2_combout ;
wire \multiplexer|Mux2~3_combout ;
wire \multiplexer|Mux1~0_combout ;
wire \alu|Add0~26 ;
wire \alu|Add0~29_sumout ;
wire \multiplexer|Mux1~1_combout ;
wire \multiplexer|Mux1~2_combout ;
wire \multiplexer|Mux1~3_combout ;
wire \alu|Add0~30 ;
wire \alu|Add0~33_sumout ;
wire \multiplexer|Mux0~1_combout ;
wire [8:0] \G|Out ;
wire [8:0] \reg_0|Out ;
wire [8:0] \reg_1|Out ;
wire [8:0] \reg_2|Out ;
wire [8:0] \IR|Out ;
wire [8:0] \A|Out ;
wire [8:0] \reg_3|Out ;
wire [8:0] \reg_4|Out ;
wire [8:0] \reg_5|Out ;
wire [8:0] \reg_6|Out ;
wire [8:0] \reg_7|Out ;


cyclonev_io_obuf \Done~output (
	.i(\Done~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[0]~output (
	.i(\multiplexer|Mux8~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
defparam \BusWires[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[1]~output (
	.i(\multiplexer|Mux7~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
defparam \BusWires[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[2]~output (
	.i(\multiplexer|Mux6~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
defparam \BusWires[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[3]~output (
	.i(\multiplexer|Mux5~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
defparam \BusWires[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[4]~output (
	.i(\multiplexer|Mux4~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
defparam \BusWires[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[5]~output (
	.i(\multiplexer|Mux3~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
defparam \BusWires[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[6]~output (
	.i(\multiplexer|Mux2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
defparam \BusWires[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[7]~output (
	.i(\multiplexer|Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
defparam \BusWires[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[8]~output (
	.i(\multiplexer|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
defparam \BusWires[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[7] (
	.clk(\Clock~input_o ),
	.d(\DIN[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[7] .is_wysiwyg = "true";
defparam \IR|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[8] (
	.clk(\Clock~input_o ),
	.d(\DIN[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[8] .is_wysiwyg = "true";
defparam \IR|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~13 (
// Equation(s):
// \Tstep_Q~13_combout  = (\Run~input_o  & (!\Tstep_Q.T0~q  & (\Resetn~input_o  & !\IR|Out [8])))

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\Resetn~input_o ),
	.datad(!\IR|Out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~13 .extended_lut = "off";
defparam \Tstep_Q~13 .lut_mask = 64'h0400040004000400;
defparam \Tstep_Q~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~18 (
// Equation(s):
// \Tstep_Q~18_combout  = (\IR|Out [7] & \Tstep_Q~13_combout )

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~18 .extended_lut = "off";
defparam \Tstep_Q~18 .lut_mask = 64'h1111111111111111;
defparam \Tstep_Q~18 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q.T1_3 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1_3 .is_wysiwyg = "true";
defparam \Tstep_Q.T1_3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~17 (
// Equation(s):
// \Tstep_Q~17_combout  = (\Resetn~input_o  & \Tstep_Q.T1_3~q )

	.dataa(!\Resetn~input_o ),
	.datab(!\Tstep_Q.T1_3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~17 .extended_lut = "off";
defparam \Tstep_Q~17 .lut_mask = 64'h1111111111111111;
defparam \Tstep_Q~17 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q.T2 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T2 .is_wysiwyg = "true";
defparam \Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~16 (
// Equation(s):
// \Tstep_Q~16_combout  = (\Resetn~input_o  & \Tstep_Q.T2~q )

	.dataa(!\Resetn~input_o ),
	.datab(!\Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~16 .extended_lut = "off";
defparam \Tstep_Q~16 .lut_mask = 64'h1111111111111111;
defparam \Tstep_Q~16 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q.T3 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T3 .is_wysiwyg = "true";
defparam \Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableIR~0 (
// Equation(s):
// \enableIR~0_combout  = (\Resetn~input_o  & (((!\Run~input_o  & !\Tstep_Q.T0~q )) # (\Tstep_Q.T3~q )))

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\Resetn~input_o ),
	.datad(!\Tstep_Q.T3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableIR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableIR~0 .extended_lut = "off";
defparam \enableIR~0 .lut_mask = 64'h080F080F080F080F;
defparam \enableIR~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|Out[6] (
	.clk(\Clock~input_o ),
	.d(\DIN[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[6] .is_wysiwyg = "true";
defparam \IR|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~14 (
// Equation(s):
// \Tstep_Q~14_combout  = (!\IR|Out [6] & (!\IR|Out [7] & \Tstep_Q~13_combout ))

	.dataa(!\IR|Out [6]),
	.datab(!\IR|Out [7]),
	.datac(!\Tstep_Q~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~14 .extended_lut = "off";
defparam \Tstep_Q~14 .lut_mask = 64'h0808080808080808;
defparam \Tstep_Q~14 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q.T1_1 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1_1 .is_wysiwyg = "true";
defparam \Tstep_Q.T1_1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~15 (
// Equation(s):
// \Tstep_Q~15_combout  = (\IR|Out [6] & (!\IR|Out [7] & \Tstep_Q~13_combout ))

	.dataa(!\IR|Out [6]),
	.datab(!\IR|Out [7]),
	.datac(!\Tstep_Q~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~15 .extended_lut = "off";
defparam \Tstep_Q~15 .lut_mask = 64'h0404040404040404;
defparam \Tstep_Q~15 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q.T1_2 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1_2 .is_wysiwyg = "true";
defparam \Tstep_Q.T1_2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~0 (
// Equation(s):
// \multiplexer|Mux8~0_combout  = (!\Tstep_Q.T1_2~q  & !\Tstep_Q.T3~q )

	.dataa(!\Tstep_Q.T1_2~q ),
	.datab(!\Tstep_Q.T3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~0 .extended_lut = "off";
defparam \multiplexer|Mux8~0 .lut_mask = 64'h8888888888888888;
defparam \multiplexer|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~11 (
// Equation(s):
// \Tstep_Q~11_combout  = (!\Tstep_Q.T1_1~q  & (\Resetn~input_o  & \multiplexer|Mux8~0_combout ))

	.dataa(!\Tstep_Q.T1_1~q ),
	.datab(!\Resetn~input_o ),
	.datac(!\multiplexer|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~11 .extended_lut = "off";
defparam \Tstep_Q~11 .lut_mask = 64'h0202020202020202;
defparam \Tstep_Q~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~12 (
// Equation(s):
// \Tstep_Q~12_combout  = (\Tstep_Q~11_combout  & (((\Run~input_o  & !\IR|Out [8])) # (\Tstep_Q.T0~q )))

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\Tstep_Q~11_combout ),
	.datad(!\IR|Out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~12 .extended_lut = "off";
defparam \Tstep_Q~12 .lut_mask = 64'h0703070307030703;
defparam \Tstep_Q~12 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q.T0 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T0 .is_wysiwyg = "true";
defparam \Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Done~0 (
// Equation(s):
// \Done~0_combout  = (!\Tstep_Q~11_combout ) # ((!\Run~input_o  & !\Tstep_Q.T0~q ))

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\Tstep_Q~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Done~0 .extended_lut = "off";
defparam \Done~0 .lut_mask = 64'hF8F8F8F8F8F8F8F8;
defparam \Done~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[3] (
	.clk(\Clock~input_o ),
	.d(\DIN[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[3] .is_wysiwyg = "true";
defparam \IR|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Tstep_Q.T0~q  & !\Tstep_Q.T3~q )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(!\Tstep_Q.T3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h4444444444444444;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[4] (
	.clk(\Clock~input_o ),
	.d(\DIN[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[4] .is_wysiwyg = "true";
defparam \IR|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[5] (
	.clk(\Clock~input_o ),
	.d(\DIN[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[5] .is_wysiwyg = "true";
defparam \IR|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[1]~0 (
// Equation(s):
// \enableR[1]~0_combout  = (!\IR|Out [4] & !\IR|Out [5])

	.dataa(!\IR|Out [4]),
	.datab(!\IR|Out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[1]~0 .extended_lut = "off";
defparam \enableR[1]~0 .lut_mask = 64'h8888888888888888;
defparam \enableR[1]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enableR[0]~1 (
// Equation(s):
// \enableR[0]~1_combout  = ( \Selector3~2_combout  & ( \enableR[1]~0_combout  & ( (\Resetn~input_o  & (!\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[0]~1 .extended_lut = "off";
defparam \enableR[0]~1 .lut_mask = 64'h0000000000004000;
defparam \enableR[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[0] .is_wysiwyg = "true";
defparam \reg_0|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[1]~2 (
// Equation(s):
// \enableR[1]~2_combout  = ( \Selector3~2_combout  & ( \enableR[1]~0_combout  & ( (\Resetn~input_o  & (\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[1]~2 .extended_lut = "off";
defparam \enableR[1]~2 .lut_mask = 64'h0000000000001000;
defparam \enableR[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_1|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[0] .is_wysiwyg = "true";
defparam \reg_1|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[3]~3 (
// Equation(s):
// \enableR[3]~3_combout  = (\IR|Out [4] & !\IR|Out [5])

	.dataa(!\IR|Out [4]),
	.datab(!\IR|Out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[3]~3 .extended_lut = "off";
defparam \enableR[3]~3 .lut_mask = 64'h4444444444444444;
defparam \enableR[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enableR[2]~4 (
// Equation(s):
// \enableR[2]~4_combout  = ( \Selector3~2_combout  & ( \enableR[3]~3_combout  & ( (\Resetn~input_o  & (!\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[2]~4 .extended_lut = "off";
defparam \enableR[2]~4 .lut_mask = 64'h0000000000004000;
defparam \enableR[2]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_2|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[0] .is_wysiwyg = "true";
defparam \reg_2|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[3]~5 (
// Equation(s):
// \enableR[3]~5_combout  = ( \Selector3~2_combout  & ( \enableR[3]~3_combout  & ( (\Resetn~input_o  & (\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[3]~5 .extended_lut = "off";
defparam \enableR[3]~5 .lut_mask = 64'h0000000000001000;
defparam \enableR[3]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_3|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[0] .is_wysiwyg = "true";
defparam \reg_3|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[0] (
	.clk(\Clock~input_o ),
	.d(\DIN[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[0] .is_wysiwyg = "true";
defparam \IR|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Tstep_Q.T0~q  & (!\Tstep_Q.T3~q  & ((!\IR|Out [3]) # (!\Tstep_Q.T1_3~q ))))

	.dataa(!\Tstep_Q.T0~q ),
	.datab(!\Tstep_Q.T3~q ),
	.datac(!\IR|Out [3]),
	.datad(!\Tstep_Q.T1_3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h4440444044404440;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[0]~1 (
// Equation(s):
// \ctrlMux[0]~1_combout  = ( \Selector3~0_combout  & ( (\Resetn~input_o  & ((!\IR|Out [0]) # ((!\Tstep_Q.T1_1~q  & !\Tstep_Q.T2~q )))) ) )

	.dataa(!\Tstep_Q.T1_1~q ),
	.datab(!\Resetn~input_o ),
	.datac(!\IR|Out [0]),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[0]~1 .extended_lut = "off";
defparam \ctrlMux[0]~1 .lut_mask = 64'h0000323000003230;
defparam \ctrlMux[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[1]~2 (
// Equation(s):
// \ctrlMux[1]~2_combout  = (\Tstep_Q.T1_3~q  & \IR|Out [4])

	.dataa(!\Tstep_Q.T1_3~q ),
	.datab(!\IR|Out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[1]~2 .extended_lut = "off";
defparam \ctrlMux[1]~2 .lut_mask = 64'h1111111111111111;
defparam \ctrlMux[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[1] (
	.clk(\Clock~input_o ),
	.d(\DIN[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[1] .is_wysiwyg = "true";
defparam \IR|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[1]~3 (
// Equation(s):
// \ctrlMux[1]~3_combout  = ( \Tstep_Q.T2~q  & ( \IR|Out [1] & ( (!\Tstep_Q.T1_2~q  & (!\Tstep_Q.T3~q  & !\Tstep_Q.T1_3~q )) ) ) ) # ( !\Tstep_Q.T2~q  & ( \IR|Out [1] & ( (!\Tstep_Q.T1_2~q  & (!\Tstep_Q.T3~q  & !\Tstep_Q.T1_3~q )) ) ) ) # ( !\Tstep_Q.T2~q  & 
// ( !\IR|Out [1] & ( (!\Tstep_Q.T1_1~q  & (!\Tstep_Q.T1_2~q  & (!\Tstep_Q.T3~q  & !\Tstep_Q.T1_3~q ))) ) ) )

	.dataa(!\Tstep_Q.T1_1~q ),
	.datab(!\Tstep_Q.T1_2~q ),
	.datac(!\Tstep_Q.T3~q ),
	.datad(!\Tstep_Q.T1_3~q ),
	.datae(!\Tstep_Q.T2~q ),
	.dataf(!\IR|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[1]~3 .extended_lut = "off";
defparam \ctrlMux[1]~3 .lut_mask = 64'h80000000C000C000;
defparam \ctrlMux[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[1]~4 (
// Equation(s):
// \ctrlMux[1]~4_combout  = (\Resetn~input_o  & (!\ctrlMux[1]~2_combout  & !\ctrlMux[1]~3_combout ))

	.dataa(!\Resetn~input_o ),
	.datab(!\ctrlMux[1]~2_combout ),
	.datac(!\ctrlMux[1]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[1]~4 .extended_lut = "off";
defparam \ctrlMux[1]~4 .lut_mask = 64'h4040404040404040;
defparam \ctrlMux[1]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~1 (
// Equation(s):
// \multiplexer|Mux8~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [0] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [0] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [0] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [0] ) ) )

	.dataa(!\reg_0|Out [0]),
	.datab(!\reg_1|Out [0]),
	.datac(!\reg_2|Out [0]),
	.datad(!\reg_3|Out [0]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~1 .extended_lut = "off";
defparam \multiplexer|Mux8~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[2] (
	.clk(\Clock~input_o ),
	.d(\DIN[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableIR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[2] .is_wysiwyg = "true";
defparam \IR|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[2]~5 (
// Equation(s):
// \ctrlMux[2]~5_combout  = (!\Tstep_Q.T1_3~q  & ((\IR|Out [2]))) # (\Tstep_Q.T1_3~q  & (\IR|Out [5]))

	.dataa(!\Tstep_Q.T1_3~q ),
	.datab(!\IR|Out [5]),
	.datac(!\IR|Out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[2]~5 .extended_lut = "off";
defparam \ctrlMux[2]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \ctrlMux[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[2]~6 (
// Equation(s):
// \ctrlMux[2]~6_combout  = ( \Tstep_Q.T2~q  & ( (!\Tstep_Q.T1_3~q  & ((\Tstep_Q.T3~q ) # (\Tstep_Q.T1_2~q ))) ) ) # ( !\Tstep_Q.T2~q  & ( (!\Tstep_Q.T1_3~q  & ((!\Tstep_Q.T1_1~q ) # ((\Tstep_Q.T3~q ) # (\Tstep_Q.T1_2~q )))) ) )

	.dataa(!\Tstep_Q.T1_1~q ),
	.datab(!\Tstep_Q.T1_2~q ),
	.datac(!\Tstep_Q.T3~q ),
	.datad(!\Tstep_Q.T1_3~q ),
	.datae(!\Tstep_Q.T2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[2]~6 .extended_lut = "off";
defparam \ctrlMux[2]~6 .lut_mask = 64'hBF003F00BF003F00;
defparam \ctrlMux[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~2 (
// Equation(s):
// \multiplexer|Mux8~2_combout  = ( !\ctrlMux[2]~6_combout  & ( (\Tstep_Q.T0~q  & (\Resetn~input_o  & (\multiplexer|Mux8~0_combout  & !\ctrlMux[2]~5_combout ))) ) )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(!\Resetn~input_o ),
	.datac(!\multiplexer|Mux8~0_combout ),
	.datad(!\ctrlMux[2]~5_combout ),
	.datae(!\ctrlMux[2]~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~2 .extended_lut = "off";
defparam \multiplexer|Mux8~2 .lut_mask = 64'h0100000001000000;
defparam \multiplexer|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (\IR|Out [6]) # (\IR|Out [8])

	.dataa(!\IR|Out [8]),
	.datab(!\IR|Out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'h7777777777777777;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[0] .is_wysiwyg = "true";
defparam \A|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_cout  = CARRY(( (!\IR|Out [7]) # (((!\Tstep_Q.T2~q ) # (!\Resetn~input_o )) # (\alu|Equal0~0_combout )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\IR|Out [7]),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\Tstep_Q.T2~q ),
	.datad(!\Resetn~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~38 .extended_lut = "off";
defparam \alu|Add0~38 .lut_mask = 64'h000000000000FFFB;
defparam \alu|Add0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( !\multiplexer|Mux8~8_combout  $ (((\IR|Out [7] & (!\alu|Equal0~0_combout  & \Tstep_Q~16_combout )))) ) + ( \A|Out [0] ) + ( \alu|Add0~38_cout  ))
// \alu|Add0~2  = CARRY(( !\multiplexer|Mux8~8_combout  $ (((\IR|Out [7] & (!\alu|Equal0~0_combout  & \Tstep_Q~16_combout )))) ) + ( \A|Out [0] ) + ( \alu|Add0~38_cout  ))

	.dataa(!\IR|Out [7]),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\multiplexer|Mux8~8_combout ),
	.datad(!\Tstep_Q~16_combout ),
	.datae(gnd),
	.dataf(!\A|Out [0]),
	.datag(gnd),
	.cin(\alu|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FF000000F0B4;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|WideNor0~0 (
// Equation(s):
// \alu|WideNor0~0_combout  = ((!\IR|Out [7]) # (!\Tstep_Q~16_combout )) # (\IR|Out [8])

	.dataa(!\IR|Out [8]),
	.datab(!\IR|Out [7]),
	.datac(!\Tstep_Q~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|WideNor0~0 .extended_lut = "off";
defparam \alu|WideNor0~0 .lut_mask = 64'hFDFDFDFDFDFDFDFD;
defparam \alu|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[0] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~1_sumout ),
	.asdata(\multiplexer|Mux8~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[0] .is_wysiwyg = "true";
defparam \G|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~0 (
// Equation(s):
// \multiplexer|Mux0~0_combout  = ( \ctrlMux[2]~5_combout  & ( \ctrlMux[2]~6_combout  & ( (\Resetn~input_o  & (!\multiplexer|Mux8~0_combout  & (!\ctrlMux[1]~2_combout  & !\ctrlMux[1]~3_combout ))) ) ) ) # ( !\ctrlMux[2]~5_combout  & ( \ctrlMux[2]~6_combout  
// & ( (\Resetn~input_o  & (!\multiplexer|Mux8~0_combout  & (!\ctrlMux[1]~2_combout  & !\ctrlMux[1]~3_combout ))) ) ) ) # ( !\ctrlMux[2]~5_combout  & ( !\ctrlMux[2]~6_combout  & ( (\Resetn~input_o  & (!\ctrlMux[1]~2_combout  & !\ctrlMux[1]~3_combout )) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\multiplexer|Mux8~0_combout ),
	.datac(!\ctrlMux[1]~2_combout ),
	.datad(!\ctrlMux[1]~3_combout ),
	.datae(!\ctrlMux[2]~5_combout ),
	.dataf(!\ctrlMux[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~0 .extended_lut = "off";
defparam \multiplexer|Mux0~0 .lut_mask = 64'h5000000040004000;
defparam \multiplexer|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout  & ((!\IR|Out [0]) # ((!\Tstep_Q.T1_1~q  & !\Tstep_Q.T2~q ))))

	.dataa(!\Tstep_Q.T1_1~q ),
	.datab(!\IR|Out [0]),
	.datac(!\Tstep_Q.T2~q ),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h00EC00EC00EC00EC;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~9 (
// Equation(s):
// \multiplexer|Mux8~9_combout  = ( \Tstep_Q.T0~q  & ( (\multiplexer|Mux0~0_combout  & ((!\Resetn~input_o ) # ((!\Selector3~1_combout  & !\multiplexer|Mux8~0_combout )))) ) ) # ( !\Tstep_Q.T0~q  & ( (\multiplexer|Mux0~0_combout  & ((!\Selector3~1_combout ) # 
// (!\Resetn~input_o ))) ) )

	.dataa(!\multiplexer|Mux0~0_combout ),
	.datab(!\Selector3~1_combout ),
	.datac(!\multiplexer|Mux8~0_combout ),
	.datad(!\Resetn~input_o ),
	.datae(!\Tstep_Q.T0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~9 .extended_lut = "off";
defparam \multiplexer|Mux8~9 .lut_mask = 64'h5544554055445540;
defparam \multiplexer|Mux8~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~3 (
// Equation(s):
// \multiplexer|Mux8~3_combout  = (\Tstep_Q.T0~q  & (\Resetn~input_o  & (!\Tstep_Q.T1_2~q  & !\Tstep_Q.T3~q )))

	.dataa(!\Tstep_Q.T0~q ),
	.datab(!\Resetn~input_o ),
	.datac(!\Tstep_Q.T1_2~q ),
	.datad(!\Tstep_Q.T3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~3 .extended_lut = "off";
defparam \multiplexer|Mux8~3 .lut_mask = 64'h1000100010001000;
defparam \multiplexer|Mux8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~4 (
// Equation(s):
// \multiplexer|Mux8~4_combout  = (!\multiplexer|Mux8~3_combout  & ((!\multiplexer|Mux0~0_combout ) # (\ctrlMux[0]~1_combout )))

	.dataa(!\ctrlMux[0]~1_combout ),
	.datab(!\multiplexer|Mux8~3_combout ),
	.datac(!\multiplexer|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~4 .extended_lut = "off";
defparam \multiplexer|Mux8~4 .lut_mask = 64'hC4C4C4C4C4C4C4C4;
defparam \multiplexer|Mux8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enableR[5]~6 (
// Equation(s):
// \enableR[5]~6_combout  = (!\IR|Out [4] & \IR|Out [5])

	.dataa(!\IR|Out [4]),
	.datab(!\IR|Out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[5]~6 .extended_lut = "off";
defparam \enableR[5]~6 .lut_mask = 64'h2222222222222222;
defparam \enableR[5]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enableR[4]~7 (
// Equation(s):
// \enableR[4]~7_combout  = ( \Selector3~2_combout  & ( \enableR[5]~6_combout  & ( (\Resetn~input_o  & (!\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[4]~7 .extended_lut = "off";
defparam \enableR[4]~7 .lut_mask = 64'h0000000000004000;
defparam \enableR[4]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[0] .is_wysiwyg = "true";
defparam \reg_4|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[5]~8 (
// Equation(s):
// \enableR[5]~8_combout  = ( \Selector3~2_combout  & ( \enableR[5]~6_combout  & ( (\Resetn~input_o  & (\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[5]~8 .extended_lut = "off";
defparam \enableR[5]~8 .lut_mask = 64'h0000000000001000;
defparam \enableR[5]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_5|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[0] .is_wysiwyg = "true";
defparam \reg_5|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[7]~9 (
// Equation(s):
// \enableR[7]~9_combout  = (\IR|Out [4] & \IR|Out [5])

	.dataa(!\IR|Out [4]),
	.datab(!\IR|Out [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[7]~9 .extended_lut = "off";
defparam \enableR[7]~9 .lut_mask = 64'h1111111111111111;
defparam \enableR[7]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \enableR[6]~10 (
// Equation(s):
// \enableR[6]~10_combout  = ( \Selector3~2_combout  & ( \enableR[7]~9_combout  & ( (\Resetn~input_o  & (!\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[6]~10 .extended_lut = "off";
defparam \enableR[6]~10 .lut_mask = 64'h0000000000004000;
defparam \enableR[6]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_6|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[0] .is_wysiwyg = "true";
defparam \reg_6|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[7]~11 (
// Equation(s):
// \enableR[7]~11_combout  = ( \Selector3~2_combout  & ( \enableR[7]~9_combout  & ( (\Resetn~input_o  & (\IR|Out [3] & (!\Tstep_Q.T1_3~q  & !\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(!\IR|Out [3]),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\enableR[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[7]~11 .extended_lut = "off";
defparam \enableR[7]~11 .lut_mask = 64'h0000000000001000;
defparam \enableR[7]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_7|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[0] .is_wysiwyg = "true";
defparam \reg_7|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~5 (
// Equation(s):
// \multiplexer|Mux8~5_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [0] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [0] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [0] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [0] ) ) )

	.dataa(!\reg_4|Out [0]),
	.datab(!\reg_5|Out [0]),
	.datac(!\reg_6|Out [0]),
	.datad(!\reg_7|Out [0]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~5 .extended_lut = "off";
defparam \multiplexer|Mux8~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~6 (
// Equation(s):
// \multiplexer|Mux8~6_combout  = ( !\multiplexer|Mux8~2_combout  & ( \multiplexer|Mux0~0_combout  & ( (\Resetn~input_o  & (((\Tstep_Q.T0~q  & \multiplexer|Mux8~0_combout )) # (\Selector3~1_combout ))) ) ) ) # ( !\multiplexer|Mux8~2_combout  & ( 
// !\multiplexer|Mux0~0_combout  & ( (\Tstep_Q.T0~q  & (\Resetn~input_o  & \multiplexer|Mux8~0_combout )) ) ) )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(!\Resetn~input_o ),
	.datac(!\multiplexer|Mux8~0_combout ),
	.datad(!\Selector3~1_combout ),
	.datae(!\multiplexer|Mux8~2_combout ),
	.dataf(!\multiplexer|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~6 .extended_lut = "off";
defparam \multiplexer|Mux8~6 .lut_mask = 64'h0101000001330000;
defparam \multiplexer|Mux8~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~7 (
// Equation(s):
// \multiplexer|Mux8~7_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux8~5_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[0]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\DIN[0]~input_o ),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\multiplexer|Mux8~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~7 .extended_lut = "off";
defparam \multiplexer|Mux8~7 .lut_mask = 64'h001B001B001B001B;
defparam \multiplexer|Mux8~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~8 (
// Equation(s):
// \multiplexer|Mux8~8_combout  = ( \multiplexer|Mux8~7_combout  ) # ( !\multiplexer|Mux8~7_combout  & ( (!\multiplexer|Mux8~1_combout  & (((\G|Out [0] & \multiplexer|Mux8~9_combout )))) # (\multiplexer|Mux8~1_combout  & (((\G|Out [0] & 
// \multiplexer|Mux8~9_combout )) # (\multiplexer|Mux8~2_combout ))) ) )

	.dataa(!\multiplexer|Mux8~1_combout ),
	.datab(!\multiplexer|Mux8~2_combout ),
	.datac(!\G|Out [0]),
	.datad(!\multiplexer|Mux8~9_combout ),
	.datae(!\multiplexer|Mux8~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~8 .extended_lut = "off";
defparam \multiplexer|Mux8~8 .lut_mask = 64'h111FFFFF111FFFFF;
defparam \multiplexer|Mux8~8 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[1] .is_wysiwyg = "true";
defparam \reg_0|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[1] .is_wysiwyg = "true";
defparam \reg_1|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[1] .is_wysiwyg = "true";
defparam \reg_2|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[1] .is_wysiwyg = "true";
defparam \reg_3|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~0 (
// Equation(s):
// \multiplexer|Mux7~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [1] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [1] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [1] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [1] ) ) )

	.dataa(!\reg_0|Out [1]),
	.datab(!\reg_1|Out [1]),
	.datac(!\reg_2|Out [1]),
	.datad(!\reg_3|Out [1]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~0 .extended_lut = "off";
defparam \multiplexer|Mux7~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[1] .is_wysiwyg = "true";
defparam \A|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( !\multiplexer|Mux7~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [1] ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( !\multiplexer|Mux7~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [1] ) + ( \alu|Add0~2  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux7~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [1]),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[1] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~5_sumout ),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[1] .is_wysiwyg = "true";
defparam \G|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[1] .is_wysiwyg = "true";
defparam \reg_4|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[1] .is_wysiwyg = "true";
defparam \reg_5|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[1] .is_wysiwyg = "true";
defparam \reg_6|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[1] .is_wysiwyg = "true";
defparam \reg_7|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~1 (
// Equation(s):
// \multiplexer|Mux7~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [1] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [1] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [1] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [1] ) ) )

	.dataa(!\reg_4|Out [1]),
	.datab(!\reg_5|Out [1]),
	.datac(!\reg_6|Out [1]),
	.datad(!\reg_7|Out [1]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~1 .extended_lut = "off";
defparam \multiplexer|Mux7~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~2 (
// Equation(s):
// \multiplexer|Mux7~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux7~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[1]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[1]~input_o ),
	.datad(!\multiplexer|Mux7~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~2 .extended_lut = "off";
defparam \multiplexer|Mux7~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~3 (
// Equation(s):
// \multiplexer|Mux7~3_combout  = ( \multiplexer|Mux7~2_combout  ) # ( !\multiplexer|Mux7~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [1])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [1])) # (\multiplexer|Mux7~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux7~0_combout ),
	.datad(!\G|Out [1]),
	.datae(!\multiplexer|Mux7~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~3 .extended_lut = "off";
defparam \multiplexer|Mux7~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux7~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[2] .is_wysiwyg = "true";
defparam \reg_0|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[2] .is_wysiwyg = "true";
defparam \reg_1|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[2] .is_wysiwyg = "true";
defparam \reg_2|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[2] .is_wysiwyg = "true";
defparam \reg_3|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~0 (
// Equation(s):
// \multiplexer|Mux6~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [2] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [2] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [2] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [2] ) ) )

	.dataa(!\reg_0|Out [2]),
	.datab(!\reg_1|Out [2]),
	.datac(!\reg_2|Out [2]),
	.datad(!\reg_3|Out [2]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~0 .extended_lut = "off";
defparam \multiplexer|Mux6~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[2] .is_wysiwyg = "true";
defparam \A|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( !\multiplexer|Mux6~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [2] ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( !\multiplexer|Mux6~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [2] ) + ( \alu|Add0~6  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux6~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [2]),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[2] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~9_sumout ),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[2] .is_wysiwyg = "true";
defparam \G|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[2] .is_wysiwyg = "true";
defparam \reg_4|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[2] .is_wysiwyg = "true";
defparam \reg_5|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[2] .is_wysiwyg = "true";
defparam \reg_6|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[2] .is_wysiwyg = "true";
defparam \reg_7|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~1 (
// Equation(s):
// \multiplexer|Mux6~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [2] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [2] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [2] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [2] ) ) )

	.dataa(!\reg_4|Out [2]),
	.datab(!\reg_5|Out [2]),
	.datac(!\reg_6|Out [2]),
	.datad(!\reg_7|Out [2]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~1 .extended_lut = "off";
defparam \multiplexer|Mux6~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~2 (
// Equation(s):
// \multiplexer|Mux6~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux6~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[2]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[2]~input_o ),
	.datad(!\multiplexer|Mux6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~2 .extended_lut = "off";
defparam \multiplexer|Mux6~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~3 (
// Equation(s):
// \multiplexer|Mux6~3_combout  = ( \multiplexer|Mux6~2_combout  ) # ( !\multiplexer|Mux6~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [2])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [2])) # (\multiplexer|Mux6~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux6~0_combout ),
	.datad(!\G|Out [2]),
	.datae(!\multiplexer|Mux6~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~3 .extended_lut = "off";
defparam \multiplexer|Mux6~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux6~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[3] .is_wysiwyg = "true";
defparam \reg_0|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[3] .is_wysiwyg = "true";
defparam \reg_1|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[3] .is_wysiwyg = "true";
defparam \reg_2|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[3] .is_wysiwyg = "true";
defparam \reg_3|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~0 (
// Equation(s):
// \multiplexer|Mux5~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [3] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [3] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [3] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [3] ) ) )

	.dataa(!\reg_0|Out [3]),
	.datab(!\reg_1|Out [3]),
	.datac(!\reg_2|Out [3]),
	.datad(!\reg_3|Out [3]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~0 .extended_lut = "off";
defparam \multiplexer|Mux5~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[3] .is_wysiwyg = "true";
defparam \A|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( !\multiplexer|Mux5~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [3] ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( !\multiplexer|Mux5~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [3] ) + ( \alu|Add0~10  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux5~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [3]),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[3] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~13_sumout ),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[3] .is_wysiwyg = "true";
defparam \G|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[3] .is_wysiwyg = "true";
defparam \reg_4|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[3] .is_wysiwyg = "true";
defparam \reg_5|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[3] .is_wysiwyg = "true";
defparam \reg_6|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[3] .is_wysiwyg = "true";
defparam \reg_7|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~1 (
// Equation(s):
// \multiplexer|Mux5~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [3] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [3] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [3] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [3] ) ) )

	.dataa(!\reg_4|Out [3]),
	.datab(!\reg_5|Out [3]),
	.datac(!\reg_6|Out [3]),
	.datad(!\reg_7|Out [3]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~1 .extended_lut = "off";
defparam \multiplexer|Mux5~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~2 (
// Equation(s):
// \multiplexer|Mux5~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux5~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[3]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[3]~input_o ),
	.datad(!\multiplexer|Mux5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~2 .extended_lut = "off";
defparam \multiplexer|Mux5~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~3 (
// Equation(s):
// \multiplexer|Mux5~3_combout  = ( \multiplexer|Mux5~2_combout  ) # ( !\multiplexer|Mux5~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [3])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [3])) # (\multiplexer|Mux5~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux5~0_combout ),
	.datad(!\G|Out [3]),
	.datae(!\multiplexer|Mux5~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~3 .extended_lut = "off";
defparam \multiplexer|Mux5~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux5~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[4] .is_wysiwyg = "true";
defparam \reg_0|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[4] .is_wysiwyg = "true";
defparam \reg_1|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[4] .is_wysiwyg = "true";
defparam \reg_2|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[4] .is_wysiwyg = "true";
defparam \reg_3|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~0 (
// Equation(s):
// \multiplexer|Mux4~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [4] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [4] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [4] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [4] ) ) )

	.dataa(!\reg_0|Out [4]),
	.datab(!\reg_1|Out [4]),
	.datac(!\reg_2|Out [4]),
	.datad(!\reg_3|Out [4]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~0 .extended_lut = "off";
defparam \multiplexer|Mux4~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[4] .is_wysiwyg = "true";
defparam \A|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( !\multiplexer|Mux4~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [4] ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( !\multiplexer|Mux4~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [4] ) + ( \alu|Add0~14  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux4~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [4]),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[4] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~17_sumout ),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[4] .is_wysiwyg = "true";
defparam \G|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[4] .is_wysiwyg = "true";
defparam \reg_4|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[4] .is_wysiwyg = "true";
defparam \reg_5|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[4] .is_wysiwyg = "true";
defparam \reg_6|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[4] .is_wysiwyg = "true";
defparam \reg_7|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~1 (
// Equation(s):
// \multiplexer|Mux4~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [4] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [4] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [4] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [4] ) ) )

	.dataa(!\reg_4|Out [4]),
	.datab(!\reg_5|Out [4]),
	.datac(!\reg_6|Out [4]),
	.datad(!\reg_7|Out [4]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~1 .extended_lut = "off";
defparam \multiplexer|Mux4~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~2 (
// Equation(s):
// \multiplexer|Mux4~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux4~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[4]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[4]~input_o ),
	.datad(!\multiplexer|Mux4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~2 .extended_lut = "off";
defparam \multiplexer|Mux4~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~3 (
// Equation(s):
// \multiplexer|Mux4~3_combout  = ( \multiplexer|Mux4~2_combout  ) # ( !\multiplexer|Mux4~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [4])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [4])) # (\multiplexer|Mux4~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux4~0_combout ),
	.datad(!\G|Out [4]),
	.datae(!\multiplexer|Mux4~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~3 .extended_lut = "off";
defparam \multiplexer|Mux4~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux4~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[5] .is_wysiwyg = "true";
defparam \reg_0|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[5] .is_wysiwyg = "true";
defparam \reg_1|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[5] .is_wysiwyg = "true";
defparam \reg_2|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[5] .is_wysiwyg = "true";
defparam \reg_3|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~0 (
// Equation(s):
// \multiplexer|Mux3~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [5] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [5] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [5] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [5] ) ) )

	.dataa(!\reg_0|Out [5]),
	.datab(!\reg_1|Out [5]),
	.datac(!\reg_2|Out [5]),
	.datad(!\reg_3|Out [5]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~0 .extended_lut = "off";
defparam \multiplexer|Mux3~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[5] .is_wysiwyg = "true";
defparam \A|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( !\multiplexer|Mux3~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [5] ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( !\multiplexer|Mux3~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [5] ) + ( \alu|Add0~18  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux3~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [5]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[5] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~21_sumout ),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[5] .is_wysiwyg = "true";
defparam \G|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[5] .is_wysiwyg = "true";
defparam \reg_4|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[5] .is_wysiwyg = "true";
defparam \reg_5|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[5] .is_wysiwyg = "true";
defparam \reg_6|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[5] .is_wysiwyg = "true";
defparam \reg_7|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~1 (
// Equation(s):
// \multiplexer|Mux3~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [5] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [5] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [5] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [5] ) ) )

	.dataa(!\reg_4|Out [5]),
	.datab(!\reg_5|Out [5]),
	.datac(!\reg_6|Out [5]),
	.datad(!\reg_7|Out [5]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~1 .extended_lut = "off";
defparam \multiplexer|Mux3~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~2 (
// Equation(s):
// \multiplexer|Mux3~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux3~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[5]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[5]~input_o ),
	.datad(!\multiplexer|Mux3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~2 .extended_lut = "off";
defparam \multiplexer|Mux3~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~3 (
// Equation(s):
// \multiplexer|Mux3~3_combout  = ( \multiplexer|Mux3~2_combout  ) # ( !\multiplexer|Mux3~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [5])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [5])) # (\multiplexer|Mux3~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux3~0_combout ),
	.datad(!\G|Out [5]),
	.datae(!\multiplexer|Mux3~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~3 .extended_lut = "off";
defparam \multiplexer|Mux3~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux3~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[6] .is_wysiwyg = "true";
defparam \reg_0|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[6] .is_wysiwyg = "true";
defparam \reg_1|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[6] .is_wysiwyg = "true";
defparam \reg_2|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[6] .is_wysiwyg = "true";
defparam \reg_3|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~0 (
// Equation(s):
// \multiplexer|Mux2~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [6] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [6] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [6] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [6] ) ) )

	.dataa(!\reg_0|Out [6]),
	.datab(!\reg_1|Out [6]),
	.datac(!\reg_2|Out [6]),
	.datad(!\reg_3|Out [6]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~0 .extended_lut = "off";
defparam \multiplexer|Mux2~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[6] .is_wysiwyg = "true";
defparam \A|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( !\multiplexer|Mux2~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [6] ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( !\multiplexer|Mux2~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [6] ) + ( \alu|Add0~22  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux2~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [6]),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[6] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~25_sumout ),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[6] .is_wysiwyg = "true";
defparam \G|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[6] .is_wysiwyg = "true";
defparam \reg_4|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[6] .is_wysiwyg = "true";
defparam \reg_5|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[6] .is_wysiwyg = "true";
defparam \reg_6|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[6] .is_wysiwyg = "true";
defparam \reg_7|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~1 (
// Equation(s):
// \multiplexer|Mux2~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [6] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [6] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [6] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [6] ) ) )

	.dataa(!\reg_4|Out [6]),
	.datab(!\reg_5|Out [6]),
	.datac(!\reg_6|Out [6]),
	.datad(!\reg_7|Out [6]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~1 .extended_lut = "off";
defparam \multiplexer|Mux2~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~2 (
// Equation(s):
// \multiplexer|Mux2~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux2~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[6]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[6]~input_o ),
	.datad(!\multiplexer|Mux2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~2 .extended_lut = "off";
defparam \multiplexer|Mux2~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~3 (
// Equation(s):
// \multiplexer|Mux2~3_combout  = ( \multiplexer|Mux2~2_combout  ) # ( !\multiplexer|Mux2~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [6])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [6])) # (\multiplexer|Mux2~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux2~0_combout ),
	.datad(!\G|Out [6]),
	.datae(!\multiplexer|Mux2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~3 .extended_lut = "off";
defparam \multiplexer|Mux2~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[7] .is_wysiwyg = "true";
defparam \reg_0|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[7] .is_wysiwyg = "true";
defparam \reg_1|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[7] .is_wysiwyg = "true";
defparam \reg_2|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[7] .is_wysiwyg = "true";
defparam \reg_3|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~0 (
// Equation(s):
// \multiplexer|Mux1~0_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_0|Out [7] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_1|Out [7] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_2|Out [7] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_3|Out [7] ) ) )

	.dataa(!\reg_0|Out [7]),
	.datab(!\reg_1|Out [7]),
	.datac(!\reg_2|Out [7]),
	.datad(!\reg_3|Out [7]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~0 .extended_lut = "off";
defparam \multiplexer|Mux1~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[7] .is_wysiwyg = "true";
defparam \A|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( !\multiplexer|Mux1~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [7] ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( !\multiplexer|Mux1~3_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [7] ) + ( \alu|Add0~26  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\multiplexer|Mux1~3_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\A|Out [7]),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF000000E1F0;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[7] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~29_sumout ),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[7] .is_wysiwyg = "true";
defparam \G|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[7] .is_wysiwyg = "true";
defparam \reg_4|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[7] .is_wysiwyg = "true";
defparam \reg_5|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[7] .is_wysiwyg = "true";
defparam \reg_6|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableR[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[7] .is_wysiwyg = "true";
defparam \reg_7|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~1 (
// Equation(s):
// \multiplexer|Mux1~1_combout  = ( \ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_4|Out [7] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( \ctrlMux[1]~4_combout  & ( \reg_5|Out [7] ) ) ) # ( \ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( 
// \reg_6|Out [7] ) ) ) # ( !\ctrlMux[0]~1_combout  & ( !\ctrlMux[1]~4_combout  & ( \reg_7|Out [7] ) ) )

	.dataa(!\reg_4|Out [7]),
	.datab(!\reg_5|Out [7]),
	.datac(!\reg_6|Out [7]),
	.datad(!\reg_7|Out [7]),
	.datae(!\ctrlMux[0]~1_combout ),
	.dataf(!\ctrlMux[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~1 .extended_lut = "off";
defparam \multiplexer|Mux1~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~2 (
// Equation(s):
// \multiplexer|Mux1~2_combout  = (\multiplexer|Mux8~6_combout  & ((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux1~1_combout ))) # (\multiplexer|Mux8~4_combout  & (\DIN[7]~input_o ))))

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux8~6_combout ),
	.datac(!\DIN[7]~input_o ),
	.datad(!\multiplexer|Mux1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~2 .extended_lut = "off";
defparam \multiplexer|Mux1~2 .lut_mask = 64'h0123012301230123;
defparam \multiplexer|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~3 (
// Equation(s):
// \multiplexer|Mux1~3_combout  = ( \multiplexer|Mux1~2_combout  ) # ( !\multiplexer|Mux1~2_combout  & ( (!\multiplexer|Mux8~2_combout  & (\multiplexer|Mux8~9_combout  & ((\G|Out [7])))) # (\multiplexer|Mux8~2_combout  & (((\multiplexer|Mux8~9_combout  & 
// \G|Out [7])) # (\multiplexer|Mux1~0_combout ))) ) )

	.dataa(!\multiplexer|Mux8~2_combout ),
	.datab(!\multiplexer|Mux8~9_combout ),
	.datac(!\multiplexer|Mux1~0_combout ),
	.datad(!\G|Out [7]),
	.datae(!\multiplexer|Mux1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~3 .extended_lut = "off";
defparam \multiplexer|Mux1~3 .lut_mask = 64'h0537FFFF0537FFFF;
defparam \multiplexer|Mux1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tstep_Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[8] .is_wysiwyg = "true";
defparam \A|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( !\multiplexer|Mux0~1_combout  $ (((\IR|Out [7] & (\Tstep_Q~16_combout  & !\alu|Equal0~0_combout )))) ) + ( \A|Out [8] ) + ( \alu|Add0~30  ))

	.dataa(!\IR|Out [7]),
	.datab(!\Tstep_Q~16_combout ),
	.datac(!\alu|Equal0~0_combout ),
	.datad(!\multiplexer|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\A|Out [8]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FF000000EF10;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[8] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~33_sumout ),
	.asdata(\multiplexer|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|WideNor0~0_combout ),
	.ena(\Tstep_Q~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[8] .is_wysiwyg = "true";
defparam \G|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~1 (
// Equation(s):
// \multiplexer|Mux0~1_combout  = ( \DIN[8]~input_o  & ( (!\multiplexer|Mux8~3_combout  & (\multiplexer|Mux0~0_combout  & ((\G|Out [8]) # (\ctrlMux[0]~1_combout )))) ) ) # ( !\DIN[8]~input_o  & ( (!\ctrlMux[0]~1_combout  & (!\multiplexer|Mux8~3_combout  & 
// (\multiplexer|Mux0~0_combout  & \G|Out [8]))) ) )

	.dataa(!\ctrlMux[0]~1_combout ),
	.datab(!\multiplexer|Mux8~3_combout ),
	.datac(!\multiplexer|Mux0~0_combout ),
	.datad(!\G|Out [8]),
	.datae(!\DIN[8]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~1 .extended_lut = "off";
defparam \multiplexer|Mux0~1 .lut_mask = 64'h0008040C0008040C;
defparam \multiplexer|Mux0~1 .shared_arith = "off";
// synopsys translate_on

assign Done = \Done~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

endmodule
