;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	SUB @0, @2
	SUB @0, @2
	ADD 210, 60
	DJN -1, @-20
	SUB @127, 106
	SUB 12, @10
	MOV -1, <-20
	SUB @0, @2
	SUB @127, 106
	JMP 210, 60
	CMP @-127, 200
	SUB @121, 106
	SLT 210, 60
	SLT 210, 60
	SUB 12, @10
	MOV -7, <-20
	SUB @127, 106
	SUB @-127, 100
	SPL <127, 106
	SUB @-127, 100
	SUB #72, @200
	CMP @127, 106
	ADD #130, 9
	SUB 207, <-120
	SUB -207, <-120
	DJN -1, @-20
	ADD #130, 9
	SUB @0, @2
	SUB -207, <-120
	SUB @0, @2
	CMP -207, <-120
	SUB @127, 106
	SUB @0, @2
	SPL <-127, 100
	SUB @0, @2
	SPL -100, -600
	CMP -207, <-120
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-120
	SUB #130, 9
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	SUB @0, @2
	DJN -1, @-20
	SUB @127, 106
	SUB 12, @10
