 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : RipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 20:41:28 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       2.01 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 f
  FA1/U1/Q (OR2X1)                         0.23       2.24 f
  FA1/Cout (FullAdder_2)                   0.00       2.24 f
  FA2/Cin (FullAdder_1)                    0.00       2.24 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.24 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.58 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 f
  FA2/U1/Q (OR2X1)                         0.24       2.82 f
  FA2/Cout (FullAdder_1)                   0.00       2.82 f
  FA3/Cin (FullAdder_0)                    0.00       2.82 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.82 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       3.23 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.23 f
  FA3/U1/Q (OR2X1)                         0.22       3.45 f
  FA3/Cout (FullAdder_0)                   0.00       3.45 f
  COUT (out)                               0.03       3.48 f
  data arrival time                                   3.48

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.48
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       3.21 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.21 f
  FA3/U1/Q (OR2X1)                         0.22       3.43 f
  FA3/Cout (FullAdder_0)                   0.00       3.43 f
  COUT (out)                               0.03       3.46 f
  data arrival time                                   3.46

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.58 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 r
  FA2/U1/Q (OR2X1)                         0.21       2.79 r
  FA2/Cout (FullAdder_1)                   0.00       2.79 r
  FA3/Cin (FullAdder_0)                    0.00       2.79 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       3.22 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.22 r
  FA3/U1/Q (OR2X1)                         0.20       3.41 r
  FA3/Cout (FullAdder_0)                   0.00       3.41 r
  COUT (out)                               0.03       3.44 r
  data arrival time                                   3.44

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.44
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       2.01 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 f
  FA1/U1/Q (OR2X1)                         0.23       2.24 f
  FA1/Cout (FullAdder_2)                   0.00       2.24 f
  FA2/Cin (FullAdder_1)                    0.00       2.24 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.24 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.58 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 f
  FA2/U1/Q (OR2X1)                         0.24       2.82 f
  FA2/Cout (FullAdder_1)                   0.00       2.82 f
  FA3/Cin (FullAdder_0)                    0.00       2.82 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.82 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.41 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.41 r
  FA3/S (FullAdder_0)                      0.00       3.41 r
  SUM[3] (out)                             0.03       3.44 r
  data arrival time                                   3.44

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.44
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.78 r
  FA2/Cout (FullAdder_1)                   0.00       2.78 r
  FA3/Cin (FullAdder_0)                    0.00       2.78 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.78 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       3.20 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.20 r
  FA3/U1/Q (OR2X1)                         0.20       3.40 r
  FA3/Cout (FullAdder_0)                   0.00       3.40 r
  COUT (out)                               0.03       3.43 r
  data arrival time                                   3.43

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.39 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.39 r
  FA3/S (FullAdder_0)                      0.00       3.39 r
  SUM[3] (out)                             0.03       3.41 r
  data arrival time                                   3.41

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.94 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.94 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.51 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.51 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       3.16 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.16 f
  FA3/U1/Q (OR2X1)                         0.22       3.39 f
  FA3/Cout (FullAdder_0)                   0.00       3.39 f
  COUT (out)                               0.03       3.41 f
  data arrival time                                   3.41

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.58 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 r
  FA2/U1/Q (OR2X1)                         0.21       2.79 r
  FA2/Cout (FullAdder_1)                   0.00       2.79 r
  FA3/Cin (FullAdder_0)                    0.00       2.79 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.38 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.38 f
  FA3/S (FullAdder_0)                      0.00       3.38 f
  SUM[3] (out)                             0.03       3.41 f
  data arrival time                                   3.41

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       3.16 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.16 f
  FA3/U1/Q (OR2X1)                         0.22       3.38 f
  FA3/Cout (FullAdder_0)                   0.00       3.38 f
  COUT (out)                               0.03       3.41 f
  data arrival time                                   3.41

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       3.15 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.15 f
  FA3/U1/Q (OR2X1)                         0.22       3.38 f
  FA3/Cout (FullAdder_0)                   0.00       3.38 f
  COUT (out)                               0.03       3.40 f
  data arrival time                                   3.40

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.92 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.92 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.49 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.49 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       3.15 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.15 f
  FA3/U1/Q (OR2X1)                         0.22       3.37 f
  FA3/Cout (FullAdder_0)                   0.00       3.37 f
  COUT (out)                               0.03       3.40 f
  data arrival time                                   3.40

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.40
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.78 r
  FA2/Cout (FullAdder_1)                   0.00       2.78 r
  FA3/Cin (FullAdder_0)                    0.00       2.78 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.78 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.36 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.36 f
  FA3/S (FullAdder_0)                      0.00       3.36 f
  SUM[3] (out)                             0.03       3.39 f
  data arrival time                                   3.39

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.94 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.94 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.51 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.51 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.34 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.34 r
  FA3/S (FullAdder_0)                      0.00       3.34 r
  SUM[3] (out)                             0.03       3.37 r
  data arrival time                                   3.37

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.33 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.33 r
  FA3/S (FullAdder_0)                      0.00       3.33 r
  SUM[3] (out)                             0.03       3.36 r
  data arrival time                                   3.36

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       2.01 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 f
  FA1/U1/Q (OR2X1)                         0.23       2.24 f
  FA1/Cout (FullAdder_2)                   0.00       2.24 f
  FA2/Cin (FullAdder_1)                    0.00       2.24 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.24 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.58 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 f
  FA2/U1/Q (OR2X1)                         0.24       2.82 f
  FA2/Cout (FullAdder_1)                   0.00       2.82 f
  FA3/Cin (FullAdder_0)                    0.00       2.82 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.82 f
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.33 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.33 f
  FA3/S (FullAdder_0)                      0.00       3.33 f
  SUM[3] (out)                             0.03       3.36 f
  data arrival time                                   3.36

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.33 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.33 r
  FA3/S (FullAdder_0)                      0.00       3.33 r
  SUM[3] (out)                             0.03       3.36 r
  data arrival time                                   3.36

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.92 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.92 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.49 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.49 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.32 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.32 r
  FA3/S (FullAdder_0)                      0.00       3.32 r
  SUM[3] (out)                             0.03       3.35 r
  data arrival time                                   3.35

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.31 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.31 f
  FA3/S (FullAdder_0)                      0.00       3.31 f
  SUM[3] (out)                             0.03       3.34 f
  data arrival time                                   3.34

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.58 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 r
  FA2/U1/Q (OR2X1)                         0.21       2.79 r
  FA2/Cout (FullAdder_1)                   0.00       2.79 r
  FA3/Cin (FullAdder_0)                    0.00       2.79 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 r
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.31 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.31 f
  FA3/S (FullAdder_0)                      0.00       3.31 f
  SUM[3] (out)                             0.03       3.34 f
  data arrival time                                   3.34

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.91 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 r
  FA1/U1/Q (OR2X1)                         0.21       2.12 r
  FA1/Cout (FullAdder_2)                   0.00       2.12 r
  FA2/Cin (FullAdder_1)                    0.00       2.12 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.68 r
  FA2/Cout (FullAdder_1)                   0.00       2.68 r
  FA3/Cin (FullAdder_0)                    0.00       2.68 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.68 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       3.10 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.10 r
  FA3/U1/Q (OR2X1)                         0.20       3.30 r
  FA3/Cout (FullAdder_0)                   0.00       3.30 r
  COUT (out)                               0.03       3.33 r
  data arrival time                                   3.33

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.33
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.78 r
  FA2/Cout (FullAdder_1)                   0.00       2.78 r
  FA3/Cin (FullAdder_0)                    0.00       2.78 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.78 r
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.29 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.29 f
  FA3/S (FullAdder_0)                      0.00       3.29 f
  SUM[3] (out)                             0.03       3.32 f
  data arrival time                                   3.32

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.37 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.37 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.90 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.90 r
  FA1/U1/Q (OR2X1)                         0.21       2.11 r
  FA1/Cout (FullAdder_2)                   0.00       2.11 r
  FA2/Cin (FullAdder_1)                    0.00       2.11 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.11 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.67 r
  FA2/Cout (FullAdder_1)                   0.00       2.67 r
  FA3/Cin (FullAdder_0)                    0.00       2.67 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.67 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       3.09 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.09 r
  FA3/U1/Q (OR2X1)                         0.20       3.29 r
  FA3/Cout (FullAdder_0)                   0.00       3.29 r
  COUT (out)                               0.03       3.32 r
  data arrival time                                   3.32

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       2.01 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 f
  FA1/U1/Q (OR2X1)                         0.23       2.24 f
  FA1/Cout (FullAdder_2)                   0.00       2.24 f
  FA2/Cin (FullAdder_1)                    0.00       2.24 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.24 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.58 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 f
  FA2/U1/Q (OR2X1)                         0.24       2.82 f
  FA2/Cout (FullAdder_1)                   0.00       2.82 f
  FA3/Cin (FullAdder_0)                    0.00       2.82 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.82 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.28 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.28 r
  FA3/S (FullAdder_0)                      0.00       3.28 r
  SUM[3] (out)                             0.03       3.31 r
  data arrival time                                   3.31

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.31
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.44       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.36 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.89 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.89 r
  FA1/U1/Q (OR2X1)                         0.21       2.10 r
  FA1/Cout (FullAdder_2)                   0.00       2.10 r
  FA2/Cin (FullAdder_1)                    0.00       2.10 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.10 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.66 r
  FA2/Cout (FullAdder_1)                   0.00       2.66 r
  FA3/Cin (FullAdder_0)                    0.00       2.66 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.66 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       3.08 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.08 r
  FA3/U1/Q (OR2X1)                         0.20       3.28 r
  FA3/Cout (FullAdder_0)                   0.00       3.28 r
  COUT (out)                               0.03       3.30 r
  data arrival time                                   3.30

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.35 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.35 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.88 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 r
  FA1/U1/Q (OR2X1)                         0.21       2.09 r
  FA1/Cout (FullAdder_2)                   0.00       2.09 r
  FA2/Cin (FullAdder_1)                    0.00       2.09 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.09 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.65 r
  FA2/Cout (FullAdder_1)                   0.00       2.65 r
  FA3/Cin (FullAdder_0)                    0.00       2.65 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.65 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       3.07 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       3.07 r
  FA3/U1/Q (OR2X1)                         0.20       3.27 r
  FA3/Cout (FullAdder_0)                   0.00       3.27 r
  COUT (out)                               0.03       3.30 r
  data arrival time                                   3.30

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.94 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.94 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.51 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.51 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.26 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.26 f
  FA3/S (FullAdder_0)                      0.00       3.26 f
  SUM[3] (out)                             0.03       3.29 f
  data arrival time                                   3.29

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.91 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 r
  FA1/U1/Q (OR2X1)                         0.21       2.12 r
  FA1/Cout (FullAdder_2)                   0.00       2.12 r
  FA2/Cin (FullAdder_1)                    0.00       2.12 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.68 r
  FA2/Cout (FullAdder_1)                   0.00       2.68 r
  FA3/Cin (FullAdder_0)                    0.00       2.68 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.68 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.26 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.26 f
  FA3/S (FullAdder_0)                      0.00       3.26 f
  SUM[3] (out)                             0.03       3.29 f
  data arrival time                                   3.29

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.26 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.26 f
  FA3/S (FullAdder_0)                      0.00       3.26 f
  SUM[3] (out)                             0.03       3.29 f
  data arrival time                                   3.29

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.37 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.37 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.90 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.90 r
  FA1/U1/Q (OR2X1)                         0.21       2.11 r
  FA1/Cout (FullAdder_2)                   0.00       2.11 r
  FA2/Cin (FullAdder_1)                    0.00       2.11 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.11 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.67 r
  FA2/Cout (FullAdder_1)                   0.00       2.67 r
  FA3/Cin (FullAdder_0)                    0.00       2.67 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.67 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.26 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.26 f
  FA3/S (FullAdder_0)                      0.00       3.26 f
  SUM[3] (out)                             0.03       3.29 f
  data arrival time                                   3.29

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.56 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 f
  FA2/U1/Q (OR2X1)                         0.24       2.80 f
  FA2/Cout (FullAdder_1)                   0.00       2.80 f
  FA3/Cin (FullAdder_0)                    0.00       2.80 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.80 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.26 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.26 r
  FA3/S (FullAdder_0)                      0.00       3.26 r
  SUM[3] (out)                             0.03       3.29 r
  data arrival time                                   3.29

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.58 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.58 r
  FA2/U1/Q (OR2X1)                         0.21       2.79 r
  FA2/Cout (FullAdder_1)                   0.00       2.79 r
  FA3/Cin (FullAdder_0)                    0.00       2.79 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.79 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.26 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.26 r
  FA3/S (FullAdder_0)                      0.00       3.26 r
  SUM[3] (out)                             0.03       3.29 r
  data arrival time                                   3.29

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.25 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.25 f
  FA3/S (FullAdder_0)                      0.00       3.25 f
  SUM[3] (out)                             0.03       3.28 f
  data arrival time                                   3.28

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.92 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.92 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.49 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.49 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.25 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.25 f
  FA3/S (FullAdder_0)                      0.00       3.25 f
  SUM[3] (out)                             0.03       3.28 f
  data arrival time                                   3.28

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.44       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.36 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.89 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.89 r
  FA1/U1/Q (OR2X1)                         0.21       2.10 r
  FA1/Cout (FullAdder_2)                   0.00       2.10 r
  FA2/Cin (FullAdder_1)                    0.00       2.10 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.10 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.66 r
  FA2/Cout (FullAdder_1)                   0.00       2.66 r
  FA3/Cin (FullAdder_0)                    0.00       2.66 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.66 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.24 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.24 f
  FA3/S (FullAdder_0)                      0.00       3.24 f
  SUM[3] (out)                             0.03       3.27 f
  data arrival time                                   3.27

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.27
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.56 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.56 r
  FA2/U1/Q (OR2X1)                         0.21       2.78 r
  FA2/Cout (FullAdder_1)                   0.00       2.78 r
  FA3/Cin (FullAdder_0)                    0.00       2.78 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.78 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.24 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.24 r
  FA3/S (FullAdder_0)                      0.00       3.24 r
  SUM[3] (out)                             0.03       3.27 r
  data arrival time                                   3.27

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.27
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.35 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.35 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.88 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 r
  FA1/U1/Q (OR2X1)                         0.21       2.09 r
  FA1/Cout (FullAdder_2)                   0.00       2.09 r
  FA2/Cin (FullAdder_1)                    0.00       2.09 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.09 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.65 r
  FA2/Cout (FullAdder_1)                   0.00       2.65 r
  FA3/Cin (FullAdder_0)                    0.00       2.65 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.65 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.24 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.24 f
  FA3/S (FullAdder_0)                      0.00       3.24 f
  SUM[3] (out)                             0.03       3.27 f
  data arrival time                                   3.27

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.27
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.94 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.94 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.51 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.51 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.21 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.21 r
  FA3/S (FullAdder_0)                      0.00       3.21 r
  SUM[3] (out)                             0.03       3.24 r
  data arrival time                                   3.24

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.24
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.75 f
  FA2/Cout (FullAdder_1)                   0.00       2.75 f
  FA3/Cin (FullAdder_0)                    0.00       2.75 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.75 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.21 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.21 r
  FA3/S (FullAdder_0)                      0.00       3.21 r
  SUM[3] (out)                             0.03       3.23 r
  data arrival time                                   3.23

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.50 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.20 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 r
  FA3/S (FullAdder_0)                      0.00       3.20 r
  SUM[3] (out)                             0.03       3.23 r
  data arrival time                                   3.23

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.92 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.92 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.49 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.49 f
  FA2/U1/Q (OR2X1)                         0.24       2.74 f
  FA2/Cout (FullAdder_1)                   0.00       2.74 f
  FA3/Cin (FullAdder_0)                    0.00       2.74 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.74 f
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.20 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.20 r
  FA3/S (FullAdder_0)                      0.00       3.20 r
  SUM[3] (out)                             0.03       3.22 r
  data arrival time                                   3.22

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.91 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 r
  FA1/U1/Q (OR2X1)                         0.21       2.12 r
  FA1/Cout (FullAdder_2)                   0.00       2.12 r
  FA2/Cin (FullAdder_1)                    0.00       2.12 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.68 r
  FA2/Cout (FullAdder_1)                   0.00       2.68 r
  FA3/Cin (FullAdder_0)                    0.00       2.68 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.68 r
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.19 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.19 f
  FA3/S (FullAdder_0)                      0.00       3.19 f
  SUM[3] (out)                             0.03       3.22 f
  data arrival time                                   3.22

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.37 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.37 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.90 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.90 r
  FA1/U1/Q (OR2X1)                         0.21       2.11 r
  FA1/Cout (FullAdder_2)                   0.00       2.11 r
  FA2/Cin (FullAdder_1)                    0.00       2.11 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.11 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.67 r
  FA2/Cout (FullAdder_1)                   0.00       2.67 r
  FA3/Cin (FullAdder_0)                    0.00       2.67 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.67 r
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.19 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.19 f
  FA3/S (FullAdder_0)                      0.00       3.19 f
  SUM[3] (out)                             0.03       3.22 f
  data arrival time                                   3.22

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.74 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.18 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.18 r
  FA2/S (FullAdder_1)                      0.00       3.18 r
  SUM[2] (out)                             0.03       3.21 r
  data arrival time                                   3.21

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.21
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       2.01 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 f
  FA1/U1/Q (OR2X1)                         0.23       2.24 f
  FA1/Cout (FullAdder_2)                   0.00       2.24 f
  FA2/Cin (FullAdder_1)                    0.00       2.24 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.24 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.73 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.17 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.17 r
  FA2/S (FullAdder_1)                      0.00       3.17 r
  SUM[2] (out)                             0.03       3.20 r
  data arrival time                                   3.20

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.44       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.36 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.89 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.89 r
  FA1/U1/Q (OR2X1)                         0.21       2.10 r
  FA1/Cout (FullAdder_2)                   0.00       2.10 r
  FA2/Cin (FullAdder_1)                    0.00       2.10 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.10 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.66 r
  FA2/Cout (FullAdder_1)                   0.00       2.66 r
  FA3/Cin (FullAdder_0)                    0.00       2.66 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.66 r
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.17 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.17 f
  FA3/S (FullAdder_0)                      0.00       3.17 f
  SUM[3] (out)                             0.03       3.20 f
  data arrival time                                   3.20

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.35 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.35 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.88 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 r
  FA1/U1/Q (OR2X1)                         0.21       2.09 r
  FA1/Cout (FullAdder_2)                   0.00       2.09 r
  FA2/Cin (FullAdder_1)                    0.00       2.09 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.09 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.65 r
  FA2/Cout (FullAdder_1)                   0.00       2.65 r
  FA3/Cin (FullAdder_0)                    0.00       2.65 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.65 r
  FA3/HA2/U1/Q (XOR2X2)                    0.51       3.17 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.17 f
  FA3/S (FullAdder_0)                      0.00       3.17 f
  SUM[3] (out)                             0.03       3.19 f
  data arrival time                                   3.19

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.72 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.16 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.16 r
  FA2/S (FullAdder_1)                      0.00       3.16 r
  SUM[2] (out)                             0.03       3.19 r
  data arrival time                                   3.19

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.71 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.15 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.15 r
  FA2/S (FullAdder_1)                      0.00       3.15 r
  SUM[2] (out)                             0.03       3.18 r
  data arrival time                                   3.18

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.91 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 r
  FA1/U1/Q (OR2X1)                         0.21       2.12 r
  FA1/Cout (FullAdder_2)                   0.00       2.12 r
  FA2/Cin (FullAdder_1)                    0.00       2.12 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.68 r
  FA2/Cout (FullAdder_1)                   0.00       2.68 r
  FA3/Cin (FullAdder_0)                    0.00       2.68 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.68 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.14 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.14 r
  FA3/S (FullAdder_0)                      0.00       3.14 r
  SUM[3] (out)                             0.03       3.17 r
  data arrival time                                   3.17

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.17
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.74 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.14 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.14 f
  FA2/S (FullAdder_1)                      0.00       3.14 f
  SUM[2] (out)                             0.03       3.17 f
  data arrival time                                   3.17

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.17
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       2.01 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 f
  FA1/U1/Q (OR2X1)                         0.23       2.24 f
  FA1/Cout (FullAdder_2)                   0.00       2.24 f
  FA2/Cin (FullAdder_1)                    0.00       2.24 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.24 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.73 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.13 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.13 f
  FA2/S (FullAdder_1)                      0.00       3.13 f
  SUM[2] (out)                             0.03       3.16 f
  data arrival time                                   3.16

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.37 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.37 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.90 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.90 r
  FA1/U1/Q (OR2X1)                         0.21       2.11 r
  FA1/Cout (FullAdder_2)                   0.00       2.11 r
  FA2/Cin (FullAdder_1)                    0.00       2.11 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.11 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.46 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.46 r
  FA2/U1/Q (OR2X1)                         0.21       2.67 r
  FA2/Cout (FullAdder_1)                   0.00       2.67 r
  FA3/Cin (FullAdder_0)                    0.00       2.67 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.67 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.13 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.13 r
  FA3/S (FullAdder_0)                      0.00       3.13 r
  SUM[3] (out)                             0.03       3.16 r
  data arrival time                                   3.16

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.16
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.72 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.12 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.12 f
  FA2/S (FullAdder_1)                      0.00       3.12 f
  SUM[2] (out)                             0.03       3.15 f
  data arrival time                                   3.15

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/Q (AND2X4)                    0.52       1.10 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.10 f
  FA0/U1/Q (OR2X1)                         0.26       1.36 f
  FA0/Cout (FullAdder_3)                   0.00       1.36 f
  FA1/Cin (FullAdder_2)                    0.00       1.36 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.36 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.67 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 f
  FA1/U1/Q (OR2X1)                         0.23       1.91 f
  FA1/Cout (FullAdder_2)                   0.00       1.91 f
  FA2/Cin (FullAdder_1)                    0.00       1.91 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.91 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.24 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.24 f
  FA2/U1/Q (OR2X1)                         0.24       2.49 f
  FA2/Cout (FullAdder_1)                   0.00       2.49 f
  FA3/Cin (FullAdder_0)                    0.00       2.49 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.49 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.89 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.89 f
  FA3/U1/Q (OR2X1)                         0.22       3.12 f
  FA3/Cout (FullAdder_0)                   0.00       3.12 f
  COUT (out)                               0.03       3.15 f
  data arrival time                                   3.15

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.44       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.36 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.89 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.89 r
  FA1/U1/Q (OR2X1)                         0.21       2.10 r
  FA1/Cout (FullAdder_2)                   0.00       2.10 r
  FA2/Cin (FullAdder_1)                    0.00       2.10 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.10 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.66 r
  FA2/Cout (FullAdder_1)                   0.00       2.66 r
  FA3/Cin (FullAdder_0)                    0.00       2.66 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.66 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.12 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.12 r
  FA3/S (FullAdder_0)                      0.00       3.12 r
  SUM[3] (out)                             0.03       3.15 r
  data arrival time                                   3.15

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.69 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       3.12 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.12 r
  FA1/S (FullAdder_2)                      0.00       3.12 r
  SUM[1] (out)                             0.03       3.15 r
  data arrival time                                   3.15

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.35 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.35 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.88 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 r
  FA1/U1/Q (OR2X1)                         0.21       2.09 r
  FA1/Cout (FullAdder_2)                   0.00       2.09 r
  FA2/Cin (FullAdder_1)                    0.00       2.09 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.09 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.44 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.44 r
  FA2/U1/Q (OR2X1)                         0.21       2.65 r
  FA2/Cout (FullAdder_1)                   0.00       2.65 r
  FA3/Cin (FullAdder_0)                    0.00       2.65 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.65 r
  FA3/HA2/U1/Q (XOR2X2)                    0.46       3.11 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.11 r
  FA3/S (FullAdder_0)                      0.00       3.11 r
  SUM[3] (out)                             0.03       3.14 r
  data arrival time                                   3.14

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 f
  FA1/U1/Q (OR2X1)                         0.23       1.90 f
  FA1/Cout (FullAdder_2)                   0.00       1.90 f
  FA2/Cin (FullAdder_1)                    0.00       1.90 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.90 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.24 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.24 f
  FA2/U1/Q (OR2X1)                         0.24       2.48 f
  FA2/Cout (FullAdder_1)                   0.00       2.48 f
  FA3/Cin (FullAdder_0)                    0.00       2.48 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.48 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.89 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.89 f
  FA3/U1/Q (OR2X1)                         0.22       3.11 f
  FA3/Cout (FullAdder_0)                   0.00       3.11 f
  COUT (out)                               0.03       3.14 f
  data arrival time                                   3.14

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.99 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.99 f
  FA1/U1/Q (OR2X1)                         0.23       2.22 f
  FA1/Cout (FullAdder_2)                   0.00       2.22 f
  FA2/Cin (FullAdder_1)                    0.00       2.22 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.71 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.11 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.11 f
  FA2/S (FullAdder_1)                      0.00       3.11 f
  SUM[2] (out)                             0.03       3.14 f
  data arrival time                                   3.14

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.94 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.94 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.66 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.11 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.11 r
  FA2/S (FullAdder_1)                      0.00       3.11 r
  SUM[2] (out)                             0.03       3.13 r
  data arrival time                                   3.13

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.66 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.10 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.10 r
  FA2/S (FullAdder_1)                      0.00       3.10 r
  SUM[2] (out)                             0.03       3.13 r
  data arrival time                                   3.13

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.44 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.44 f
  FA0/U1/Q (OR2X1)                         0.23       1.67 f
  FA0/Cout (FullAdder_3)                   0.00       1.67 f
  FA1/Cin (FullAdder_2)                    0.00       1.67 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.67 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.67 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       3.10 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.10 r
  FA1/S (FullAdder_2)                      0.00       3.10 r
  SUM[1] (out)                             0.03       3.12 r
  data arrival time                                   3.12

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.65 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.10 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.10 r
  FA2/S (FullAdder_1)                      0.00       3.10 r
  SUM[2] (out)                             0.03       3.12 r
  data arrival time                                   3.12

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/Q (AND2X4)                    0.49       1.07 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.07 f
  FA0/U1/Q (OR2X1)                         0.26       1.33 f
  FA0/Cout (FullAdder_3)                   0.00       1.33 f
  FA1/Cin (FullAdder_2)                    0.00       1.33 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.33 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.65 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.65 f
  FA1/U1/Q (OR2X1)                         0.23       1.88 f
  FA1/Cout (FullAdder_2)                   0.00       1.88 f
  FA2/Cin (FullAdder_1)                    0.00       1.88 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.88 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.22 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.22 f
  FA2/U1/Q (OR2X1)                         0.24       2.46 f
  FA2/Cout (FullAdder_1)                   0.00       2.46 f
  FA3/Cin (FullAdder_0)                    0.00       2.46 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.46 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.87 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.87 f
  FA3/U1/Q (OR2X1)                         0.22       3.09 f
  FA3/Cout (FullAdder_0)                   0.00       3.09 f
  COUT (out)                               0.03       3.12 f
  data arrival time                                   3.12

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.92 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.92 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.65 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.09 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.09 r
  FA2/S (FullAdder_1)                      0.00       3.09 r
  SUM[2] (out)                             0.03       3.12 r
  data arrival time                                   3.12

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.64 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.64 f
  FA1/U1/Q (OR2X1)                         0.23       1.87 f
  FA1/Cout (FullAdder_2)                   0.00       1.87 f
  FA2/Cin (FullAdder_1)                    0.00       1.87 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.87 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.21 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.21 f
  FA2/U1/Q (OR2X1)                         0.24       2.45 f
  FA2/Cout (FullAdder_1)                   0.00       2.45 f
  FA3/Cin (FullAdder_0)                    0.00       2.45 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.45 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.86 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.86 f
  FA3/U1/Q (OR2X1)                         0.22       3.08 f
  FA3/Cout (FullAdder_0)                   0.00       3.08 f
  COUT (out)                               0.03       3.11 f
  data arrival time                                   3.11

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/Q (AND2X4)                    0.52       1.10 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.10 f
  FA0/U1/Q (OR2X1)                         0.26       1.36 f
  FA0/Cout (FullAdder_3)                   0.00       1.36 f
  FA1/Cin (FullAdder_2)                    0.00       1.36 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.36 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.67 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 f
  FA1/U1/Q (OR2X1)                         0.23       1.91 f
  FA1/Cout (FullAdder_2)                   0.00       1.91 f
  FA2/Cin (FullAdder_1)                    0.00       1.91 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.91 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.24 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.24 f
  FA2/U1/Q (OR2X1)                         0.24       2.49 f
  FA2/Cout (FullAdder_1)                   0.00       2.49 f
  FA3/Cin (FullAdder_0)                    0.00       2.49 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.49 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.07 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.07 r
  FA3/S (FullAdder_0)                      0.00       3.07 r
  SUM[3] (out)                             0.03       3.10 r
  data arrival time                                   3.10

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.67 f
  FA1/U1/Q (OR2X1)                         0.23       1.90 f
  FA1/Cout (FullAdder_2)                   0.00       1.90 f
  FA2/Cin (FullAdder_1)                    0.00       1.90 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.90 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.24 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.24 f
  FA2/U1/Q (OR2X1)                         0.24       2.48 f
  FA2/Cout (FullAdder_1)                   0.00       2.48 f
  FA3/Cin (FullAdder_0)                    0.00       2.48 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.48 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.07 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.07 r
  FA3/S (FullAdder_0)                      0.00       3.07 r
  SUM[3] (out)                             0.03       3.10 r
  data arrival time                                   3.10

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.94 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.94 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.66 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.07 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.07 f
  FA2/S (FullAdder_1)                      0.00       3.07 f
  SUM[2] (out)                             0.03       3.09 f
  data arrival time                                   3.09

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.68 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.68 r
  FA1/U1/Q (OR2X1)                         0.21       1.88 r
  FA1/Cout (FullAdder_2)                   0.00       1.88 r
  FA2/Cin (FullAdder_1)                    0.00       1.88 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.88 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.23 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.23 r
  FA2/U1/Q (OR2X1)                         0.21       2.44 r
  FA2/Cout (FullAdder_1)                   0.00       2.44 r
  FA3/Cin (FullAdder_0)                    0.00       2.44 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.44 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       2.87 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.87 r
  FA3/U1/Q (OR2X1)                         0.20       3.06 r
  FA3/Cout (FullAdder_0)                   0.00       3.06 r
  COUT (out)                               0.03       3.09 r
  data arrival time                                   3.09

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.91 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 r
  FA1/U1/Q (OR2X1)                         0.21       2.12 r
  FA1/Cout (FullAdder_2)                   0.00       2.12 r
  FA2/Cin (FullAdder_1)                    0.00       2.12 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.62 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.06 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.06 r
  FA2/S (FullAdder_1)                      0.00       3.06 r
  SUM[2] (out)                             0.03       3.09 r
  data arrival time                                   3.09

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.17 f
  FA1/Cout (FullAdder_2)                   0.00       2.17 f
  FA2/Cin (FullAdder_1)                    0.00       2.17 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.17 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.66 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.06 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.06 f
  FA2/S (FullAdder_1)                      0.00       3.06 f
  SUM[2] (out)                             0.03       3.09 f
  data arrival time                                   3.09

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U1/Z (DELLN1X2)                  0.94       2.64 r
  FA1/HA2/U3/Q (XOR2X1)                    0.42       3.06 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.06 f
  FA1/S (FullAdder_2)                      0.00       3.06 f
  SUM[1] (out)                             0.03       3.09 f
  data arrival time                                   3.09

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.37 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.37 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.90 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.90 r
  FA1/U1/Q (OR2X1)                         0.21       2.11 r
  FA1/Cout (FullAdder_2)                   0.00       2.11 r
  FA2/Cin (FullAdder_1)                    0.00       2.11 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.11 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.61 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.06 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.06 r
  FA2/S (FullAdder_1)                      0.00       3.06 r
  SUM[2] (out)                             0.03       3.09 r
  data arrival time                                   3.09

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.93 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.93 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.65 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.06 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.06 f
  FA2/S (FullAdder_1)                      0.00       3.06 f
  SUM[2] (out)                             0.03       3.08 f
  data arrival time                                   3.08

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.92 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.92 f
  FA1/U1/Q (OR2X1)                         0.23       2.16 f
  FA1/Cout (FullAdder_2)                   0.00       2.16 f
  FA2/Cin (FullAdder_1)                    0.00       2.16 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.16 f
  FA2/HA2/U1/ZN (IBUFFX16)                 0.49       2.65 r
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.05 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.05 f
  FA2/S (FullAdder_1)                      0.00       3.05 f
  SUM[2] (out)                             0.03       3.08 f
  data arrival time                                   3.08

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.62 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       3.05 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.05 r
  FA1/S (FullAdder_2)                      0.00       3.05 r
  SUM[1] (out)                             0.03       3.08 r
  data arrival time                                   3.08

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U2/Q (AND2X4)                    0.49       1.07 f
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.07 f
  FA0/U1/Q (OR2X1)                         0.26       1.33 f
  FA0/Cout (FullAdder_3)                   0.00       1.33 f
  FA1/Cin (FullAdder_2)                    0.00       1.33 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.33 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.65 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.65 f
  FA1/U1/Q (OR2X1)                         0.23       1.88 f
  FA1/Cout (FullAdder_2)                   0.00       1.88 f
  FA2/Cin (FullAdder_1)                    0.00       1.88 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.88 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.22 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.22 f
  FA2/U1/Q (OR2X1)                         0.24       2.46 f
  FA2/Cout (FullAdder_1)                   0.00       2.46 f
  FA3/Cin (FullAdder_0)                    0.00       2.46 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.46 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.05 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.05 r
  FA3/S (FullAdder_0)                      0.00       3.05 r
  SUM[3] (out)                             0.03       3.08 r
  data arrival time                                   3.08

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/Q (AND2X4)                    0.52       1.09 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.09 r
  FA0/U1/Q (OR2X1)                         0.25       1.33 r
  FA0/Cout (FullAdder_3)                   0.00       1.33 r
  FA1/Cin (FullAdder_2)                    0.00       1.33 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.33 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.66 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.66 r
  FA1/U1/Q (OR2X1)                         0.21       1.87 r
  FA1/Cout (FullAdder_2)                   0.00       1.87 r
  FA2/Cin (FullAdder_1)                    0.00       1.87 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.87 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.21 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.21 r
  FA2/U1/Q (OR2X1)                         0.21       2.43 r
  FA2/Cout (FullAdder_1)                   0.00       2.43 r
  FA3/Cin (FullAdder_0)                    0.00       2.43 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.43 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       2.85 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.85 r
  FA3/U1/Q (OR2X1)                         0.20       3.05 r
  FA3/Cout (FullAdder_0)                   0.00       3.05 r
  COUT (out)                               0.03       3.08 r
  data arrival time                                   3.08

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.39 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 f
  FA0/U1/Q (OR2X1)                         0.23       1.62 f
  FA0/Cout (FullAdder_3)                   0.00       1.62 f
  FA1/Cin (FullAdder_2)                    0.00       1.62 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.62 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.61 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       3.04 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.04 r
  FA1/S (FullAdder_2)                      0.00       3.04 r
  SUM[1] (out)                             0.03       3.07 r
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U1/Z (DELLN1X2)                  0.94       2.62 r
  FA1/HA2/U3/Q (XOR2X1)                    0.42       3.04 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.04 f
  FA1/S (FullAdder_2)                      0.00       3.04 f
  SUM[1] (out)                             0.03       3.07 f
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.50 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 r
  FA0/U1/Q (OR2X1)                         0.20       1.70 r
  FA0/Cout (FullAdder_3)                   0.00       1.70 r
  FA1/Cin (FullAdder_2)                    0.00       1.70 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.70 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.03 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.03 r
  FA1/U1/Q (OR2X1)                         0.21       2.23 r
  FA1/Cout (FullAdder_2)                   0.00       2.23 r
  FA2/Cin (FullAdder_1)                    0.00       2.23 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.23 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.74 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.31       3.04 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.04 f
  FA2/S (FullAdder_1)                      0.00       3.04 f
  SUM[2] (out)                             0.03       3.07 f
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.44       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.36 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.36 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.89 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.89 r
  FA1/U1/Q (OR2X1)                         0.21       2.10 r
  FA1/Cout (FullAdder_2)                   0.00       2.10 r
  FA2/Cin (FullAdder_1)                    0.00       2.10 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.10 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.60 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.04 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.04 r
  FA2/S (FullAdder_1)                      0.00       3.04 r
  SUM[2] (out)                             0.03       3.07 r
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: CIN (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  CIN (in)                                 0.01       0.39 f
  U13/ZN (INVX0)                           0.09       0.47 r
  U14/ZN (INVX0)                           0.13       0.60 f
  FA0/Cin (FullAdder_3)                    0.00       0.60 f
  FA0/HA2/Y (HalfAdder_6)                  0.00       0.60 f
  FA0/HA2/U2/Q (AND2X1)                    0.45       1.05 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.05 f
  FA0/U1/Q (OR2X1)                         0.23       1.28 f
  FA0/Cout (FullAdder_3)                   0.00       1.28 f
  FA1/Cin (FullAdder_2)                    0.00       1.28 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.28 f
  FA1/HA2/U2/Q (AND2X1)                    0.32       1.59 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.59 f
  FA1/U1/Q (OR2X1)                         0.23       1.83 f
  FA1/Cout (FullAdder_2)                   0.00       1.83 f
  FA2/Cin (FullAdder_1)                    0.00       1.83 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.83 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.17 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.17 f
  FA2/U1/Q (OR2X1)                         0.24       2.41 f
  FA2/Cout (FullAdder_1)                   0.00       2.41 f
  FA3/Cin (FullAdder_0)                    0.00       2.41 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.41 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.82 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.82 f
  FA3/U1/Q (OR2X1)                         0.22       3.04 f
  FA3/Cout (FullAdder_0)                   0.00       3.04 f
  COUT (out)                               0.03       3.07 f
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.65 r
  FA1/U1/Q (OR2X1)                         0.21       1.86 r
  FA1/Cout (FullAdder_2)                   0.00       1.86 r
  FA2/Cin (FullAdder_1)                    0.00       1.86 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.86 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.21 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.21 r
  FA2/U1/Q (OR2X1)                         0.21       2.42 r
  FA2/Cout (FullAdder_1)                   0.00       2.42 r
  FA3/Cin (FullAdder_0)                    0.00       2.42 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.42 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       2.84 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.84 r
  FA3/U1/Q (OR2X1)                         0.20       3.04 r
  FA3/Cout (FullAdder_0)                   0.00       3.04 r
  COUT (out)                               0.03       3.07 r
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.61 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       3.04 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.04 r
  FA1/S (FullAdder_2)                      0.00       3.04 r
  SUM[1] (out)                             0.03       3.07 r
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.64 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.64 f
  FA1/U1/Q (OR2X1)                         0.23       1.87 f
  FA1/Cout (FullAdder_2)                   0.00       1.87 f
  FA2/Cin (FullAdder_1)                    0.00       1.87 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.87 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.21 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.21 f
  FA2/U1/Q (OR2X1)                         0.24       2.45 f
  FA2/Cout (FullAdder_1)                   0.00       2.45 f
  FA3/Cin (FullAdder_0)                    0.00       2.45 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.45 f
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.04 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.04 r
  FA3/S (FullAdder_0)                      0.00       3.04 r
  SUM[3] (out)                             0.03       3.07 r
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.02 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.02 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.02 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.35 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.35 r
  FA0/U1/Q (OR2X1)                         0.20       1.56 r
  FA0/Cout (FullAdder_3)                   0.00       1.56 r
  FA1/Cin (FullAdder_2)                    0.00       1.56 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.56 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.88 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.88 r
  FA1/U1/Q (OR2X1)                         0.21       2.09 r
  FA1/Cout (FullAdder_2)                   0.00       2.09 r
  FA2/Cin (FullAdder_1)                    0.00       2.09 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.09 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.59 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.44       3.04 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.04 r
  FA2/S (FullAdder_1)                      0.00       3.04 r
  SUM[2] (out)                             0.03       3.07 r
  data arrival time                                   3.07

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.38 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 f
  FA0/U1/Q (OR2X1)                         0.23       1.61 f
  FA0/Cout (FullAdder_3)                   0.00       1.61 f
  FA1/Cin (FullAdder_2)                    0.00       1.61 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.61 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.60 f
  FA1/HA2/U3/Q (XOR2X1)                    0.43       3.03 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.03 r
  FA1/S (FullAdder_2)                      0.00       3.03 r
  SUM[1] (out)                             0.03       3.06 r
  data arrival time                                   3.06

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.06
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA1/A (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.58 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.58 f
  FA1/U1/Q (OR2X1)                         0.23       1.82 f
  FA1/Cout (FullAdder_2)                   0.00       1.82 f
  FA2/Cin (FullAdder_1)                    0.00       1.82 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.82 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.15 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.15 f
  FA2/U1/Q (OR2X1)                         0.24       2.40 f
  FA2/Cout (FullAdder_1)                   0.00       2.40 f
  FA3/Cin (FullAdder_0)                    0.00       2.40 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.40 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.81 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.81 f
  FA3/U1/Q (OR2X1)                         0.22       3.03 f
  FA3/Cout (FullAdder_0)                   0.00       3.03 f
  COUT (out)                               0.03       3.06 f
  data arrival time                                   3.06

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.06
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.25 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.25 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.68 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.68 r
  FA1/U1/Q (OR2X1)                         0.21       1.88 r
  FA1/Cout (FullAdder_2)                   0.00       1.88 r
  FA2/Cin (FullAdder_1)                    0.00       1.88 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.88 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.23 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.23 r
  FA2/U1/Q (OR2X1)                         0.21       2.44 r
  FA2/Cout (FullAdder_1)                   0.00       2.44 r
  FA3/Cin (FullAdder_0)                    0.00       2.44 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.44 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.03 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.03 f
  FA3/S (FullAdder_0)                      0.00       3.03 f
  SUM[3] (out)                             0.03       3.06 f
  data arrival time                                   3.06

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.06
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U2/Q (AND2X1)                    0.32       1.46 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.46 f
  FA0/U1/Q (OR2X1)                         0.23       1.69 f
  FA0/Cout (FullAdder_3)                   0.00       1.69 f
  FA1/Cin (FullAdder_2)                    0.00       1.69 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.69 f
  FA1/HA2/U1/Z (DELLN1X2)                  1.00       2.69 f
  FA1/HA2/U3/Q (XOR2X1)                    0.34       3.03 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       3.03 f
  FA1/S (FullAdder_2)                      0.00       3.03 f
  SUM[1] (out)                             0.03       3.06 f
  data arrival time                                   3.06

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.06
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.48 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.48 r
  FA0/U1/Q (OR2X1)                         0.20       1.68 r
  FA0/Cout (FullAdder_3)                   0.00       1.68 r
  FA1/Cin (FullAdder_2)                    0.00       1.68 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.68 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       2.01 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       2.01 r
  FA1/U1/Q (OR2X1)                         0.21       2.22 r
  FA1/Cout (FullAdder_2)                   0.00       2.22 r
  FA2/Cin (FullAdder_1)                    0.00       2.22 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.22 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.72 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.31       3.02 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.02 f
  FA2/S (FullAdder_1)                      0.00       3.02 f
  SUM[2] (out)                             0.03       3.05 f
  data arrival time                                   3.05

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/Q (AND2X4)                    0.49       1.06 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.06 r
  FA0/U1/Q (OR2X1)                         0.25       1.31 r
  FA0/Cout (FullAdder_3)                   0.00       1.31 r
  FA1/Cin (FullAdder_2)                    0.00       1.31 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.31 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.64 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.64 r
  FA1/U1/Q (OR2X1)                         0.21       1.84 r
  FA1/Cout (FullAdder_2)                   0.00       1.84 r
  FA2/Cin (FullAdder_1)                    0.00       1.84 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.84 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.19 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.19 r
  FA2/U1/Q (OR2X1)                         0.21       2.40 r
  FA2/Cout (FullAdder_1)                   0.00       2.40 r
  FA3/Cin (FullAdder_0)                    0.00       2.40 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.40 r
  FA3/HA2/U2/Q (AND2X1)                    0.42       2.82 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.82 r
  FA3/U1/Q (OR2X1)                         0.20       3.02 r
  FA3/Cout (FullAdder_0)                   0.00       3.02 r
  COUT (out)                               0.03       3.05 r
  data arrival time                                   3.05

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.05 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.05 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.05 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.38 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.38 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.91 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.91 r
  FA1/U1/Q (OR2X1)                         0.21       2.12 r
  FA1/Cout (FullAdder_2)                   0.00       2.12 r
  FA2/Cin (FullAdder_1)                    0.00       2.12 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.12 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.62 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.02 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.02 f
  FA2/S (FullAdder_1)                      0.00       3.02 f
  SUM[2] (out)                             0.03       3.05 f
  data arrival time                                   3.05

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.12       0.60 f
  FA1/A (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.57 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.57 f
  FA1/U1/Q (OR2X1)                         0.23       1.81 f
  FA1/Cout (FullAdder_2)                   0.00       1.81 f
  FA2/Cin (FullAdder_1)                    0.00       1.81 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.81 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.14 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.14 f
  FA2/U1/Q (OR2X1)                         0.24       2.39 f
  FA2/Cout (FullAdder_1)                   0.00       2.39 f
  FA3/Cin (FullAdder_0)                    0.00       2.39 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.39 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.79 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.79 f
  FA3/U1/Q (OR2X1)                         0.22       3.02 f
  FA3/Cout (FullAdder_0)                   0.00       3.02 f
  COUT (out)                               0.03       3.05 f
  data arrival time                                   3.05

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.04 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.04 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.04 r
  FA0/HA2/U2/Q (AND2X1)                    0.33       1.37 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.37 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  FA1/Cin (FullAdder_2)                    0.00       1.58 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.58 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.90 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.90 r
  FA1/U1/Q (OR2X1)                         0.21       2.11 r
  FA1/Cout (FullAdder_2)                   0.00       2.11 r
  FA2/Cin (FullAdder_1)                    0.00       2.11 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       2.11 r
  FA2/HA2/U1/ZN (IBUFFX16)                 0.50       2.61 f
  FA2/HA2/U3/Q (XNOR2X1)                   0.40       3.02 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       3.02 f
  FA2/S (FullAdder_1)                      0.00       3.02 f
  SUM[2] (out)                             0.03       3.05 f
  data arrival time                                   3.05

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U1/ZN (INVX0)                            0.09       0.48 f
  U2/ZN (INVX0)                            0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U2/Q (AND2X1)                    0.42       1.57 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.57 f
  FA1/U1/Q (OR2X1)                         0.23       1.80 f
  FA1/Cout (FullAdder_2)                   0.00       1.80 f
  FA2/Cin (FullAdder_1)                    0.00       1.80 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.80 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       2.14 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.14 f
  FA2/U1/Q (OR2X1)                         0.24       2.38 f
  FA2/Cout (FullAdder_1)                   0.00       2.38 f
  FA3/Cin (FullAdder_0)                    0.00       2.38 f
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.38 f
  FA3/HA2/U2/Q (AND2X1)                    0.41       2.79 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       2.79 f
  FA3/U1/Q (OR2X1)                         0.22       3.02 f
  FA3/Cout (FullAdder_0)                   0.00       3.02 f
  COUT (out)                               0.03       3.04 f
  data arrival time                                   3.04

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U2/Q (AND2X4)                    0.52       1.09 r
  FA0/HA1/Cout (HalfAdder_7)               0.00       1.09 r
  FA0/U1/Q (OR2X1)                         0.25       1.33 r
  FA0/Cout (FullAdder_3)                   0.00       1.33 r
  FA1/Cin (FullAdder_2)                    0.00       1.33 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.33 r
  FA1/HA2/U2/Q (AND2X1)                    0.33       1.66 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.66 r
  FA1/U1/Q (OR2X1)                         0.21       1.87 r
  FA1/Cout (FullAdder_2)                   0.00       1.87 r
  FA2/Cin (FullAdder_1)                    0.00       1.87 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.87 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.21 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.21 r
  FA2/U1/Q (OR2X1)                         0.21       2.43 r
  FA2/Cout (FullAdder_1)                   0.00       2.43 r
  FA3/Cin (FullAdder_0)                    0.00       2.43 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.43 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.01 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.01 f
  FA3/S (FullAdder_0)                      0.00       3.01 f
  SUM[3] (out)                             0.03       3.04 f
  data arrival time                                   3.04

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RipAdder4          8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U1/ZN (INVX0)                            0.09       0.47 r
  U2/ZN (INVX0)                            0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.65 r
  FA1/U1/Q (OR2X1)                         0.21       1.86 r
  FA1/Cout (FullAdder_2)                   0.00       1.86 r
  FA2/Cin (FullAdder_1)                    0.00       1.86 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.86 r
  FA2/HA2/U2/Q (AND2X1)                    0.35       2.21 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       2.21 r
  FA2/U1/Q (OR2X1)                         0.21       2.42 r
  FA2/Cout (FullAdder_1)                   0.00       2.42 r
  FA3/Cin (FullAdder_0)                    0.00       2.42 r
  FA3/HA2/Y (HalfAdder_0)                  0.00       2.42 r
  FA3/HA2/U1/Q (XOR2X2)                    0.59       3.01 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       3.01 f
  FA3/S (FullAdder_0)                      0.00       3.01 f
  SUM[3] (out)                             0.03       3.04 f
  data arrival time                                   3.04

  clock CK (rise edge)                     3.40       3.40
  clock network delay (ideal)              0.38       3.78
  clock uncertainty                       -0.30       3.48
  output external delay                    0.00       3.48
  data required time                                  3.48
  -----------------------------------------------------------
  data required time                                  3.48
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                         0.44


1
