{
  "//": "Basics",
  "DESIGN_NAME": "alu",
  "VERILOG_FILES": "dir::src/alu.v",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 100 100",
  "PL_TARGET_DENSITY": 0.75,
  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "DIODE_INSERTION_STRATEGY": 3,
  "//": "Pin Order",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}

