Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o H:/ENEL453/ENEL453Lab1_Circuit1/testb_lab1cir1_isim_translate.exe -prj H:/ENEL453/ENEL453Lab1_Circuit1/testb_lab1cir1_translate.prj work.testb_lab1cir1 
ISim P.28xd (signature 0x1048c146)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/ENEL453/ENEL453Lab1_Circuit1/netgen/translate/ENEL453Lab1Circ1_translate.vhd" into library work
Parsing VHDL file "H:/ENEL453/ENEL453Lab1_Circuit1/testb_lab1cir1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 123416 KB
Fuse CPU Usage: 390 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_lut2_v of entity X_LUT2 [\X_LUT2(true,true,"UNPLACED",(0,...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity ENEL453Lab1Circ1 [enel453lab1circ1_default]
Compiling architecture behavioral of entity testb_lab1cir1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable H:/ENEL453/ENEL453Lab1_Circuit1/testb_lab1cir1_isim_translate.exe
Fuse Memory Usage: 169544 KB
Fuse CPU Usage: 639 ms
