// Seed: 3807152712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10 = id_9;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    output tri0 id_4
    , id_27,
    input wand id_5,
    output wire id_6,
    output wor id_7,
    input logic id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13
    , id_28,
    output logic id_14,
    input wire id_15,
    output supply0 id_16,
    input wor id_17,
    output tri0 id_18,
    output supply1 id_19,
    output tri1 id_20,
    output uwire id_21,
    input tri id_22,
    input tri0 id_23,
    input tri id_24,
    input wire id_25
);
  assign id_4  = 1;
  assign id_13 = id_1 - 1;
  wire id_29;
  module_0(
      id_29, id_27, id_27, id_28, id_27, id_28, id_28, id_28, id_27
  );
  wire id_30, id_31;
  always_ff id_14 <= id_8;
endmodule
