
print_debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002234  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002340  08002340  00003340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023ac  080023ac  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080023ac  080023ac  00004068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080023ac  080023ac  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023ac  080023ac  000033ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080023b0  080023b0  000033b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080023b4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000068  0800241c  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  0800241c  000041dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000390a  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001164  00000000  00000000  0000799b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004a8  00000000  00000000  00008b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000352  00000000  00000000  00008fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173c9  00000000  00000000  000092fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000052b7  00000000  00000000  000206c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000818af  00000000  00000000  0002597a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a7229  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001808  00000000  00000000  000a726c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000a8a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002328 	.word	0x08002328

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002328 	.word	0x08002328

0800014c <PINA_0_INIT>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void PINA_0_INIT(void) //Button PA0
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8000150:	4b10      	ldr	r3, [pc, #64]	@ (8000194 <PINA_0_INIT+0x48>)
 8000152:	699b      	ldr	r3, [r3, #24]
 8000154:	4a0f      	ldr	r2, [pc, #60]	@ (8000194 <PINA_0_INIT+0x48>)
 8000156:	f043 0304 	orr.w	r3, r3, #4
 800015a:	6193      	str	r3, [r2, #24]
  GPIOA->CRL &= ~GPIO_CRL_MODE0_0;
 800015c:	4b0e      	ldr	r3, [pc, #56]	@ (8000198 <PINA_0_INIT+0x4c>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	4a0d      	ldr	r2, [pc, #52]	@ (8000198 <PINA_0_INIT+0x4c>)
 8000162:	f023 0301 	bic.w	r3, r3, #1
 8000166:	6013      	str	r3, [r2, #0]
  GPIOA->CRL &= ~GPIO_CRL_MODE0_1;
 8000168:	4b0b      	ldr	r3, [pc, #44]	@ (8000198 <PINA_0_INIT+0x4c>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a0a      	ldr	r2, [pc, #40]	@ (8000198 <PINA_0_INIT+0x4c>)
 800016e:	f023 0302 	bic.w	r3, r3, #2
 8000172:	6013      	str	r3, [r2, #0]
  GPIOA->CRL &= ~GPIO_CRL_CNF0_0;
 8000174:	4b08      	ldr	r3, [pc, #32]	@ (8000198 <PINA_0_INIT+0x4c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a07      	ldr	r2, [pc, #28]	@ (8000198 <PINA_0_INIT+0x4c>)
 800017a:	f023 0304 	bic.w	r3, r3, #4
 800017e:	6013      	str	r3, [r2, #0]
  GPIOA->CRL |= GPIO_CRL_CNF0_1;
 8000180:	4b05      	ldr	r3, [pc, #20]	@ (8000198 <PINA_0_INIT+0x4c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a04      	ldr	r2, [pc, #16]	@ (8000198 <PINA_0_INIT+0x4c>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6013      	str	r3, [r2, #0]
}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021000 	.word	0x40021000
 8000198:	40010800 	.word	0x40010800

0800019c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	b084      	sub	sp, #16
 80001a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint32_t delay = 500;
 80001a2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80001a6:	60bb      	str	r3, [r7, #8]
	uint8_t buttonState = 0;
 80001a8:	2300      	movs	r3, #0
 80001aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ac:	f000 fa74 	bl	8000698 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001b0:	f000 f85a 	bl	8000268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001b4:	f000 f89e 	bl	80002f4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  PINA_0_INIT();
 80001b8:	f7ff ffc8 	bl	800014c <PINA_0_INIT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//мигание светодиодом на плате, при нажатии на кнопку мигают еще 2 yf PC13 и PB5
	pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); //работает так и так
 80001bc:	2101      	movs	r1, #1
 80001be:	4824      	ldr	r0, [pc, #144]	@ (8000250 <main+0xb4>)
 80001c0:	f000 fd58 	bl	8000c74 <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	71fb      	strb	r3, [r7, #7]
	//pinState = READ_BIT(GPIOA->IDR, GPIO_IDR_IDR0);
    if (pinState == GPIO_PIN_SET){
 80001c8:	79fb      	ldrb	r3, [r7, #7]
 80001ca:	2b01      	cmp	r3, #1
 80001cc:	d102      	bne.n	80001d4 <main+0x38>
		buttonState = 1;
 80001ce:	2301      	movs	r3, #1
 80001d0:	73fb      	strb	r3, [r7, #15]
 80001d2:	e001      	b.n	80001d8 <main+0x3c>
	} else {
		buttonState = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80001d8:	2201      	movs	r2, #1
 80001da:	2104      	movs	r1, #4
 80001dc:	481d      	ldr	r0, [pc, #116]	@ (8000254 <main+0xb8>)
 80001de:	f000 fd60 	bl	8000ca2 <HAL_GPIO_WritePin>
	if (buttonState){
 80001e2:	7bfb      	ldrb	r3, [r7, #15]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d00a      	beq.n	80001fe <main+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80001e8:	2201      	movs	r2, #1
 80001ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001ee:	481a      	ldr	r0, [pc, #104]	@ (8000258 <main+0xbc>)
 80001f0:	f000 fd57 	bl	8000ca2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80001f4:	2201      	movs	r2, #1
 80001f6:	2120      	movs	r1, #32
 80001f8:	4816      	ldr	r0, [pc, #88]	@ (8000254 <main+0xb8>)
 80001fa:	f000 fd52 	bl	8000ca2 <HAL_GPIO_WritePin>
	}
    HAL_Delay(delay);
 80001fe:	68b8      	ldr	r0, [r7, #8]
 8000200:	f000 faac 	bl	800075c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000204:	2200      	movs	r2, #0
 8000206:	2104      	movs	r1, #4
 8000208:	4812      	ldr	r0, [pc, #72]	@ (8000254 <main+0xb8>)
 800020a:	f000 fd4a 	bl	8000ca2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800020e:	2200      	movs	r2, #0
 8000210:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000214:	4810      	ldr	r0, [pc, #64]	@ (8000258 <main+0xbc>)
 8000216:	f000 fd44 	bl	8000ca2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800021a:	2200      	movs	r2, #0
 800021c:	2120      	movs	r1, #32
 800021e:	480d      	ldr	r0, [pc, #52]	@ (8000254 <main+0xb8>)
 8000220:	f000 fd3f 	bl	8000ca2 <HAL_GPIO_WritePin>
	HAL_Delay(delay);
 8000224:	68b8      	ldr	r0, [r7, #8]
 8000226:	f000 fa99 	bl	800075c <HAL_Delay>

	printf("Count value: %d\n", cnt);
 800022a:	4b0c      	ldr	r3, [pc, #48]	@ (800025c <main+0xc0>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	4619      	mov	r1, r3
 8000230:	480b      	ldr	r0, [pc, #44]	@ (8000260 <main+0xc4>)
 8000232:	f001 faab 	bl	800178c <iprintf>
	cnt++;
 8000236:	4b09      	ldr	r3, [pc, #36]	@ (800025c <main+0xc0>)
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	3301      	adds	r3, #1
 800023c:	b2da      	uxtb	r2, r3
 800023e:	4b07      	ldr	r3, [pc, #28]	@ (800025c <main+0xc0>)
 8000240:	701a      	strb	r2, [r3, #0]
	fflush(stdout);
 8000242:	4b08      	ldr	r3, [pc, #32]	@ (8000264 <main+0xc8>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	4618      	mov	r0, r3
 800024a:	f001 f9c9 	bl	80015e0 <fflush>
	pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0); //работает так и так
 800024e:	e7b5      	b.n	80001bc <main+0x20>
 8000250:	40010800 	.word	0x40010800
 8000254:	40010c00 	.word	0x40010c00
 8000258:	40011000 	.word	0x40011000
 800025c:	20000084 	.word	0x20000084
 8000260:	08002340 	.word	0x08002340
 8000264:	20000018 	.word	0x20000018

08000268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b090      	sub	sp, #64	@ 0x40
 800026c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026e:	f107 0318 	add.w	r3, r7, #24
 8000272:	2228      	movs	r2, #40	@ 0x28
 8000274:	2100      	movs	r1, #0
 8000276:	4618      	mov	r0, r3
 8000278:	f001 fadd 	bl	8001836 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
 8000282:	605a      	str	r2, [r3, #4]
 8000284:	609a      	str	r2, [r3, #8]
 8000286:	60da      	str	r2, [r3, #12]
 8000288:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800028a:	2301      	movs	r3, #1
 800028c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000292:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000298:	2301      	movs	r3, #1
 800029a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029c:	2302      	movs	r3, #2
 800029e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ac:	f107 0318 	add.w	r3, r7, #24
 80002b0:	4618      	mov	r0, r3
 80002b2:	f000 fd0f 	bl	8000cd4 <HAL_RCC_OscConfig>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002bc:	f000 f896 	bl	80003ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c0:	230f      	movs	r3, #15
 80002c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c4:	2302      	movs	r3, #2
 80002c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c8:	2300      	movs	r3, #0
 80002ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2102      	movs	r1, #2
 80002da:	4618      	mov	r0, r3
 80002dc:	f000 ff7c 	bl	80011d8 <HAL_RCC_ClockConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002e6:	f000 f881 	bl	80003ec <Error_Handler>
  }
}
 80002ea:	bf00      	nop
 80002ec:	3740      	adds	r7, #64	@ 0x40
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b088      	sub	sp, #32
 80002f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002fa:	f107 0310 	add.w	r3, r7, #16
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000308:	4b34      	ldr	r3, [pc, #208]	@ (80003dc <MX_GPIO_Init+0xe8>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	4a33      	ldr	r2, [pc, #204]	@ (80003dc <MX_GPIO_Init+0xe8>)
 800030e:	f043 0310 	orr.w	r3, r3, #16
 8000312:	6193      	str	r3, [r2, #24]
 8000314:	4b31      	ldr	r3, [pc, #196]	@ (80003dc <MX_GPIO_Init+0xe8>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	f003 0310 	and.w	r3, r3, #16
 800031c:	60fb      	str	r3, [r7, #12]
 800031e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <MX_GPIO_Init+0xe8>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	4a2d      	ldr	r2, [pc, #180]	@ (80003dc <MX_GPIO_Init+0xe8>)
 8000326:	f043 0320 	orr.w	r3, r3, #32
 800032a:	6193      	str	r3, [r2, #24]
 800032c:	4b2b      	ldr	r3, [pc, #172]	@ (80003dc <MX_GPIO_Init+0xe8>)
 800032e:	699b      	ldr	r3, [r3, #24]
 8000330:	f003 0320 	and.w	r3, r3, #32
 8000334:	60bb      	str	r3, [r7, #8]
 8000336:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000338:	4b28      	ldr	r3, [pc, #160]	@ (80003dc <MX_GPIO_Init+0xe8>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	4a27      	ldr	r2, [pc, #156]	@ (80003dc <MX_GPIO_Init+0xe8>)
 800033e:	f043 0304 	orr.w	r3, r3, #4
 8000342:	6193      	str	r3, [r2, #24]
 8000344:	4b25      	ldr	r3, [pc, #148]	@ (80003dc <MX_GPIO_Init+0xe8>)
 8000346:	699b      	ldr	r3, [r3, #24]
 8000348:	f003 0304 	and.w	r3, r3, #4
 800034c:	607b      	str	r3, [r7, #4]
 800034e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000350:	4b22      	ldr	r3, [pc, #136]	@ (80003dc <MX_GPIO_Init+0xe8>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	4a21      	ldr	r2, [pc, #132]	@ (80003dc <MX_GPIO_Init+0xe8>)
 8000356:	f043 0308 	orr.w	r3, r3, #8
 800035a:	6193      	str	r3, [r2, #24]
 800035c:	4b1f      	ldr	r3, [pc, #124]	@ (80003dc <MX_GPIO_Init+0xe8>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	f003 0308 	and.w	r3, r3, #8
 8000364:	603b      	str	r3, [r7, #0]
 8000366:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000368:	2200      	movs	r2, #0
 800036a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800036e:	481c      	ldr	r0, [pc, #112]	@ (80003e0 <MX_GPIO_Init+0xec>)
 8000370:	f000 fc97 	bl	8000ca2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5, GPIO_PIN_RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	2124      	movs	r1, #36	@ 0x24
 8000378:	481a      	ldr	r0, [pc, #104]	@ (80003e4 <MX_GPIO_Init+0xf0>)
 800037a:	f000 fc92 	bl	8000ca2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800037e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000382:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000384:	2301      	movs	r3, #1
 8000386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000388:	2300      	movs	r3, #0
 800038a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800038c:	2302      	movs	r3, #2
 800038e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000390:	f107 0310 	add.w	r3, r7, #16
 8000394:	4619      	mov	r1, r3
 8000396:	4812      	ldr	r0, [pc, #72]	@ (80003e0 <MX_GPIO_Init+0xec>)
 8000398:	f000 fae8 	bl	800096c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800039c:	2301      	movs	r3, #1
 800039e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003a0:	2300      	movs	r3, #0
 80003a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a4:	2300      	movs	r3, #0
 80003a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a8:	2302      	movs	r3, #2
 80003aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ac:	f107 0310 	add.w	r3, r7, #16
 80003b0:	4619      	mov	r1, r3
 80003b2:	480d      	ldr	r0, [pc, #52]	@ (80003e8 <MX_GPIO_Init+0xf4>)
 80003b4:	f000 fada 	bl	800096c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 80003b8:	2324      	movs	r3, #36	@ 0x24
 80003ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003bc:	2301      	movs	r3, #1
 80003be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c4:	2302      	movs	r3, #2
 80003c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003c8:	f107 0310 	add.w	r3, r7, #16
 80003cc:	4619      	mov	r1, r3
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <MX_GPIO_Init+0xf0>)
 80003d0:	f000 facc 	bl	800096c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003d4:	bf00      	nop
 80003d6:	3720      	adds	r7, #32
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	40021000 	.word	0x40021000
 80003e0:	40011000 	.word	0x40011000
 80003e4:	40010c00 	.word	0x40010c00
 80003e8:	40010800 	.word	0x40010800

080003ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f0:	b672      	cpsid	i
}
 80003f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <Error_Handler+0x8>

080003f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003fe:	4b15      	ldr	r3, [pc, #84]	@ (8000454 <HAL_MspInit+0x5c>)
 8000400:	699b      	ldr	r3, [r3, #24]
 8000402:	4a14      	ldr	r2, [pc, #80]	@ (8000454 <HAL_MspInit+0x5c>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6193      	str	r3, [r2, #24]
 800040a:	4b12      	ldr	r3, [pc, #72]	@ (8000454 <HAL_MspInit+0x5c>)
 800040c:	699b      	ldr	r3, [r3, #24]
 800040e:	f003 0301 	and.w	r3, r3, #1
 8000412:	60bb      	str	r3, [r7, #8]
 8000414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000416:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <HAL_MspInit+0x5c>)
 8000418:	69db      	ldr	r3, [r3, #28]
 800041a:	4a0e      	ldr	r2, [pc, #56]	@ (8000454 <HAL_MspInit+0x5c>)
 800041c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000420:	61d3      	str	r3, [r2, #28]
 8000422:	4b0c      	ldr	r3, [pc, #48]	@ (8000454 <HAL_MspInit+0x5c>)
 8000424:	69db      	ldr	r3, [r3, #28]
 8000426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800042e:	4b0a      	ldr	r3, [pc, #40]	@ (8000458 <HAL_MspInit+0x60>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800043a:	60fb      	str	r3, [r7, #12]
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	4a04      	ldr	r2, [pc, #16]	@ (8000458 <HAL_MspInit+0x60>)
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044a:	bf00      	nop
 800044c:	3714      	adds	r7, #20
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr
 8000454:	40021000 	.word	0x40021000
 8000458:	40010000 	.word	0x40010000

0800045c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000460:	bf00      	nop
 8000462:	e7fd      	b.n	8000460 <NMI_Handler+0x4>

08000464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000468:	bf00      	nop
 800046a:	e7fd      	b.n	8000468 <HardFault_Handler+0x4>

0800046c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000470:	bf00      	nop
 8000472:	e7fd      	b.n	8000470 <MemManage_Handler+0x4>

08000474 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <BusFault_Handler+0x4>

0800047c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000480:	bf00      	nop
 8000482:	e7fd      	b.n	8000480 <UsageFault_Handler+0x4>

08000484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000488:	bf00      	nop
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr

08000490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000494:	bf00      	nop
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr

0800049c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004a0:	bf00      	nop
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr

080004a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ac:	f000 f93a 	bl	8000724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b0:	bf00      	nop
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <ITM_SendChar>:
#define DEMCR *((volatile uint32_t*) 0xE000EDFCU)
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
	DEMCR |= (1 << 24);
 80004be:	4b0e      	ldr	r3, [pc, #56]	@ (80004f8 <ITM_SendChar+0x44>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	4a0d      	ldr	r2, [pc, #52]	@ (80004f8 <ITM_SendChar+0x44>)
 80004c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004c8:	6013      	str	r3, [r2, #0]
	ITM_TRACE_EN |= (1 << 0);
 80004ca:	4b0c      	ldr	r3, [pc, #48]	@ (80004fc <ITM_SendChar+0x48>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a0b      	ldr	r2, [pc, #44]	@ (80004fc <ITM_SendChar+0x48>)
 80004d0:	f043 0301 	orr.w	r3, r3, #1
 80004d4:	6013      	str	r3, [r2, #0]
	while (!(ITM_STIMULUS_PORT0 & 1));
 80004d6:	bf00      	nop
 80004d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	f003 0301 	and.w	r3, r3, #1
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d0f8      	beq.n	80004d8 <ITM_SendChar+0x24>
	ITM_STIMULUS_PORT0 = ch;
 80004e6:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	6013      	str	r3, [r2, #0]
}
 80004ee:	bf00      	nop
 80004f0:	370c      	adds	r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bc80      	pop	{r7}
 80004f6:	4770      	bx	lr
 80004f8:	e000edfc 	.word	0xe000edfc
 80004fc:	e0000e00 	.word	0xe0000e00

08000500 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b086      	sub	sp, #24
 8000504:	af00      	add	r7, sp, #0
 8000506:	60f8      	str	r0, [r7, #12]
 8000508:	60b9      	str	r1, [r7, #8]
 800050a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
 8000510:	e00a      	b.n	8000528 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000512:	f3af 8000 	nop.w
 8000516:	4601      	mov	r1, r0
 8000518:	68bb      	ldr	r3, [r7, #8]
 800051a:	1c5a      	adds	r2, r3, #1
 800051c:	60ba      	str	r2, [r7, #8]
 800051e:	b2ca      	uxtb	r2, r1
 8000520:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	3301      	adds	r3, #1
 8000526:	617b      	str	r3, [r7, #20]
 8000528:	697a      	ldr	r2, [r7, #20]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	429a      	cmp	r2, r3
 800052e:	dbf0      	blt.n	8000512 <_read+0x12>
  }

  return len;
 8000530:	687b      	ldr	r3, [r7, #4]
}
 8000532:	4618      	mov	r0, r3
 8000534:	3718      	adds	r7, #24
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b086      	sub	sp, #24
 800053e:	af00      	add	r7, sp, #0
 8000540:	60f8      	str	r0, [r7, #12]
 8000542:	60b9      	str	r1, [r7, #8]
 8000544:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000546:	2300      	movs	r3, #0
 8000548:	617b      	str	r3, [r7, #20]
 800054a:	e009      	b.n	8000560 <_write+0x26>
  {
    //__io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	60ba      	str	r2, [r7, #8]
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff ffad 	bl	80004b4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800055a:	697b      	ldr	r3, [r7, #20]
 800055c:	3301      	adds	r3, #1
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697a      	ldr	r2, [r7, #20]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	429a      	cmp	r2, r3
 8000566:	dbf1      	blt.n	800054c <_write+0x12>
  }
  return len;
 8000568:	687b      	ldr	r3, [r7, #4]
}
 800056a:	4618      	mov	r0, r3
 800056c:	3718      	adds	r7, #24
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}

08000572 <_close>:

int _close(int file)
{
 8000572:	b480      	push	{r7}
 8000574:	b083      	sub	sp, #12
 8000576:	af00      	add	r7, sp, #0
 8000578:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800057a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800057e:	4618      	mov	r0, r3
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr

08000588 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
 8000590:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000598:	605a      	str	r2, [r3, #4]
  return 0;
 800059a:	2300      	movs	r3, #0
}
 800059c:	4618      	mov	r0, r3
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr

080005a6 <_isatty>:

int _isatty(int file)
{
 80005a6:	b480      	push	{r7}
 80005a8:	b083      	sub	sp, #12
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	370c      	adds	r7, #12
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bc80      	pop	{r7}
 80005b8:	4770      	bx	lr

080005ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005ba:	b480      	push	{r7}
 80005bc:	b085      	sub	sp, #20
 80005be:	af00      	add	r7, sp, #0
 80005c0:	60f8      	str	r0, [r7, #12]
 80005c2:	60b9      	str	r1, [r7, #8]
 80005c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80005c6:	2300      	movs	r3, #0
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3714      	adds	r7, #20
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bc80      	pop	{r7}
 80005d0:	4770      	bx	lr
	...

080005d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005dc:	4a14      	ldr	r2, [pc, #80]	@ (8000630 <_sbrk+0x5c>)
 80005de:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <_sbrk+0x60>)
 80005e0:	1ad3      	subs	r3, r2, r3
 80005e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005e8:	4b13      	ldr	r3, [pc, #76]	@ (8000638 <_sbrk+0x64>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d102      	bne.n	80005f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <_sbrk+0x64>)
 80005f2:	4a12      	ldr	r2, [pc, #72]	@ (800063c <_sbrk+0x68>)
 80005f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005f6:	4b10      	ldr	r3, [pc, #64]	@ (8000638 <_sbrk+0x64>)
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4413      	add	r3, r2
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	429a      	cmp	r2, r3
 8000602:	d207      	bcs.n	8000614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000604:	f001 f966 	bl	80018d4 <__errno>
 8000608:	4603      	mov	r3, r0
 800060a:	220c      	movs	r2, #12
 800060c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800060e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000612:	e009      	b.n	8000628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000614:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <_sbrk+0x64>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800061a:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <_sbrk+0x64>)
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4413      	add	r3, r2
 8000622:	4a05      	ldr	r2, [pc, #20]	@ (8000638 <_sbrk+0x64>)
 8000624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000626:	68fb      	ldr	r3, [r7, #12]
}
 8000628:	4618      	mov	r0, r3
 800062a:	3718      	adds	r7, #24
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20005000 	.word	0x20005000
 8000634:	00000400 	.word	0x00000400
 8000638:	20000088 	.word	0x20000088
 800063c:	200001e0 	.word	0x200001e0

08000640 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800064c:	f7ff fff8 	bl	8000640 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000650:	480b      	ldr	r0, [pc, #44]	@ (8000680 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000652:	490c      	ldr	r1, [pc, #48]	@ (8000684 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000654:	4a0c      	ldr	r2, [pc, #48]	@ (8000688 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000658:	e002      	b.n	8000660 <LoopCopyDataInit>

0800065a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800065a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800065c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065e:	3304      	adds	r3, #4

08000660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000664:	d3f9      	bcc.n	800065a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000666:	4a09      	ldr	r2, [pc, #36]	@ (800068c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000668:	4c09      	ldr	r4, [pc, #36]	@ (8000690 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800066c:	e001      	b.n	8000672 <LoopFillZerobss>

0800066e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000670:	3204      	adds	r2, #4

08000672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000674:	d3fb      	bcc.n	800066e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000676:	f001 f933 	bl	80018e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800067a:	f7ff fd8f 	bl	800019c <main>
  bx lr
 800067e:	4770      	bx	lr
  ldr r0, =_sdata
 8000680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000684:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000688:	080023b4 	.word	0x080023b4
  ldr r2, =_sbss
 800068c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000690:	200001dc 	.word	0x200001dc

08000694 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000694:	e7fe      	b.n	8000694 <ADC1_2_IRQHandler>
	...

08000698 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800069c:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <HAL_Init+0x28>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a07      	ldr	r2, [pc, #28]	@ (80006c0 <HAL_Init+0x28>)
 80006a2:	f043 0310 	orr.w	r3, r3, #16
 80006a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a8:	2003      	movs	r0, #3
 80006aa:	f000 f92b 	bl	8000904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ae:	200f      	movs	r0, #15
 80006b0:	f000 f808 	bl	80006c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006b4:	f7ff fea0 	bl	80003f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b8:	2300      	movs	r3, #0
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40022000 	.word	0x40022000

080006c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006cc:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <HAL_InitTick+0x54>)
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <HAL_InitTick+0x58>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	4619      	mov	r1, r3
 80006d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006da:	fbb3 f3f1 	udiv	r3, r3, r1
 80006de:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 f935 	bl	8000952 <HAL_SYSTICK_Config>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
 80006f0:	e00e      	b.n	8000710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d80a      	bhi.n	800070e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f8:	2200      	movs	r2, #0
 80006fa:	6879      	ldr	r1, [r7, #4]
 80006fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000700:	f000 f90b 	bl	800091a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000704:	4a06      	ldr	r2, [pc, #24]	@ (8000720 <HAL_InitTick+0x5c>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800070a:	2300      	movs	r3, #0
 800070c:	e000      	b.n	8000710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800070e:	2301      	movs	r3, #1
}
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000000 	.word	0x20000000
 800071c:	20000008 	.word	0x20000008
 8000720:	20000004 	.word	0x20000004

08000724 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000728:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <HAL_IncTick+0x1c>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	461a      	mov	r2, r3
 800072e:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <HAL_IncTick+0x20>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4413      	add	r3, r2
 8000734:	4a03      	ldr	r2, [pc, #12]	@ (8000744 <HAL_IncTick+0x20>)
 8000736:	6013      	str	r3, [r2, #0]
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	20000008 	.word	0x20000008
 8000744:	2000008c 	.word	0x2000008c

08000748 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  return uwTick;
 800074c:	4b02      	ldr	r3, [pc, #8]	@ (8000758 <HAL_GetTick+0x10>)
 800074e:	681b      	ldr	r3, [r3, #0]
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	2000008c 	.word	0x2000008c

0800075c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000764:	f7ff fff0 	bl	8000748 <HAL_GetTick>
 8000768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000774:	d005      	beq.n	8000782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000776:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <HAL_Delay+0x44>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	461a      	mov	r2, r3
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	4413      	add	r3, r2
 8000780:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000782:	bf00      	nop
 8000784:	f7ff ffe0 	bl	8000748 <HAL_GetTick>
 8000788:	4602      	mov	r2, r0
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	1ad3      	subs	r3, r2, r3
 800078e:	68fa      	ldr	r2, [r7, #12]
 8000790:	429a      	cmp	r2, r3
 8000792:	d8f7      	bhi.n	8000784 <HAL_Delay+0x28>
  {
  }
}
 8000794:	bf00      	nop
 8000796:	bf00      	nop
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000008 	.word	0x20000008

080007a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b4:	4b0c      	ldr	r3, [pc, #48]	@ (80007e8 <__NVIC_SetPriorityGrouping+0x44>)
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ba:	68ba      	ldr	r2, [r7, #8]
 80007bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007c0:	4013      	ands	r3, r2
 80007c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007d6:	4a04      	ldr	r2, [pc, #16]	@ (80007e8 <__NVIC_SetPriorityGrouping+0x44>)
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	60d3      	str	r3, [r2, #12]
}
 80007dc:	bf00      	nop
 80007de:	3714      	adds	r7, #20
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <__NVIC_GetPriorityGrouping+0x18>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	f003 0307 	and.w	r3, r3, #7
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	6039      	str	r1, [r7, #0]
 8000812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000818:	2b00      	cmp	r3, #0
 800081a:	db0a      	blt.n	8000832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	b2da      	uxtb	r2, r3
 8000820:	490c      	ldr	r1, [pc, #48]	@ (8000854 <__NVIC_SetPriority+0x4c>)
 8000822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000826:	0112      	lsls	r2, r2, #4
 8000828:	b2d2      	uxtb	r2, r2
 800082a:	440b      	add	r3, r1
 800082c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000830:	e00a      	b.n	8000848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4908      	ldr	r1, [pc, #32]	@ (8000858 <__NVIC_SetPriority+0x50>)
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	f003 030f 	and.w	r3, r3, #15
 800083e:	3b04      	subs	r3, #4
 8000840:	0112      	lsls	r2, r2, #4
 8000842:	b2d2      	uxtb	r2, r2
 8000844:	440b      	add	r3, r1
 8000846:	761a      	strb	r2, [r3, #24]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000e100 	.word	0xe000e100
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085c:	b480      	push	{r7}
 800085e:	b089      	sub	sp, #36	@ 0x24
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000870:	69fb      	ldr	r3, [r7, #28]
 8000872:	f1c3 0307 	rsb	r3, r3, #7
 8000876:	2b04      	cmp	r3, #4
 8000878:	bf28      	it	cs
 800087a:	2304      	movcs	r3, #4
 800087c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	3304      	adds	r3, #4
 8000882:	2b06      	cmp	r3, #6
 8000884:	d902      	bls.n	800088c <NVIC_EncodePriority+0x30>
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3b03      	subs	r3, #3
 800088a:	e000      	b.n	800088e <NVIC_EncodePriority+0x32>
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000890:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	43da      	mvns	r2, r3
 800089c:	68bb      	ldr	r3, [r7, #8]
 800089e:	401a      	ands	r2, r3
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	fa01 f303 	lsl.w	r3, r1, r3
 80008ae:	43d9      	mvns	r1, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b4:	4313      	orrs	r3, r2
         );
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3724      	adds	r7, #36	@ 0x24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3b01      	subs	r3, #1
 80008cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008d0:	d301      	bcc.n	80008d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008d2:	2301      	movs	r3, #1
 80008d4:	e00f      	b.n	80008f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000900 <SysTick_Config+0x40>)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3b01      	subs	r3, #1
 80008dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008de:	210f      	movs	r1, #15
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e4:	f7ff ff90 	bl	8000808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <SysTick_Config+0x40>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ee:	4b04      	ldr	r3, [pc, #16]	@ (8000900 <SysTick_Config+0x40>)
 80008f0:	2207      	movs	r2, #7
 80008f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	e000e010 	.word	0xe000e010

08000904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f7ff ff49 	bl	80007a4 <__NVIC_SetPriorityGrouping>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800091a:	b580      	push	{r7, lr}
 800091c:	b086      	sub	sp, #24
 800091e:	af00      	add	r7, sp, #0
 8000920:	4603      	mov	r3, r0
 8000922:	60b9      	str	r1, [r7, #8]
 8000924:	607a      	str	r2, [r7, #4]
 8000926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800092c:	f7ff ff5e 	bl	80007ec <__NVIC_GetPriorityGrouping>
 8000930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	68b9      	ldr	r1, [r7, #8]
 8000936:	6978      	ldr	r0, [r7, #20]
 8000938:	f7ff ff90 	bl	800085c <NVIC_EncodePriority>
 800093c:	4602      	mov	r2, r0
 800093e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000942:	4611      	mov	r1, r2
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff ff5f 	bl	8000808 <__NVIC_SetPriority>
}
 800094a:	bf00      	nop
 800094c:	3718      	adds	r7, #24
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b082      	sub	sp, #8
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff ffb0 	bl	80008c0 <SysTick_Config>
 8000960:	4603      	mov	r3, r0
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800096c:	b480      	push	{r7}
 800096e:	b08b      	sub	sp, #44	@ 0x2c
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800097a:	2300      	movs	r3, #0
 800097c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800097e:	e169      	b.n	8000c54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000980:	2201      	movs	r2, #1
 8000982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	69fa      	ldr	r2, [r7, #28]
 8000990:	4013      	ands	r3, r2
 8000992:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	429a      	cmp	r2, r3
 800099a:	f040 8158 	bne.w	8000c4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	4a9a      	ldr	r2, [pc, #616]	@ (8000c0c <HAL_GPIO_Init+0x2a0>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d05e      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009a8:	4a98      	ldr	r2, [pc, #608]	@ (8000c0c <HAL_GPIO_Init+0x2a0>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d875      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009ae:	4a98      	ldr	r2, [pc, #608]	@ (8000c10 <HAL_GPIO_Init+0x2a4>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d058      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009b4:	4a96      	ldr	r2, [pc, #600]	@ (8000c10 <HAL_GPIO_Init+0x2a4>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d86f      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009ba:	4a96      	ldr	r2, [pc, #600]	@ (8000c14 <HAL_GPIO_Init+0x2a8>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d052      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009c0:	4a94      	ldr	r2, [pc, #592]	@ (8000c14 <HAL_GPIO_Init+0x2a8>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d869      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009c6:	4a94      	ldr	r2, [pc, #592]	@ (8000c18 <HAL_GPIO_Init+0x2ac>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d04c      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009cc:	4a92      	ldr	r2, [pc, #584]	@ (8000c18 <HAL_GPIO_Init+0x2ac>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d863      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009d2:	4a92      	ldr	r2, [pc, #584]	@ (8000c1c <HAL_GPIO_Init+0x2b0>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d046      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
 80009d8:	4a90      	ldr	r2, [pc, #576]	@ (8000c1c <HAL_GPIO_Init+0x2b0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d85d      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009de:	2b12      	cmp	r3, #18
 80009e0:	d82a      	bhi.n	8000a38 <HAL_GPIO_Init+0xcc>
 80009e2:	2b12      	cmp	r3, #18
 80009e4:	d859      	bhi.n	8000a9a <HAL_GPIO_Init+0x12e>
 80009e6:	a201      	add	r2, pc, #4	@ (adr r2, 80009ec <HAL_GPIO_Init+0x80>)
 80009e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ec:	08000a67 	.word	0x08000a67
 80009f0:	08000a41 	.word	0x08000a41
 80009f4:	08000a53 	.word	0x08000a53
 80009f8:	08000a95 	.word	0x08000a95
 80009fc:	08000a9b 	.word	0x08000a9b
 8000a00:	08000a9b 	.word	0x08000a9b
 8000a04:	08000a9b 	.word	0x08000a9b
 8000a08:	08000a9b 	.word	0x08000a9b
 8000a0c:	08000a9b 	.word	0x08000a9b
 8000a10:	08000a9b 	.word	0x08000a9b
 8000a14:	08000a9b 	.word	0x08000a9b
 8000a18:	08000a9b 	.word	0x08000a9b
 8000a1c:	08000a9b 	.word	0x08000a9b
 8000a20:	08000a9b 	.word	0x08000a9b
 8000a24:	08000a9b 	.word	0x08000a9b
 8000a28:	08000a9b 	.word	0x08000a9b
 8000a2c:	08000a9b 	.word	0x08000a9b
 8000a30:	08000a49 	.word	0x08000a49
 8000a34:	08000a5d 	.word	0x08000a5d
 8000a38:	4a79      	ldr	r2, [pc, #484]	@ (8000c20 <HAL_GPIO_Init+0x2b4>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d013      	beq.n	8000a66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a3e:	e02c      	b.n	8000a9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	623b      	str	r3, [r7, #32]
          break;
 8000a46:	e029      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	623b      	str	r3, [r7, #32]
          break;
 8000a50:	e024      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	3308      	adds	r3, #8
 8000a58:	623b      	str	r3, [r7, #32]
          break;
 8000a5a:	e01f      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	330c      	adds	r3, #12
 8000a62:	623b      	str	r3, [r7, #32]
          break;
 8000a64:	e01a      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d102      	bne.n	8000a74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	623b      	str	r3, [r7, #32]
          break;
 8000a72:	e013      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d105      	bne.n	8000a88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a7c:	2308      	movs	r3, #8
 8000a7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	69fa      	ldr	r2, [r7, #28]
 8000a84:	611a      	str	r2, [r3, #16]
          break;
 8000a86:	e009      	b.n	8000a9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a88:	2308      	movs	r3, #8
 8000a8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	69fa      	ldr	r2, [r7, #28]
 8000a90:	615a      	str	r2, [r3, #20]
          break;
 8000a92:	e003      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
          break;
 8000a98:	e000      	b.n	8000a9c <HAL_GPIO_Init+0x130>
          break;
 8000a9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	2bff      	cmp	r3, #255	@ 0xff
 8000aa0:	d801      	bhi.n	8000aa6 <HAL_GPIO_Init+0x13a>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	e001      	b.n	8000aaa <HAL_GPIO_Init+0x13e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	3304      	adds	r3, #4
 8000aaa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	2bff      	cmp	r3, #255	@ 0xff
 8000ab0:	d802      	bhi.n	8000ab8 <HAL_GPIO_Init+0x14c>
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	e002      	b.n	8000abe <HAL_GPIO_Init+0x152>
 8000ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aba:	3b08      	subs	r3, #8
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	210f      	movs	r1, #15
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8000acc:	43db      	mvns	r3, r3
 8000ace:	401a      	ands	r2, r3
 8000ad0:	6a39      	ldr	r1, [r7, #32]
 8000ad2:	693b      	ldr	r3, [r7, #16]
 8000ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad8:	431a      	orrs	r2, r3
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f000 80b1 	beq.w	8000c4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000aec:	4b4d      	ldr	r3, [pc, #308]	@ (8000c24 <HAL_GPIO_Init+0x2b8>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	4a4c      	ldr	r2, [pc, #304]	@ (8000c24 <HAL_GPIO_Init+0x2b8>)
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	6193      	str	r3, [r2, #24]
 8000af8:	4b4a      	ldr	r3, [pc, #296]	@ (8000c24 <HAL_GPIO_Init+0x2b8>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b04:	4a48      	ldr	r2, [pc, #288]	@ (8000c28 <HAL_GPIO_Init+0x2bc>)
 8000b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b08:	089b      	lsrs	r3, r3, #2
 8000b0a:	3302      	adds	r3, #2
 8000b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	f003 0303 	and.w	r3, r3, #3
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	220f      	movs	r2, #15
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a40      	ldr	r2, [pc, #256]	@ (8000c2c <HAL_GPIO_Init+0x2c0>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d013      	beq.n	8000b58 <HAL_GPIO_Init+0x1ec>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a3f      	ldr	r2, [pc, #252]	@ (8000c30 <HAL_GPIO_Init+0x2c4>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d00d      	beq.n	8000b54 <HAL_GPIO_Init+0x1e8>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c34 <HAL_GPIO_Init+0x2c8>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d007      	beq.n	8000b50 <HAL_GPIO_Init+0x1e4>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a3d      	ldr	r2, [pc, #244]	@ (8000c38 <HAL_GPIO_Init+0x2cc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d101      	bne.n	8000b4c <HAL_GPIO_Init+0x1e0>
 8000b48:	2303      	movs	r3, #3
 8000b4a:	e006      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	e004      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b50:	2302      	movs	r3, #2
 8000b52:	e002      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b54:	2301      	movs	r3, #1
 8000b56:	e000      	b.n	8000b5a <HAL_GPIO_Init+0x1ee>
 8000b58:	2300      	movs	r3, #0
 8000b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b5c:	f002 0203 	and.w	r2, r2, #3
 8000b60:	0092      	lsls	r2, r2, #2
 8000b62:	4093      	lsls	r3, r2
 8000b64:	68fa      	ldr	r2, [r7, #12]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b6a:	492f      	ldr	r1, [pc, #188]	@ (8000c28 <HAL_GPIO_Init+0x2bc>)
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b6e:	089b      	lsrs	r3, r3, #2
 8000b70:	3302      	adds	r3, #2
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b84:	4b2d      	ldr	r3, [pc, #180]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b86:	689a      	ldr	r2, [r3, #8]
 8000b88:	492c      	ldr	r1, [pc, #176]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b8a:	69bb      	ldr	r3, [r7, #24]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	608b      	str	r3, [r1, #8]
 8000b90:	e006      	b.n	8000ba0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b92:	4b2a      	ldr	r3, [pc, #168]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	4928      	ldr	r1, [pc, #160]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d006      	beq.n	8000bba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bac:	4b23      	ldr	r3, [pc, #140]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bae:	68da      	ldr	r2, [r3, #12]
 8000bb0:	4922      	ldr	r1, [pc, #136]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	60cb      	str	r3, [r1, #12]
 8000bb8:	e006      	b.n	8000bc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bba:	4b20      	ldr	r3, [pc, #128]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bbc:	68da      	ldr	r2, [r3, #12]
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	491e      	ldr	r1, [pc, #120]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d006      	beq.n	8000be2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bd4:	4b19      	ldr	r3, [pc, #100]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bd6:	685a      	ldr	r2, [r3, #4]
 8000bd8:	4918      	ldr	r1, [pc, #96]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	604b      	str	r3, [r1, #4]
 8000be0:	e006      	b.n	8000bf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000be2:	4b16      	ldr	r3, [pc, #88]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000be4:	685a      	ldr	r2, [r3, #4]
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	43db      	mvns	r3, r3
 8000bea:	4914      	ldr	r1, [pc, #80]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bec:	4013      	ands	r3, r2
 8000bee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d021      	beq.n	8000c40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	490e      	ldr	r1, [pc, #56]	@ (8000c3c <HAL_GPIO_Init+0x2d0>)
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	600b      	str	r3, [r1, #0]
 8000c08:	e021      	b.n	8000c4e <HAL_GPIO_Init+0x2e2>
 8000c0a:	bf00      	nop
 8000c0c:	10320000 	.word	0x10320000
 8000c10:	10310000 	.word	0x10310000
 8000c14:	10220000 	.word	0x10220000
 8000c18:	10210000 	.word	0x10210000
 8000c1c:	10120000 	.word	0x10120000
 8000c20:	10110000 	.word	0x10110000
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	40010800 	.word	0x40010800
 8000c30:	40010c00 	.word	0x40010c00
 8000c34:	40011000 	.word	0x40011000
 8000c38:	40011400 	.word	0x40011400
 8000c3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c40:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <HAL_GPIO_Init+0x304>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	43db      	mvns	r3, r3
 8000c48:	4909      	ldr	r1, [pc, #36]	@ (8000c70 <HAL_GPIO_Init+0x304>)
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c50:	3301      	adds	r3, #1
 8000c52:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f47f ae8e 	bne.w	8000980 <HAL_GPIO_Init+0x14>
  }
}
 8000c64:	bf00      	nop
 8000c66:	bf00      	nop
 8000c68:	372c      	adds	r7, #44	@ 0x2c
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	40010400 	.word	0x40010400

08000c74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	460b      	mov	r3, r1
 8000c7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	689a      	ldr	r2, [r3, #8]
 8000c84:	887b      	ldrh	r3, [r7, #2]
 8000c86:	4013      	ands	r3, r2
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d002      	beq.n	8000c92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	73fb      	strb	r3, [r7, #15]
 8000c90:	e001      	b.n	8000c96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c92:	2300      	movs	r3, #0
 8000c94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bc80      	pop	{r7}
 8000ca0:	4770      	bx	lr

08000ca2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	b083      	sub	sp, #12
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
 8000caa:	460b      	mov	r3, r1
 8000cac:	807b      	strh	r3, [r7, #2]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cb2:	787b      	ldrb	r3, [r7, #1]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d003      	beq.n	8000cc0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cb8:	887a      	ldrh	r2, [r7, #2]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cbe:	e003      	b.n	8000cc8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cc0:	887b      	ldrh	r3, [r7, #2]
 8000cc2:	041a      	lsls	r2, r3, #16
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	611a      	str	r2, [r3, #16]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
	...

08000cd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d101      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e272      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f000 8087 	beq.w	8000e02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cf4:	4b92      	ldr	r3, [pc, #584]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 030c 	and.w	r3, r3, #12
 8000cfc:	2b04      	cmp	r3, #4
 8000cfe:	d00c      	beq.n	8000d1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d00:	4b8f      	ldr	r3, [pc, #572]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 030c 	and.w	r3, r3, #12
 8000d08:	2b08      	cmp	r3, #8
 8000d0a:	d112      	bne.n	8000d32 <HAL_RCC_OscConfig+0x5e>
 8000d0c:	4b8c      	ldr	r3, [pc, #560]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d18:	d10b      	bne.n	8000d32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d1a:	4b89      	ldr	r3, [pc, #548]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d06c      	beq.n	8000e00 <HAL_RCC_OscConfig+0x12c>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d168      	bne.n	8000e00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e24c      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d3a:	d106      	bne.n	8000d4a <HAL_RCC_OscConfig+0x76>
 8000d3c:	4b80      	ldr	r3, [pc, #512]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a7f      	ldr	r2, [pc, #508]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d46:	6013      	str	r3, [r2, #0]
 8000d48:	e02e      	b.n	8000da8 <HAL_RCC_OscConfig+0xd4>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d10c      	bne.n	8000d6c <HAL_RCC_OscConfig+0x98>
 8000d52:	4b7b      	ldr	r3, [pc, #492]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a7a      	ldr	r2, [pc, #488]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	4b78      	ldr	r3, [pc, #480]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a77      	ldr	r2, [pc, #476]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	e01d      	b.n	8000da8 <HAL_RCC_OscConfig+0xd4>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d74:	d10c      	bne.n	8000d90 <HAL_RCC_OscConfig+0xbc>
 8000d76:	4b72      	ldr	r3, [pc, #456]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a71      	ldr	r2, [pc, #452]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d80:	6013      	str	r3, [r2, #0]
 8000d82:	4b6f      	ldr	r3, [pc, #444]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a6e      	ldr	r2, [pc, #440]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d8c:	6013      	str	r3, [r2, #0]
 8000d8e:	e00b      	b.n	8000da8 <HAL_RCC_OscConfig+0xd4>
 8000d90:	4b6b      	ldr	r3, [pc, #428]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a6a      	ldr	r2, [pc, #424]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d9a:	6013      	str	r3, [r2, #0]
 8000d9c:	4b68      	ldr	r3, [pc, #416]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a67      	ldr	r2, [pc, #412]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000da2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000da6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d013      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db0:	f7ff fcca 	bl	8000748 <HAL_GetTick>
 8000db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db6:	e008      	b.n	8000dca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000db8:	f7ff fcc6 	bl	8000748 <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b64      	cmp	r3, #100	@ 0x64
 8000dc4:	d901      	bls.n	8000dca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e200      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dca:	4b5d      	ldr	r3, [pc, #372]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0f0      	beq.n	8000db8 <HAL_RCC_OscConfig+0xe4>
 8000dd6:	e014      	b.n	8000e02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd8:	f7ff fcb6 	bl	8000748 <HAL_GetTick>
 8000ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dde:	e008      	b.n	8000df2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000de0:	f7ff fcb2 	bl	8000748 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	2b64      	cmp	r3, #100	@ 0x64
 8000dec:	d901      	bls.n	8000df2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dee:	2303      	movs	r3, #3
 8000df0:	e1ec      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000df2:	4b53      	ldr	r3, [pc, #332]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1f0      	bne.n	8000de0 <HAL_RCC_OscConfig+0x10c>
 8000dfe:	e000      	b.n	8000e02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d063      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e0e:	4b4c      	ldr	r3, [pc, #304]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 030c 	and.w	r3, r3, #12
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d00b      	beq.n	8000e32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e1a:	4b49      	ldr	r3, [pc, #292]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 030c 	and.w	r3, r3, #12
 8000e22:	2b08      	cmp	r3, #8
 8000e24:	d11c      	bne.n	8000e60 <HAL_RCC_OscConfig+0x18c>
 8000e26:	4b46      	ldr	r3, [pc, #280]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d116      	bne.n	8000e60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e32:	4b43      	ldr	r3, [pc, #268]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d005      	beq.n	8000e4a <HAL_RCC_OscConfig+0x176>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d001      	beq.n	8000e4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e1c0      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e4a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	695b      	ldr	r3, [r3, #20]
 8000e56:	00db      	lsls	r3, r3, #3
 8000e58:	4939      	ldr	r1, [pc, #228]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e5e:	e03a      	b.n	8000ed6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	691b      	ldr	r3, [r3, #16]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d020      	beq.n	8000eaa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e68:	4b36      	ldr	r3, [pc, #216]	@ (8000f44 <HAL_RCC_OscConfig+0x270>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e6e:	f7ff fc6b 	bl	8000748 <HAL_GetTick>
 8000e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e74:	e008      	b.n	8000e88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e76:	f7ff fc67 	bl	8000748 <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d901      	bls.n	8000e88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e84:	2303      	movs	r3, #3
 8000e86:	e1a1      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e88:	4b2d      	ldr	r3, [pc, #180]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0302 	and.w	r3, r3, #2
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d0f0      	beq.n	8000e76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e94:	4b2a      	ldr	r3, [pc, #168]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	695b      	ldr	r3, [r3, #20]
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	4927      	ldr	r1, [pc, #156]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	600b      	str	r3, [r1, #0]
 8000ea8:	e015      	b.n	8000ed6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eaa:	4b26      	ldr	r3, [pc, #152]	@ (8000f44 <HAL_RCC_OscConfig+0x270>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb0:	f7ff fc4a 	bl	8000748 <HAL_GetTick>
 8000eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eb6:	e008      	b.n	8000eca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eb8:	f7ff fc46 	bl	8000748 <HAL_GetTick>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e180      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eca:	4b1d      	ldr	r3, [pc, #116]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d1f0      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 0308 	and.w	r3, r3, #8
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d03a      	beq.n	8000f58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d019      	beq.n	8000f1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eea:	4b17      	ldr	r3, [pc, #92]	@ (8000f48 <HAL_RCC_OscConfig+0x274>)
 8000eec:	2201      	movs	r2, #1
 8000eee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef0:	f7ff fc2a 	bl	8000748 <HAL_GetTick>
 8000ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ef6:	e008      	b.n	8000f0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ef8:	f7ff fc26 	bl	8000748 <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d901      	bls.n	8000f0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e160      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f40 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d0f0      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f16:	2001      	movs	r0, #1
 8000f18:	f000 fa9c 	bl	8001454 <RCC_Delay>
 8000f1c:	e01c      	b.n	8000f58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f48 <HAL_RCC_OscConfig+0x274>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f24:	f7ff fc10 	bl	8000748 <HAL_GetTick>
 8000f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f2a:	e00f      	b.n	8000f4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f2c:	f7ff fc0c 	bl	8000748 <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d908      	bls.n	8000f4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e146      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
 8000f3e:	bf00      	nop
 8000f40:	40021000 	.word	0x40021000
 8000f44:	42420000 	.word	0x42420000
 8000f48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f4c:	4b92      	ldr	r3, [pc, #584]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1e9      	bne.n	8000f2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 0304 	and.w	r3, r3, #4
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	f000 80a6 	beq.w	80010b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f66:	2300      	movs	r3, #0
 8000f68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f6a:	4b8b      	ldr	r3, [pc, #556]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d10d      	bne.n	8000f92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f76:	4b88      	ldr	r3, [pc, #544]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	4a87      	ldr	r2, [pc, #540]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f80:	61d3      	str	r3, [r2, #28]
 8000f82:	4b85      	ldr	r3, [pc, #532]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8a:	60bb      	str	r3, [r7, #8]
 8000f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f92:	4b82      	ldr	r3, [pc, #520]	@ (800119c <HAL_RCC_OscConfig+0x4c8>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d118      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f9e:	4b7f      	ldr	r3, [pc, #508]	@ (800119c <HAL_RCC_OscConfig+0x4c8>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a7e      	ldr	r2, [pc, #504]	@ (800119c <HAL_RCC_OscConfig+0x4c8>)
 8000fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000faa:	f7ff fbcd 	bl	8000748 <HAL_GetTick>
 8000fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb0:	e008      	b.n	8000fc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fb2:	f7ff fbc9 	bl	8000748 <HAL_GetTick>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	2b64      	cmp	r3, #100	@ 0x64
 8000fbe:	d901      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	e103      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc4:	4b75      	ldr	r3, [pc, #468]	@ (800119c <HAL_RCC_OscConfig+0x4c8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d0f0      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d106      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x312>
 8000fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	4a6e      	ldr	r2, [pc, #440]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6213      	str	r3, [r2, #32]
 8000fe4:	e02d      	b.n	8001042 <HAL_RCC_OscConfig+0x36e>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d10c      	bne.n	8001008 <HAL_RCC_OscConfig+0x334>
 8000fee:	4b6a      	ldr	r3, [pc, #424]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
 8000ff2:	4a69      	ldr	r2, [pc, #420]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	f023 0301 	bic.w	r3, r3, #1
 8000ff8:	6213      	str	r3, [r2, #32]
 8000ffa:	4b67      	ldr	r3, [pc, #412]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	4a66      	ldr	r2, [pc, #408]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001000:	f023 0304 	bic.w	r3, r3, #4
 8001004:	6213      	str	r3, [r2, #32]
 8001006:	e01c      	b.n	8001042 <HAL_RCC_OscConfig+0x36e>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	2b05      	cmp	r3, #5
 800100e:	d10c      	bne.n	800102a <HAL_RCC_OscConfig+0x356>
 8001010:	4b61      	ldr	r3, [pc, #388]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001012:	6a1b      	ldr	r3, [r3, #32]
 8001014:	4a60      	ldr	r2, [pc, #384]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001016:	f043 0304 	orr.w	r3, r3, #4
 800101a:	6213      	str	r3, [r2, #32]
 800101c:	4b5e      	ldr	r3, [pc, #376]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	4a5d      	ldr	r2, [pc, #372]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001022:	f043 0301 	orr.w	r3, r3, #1
 8001026:	6213      	str	r3, [r2, #32]
 8001028:	e00b      	b.n	8001042 <HAL_RCC_OscConfig+0x36e>
 800102a:	4b5b      	ldr	r3, [pc, #364]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 800102c:	6a1b      	ldr	r3, [r3, #32]
 800102e:	4a5a      	ldr	r2, [pc, #360]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001030:	f023 0301 	bic.w	r3, r3, #1
 8001034:	6213      	str	r3, [r2, #32]
 8001036:	4b58      	ldr	r3, [pc, #352]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001038:	6a1b      	ldr	r3, [r3, #32]
 800103a:	4a57      	ldr	r2, [pc, #348]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 800103c:	f023 0304 	bic.w	r3, r3, #4
 8001040:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d015      	beq.n	8001076 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800104a:	f7ff fb7d 	bl	8000748 <HAL_GetTick>
 800104e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001050:	e00a      	b.n	8001068 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001052:	f7ff fb79 	bl	8000748 <HAL_GetTick>
 8001056:	4602      	mov	r2, r0
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001060:	4293      	cmp	r3, r2
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e0b1      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0ee      	beq.n	8001052 <HAL_RCC_OscConfig+0x37e>
 8001074:	e014      	b.n	80010a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001076:	f7ff fb67 	bl	8000748 <HAL_GetTick>
 800107a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800107c:	e00a      	b.n	8001094 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800107e:	f7ff fb63 	bl	8000748 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	f241 3288 	movw	r2, #5000	@ 0x1388
 800108c:	4293      	cmp	r3, r2
 800108e:	d901      	bls.n	8001094 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e09b      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	f003 0302 	and.w	r3, r3, #2
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1ee      	bne.n	800107e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010a0:	7dfb      	ldrb	r3, [r7, #23]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d105      	bne.n	80010b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	4a3b      	ldr	r2, [pc, #236]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69db      	ldr	r3, [r3, #28]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	f000 8087 	beq.w	80011ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 030c 	and.w	r3, r3, #12
 80010c4:	2b08      	cmp	r3, #8
 80010c6:	d061      	beq.n	800118c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	69db      	ldr	r3, [r3, #28]
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d146      	bne.n	800115e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010d0:	4b33      	ldr	r3, [pc, #204]	@ (80011a0 <HAL_RCC_OscConfig+0x4cc>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d6:	f7ff fb37 	bl	8000748 <HAL_GetTick>
 80010da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010dc:	e008      	b.n	80010f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010de:	f7ff fb33 	bl	8000748 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e06d      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010f0:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d1f0      	bne.n	80010de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001104:	d108      	bne.n	8001118 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001106:	4b24      	ldr	r3, [pc, #144]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	4921      	ldr	r1, [pc, #132]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001114:	4313      	orrs	r3, r2
 8001116:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001118:	4b1f      	ldr	r3, [pc, #124]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a19      	ldr	r1, [r3, #32]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001128:	430b      	orrs	r3, r1
 800112a:	491b      	ldr	r1, [pc, #108]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	4313      	orrs	r3, r2
 800112e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001130:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <HAL_RCC_OscConfig+0x4cc>)
 8001132:	2201      	movs	r2, #1
 8001134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001136:	f7ff fb07 	bl	8000748 <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800113e:	f7ff fb03 	bl	8000748 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e03d      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0f0      	beq.n	800113e <HAL_RCC_OscConfig+0x46a>
 800115c:	e035      	b.n	80011ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800115e:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <HAL_RCC_OscConfig+0x4cc>)
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001164:	f7ff faf0 	bl	8000748 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800116c:	f7ff faec 	bl	8000748 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e026      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117e:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <HAL_RCC_OscConfig+0x4c4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f0      	bne.n	800116c <HAL_RCC_OscConfig+0x498>
 800118a:	e01e      	b.n	80011ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	69db      	ldr	r3, [r3, #28]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d107      	bne.n	80011a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e019      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
 8001198:	40021000 	.word	0x40021000
 800119c:	40007000 	.word	0x40007000
 80011a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_RCC_OscConfig+0x500>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d106      	bne.n	80011c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d001      	beq.n	80011ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40021000 	.word	0x40021000

080011d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d101      	bne.n	80011ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e0d0      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d910      	bls.n	800121c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fa:	4b67      	ldr	r3, [pc, #412]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f023 0207 	bic.w	r2, r3, #7
 8001202:	4965      	ldr	r1, [pc, #404]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	4313      	orrs	r3, r2
 8001208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800120a:	4b63      	ldr	r3, [pc, #396]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0307 	and.w	r3, r3, #7
 8001212:	683a      	ldr	r2, [r7, #0]
 8001214:	429a      	cmp	r2, r3
 8001216:	d001      	beq.n	800121c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e0b8      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 0302 	and.w	r3, r3, #2
 8001224:	2b00      	cmp	r3, #0
 8001226:	d020      	beq.n	800126a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0304 	and.w	r3, r3, #4
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001234:	4b59      	ldr	r3, [pc, #356]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	4a58      	ldr	r2, [pc, #352]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 800123a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800123e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 0308 	and.w	r3, r3, #8
 8001248:	2b00      	cmp	r3, #0
 800124a:	d005      	beq.n	8001258 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800124c:	4b53      	ldr	r3, [pc, #332]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	4a52      	ldr	r2, [pc, #328]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001256:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001258:	4b50      	ldr	r3, [pc, #320]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	494d      	ldr	r1, [pc, #308]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001266:	4313      	orrs	r3, r2
 8001268:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d040      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d107      	bne.n	800128e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127e:	4b47      	ldr	r3, [pc, #284]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d115      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e07f      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	2b02      	cmp	r3, #2
 8001294:	d107      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001296:	4b41      	ldr	r3, [pc, #260]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d109      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e073      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a6:	4b3d      	ldr	r3, [pc, #244]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e06b      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012b6:	4b39      	ldr	r3, [pc, #228]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f023 0203 	bic.w	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	4936      	ldr	r1, [pc, #216]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 80012c4:	4313      	orrs	r3, r2
 80012c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012c8:	f7ff fa3e 	bl	8000748 <HAL_GetTick>
 80012cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ce:	e00a      	b.n	80012e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012d0:	f7ff fa3a 	bl	8000748 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012de:	4293      	cmp	r3, r2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e053      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e6:	4b2d      	ldr	r3, [pc, #180]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f003 020c 	and.w	r2, r3, #12
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d1eb      	bne.n	80012d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012f8:	4b27      	ldr	r3, [pc, #156]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0307 	and.w	r3, r3, #7
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	429a      	cmp	r2, r3
 8001304:	d210      	bcs.n	8001328 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001306:	4b24      	ldr	r3, [pc, #144]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f023 0207 	bic.w	r2, r3, #7
 800130e:	4922      	ldr	r1, [pc, #136]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	4313      	orrs	r3, r2
 8001314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001316:	4b20      	ldr	r3, [pc, #128]	@ (8001398 <HAL_RCC_ClockConfig+0x1c0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	429a      	cmp	r2, r3
 8001322:	d001      	beq.n	8001328 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e032      	b.n	800138e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d008      	beq.n	8001346 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001334:	4b19      	ldr	r3, [pc, #100]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	4916      	ldr	r1, [pc, #88]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	4313      	orrs	r3, r2
 8001344:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	2b00      	cmp	r3, #0
 8001350:	d009      	beq.n	8001366 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001352:	4b12      	ldr	r3, [pc, #72]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	691b      	ldr	r3, [r3, #16]
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	490e      	ldr	r1, [pc, #56]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	4313      	orrs	r3, r2
 8001364:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001366:	f000 f821 	bl	80013ac <HAL_RCC_GetSysClockFreq>
 800136a:	4602      	mov	r2, r0
 800136c:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <HAL_RCC_ClockConfig+0x1c4>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	091b      	lsrs	r3, r3, #4
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	490a      	ldr	r1, [pc, #40]	@ (80013a0 <HAL_RCC_ClockConfig+0x1c8>)
 8001378:	5ccb      	ldrb	r3, [r1, r3]
 800137a:	fa22 f303 	lsr.w	r3, r2, r3
 800137e:	4a09      	ldr	r2, [pc, #36]	@ (80013a4 <HAL_RCC_ClockConfig+0x1cc>)
 8001380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <HAL_RCC_ClockConfig+0x1d0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f99c 	bl	80006c4 <HAL_InitTick>

  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40022000 	.word	0x40022000
 800139c:	40021000 	.word	0x40021000
 80013a0:	08002354 	.word	0x08002354
 80013a4:	20000000 	.word	0x20000000
 80013a8:	20000004 	.word	0x20000004

080013ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b087      	sub	sp, #28
 80013b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	2300      	movs	r3, #0
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001440 <HAL_RCC_GetSysClockFreq+0x94>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d002      	beq.n	80013dc <HAL_RCC_GetSysClockFreq+0x30>
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d003      	beq.n	80013e2 <HAL_RCC_GetSysClockFreq+0x36>
 80013da:	e027      	b.n	800142c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013dc:	4b19      	ldr	r3, [pc, #100]	@ (8001444 <HAL_RCC_GetSysClockFreq+0x98>)
 80013de:	613b      	str	r3, [r7, #16]
      break;
 80013e0:	e027      	b.n	8001432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	0c9b      	lsrs	r3, r3, #18
 80013e6:	f003 030f 	and.w	r3, r3, #15
 80013ea:	4a17      	ldr	r2, [pc, #92]	@ (8001448 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013ec:	5cd3      	ldrb	r3, [r2, r3]
 80013ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d010      	beq.n	800141c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013fa:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <HAL_RCC_GetSysClockFreq+0x94>)
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	0c5b      	lsrs	r3, r3, #17
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	4a11      	ldr	r2, [pc, #68]	@ (800144c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001406:	5cd3      	ldrb	r3, [r2, r3]
 8001408:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a0d      	ldr	r2, [pc, #52]	@ (8001444 <HAL_RCC_GetSysClockFreq+0x98>)
 800140e:	fb03 f202 	mul.w	r2, r3, r2
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	fbb2 f3f3 	udiv	r3, r2, r3
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	e004      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a0c      	ldr	r2, [pc, #48]	@ (8001450 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001420:	fb02 f303 	mul.w	r3, r2, r3
 8001424:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	613b      	str	r3, [r7, #16]
      break;
 800142a:	e002      	b.n	8001432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800142c:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <HAL_RCC_GetSysClockFreq+0x98>)
 800142e:	613b      	str	r3, [r7, #16]
      break;
 8001430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001432:	693b      	ldr	r3, [r7, #16]
}
 8001434:	4618      	mov	r0, r3
 8001436:	371c      	adds	r7, #28
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	40021000 	.word	0x40021000
 8001444:	007a1200 	.word	0x007a1200
 8001448:	08002364 	.word	0x08002364
 800144c:	08002374 	.word	0x08002374
 8001450:	003d0900 	.word	0x003d0900

08001454 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <RCC_Delay+0x34>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <RCC_Delay+0x38>)
 8001462:	fba2 2303 	umull	r2, r3, r2, r3
 8001466:	0a5b      	lsrs	r3, r3, #9
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	fb02 f303 	mul.w	r3, r2, r3
 800146e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001470:	bf00      	nop
  }
  while (Delay --);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	1e5a      	subs	r2, r3, #1
 8001476:	60fa      	str	r2, [r7, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1f9      	bne.n	8001470 <RCC_Delay+0x1c>
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	20000000 	.word	0x20000000
 800148c:	10624dd3 	.word	0x10624dd3

08001490 <__sflush_r>:
 8001490:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001496:	0716      	lsls	r6, r2, #28
 8001498:	4605      	mov	r5, r0
 800149a:	460c      	mov	r4, r1
 800149c:	d454      	bmi.n	8001548 <__sflush_r+0xb8>
 800149e:	684b      	ldr	r3, [r1, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	dc02      	bgt.n	80014aa <__sflush_r+0x1a>
 80014a4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	dd48      	ble.n	800153c <__sflush_r+0xac>
 80014aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80014ac:	2e00      	cmp	r6, #0
 80014ae:	d045      	beq.n	800153c <__sflush_r+0xac>
 80014b0:	2300      	movs	r3, #0
 80014b2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80014b6:	682f      	ldr	r7, [r5, #0]
 80014b8:	6a21      	ldr	r1, [r4, #32]
 80014ba:	602b      	str	r3, [r5, #0]
 80014bc:	d030      	beq.n	8001520 <__sflush_r+0x90>
 80014be:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80014c0:	89a3      	ldrh	r3, [r4, #12]
 80014c2:	0759      	lsls	r1, r3, #29
 80014c4:	d505      	bpl.n	80014d2 <__sflush_r+0x42>
 80014c6:	6863      	ldr	r3, [r4, #4]
 80014c8:	1ad2      	subs	r2, r2, r3
 80014ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80014cc:	b10b      	cbz	r3, 80014d2 <__sflush_r+0x42>
 80014ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80014d0:	1ad2      	subs	r2, r2, r3
 80014d2:	2300      	movs	r3, #0
 80014d4:	4628      	mov	r0, r5
 80014d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80014d8:	6a21      	ldr	r1, [r4, #32]
 80014da:	47b0      	blx	r6
 80014dc:	1c43      	adds	r3, r0, #1
 80014de:	89a3      	ldrh	r3, [r4, #12]
 80014e0:	d106      	bne.n	80014f0 <__sflush_r+0x60>
 80014e2:	6829      	ldr	r1, [r5, #0]
 80014e4:	291d      	cmp	r1, #29
 80014e6:	d82b      	bhi.n	8001540 <__sflush_r+0xb0>
 80014e8:	4a28      	ldr	r2, [pc, #160]	@ (800158c <__sflush_r+0xfc>)
 80014ea:	40ca      	lsrs	r2, r1
 80014ec:	07d6      	lsls	r6, r2, #31
 80014ee:	d527      	bpl.n	8001540 <__sflush_r+0xb0>
 80014f0:	2200      	movs	r2, #0
 80014f2:	6062      	str	r2, [r4, #4]
 80014f4:	6922      	ldr	r2, [r4, #16]
 80014f6:	04d9      	lsls	r1, r3, #19
 80014f8:	6022      	str	r2, [r4, #0]
 80014fa:	d504      	bpl.n	8001506 <__sflush_r+0x76>
 80014fc:	1c42      	adds	r2, r0, #1
 80014fe:	d101      	bne.n	8001504 <__sflush_r+0x74>
 8001500:	682b      	ldr	r3, [r5, #0]
 8001502:	b903      	cbnz	r3, 8001506 <__sflush_r+0x76>
 8001504:	6560      	str	r0, [r4, #84]	@ 0x54
 8001506:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001508:	602f      	str	r7, [r5, #0]
 800150a:	b1b9      	cbz	r1, 800153c <__sflush_r+0xac>
 800150c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001510:	4299      	cmp	r1, r3
 8001512:	d002      	beq.n	800151a <__sflush_r+0x8a>
 8001514:	4628      	mov	r0, r5
 8001516:	f000 fa0b 	bl	8001930 <_free_r>
 800151a:	2300      	movs	r3, #0
 800151c:	6363      	str	r3, [r4, #52]	@ 0x34
 800151e:	e00d      	b.n	800153c <__sflush_r+0xac>
 8001520:	2301      	movs	r3, #1
 8001522:	4628      	mov	r0, r5
 8001524:	47b0      	blx	r6
 8001526:	4602      	mov	r2, r0
 8001528:	1c50      	adds	r0, r2, #1
 800152a:	d1c9      	bne.n	80014c0 <__sflush_r+0x30>
 800152c:	682b      	ldr	r3, [r5, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0c6      	beq.n	80014c0 <__sflush_r+0x30>
 8001532:	2b1d      	cmp	r3, #29
 8001534:	d001      	beq.n	800153a <__sflush_r+0xaa>
 8001536:	2b16      	cmp	r3, #22
 8001538:	d11d      	bne.n	8001576 <__sflush_r+0xe6>
 800153a:	602f      	str	r7, [r5, #0]
 800153c:	2000      	movs	r0, #0
 800153e:	e021      	b.n	8001584 <__sflush_r+0xf4>
 8001540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001544:	b21b      	sxth	r3, r3
 8001546:	e01a      	b.n	800157e <__sflush_r+0xee>
 8001548:	690f      	ldr	r7, [r1, #16]
 800154a:	2f00      	cmp	r7, #0
 800154c:	d0f6      	beq.n	800153c <__sflush_r+0xac>
 800154e:	0793      	lsls	r3, r2, #30
 8001550:	bf18      	it	ne
 8001552:	2300      	movne	r3, #0
 8001554:	680e      	ldr	r6, [r1, #0]
 8001556:	bf08      	it	eq
 8001558:	694b      	ldreq	r3, [r1, #20]
 800155a:	1bf6      	subs	r6, r6, r7
 800155c:	600f      	str	r7, [r1, #0]
 800155e:	608b      	str	r3, [r1, #8]
 8001560:	2e00      	cmp	r6, #0
 8001562:	ddeb      	ble.n	800153c <__sflush_r+0xac>
 8001564:	4633      	mov	r3, r6
 8001566:	463a      	mov	r2, r7
 8001568:	4628      	mov	r0, r5
 800156a:	6a21      	ldr	r1, [r4, #32]
 800156c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8001570:	47e0      	blx	ip
 8001572:	2800      	cmp	r0, #0
 8001574:	dc07      	bgt.n	8001586 <__sflush_r+0xf6>
 8001576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800157a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800157e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001582:	81a3      	strh	r3, [r4, #12]
 8001584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001586:	4407      	add	r7, r0
 8001588:	1a36      	subs	r6, r6, r0
 800158a:	e7e9      	b.n	8001560 <__sflush_r+0xd0>
 800158c:	20400001 	.word	0x20400001

08001590 <_fflush_r>:
 8001590:	b538      	push	{r3, r4, r5, lr}
 8001592:	690b      	ldr	r3, [r1, #16]
 8001594:	4605      	mov	r5, r0
 8001596:	460c      	mov	r4, r1
 8001598:	b913      	cbnz	r3, 80015a0 <_fflush_r+0x10>
 800159a:	2500      	movs	r5, #0
 800159c:	4628      	mov	r0, r5
 800159e:	bd38      	pop	{r3, r4, r5, pc}
 80015a0:	b118      	cbz	r0, 80015aa <_fflush_r+0x1a>
 80015a2:	6a03      	ldr	r3, [r0, #32]
 80015a4:	b90b      	cbnz	r3, 80015aa <_fflush_r+0x1a>
 80015a6:	f000 f8bb 	bl	8001720 <__sinit>
 80015aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0f3      	beq.n	800159a <_fflush_r+0xa>
 80015b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80015b4:	07d0      	lsls	r0, r2, #31
 80015b6:	d404      	bmi.n	80015c2 <_fflush_r+0x32>
 80015b8:	0599      	lsls	r1, r3, #22
 80015ba:	d402      	bmi.n	80015c2 <_fflush_r+0x32>
 80015bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80015be:	f000 f9b4 	bl	800192a <__retarget_lock_acquire_recursive>
 80015c2:	4628      	mov	r0, r5
 80015c4:	4621      	mov	r1, r4
 80015c6:	f7ff ff63 	bl	8001490 <__sflush_r>
 80015ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80015cc:	4605      	mov	r5, r0
 80015ce:	07da      	lsls	r2, r3, #31
 80015d0:	d4e4      	bmi.n	800159c <_fflush_r+0xc>
 80015d2:	89a3      	ldrh	r3, [r4, #12]
 80015d4:	059b      	lsls	r3, r3, #22
 80015d6:	d4e1      	bmi.n	800159c <_fflush_r+0xc>
 80015d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80015da:	f000 f9a7 	bl	800192c <__retarget_lock_release_recursive>
 80015de:	e7dd      	b.n	800159c <_fflush_r+0xc>

080015e0 <fflush>:
 80015e0:	4601      	mov	r1, r0
 80015e2:	b920      	cbnz	r0, 80015ee <fflush+0xe>
 80015e4:	4a04      	ldr	r2, [pc, #16]	@ (80015f8 <fflush+0x18>)
 80015e6:	4905      	ldr	r1, [pc, #20]	@ (80015fc <fflush+0x1c>)
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <fflush+0x20>)
 80015ea:	f000 b8b1 	b.w	8001750 <_fwalk_sglue>
 80015ee:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <fflush+0x24>)
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	f7ff bfcd 	b.w	8001590 <_fflush_r>
 80015f6:	bf00      	nop
 80015f8:	2000000c 	.word	0x2000000c
 80015fc:	08001591 	.word	0x08001591
 8001600:	2000001c 	.word	0x2000001c
 8001604:	20000018 	.word	0x20000018

08001608 <std>:
 8001608:	2300      	movs	r3, #0
 800160a:	b510      	push	{r4, lr}
 800160c:	4604      	mov	r4, r0
 800160e:	e9c0 3300 	strd	r3, r3, [r0]
 8001612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001616:	6083      	str	r3, [r0, #8]
 8001618:	8181      	strh	r1, [r0, #12]
 800161a:	6643      	str	r3, [r0, #100]	@ 0x64
 800161c:	81c2      	strh	r2, [r0, #14]
 800161e:	6183      	str	r3, [r0, #24]
 8001620:	4619      	mov	r1, r3
 8001622:	2208      	movs	r2, #8
 8001624:	305c      	adds	r0, #92	@ 0x5c
 8001626:	f000 f906 	bl	8001836 <memset>
 800162a:	4b0d      	ldr	r3, [pc, #52]	@ (8001660 <std+0x58>)
 800162c:	6224      	str	r4, [r4, #32]
 800162e:	6263      	str	r3, [r4, #36]	@ 0x24
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <std+0x5c>)
 8001632:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001634:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <std+0x60>)
 8001636:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <std+0x64>)
 800163a:	6323      	str	r3, [r4, #48]	@ 0x30
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <std+0x68>)
 800163e:	429c      	cmp	r4, r3
 8001640:	d006      	beq.n	8001650 <std+0x48>
 8001642:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001646:	4294      	cmp	r4, r2
 8001648:	d002      	beq.n	8001650 <std+0x48>
 800164a:	33d0      	adds	r3, #208	@ 0xd0
 800164c:	429c      	cmp	r4, r3
 800164e:	d105      	bne.n	800165c <std+0x54>
 8001650:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001658:	f000 b966 	b.w	8001928 <__retarget_lock_init_recursive>
 800165c:	bd10      	pop	{r4, pc}
 800165e:	bf00      	nop
 8001660:	080017b1 	.word	0x080017b1
 8001664:	080017d3 	.word	0x080017d3
 8001668:	0800180b 	.word	0x0800180b
 800166c:	0800182f 	.word	0x0800182f
 8001670:	20000090 	.word	0x20000090

08001674 <stdio_exit_handler>:
 8001674:	4a02      	ldr	r2, [pc, #8]	@ (8001680 <stdio_exit_handler+0xc>)
 8001676:	4903      	ldr	r1, [pc, #12]	@ (8001684 <stdio_exit_handler+0x10>)
 8001678:	4803      	ldr	r0, [pc, #12]	@ (8001688 <stdio_exit_handler+0x14>)
 800167a:	f000 b869 	b.w	8001750 <_fwalk_sglue>
 800167e:	bf00      	nop
 8001680:	2000000c 	.word	0x2000000c
 8001684:	08001591 	.word	0x08001591
 8001688:	2000001c 	.word	0x2000001c

0800168c <cleanup_stdio>:
 800168c:	6841      	ldr	r1, [r0, #4]
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <cleanup_stdio+0x34>)
 8001690:	b510      	push	{r4, lr}
 8001692:	4299      	cmp	r1, r3
 8001694:	4604      	mov	r4, r0
 8001696:	d001      	beq.n	800169c <cleanup_stdio+0x10>
 8001698:	f7ff ff7a 	bl	8001590 <_fflush_r>
 800169c:	68a1      	ldr	r1, [r4, #8]
 800169e:	4b09      	ldr	r3, [pc, #36]	@ (80016c4 <cleanup_stdio+0x38>)
 80016a0:	4299      	cmp	r1, r3
 80016a2:	d002      	beq.n	80016aa <cleanup_stdio+0x1e>
 80016a4:	4620      	mov	r0, r4
 80016a6:	f7ff ff73 	bl	8001590 <_fflush_r>
 80016aa:	68e1      	ldr	r1, [r4, #12]
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <cleanup_stdio+0x3c>)
 80016ae:	4299      	cmp	r1, r3
 80016b0:	d004      	beq.n	80016bc <cleanup_stdio+0x30>
 80016b2:	4620      	mov	r0, r4
 80016b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016b8:	f7ff bf6a 	b.w	8001590 <_fflush_r>
 80016bc:	bd10      	pop	{r4, pc}
 80016be:	bf00      	nop
 80016c0:	20000090 	.word	0x20000090
 80016c4:	200000f8 	.word	0x200000f8
 80016c8:	20000160 	.word	0x20000160

080016cc <global_stdio_init.part.0>:
 80016cc:	b510      	push	{r4, lr}
 80016ce:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <global_stdio_init.part.0+0x30>)
 80016d0:	4c0b      	ldr	r4, [pc, #44]	@ (8001700 <global_stdio_init.part.0+0x34>)
 80016d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001704 <global_stdio_init.part.0+0x38>)
 80016d4:	4620      	mov	r0, r4
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	2104      	movs	r1, #4
 80016da:	2200      	movs	r2, #0
 80016dc:	f7ff ff94 	bl	8001608 <std>
 80016e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80016e4:	2201      	movs	r2, #1
 80016e6:	2109      	movs	r1, #9
 80016e8:	f7ff ff8e 	bl	8001608 <std>
 80016ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80016f0:	2202      	movs	r2, #2
 80016f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016f6:	2112      	movs	r1, #18
 80016f8:	f7ff bf86 	b.w	8001608 <std>
 80016fc:	200001c8 	.word	0x200001c8
 8001700:	20000090 	.word	0x20000090
 8001704:	08001675 	.word	0x08001675

08001708 <__sfp_lock_acquire>:
 8001708:	4801      	ldr	r0, [pc, #4]	@ (8001710 <__sfp_lock_acquire+0x8>)
 800170a:	f000 b90e 	b.w	800192a <__retarget_lock_acquire_recursive>
 800170e:	bf00      	nop
 8001710:	200001d1 	.word	0x200001d1

08001714 <__sfp_lock_release>:
 8001714:	4801      	ldr	r0, [pc, #4]	@ (800171c <__sfp_lock_release+0x8>)
 8001716:	f000 b909 	b.w	800192c <__retarget_lock_release_recursive>
 800171a:	bf00      	nop
 800171c:	200001d1 	.word	0x200001d1

08001720 <__sinit>:
 8001720:	b510      	push	{r4, lr}
 8001722:	4604      	mov	r4, r0
 8001724:	f7ff fff0 	bl	8001708 <__sfp_lock_acquire>
 8001728:	6a23      	ldr	r3, [r4, #32]
 800172a:	b11b      	cbz	r3, 8001734 <__sinit+0x14>
 800172c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001730:	f7ff bff0 	b.w	8001714 <__sfp_lock_release>
 8001734:	4b04      	ldr	r3, [pc, #16]	@ (8001748 <__sinit+0x28>)
 8001736:	6223      	str	r3, [r4, #32]
 8001738:	4b04      	ldr	r3, [pc, #16]	@ (800174c <__sinit+0x2c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1f5      	bne.n	800172c <__sinit+0xc>
 8001740:	f7ff ffc4 	bl	80016cc <global_stdio_init.part.0>
 8001744:	e7f2      	b.n	800172c <__sinit+0xc>
 8001746:	bf00      	nop
 8001748:	0800168d 	.word	0x0800168d
 800174c:	200001c8 	.word	0x200001c8

08001750 <_fwalk_sglue>:
 8001750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001754:	4607      	mov	r7, r0
 8001756:	4688      	mov	r8, r1
 8001758:	4614      	mov	r4, r2
 800175a:	2600      	movs	r6, #0
 800175c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001760:	f1b9 0901 	subs.w	r9, r9, #1
 8001764:	d505      	bpl.n	8001772 <_fwalk_sglue+0x22>
 8001766:	6824      	ldr	r4, [r4, #0]
 8001768:	2c00      	cmp	r4, #0
 800176a:	d1f7      	bne.n	800175c <_fwalk_sglue+0xc>
 800176c:	4630      	mov	r0, r6
 800176e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001772:	89ab      	ldrh	r3, [r5, #12]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d907      	bls.n	8001788 <_fwalk_sglue+0x38>
 8001778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800177c:	3301      	adds	r3, #1
 800177e:	d003      	beq.n	8001788 <_fwalk_sglue+0x38>
 8001780:	4629      	mov	r1, r5
 8001782:	4638      	mov	r0, r7
 8001784:	47c0      	blx	r8
 8001786:	4306      	orrs	r6, r0
 8001788:	3568      	adds	r5, #104	@ 0x68
 800178a:	e7e9      	b.n	8001760 <_fwalk_sglue+0x10>

0800178c <iprintf>:
 800178c:	b40f      	push	{r0, r1, r2, r3}
 800178e:	b507      	push	{r0, r1, r2, lr}
 8001790:	4906      	ldr	r1, [pc, #24]	@ (80017ac <iprintf+0x20>)
 8001792:	ab04      	add	r3, sp, #16
 8001794:	6808      	ldr	r0, [r1, #0]
 8001796:	f853 2b04 	ldr.w	r2, [r3], #4
 800179a:	6881      	ldr	r1, [r0, #8]
 800179c:	9301      	str	r3, [sp, #4]
 800179e:	f000 f9e5 	bl	8001b6c <_vfiprintf_r>
 80017a2:	b003      	add	sp, #12
 80017a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80017a8:	b004      	add	sp, #16
 80017aa:	4770      	bx	lr
 80017ac:	20000018 	.word	0x20000018

080017b0 <__sread>:
 80017b0:	b510      	push	{r4, lr}
 80017b2:	460c      	mov	r4, r1
 80017b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80017b8:	f000 f868 	bl	800188c <_read_r>
 80017bc:	2800      	cmp	r0, #0
 80017be:	bfab      	itete	ge
 80017c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80017c2:	89a3      	ldrhlt	r3, [r4, #12]
 80017c4:	181b      	addge	r3, r3, r0
 80017c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80017ca:	bfac      	ite	ge
 80017cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80017ce:	81a3      	strhlt	r3, [r4, #12]
 80017d0:	bd10      	pop	{r4, pc}

080017d2 <__swrite>:
 80017d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017d6:	461f      	mov	r7, r3
 80017d8:	898b      	ldrh	r3, [r1, #12]
 80017da:	4605      	mov	r5, r0
 80017dc:	05db      	lsls	r3, r3, #23
 80017de:	460c      	mov	r4, r1
 80017e0:	4616      	mov	r6, r2
 80017e2:	d505      	bpl.n	80017f0 <__swrite+0x1e>
 80017e4:	2302      	movs	r3, #2
 80017e6:	2200      	movs	r2, #0
 80017e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80017ec:	f000 f83c 	bl	8001868 <_lseek_r>
 80017f0:	89a3      	ldrh	r3, [r4, #12]
 80017f2:	4632      	mov	r2, r6
 80017f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017f8:	81a3      	strh	r3, [r4, #12]
 80017fa:	4628      	mov	r0, r5
 80017fc:	463b      	mov	r3, r7
 80017fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001802:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001806:	f000 b853 	b.w	80018b0 <_write_r>

0800180a <__sseek>:
 800180a:	b510      	push	{r4, lr}
 800180c:	460c      	mov	r4, r1
 800180e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001812:	f000 f829 	bl	8001868 <_lseek_r>
 8001816:	1c43      	adds	r3, r0, #1
 8001818:	89a3      	ldrh	r3, [r4, #12]
 800181a:	bf15      	itete	ne
 800181c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800181e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001822:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001826:	81a3      	strheq	r3, [r4, #12]
 8001828:	bf18      	it	ne
 800182a:	81a3      	strhne	r3, [r4, #12]
 800182c:	bd10      	pop	{r4, pc}

0800182e <__sclose>:
 800182e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001832:	f000 b809 	b.w	8001848 <_close_r>

08001836 <memset>:
 8001836:	4603      	mov	r3, r0
 8001838:	4402      	add	r2, r0
 800183a:	4293      	cmp	r3, r2
 800183c:	d100      	bne.n	8001840 <memset+0xa>
 800183e:	4770      	bx	lr
 8001840:	f803 1b01 	strb.w	r1, [r3], #1
 8001844:	e7f9      	b.n	800183a <memset+0x4>
	...

08001848 <_close_r>:
 8001848:	b538      	push	{r3, r4, r5, lr}
 800184a:	2300      	movs	r3, #0
 800184c:	4d05      	ldr	r5, [pc, #20]	@ (8001864 <_close_r+0x1c>)
 800184e:	4604      	mov	r4, r0
 8001850:	4608      	mov	r0, r1
 8001852:	602b      	str	r3, [r5, #0]
 8001854:	f7fe fe8d 	bl	8000572 <_close>
 8001858:	1c43      	adds	r3, r0, #1
 800185a:	d102      	bne.n	8001862 <_close_r+0x1a>
 800185c:	682b      	ldr	r3, [r5, #0]
 800185e:	b103      	cbz	r3, 8001862 <_close_r+0x1a>
 8001860:	6023      	str	r3, [r4, #0]
 8001862:	bd38      	pop	{r3, r4, r5, pc}
 8001864:	200001cc 	.word	0x200001cc

08001868 <_lseek_r>:
 8001868:	b538      	push	{r3, r4, r5, lr}
 800186a:	4604      	mov	r4, r0
 800186c:	4608      	mov	r0, r1
 800186e:	4611      	mov	r1, r2
 8001870:	2200      	movs	r2, #0
 8001872:	4d05      	ldr	r5, [pc, #20]	@ (8001888 <_lseek_r+0x20>)
 8001874:	602a      	str	r2, [r5, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	f7fe fe9f 	bl	80005ba <_lseek>
 800187c:	1c43      	adds	r3, r0, #1
 800187e:	d102      	bne.n	8001886 <_lseek_r+0x1e>
 8001880:	682b      	ldr	r3, [r5, #0]
 8001882:	b103      	cbz	r3, 8001886 <_lseek_r+0x1e>
 8001884:	6023      	str	r3, [r4, #0]
 8001886:	bd38      	pop	{r3, r4, r5, pc}
 8001888:	200001cc 	.word	0x200001cc

0800188c <_read_r>:
 800188c:	b538      	push	{r3, r4, r5, lr}
 800188e:	4604      	mov	r4, r0
 8001890:	4608      	mov	r0, r1
 8001892:	4611      	mov	r1, r2
 8001894:	2200      	movs	r2, #0
 8001896:	4d05      	ldr	r5, [pc, #20]	@ (80018ac <_read_r+0x20>)
 8001898:	602a      	str	r2, [r5, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	f7fe fe30 	bl	8000500 <_read>
 80018a0:	1c43      	adds	r3, r0, #1
 80018a2:	d102      	bne.n	80018aa <_read_r+0x1e>
 80018a4:	682b      	ldr	r3, [r5, #0]
 80018a6:	b103      	cbz	r3, 80018aa <_read_r+0x1e>
 80018a8:	6023      	str	r3, [r4, #0]
 80018aa:	bd38      	pop	{r3, r4, r5, pc}
 80018ac:	200001cc 	.word	0x200001cc

080018b0 <_write_r>:
 80018b0:	b538      	push	{r3, r4, r5, lr}
 80018b2:	4604      	mov	r4, r0
 80018b4:	4608      	mov	r0, r1
 80018b6:	4611      	mov	r1, r2
 80018b8:	2200      	movs	r2, #0
 80018ba:	4d05      	ldr	r5, [pc, #20]	@ (80018d0 <_write_r+0x20>)
 80018bc:	602a      	str	r2, [r5, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	f7fe fe3b 	bl	800053a <_write>
 80018c4:	1c43      	adds	r3, r0, #1
 80018c6:	d102      	bne.n	80018ce <_write_r+0x1e>
 80018c8:	682b      	ldr	r3, [r5, #0]
 80018ca:	b103      	cbz	r3, 80018ce <_write_r+0x1e>
 80018cc:	6023      	str	r3, [r4, #0]
 80018ce:	bd38      	pop	{r3, r4, r5, pc}
 80018d0:	200001cc 	.word	0x200001cc

080018d4 <__errno>:
 80018d4:	4b01      	ldr	r3, [pc, #4]	@ (80018dc <__errno+0x8>)
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	20000018 	.word	0x20000018

080018e0 <__libc_init_array>:
 80018e0:	b570      	push	{r4, r5, r6, lr}
 80018e2:	2600      	movs	r6, #0
 80018e4:	4d0c      	ldr	r5, [pc, #48]	@ (8001918 <__libc_init_array+0x38>)
 80018e6:	4c0d      	ldr	r4, [pc, #52]	@ (800191c <__libc_init_array+0x3c>)
 80018e8:	1b64      	subs	r4, r4, r5
 80018ea:	10a4      	asrs	r4, r4, #2
 80018ec:	42a6      	cmp	r6, r4
 80018ee:	d109      	bne.n	8001904 <__libc_init_array+0x24>
 80018f0:	f000 fd1a 	bl	8002328 <_init>
 80018f4:	2600      	movs	r6, #0
 80018f6:	4d0a      	ldr	r5, [pc, #40]	@ (8001920 <__libc_init_array+0x40>)
 80018f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001924 <__libc_init_array+0x44>)
 80018fa:	1b64      	subs	r4, r4, r5
 80018fc:	10a4      	asrs	r4, r4, #2
 80018fe:	42a6      	cmp	r6, r4
 8001900:	d105      	bne.n	800190e <__libc_init_array+0x2e>
 8001902:	bd70      	pop	{r4, r5, r6, pc}
 8001904:	f855 3b04 	ldr.w	r3, [r5], #4
 8001908:	4798      	blx	r3
 800190a:	3601      	adds	r6, #1
 800190c:	e7ee      	b.n	80018ec <__libc_init_array+0xc>
 800190e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001912:	4798      	blx	r3
 8001914:	3601      	adds	r6, #1
 8001916:	e7f2      	b.n	80018fe <__libc_init_array+0x1e>
 8001918:	080023ac 	.word	0x080023ac
 800191c:	080023ac 	.word	0x080023ac
 8001920:	080023ac 	.word	0x080023ac
 8001924:	080023b0 	.word	0x080023b0

08001928 <__retarget_lock_init_recursive>:
 8001928:	4770      	bx	lr

0800192a <__retarget_lock_acquire_recursive>:
 800192a:	4770      	bx	lr

0800192c <__retarget_lock_release_recursive>:
 800192c:	4770      	bx	lr
	...

08001930 <_free_r>:
 8001930:	b538      	push	{r3, r4, r5, lr}
 8001932:	4605      	mov	r5, r0
 8001934:	2900      	cmp	r1, #0
 8001936:	d040      	beq.n	80019ba <_free_r+0x8a>
 8001938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800193c:	1f0c      	subs	r4, r1, #4
 800193e:	2b00      	cmp	r3, #0
 8001940:	bfb8      	it	lt
 8001942:	18e4      	addlt	r4, r4, r3
 8001944:	f000 f8de 	bl	8001b04 <__malloc_lock>
 8001948:	4a1c      	ldr	r2, [pc, #112]	@ (80019bc <_free_r+0x8c>)
 800194a:	6813      	ldr	r3, [r2, #0]
 800194c:	b933      	cbnz	r3, 800195c <_free_r+0x2c>
 800194e:	6063      	str	r3, [r4, #4]
 8001950:	6014      	str	r4, [r2, #0]
 8001952:	4628      	mov	r0, r5
 8001954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001958:	f000 b8da 	b.w	8001b10 <__malloc_unlock>
 800195c:	42a3      	cmp	r3, r4
 800195e:	d908      	bls.n	8001972 <_free_r+0x42>
 8001960:	6820      	ldr	r0, [r4, #0]
 8001962:	1821      	adds	r1, r4, r0
 8001964:	428b      	cmp	r3, r1
 8001966:	bf01      	itttt	eq
 8001968:	6819      	ldreq	r1, [r3, #0]
 800196a:	685b      	ldreq	r3, [r3, #4]
 800196c:	1809      	addeq	r1, r1, r0
 800196e:	6021      	streq	r1, [r4, #0]
 8001970:	e7ed      	b.n	800194e <_free_r+0x1e>
 8001972:	461a      	mov	r2, r3
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	b10b      	cbz	r3, 800197c <_free_r+0x4c>
 8001978:	42a3      	cmp	r3, r4
 800197a:	d9fa      	bls.n	8001972 <_free_r+0x42>
 800197c:	6811      	ldr	r1, [r2, #0]
 800197e:	1850      	adds	r0, r2, r1
 8001980:	42a0      	cmp	r0, r4
 8001982:	d10b      	bne.n	800199c <_free_r+0x6c>
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	4401      	add	r1, r0
 8001988:	1850      	adds	r0, r2, r1
 800198a:	4283      	cmp	r3, r0
 800198c:	6011      	str	r1, [r2, #0]
 800198e:	d1e0      	bne.n	8001952 <_free_r+0x22>
 8001990:	6818      	ldr	r0, [r3, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	4408      	add	r0, r1
 8001996:	6010      	str	r0, [r2, #0]
 8001998:	6053      	str	r3, [r2, #4]
 800199a:	e7da      	b.n	8001952 <_free_r+0x22>
 800199c:	d902      	bls.n	80019a4 <_free_r+0x74>
 800199e:	230c      	movs	r3, #12
 80019a0:	602b      	str	r3, [r5, #0]
 80019a2:	e7d6      	b.n	8001952 <_free_r+0x22>
 80019a4:	6820      	ldr	r0, [r4, #0]
 80019a6:	1821      	adds	r1, r4, r0
 80019a8:	428b      	cmp	r3, r1
 80019aa:	bf01      	itttt	eq
 80019ac:	6819      	ldreq	r1, [r3, #0]
 80019ae:	685b      	ldreq	r3, [r3, #4]
 80019b0:	1809      	addeq	r1, r1, r0
 80019b2:	6021      	streq	r1, [r4, #0]
 80019b4:	6063      	str	r3, [r4, #4]
 80019b6:	6054      	str	r4, [r2, #4]
 80019b8:	e7cb      	b.n	8001952 <_free_r+0x22>
 80019ba:	bd38      	pop	{r3, r4, r5, pc}
 80019bc:	200001d8 	.word	0x200001d8

080019c0 <sbrk_aligned>:
 80019c0:	b570      	push	{r4, r5, r6, lr}
 80019c2:	4e0f      	ldr	r6, [pc, #60]	@ (8001a00 <sbrk_aligned+0x40>)
 80019c4:	460c      	mov	r4, r1
 80019c6:	6831      	ldr	r1, [r6, #0]
 80019c8:	4605      	mov	r5, r0
 80019ca:	b911      	cbnz	r1, 80019d2 <sbrk_aligned+0x12>
 80019cc:	f000 fc0a 	bl	80021e4 <_sbrk_r>
 80019d0:	6030      	str	r0, [r6, #0]
 80019d2:	4621      	mov	r1, r4
 80019d4:	4628      	mov	r0, r5
 80019d6:	f000 fc05 	bl	80021e4 <_sbrk_r>
 80019da:	1c43      	adds	r3, r0, #1
 80019dc:	d103      	bne.n	80019e6 <sbrk_aligned+0x26>
 80019de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80019e2:	4620      	mov	r0, r4
 80019e4:	bd70      	pop	{r4, r5, r6, pc}
 80019e6:	1cc4      	adds	r4, r0, #3
 80019e8:	f024 0403 	bic.w	r4, r4, #3
 80019ec:	42a0      	cmp	r0, r4
 80019ee:	d0f8      	beq.n	80019e2 <sbrk_aligned+0x22>
 80019f0:	1a21      	subs	r1, r4, r0
 80019f2:	4628      	mov	r0, r5
 80019f4:	f000 fbf6 	bl	80021e4 <_sbrk_r>
 80019f8:	3001      	adds	r0, #1
 80019fa:	d1f2      	bne.n	80019e2 <sbrk_aligned+0x22>
 80019fc:	e7ef      	b.n	80019de <sbrk_aligned+0x1e>
 80019fe:	bf00      	nop
 8001a00:	200001d4 	.word	0x200001d4

08001a04 <_malloc_r>:
 8001a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a08:	1ccd      	adds	r5, r1, #3
 8001a0a:	f025 0503 	bic.w	r5, r5, #3
 8001a0e:	3508      	adds	r5, #8
 8001a10:	2d0c      	cmp	r5, #12
 8001a12:	bf38      	it	cc
 8001a14:	250c      	movcc	r5, #12
 8001a16:	2d00      	cmp	r5, #0
 8001a18:	4606      	mov	r6, r0
 8001a1a:	db01      	blt.n	8001a20 <_malloc_r+0x1c>
 8001a1c:	42a9      	cmp	r1, r5
 8001a1e:	d904      	bls.n	8001a2a <_malloc_r+0x26>
 8001a20:	230c      	movs	r3, #12
 8001a22:	6033      	str	r3, [r6, #0]
 8001a24:	2000      	movs	r0, #0
 8001a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001b00 <_malloc_r+0xfc>
 8001a2e:	f000 f869 	bl	8001b04 <__malloc_lock>
 8001a32:	f8d8 3000 	ldr.w	r3, [r8]
 8001a36:	461c      	mov	r4, r3
 8001a38:	bb44      	cbnz	r4, 8001a8c <_malloc_r+0x88>
 8001a3a:	4629      	mov	r1, r5
 8001a3c:	4630      	mov	r0, r6
 8001a3e:	f7ff ffbf 	bl	80019c0 <sbrk_aligned>
 8001a42:	1c43      	adds	r3, r0, #1
 8001a44:	4604      	mov	r4, r0
 8001a46:	d158      	bne.n	8001afa <_malloc_r+0xf6>
 8001a48:	f8d8 4000 	ldr.w	r4, [r8]
 8001a4c:	4627      	mov	r7, r4
 8001a4e:	2f00      	cmp	r7, #0
 8001a50:	d143      	bne.n	8001ada <_malloc_r+0xd6>
 8001a52:	2c00      	cmp	r4, #0
 8001a54:	d04b      	beq.n	8001aee <_malloc_r+0xea>
 8001a56:	6823      	ldr	r3, [r4, #0]
 8001a58:	4639      	mov	r1, r7
 8001a5a:	4630      	mov	r0, r6
 8001a5c:	eb04 0903 	add.w	r9, r4, r3
 8001a60:	f000 fbc0 	bl	80021e4 <_sbrk_r>
 8001a64:	4581      	cmp	r9, r0
 8001a66:	d142      	bne.n	8001aee <_malloc_r+0xea>
 8001a68:	6821      	ldr	r1, [r4, #0]
 8001a6a:	4630      	mov	r0, r6
 8001a6c:	1a6d      	subs	r5, r5, r1
 8001a6e:	4629      	mov	r1, r5
 8001a70:	f7ff ffa6 	bl	80019c0 <sbrk_aligned>
 8001a74:	3001      	adds	r0, #1
 8001a76:	d03a      	beq.n	8001aee <_malloc_r+0xea>
 8001a78:	6823      	ldr	r3, [r4, #0]
 8001a7a:	442b      	add	r3, r5
 8001a7c:	6023      	str	r3, [r4, #0]
 8001a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	bb62      	cbnz	r2, 8001ae0 <_malloc_r+0xdc>
 8001a86:	f8c8 7000 	str.w	r7, [r8]
 8001a8a:	e00f      	b.n	8001aac <_malloc_r+0xa8>
 8001a8c:	6822      	ldr	r2, [r4, #0]
 8001a8e:	1b52      	subs	r2, r2, r5
 8001a90:	d420      	bmi.n	8001ad4 <_malloc_r+0xd0>
 8001a92:	2a0b      	cmp	r2, #11
 8001a94:	d917      	bls.n	8001ac6 <_malloc_r+0xc2>
 8001a96:	1961      	adds	r1, r4, r5
 8001a98:	42a3      	cmp	r3, r4
 8001a9a:	6025      	str	r5, [r4, #0]
 8001a9c:	bf18      	it	ne
 8001a9e:	6059      	strne	r1, [r3, #4]
 8001aa0:	6863      	ldr	r3, [r4, #4]
 8001aa2:	bf08      	it	eq
 8001aa4:	f8c8 1000 	streq.w	r1, [r8]
 8001aa8:	5162      	str	r2, [r4, r5]
 8001aaa:	604b      	str	r3, [r1, #4]
 8001aac:	4630      	mov	r0, r6
 8001aae:	f000 f82f 	bl	8001b10 <__malloc_unlock>
 8001ab2:	f104 000b 	add.w	r0, r4, #11
 8001ab6:	1d23      	adds	r3, r4, #4
 8001ab8:	f020 0007 	bic.w	r0, r0, #7
 8001abc:	1ac2      	subs	r2, r0, r3
 8001abe:	bf1c      	itt	ne
 8001ac0:	1a1b      	subne	r3, r3, r0
 8001ac2:	50a3      	strne	r3, [r4, r2]
 8001ac4:	e7af      	b.n	8001a26 <_malloc_r+0x22>
 8001ac6:	6862      	ldr	r2, [r4, #4]
 8001ac8:	42a3      	cmp	r3, r4
 8001aca:	bf0c      	ite	eq
 8001acc:	f8c8 2000 	streq.w	r2, [r8]
 8001ad0:	605a      	strne	r2, [r3, #4]
 8001ad2:	e7eb      	b.n	8001aac <_malloc_r+0xa8>
 8001ad4:	4623      	mov	r3, r4
 8001ad6:	6864      	ldr	r4, [r4, #4]
 8001ad8:	e7ae      	b.n	8001a38 <_malloc_r+0x34>
 8001ada:	463c      	mov	r4, r7
 8001adc:	687f      	ldr	r7, [r7, #4]
 8001ade:	e7b6      	b.n	8001a4e <_malloc_r+0x4a>
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	42a3      	cmp	r3, r4
 8001ae6:	d1fb      	bne.n	8001ae0 <_malloc_r+0xdc>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	6053      	str	r3, [r2, #4]
 8001aec:	e7de      	b.n	8001aac <_malloc_r+0xa8>
 8001aee:	230c      	movs	r3, #12
 8001af0:	4630      	mov	r0, r6
 8001af2:	6033      	str	r3, [r6, #0]
 8001af4:	f000 f80c 	bl	8001b10 <__malloc_unlock>
 8001af8:	e794      	b.n	8001a24 <_malloc_r+0x20>
 8001afa:	6005      	str	r5, [r0, #0]
 8001afc:	e7d6      	b.n	8001aac <_malloc_r+0xa8>
 8001afe:	bf00      	nop
 8001b00:	200001d8 	.word	0x200001d8

08001b04 <__malloc_lock>:
 8001b04:	4801      	ldr	r0, [pc, #4]	@ (8001b0c <__malloc_lock+0x8>)
 8001b06:	f7ff bf10 	b.w	800192a <__retarget_lock_acquire_recursive>
 8001b0a:	bf00      	nop
 8001b0c:	200001d0 	.word	0x200001d0

08001b10 <__malloc_unlock>:
 8001b10:	4801      	ldr	r0, [pc, #4]	@ (8001b18 <__malloc_unlock+0x8>)
 8001b12:	f7ff bf0b 	b.w	800192c <__retarget_lock_release_recursive>
 8001b16:	bf00      	nop
 8001b18:	200001d0 	.word	0x200001d0

08001b1c <__sfputc_r>:
 8001b1c:	6893      	ldr	r3, [r2, #8]
 8001b1e:	b410      	push	{r4}
 8001b20:	3b01      	subs	r3, #1
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	6093      	str	r3, [r2, #8]
 8001b26:	da07      	bge.n	8001b38 <__sfputc_r+0x1c>
 8001b28:	6994      	ldr	r4, [r2, #24]
 8001b2a:	42a3      	cmp	r3, r4
 8001b2c:	db01      	blt.n	8001b32 <__sfputc_r+0x16>
 8001b2e:	290a      	cmp	r1, #10
 8001b30:	d102      	bne.n	8001b38 <__sfputc_r+0x1c>
 8001b32:	bc10      	pop	{r4}
 8001b34:	f000 bac2 	b.w	80020bc <__swbuf_r>
 8001b38:	6813      	ldr	r3, [r2, #0]
 8001b3a:	1c58      	adds	r0, r3, #1
 8001b3c:	6010      	str	r0, [r2, #0]
 8001b3e:	7019      	strb	r1, [r3, #0]
 8001b40:	4608      	mov	r0, r1
 8001b42:	bc10      	pop	{r4}
 8001b44:	4770      	bx	lr

08001b46 <__sfputs_r>:
 8001b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b48:	4606      	mov	r6, r0
 8001b4a:	460f      	mov	r7, r1
 8001b4c:	4614      	mov	r4, r2
 8001b4e:	18d5      	adds	r5, r2, r3
 8001b50:	42ac      	cmp	r4, r5
 8001b52:	d101      	bne.n	8001b58 <__sfputs_r+0x12>
 8001b54:	2000      	movs	r0, #0
 8001b56:	e007      	b.n	8001b68 <__sfputs_r+0x22>
 8001b58:	463a      	mov	r2, r7
 8001b5a:	4630      	mov	r0, r6
 8001b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b60:	f7ff ffdc 	bl	8001b1c <__sfputc_r>
 8001b64:	1c43      	adds	r3, r0, #1
 8001b66:	d1f3      	bne.n	8001b50 <__sfputs_r+0xa>
 8001b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001b6c <_vfiprintf_r>:
 8001b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b70:	460d      	mov	r5, r1
 8001b72:	4614      	mov	r4, r2
 8001b74:	4698      	mov	r8, r3
 8001b76:	4606      	mov	r6, r0
 8001b78:	b09d      	sub	sp, #116	@ 0x74
 8001b7a:	b118      	cbz	r0, 8001b84 <_vfiprintf_r+0x18>
 8001b7c:	6a03      	ldr	r3, [r0, #32]
 8001b7e:	b90b      	cbnz	r3, 8001b84 <_vfiprintf_r+0x18>
 8001b80:	f7ff fdce 	bl	8001720 <__sinit>
 8001b84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001b86:	07d9      	lsls	r1, r3, #31
 8001b88:	d405      	bmi.n	8001b96 <_vfiprintf_r+0x2a>
 8001b8a:	89ab      	ldrh	r3, [r5, #12]
 8001b8c:	059a      	lsls	r2, r3, #22
 8001b8e:	d402      	bmi.n	8001b96 <_vfiprintf_r+0x2a>
 8001b90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001b92:	f7ff feca 	bl	800192a <__retarget_lock_acquire_recursive>
 8001b96:	89ab      	ldrh	r3, [r5, #12]
 8001b98:	071b      	lsls	r3, r3, #28
 8001b9a:	d501      	bpl.n	8001ba0 <_vfiprintf_r+0x34>
 8001b9c:	692b      	ldr	r3, [r5, #16]
 8001b9e:	b99b      	cbnz	r3, 8001bc8 <_vfiprintf_r+0x5c>
 8001ba0:	4629      	mov	r1, r5
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f000 fac8 	bl	8002138 <__swsetup_r>
 8001ba8:	b170      	cbz	r0, 8001bc8 <_vfiprintf_r+0x5c>
 8001baa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001bac:	07dc      	lsls	r4, r3, #31
 8001bae:	d504      	bpl.n	8001bba <_vfiprintf_r+0x4e>
 8001bb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bb4:	b01d      	add	sp, #116	@ 0x74
 8001bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bba:	89ab      	ldrh	r3, [r5, #12]
 8001bbc:	0598      	lsls	r0, r3, #22
 8001bbe:	d4f7      	bmi.n	8001bb0 <_vfiprintf_r+0x44>
 8001bc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001bc2:	f7ff feb3 	bl	800192c <__retarget_lock_release_recursive>
 8001bc6:	e7f3      	b.n	8001bb0 <_vfiprintf_r+0x44>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	9309      	str	r3, [sp, #36]	@ 0x24
 8001bcc:	2320      	movs	r3, #32
 8001bce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001bd2:	2330      	movs	r3, #48	@ 0x30
 8001bd4:	f04f 0901 	mov.w	r9, #1
 8001bd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8001bdc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8001d88 <_vfiprintf_r+0x21c>
 8001be0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001be4:	4623      	mov	r3, r4
 8001be6:	469a      	mov	sl, r3
 8001be8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001bec:	b10a      	cbz	r2, 8001bf2 <_vfiprintf_r+0x86>
 8001bee:	2a25      	cmp	r2, #37	@ 0x25
 8001bf0:	d1f9      	bne.n	8001be6 <_vfiprintf_r+0x7a>
 8001bf2:	ebba 0b04 	subs.w	fp, sl, r4
 8001bf6:	d00b      	beq.n	8001c10 <_vfiprintf_r+0xa4>
 8001bf8:	465b      	mov	r3, fp
 8001bfa:	4622      	mov	r2, r4
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	4630      	mov	r0, r6
 8001c00:	f7ff ffa1 	bl	8001b46 <__sfputs_r>
 8001c04:	3001      	adds	r0, #1
 8001c06:	f000 80a7 	beq.w	8001d58 <_vfiprintf_r+0x1ec>
 8001c0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001c0c:	445a      	add	r2, fp
 8001c0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8001c10:	f89a 3000 	ldrb.w	r3, [sl]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f000 809f 	beq.w	8001d58 <_vfiprintf_r+0x1ec>
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c24:	f10a 0a01 	add.w	sl, sl, #1
 8001c28:	9304      	str	r3, [sp, #16]
 8001c2a:	9307      	str	r3, [sp, #28]
 8001c2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001c30:	931a      	str	r3, [sp, #104]	@ 0x68
 8001c32:	4654      	mov	r4, sl
 8001c34:	2205      	movs	r2, #5
 8001c36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c3a:	4853      	ldr	r0, [pc, #332]	@ (8001d88 <_vfiprintf_r+0x21c>)
 8001c3c:	f000 fae2 	bl	8002204 <memchr>
 8001c40:	9a04      	ldr	r2, [sp, #16]
 8001c42:	b9d8      	cbnz	r0, 8001c7c <_vfiprintf_r+0x110>
 8001c44:	06d1      	lsls	r1, r2, #27
 8001c46:	bf44      	itt	mi
 8001c48:	2320      	movmi	r3, #32
 8001c4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001c4e:	0713      	lsls	r3, r2, #28
 8001c50:	bf44      	itt	mi
 8001c52:	232b      	movmi	r3, #43	@ 0x2b
 8001c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001c58:	f89a 3000 	ldrb.w	r3, [sl]
 8001c5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c5e:	d015      	beq.n	8001c8c <_vfiprintf_r+0x120>
 8001c60:	4654      	mov	r4, sl
 8001c62:	2000      	movs	r0, #0
 8001c64:	f04f 0c0a 	mov.w	ip, #10
 8001c68:	9a07      	ldr	r2, [sp, #28]
 8001c6a:	4621      	mov	r1, r4
 8001c6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001c70:	3b30      	subs	r3, #48	@ 0x30
 8001c72:	2b09      	cmp	r3, #9
 8001c74:	d94b      	bls.n	8001d0e <_vfiprintf_r+0x1a2>
 8001c76:	b1b0      	cbz	r0, 8001ca6 <_vfiprintf_r+0x13a>
 8001c78:	9207      	str	r2, [sp, #28]
 8001c7a:	e014      	b.n	8001ca6 <_vfiprintf_r+0x13a>
 8001c7c:	eba0 0308 	sub.w	r3, r0, r8
 8001c80:	fa09 f303 	lsl.w	r3, r9, r3
 8001c84:	4313      	orrs	r3, r2
 8001c86:	46a2      	mov	sl, r4
 8001c88:	9304      	str	r3, [sp, #16]
 8001c8a:	e7d2      	b.n	8001c32 <_vfiprintf_r+0xc6>
 8001c8c:	9b03      	ldr	r3, [sp, #12]
 8001c8e:	1d19      	adds	r1, r3, #4
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	9103      	str	r1, [sp, #12]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	bfbb      	ittet	lt
 8001c98:	425b      	neglt	r3, r3
 8001c9a:	f042 0202 	orrlt.w	r2, r2, #2
 8001c9e:	9307      	strge	r3, [sp, #28]
 8001ca0:	9307      	strlt	r3, [sp, #28]
 8001ca2:	bfb8      	it	lt
 8001ca4:	9204      	strlt	r2, [sp, #16]
 8001ca6:	7823      	ldrb	r3, [r4, #0]
 8001ca8:	2b2e      	cmp	r3, #46	@ 0x2e
 8001caa:	d10a      	bne.n	8001cc2 <_vfiprintf_r+0x156>
 8001cac:	7863      	ldrb	r3, [r4, #1]
 8001cae:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cb0:	d132      	bne.n	8001d18 <_vfiprintf_r+0x1ac>
 8001cb2:	9b03      	ldr	r3, [sp, #12]
 8001cb4:	3402      	adds	r4, #2
 8001cb6:	1d1a      	adds	r2, r3, #4
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	9203      	str	r2, [sp, #12]
 8001cbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001cc0:	9305      	str	r3, [sp, #20]
 8001cc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8001d8c <_vfiprintf_r+0x220>
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	4650      	mov	r0, sl
 8001cca:	7821      	ldrb	r1, [r4, #0]
 8001ccc:	f000 fa9a 	bl	8002204 <memchr>
 8001cd0:	b138      	cbz	r0, 8001ce2 <_vfiprintf_r+0x176>
 8001cd2:	2240      	movs	r2, #64	@ 0x40
 8001cd4:	9b04      	ldr	r3, [sp, #16]
 8001cd6:	eba0 000a 	sub.w	r0, r0, sl
 8001cda:	4082      	lsls	r2, r0
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	3401      	adds	r4, #1
 8001ce0:	9304      	str	r3, [sp, #16]
 8001ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ce6:	2206      	movs	r2, #6
 8001ce8:	4829      	ldr	r0, [pc, #164]	@ (8001d90 <_vfiprintf_r+0x224>)
 8001cea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001cee:	f000 fa89 	bl	8002204 <memchr>
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d03f      	beq.n	8001d76 <_vfiprintf_r+0x20a>
 8001cf6:	4b27      	ldr	r3, [pc, #156]	@ (8001d94 <_vfiprintf_r+0x228>)
 8001cf8:	bb1b      	cbnz	r3, 8001d42 <_vfiprintf_r+0x1d6>
 8001cfa:	9b03      	ldr	r3, [sp, #12]
 8001cfc:	3307      	adds	r3, #7
 8001cfe:	f023 0307 	bic.w	r3, r3, #7
 8001d02:	3308      	adds	r3, #8
 8001d04:	9303      	str	r3, [sp, #12]
 8001d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001d08:	443b      	add	r3, r7
 8001d0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d0c:	e76a      	b.n	8001be4 <_vfiprintf_r+0x78>
 8001d0e:	460c      	mov	r4, r1
 8001d10:	2001      	movs	r0, #1
 8001d12:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d16:	e7a8      	b.n	8001c6a <_vfiprintf_r+0xfe>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f04f 0c0a 	mov.w	ip, #10
 8001d1e:	4619      	mov	r1, r3
 8001d20:	3401      	adds	r4, #1
 8001d22:	9305      	str	r3, [sp, #20]
 8001d24:	4620      	mov	r0, r4
 8001d26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d2a:	3a30      	subs	r2, #48	@ 0x30
 8001d2c:	2a09      	cmp	r2, #9
 8001d2e:	d903      	bls.n	8001d38 <_vfiprintf_r+0x1cc>
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0c6      	beq.n	8001cc2 <_vfiprintf_r+0x156>
 8001d34:	9105      	str	r1, [sp, #20]
 8001d36:	e7c4      	b.n	8001cc2 <_vfiprintf_r+0x156>
 8001d38:	4604      	mov	r4, r0
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8001d40:	e7f0      	b.n	8001d24 <_vfiprintf_r+0x1b8>
 8001d42:	ab03      	add	r3, sp, #12
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	462a      	mov	r2, r5
 8001d48:	4630      	mov	r0, r6
 8001d4a:	4b13      	ldr	r3, [pc, #76]	@ (8001d98 <_vfiprintf_r+0x22c>)
 8001d4c:	a904      	add	r1, sp, #16
 8001d4e:	f3af 8000 	nop.w
 8001d52:	4607      	mov	r7, r0
 8001d54:	1c78      	adds	r0, r7, #1
 8001d56:	d1d6      	bne.n	8001d06 <_vfiprintf_r+0x19a>
 8001d58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001d5a:	07d9      	lsls	r1, r3, #31
 8001d5c:	d405      	bmi.n	8001d6a <_vfiprintf_r+0x1fe>
 8001d5e:	89ab      	ldrh	r3, [r5, #12]
 8001d60:	059a      	lsls	r2, r3, #22
 8001d62:	d402      	bmi.n	8001d6a <_vfiprintf_r+0x1fe>
 8001d64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001d66:	f7ff fde1 	bl	800192c <__retarget_lock_release_recursive>
 8001d6a:	89ab      	ldrh	r3, [r5, #12]
 8001d6c:	065b      	lsls	r3, r3, #25
 8001d6e:	f53f af1f 	bmi.w	8001bb0 <_vfiprintf_r+0x44>
 8001d72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001d74:	e71e      	b.n	8001bb4 <_vfiprintf_r+0x48>
 8001d76:	ab03      	add	r3, sp, #12
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	462a      	mov	r2, r5
 8001d7c:	4630      	mov	r0, r6
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <_vfiprintf_r+0x22c>)
 8001d80:	a904      	add	r1, sp, #16
 8001d82:	f000 f87d 	bl	8001e80 <_printf_i>
 8001d86:	e7e4      	b.n	8001d52 <_vfiprintf_r+0x1e6>
 8001d88:	08002376 	.word	0x08002376
 8001d8c:	0800237c 	.word	0x0800237c
 8001d90:	08002380 	.word	0x08002380
 8001d94:	00000000 	.word	0x00000000
 8001d98:	08001b47 	.word	0x08001b47

08001d9c <_printf_common>:
 8001d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001da0:	4616      	mov	r6, r2
 8001da2:	4698      	mov	r8, r3
 8001da4:	688a      	ldr	r2, [r1, #8]
 8001da6:	690b      	ldr	r3, [r1, #16]
 8001da8:	4607      	mov	r7, r0
 8001daa:	4293      	cmp	r3, r2
 8001dac:	bfb8      	it	lt
 8001dae:	4613      	movlt	r3, r2
 8001db0:	6033      	str	r3, [r6, #0]
 8001db2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001db6:	460c      	mov	r4, r1
 8001db8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001dbc:	b10a      	cbz	r2, 8001dc2 <_printf_common+0x26>
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	6033      	str	r3, [r6, #0]
 8001dc2:	6823      	ldr	r3, [r4, #0]
 8001dc4:	0699      	lsls	r1, r3, #26
 8001dc6:	bf42      	ittt	mi
 8001dc8:	6833      	ldrmi	r3, [r6, #0]
 8001dca:	3302      	addmi	r3, #2
 8001dcc:	6033      	strmi	r3, [r6, #0]
 8001dce:	6825      	ldr	r5, [r4, #0]
 8001dd0:	f015 0506 	ands.w	r5, r5, #6
 8001dd4:	d106      	bne.n	8001de4 <_printf_common+0x48>
 8001dd6:	f104 0a19 	add.w	sl, r4, #25
 8001dda:	68e3      	ldr	r3, [r4, #12]
 8001ddc:	6832      	ldr	r2, [r6, #0]
 8001dde:	1a9b      	subs	r3, r3, r2
 8001de0:	42ab      	cmp	r3, r5
 8001de2:	dc2b      	bgt.n	8001e3c <_printf_common+0xa0>
 8001de4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001de8:	6822      	ldr	r2, [r4, #0]
 8001dea:	3b00      	subs	r3, #0
 8001dec:	bf18      	it	ne
 8001dee:	2301      	movne	r3, #1
 8001df0:	0692      	lsls	r2, r2, #26
 8001df2:	d430      	bmi.n	8001e56 <_printf_common+0xba>
 8001df4:	4641      	mov	r1, r8
 8001df6:	4638      	mov	r0, r7
 8001df8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001dfc:	47c8      	blx	r9
 8001dfe:	3001      	adds	r0, #1
 8001e00:	d023      	beq.n	8001e4a <_printf_common+0xae>
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	6922      	ldr	r2, [r4, #16]
 8001e06:	f003 0306 	and.w	r3, r3, #6
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf14      	ite	ne
 8001e0e:	2500      	movne	r5, #0
 8001e10:	6833      	ldreq	r3, [r6, #0]
 8001e12:	f04f 0600 	mov.w	r6, #0
 8001e16:	bf08      	it	eq
 8001e18:	68e5      	ldreq	r5, [r4, #12]
 8001e1a:	f104 041a 	add.w	r4, r4, #26
 8001e1e:	bf08      	it	eq
 8001e20:	1aed      	subeq	r5, r5, r3
 8001e22:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001e26:	bf08      	it	eq
 8001e28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	bfc4      	itt	gt
 8001e30:	1a9b      	subgt	r3, r3, r2
 8001e32:	18ed      	addgt	r5, r5, r3
 8001e34:	42b5      	cmp	r5, r6
 8001e36:	d11a      	bne.n	8001e6e <_printf_common+0xd2>
 8001e38:	2000      	movs	r0, #0
 8001e3a:	e008      	b.n	8001e4e <_printf_common+0xb2>
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	4652      	mov	r2, sl
 8001e40:	4641      	mov	r1, r8
 8001e42:	4638      	mov	r0, r7
 8001e44:	47c8      	blx	r9
 8001e46:	3001      	adds	r0, #1
 8001e48:	d103      	bne.n	8001e52 <_printf_common+0xb6>
 8001e4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e52:	3501      	adds	r5, #1
 8001e54:	e7c1      	b.n	8001dda <_printf_common+0x3e>
 8001e56:	2030      	movs	r0, #48	@ 0x30
 8001e58:	18e1      	adds	r1, r4, r3
 8001e5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001e64:	4422      	add	r2, r4
 8001e66:	3302      	adds	r3, #2
 8001e68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001e6c:	e7c2      	b.n	8001df4 <_printf_common+0x58>
 8001e6e:	2301      	movs	r3, #1
 8001e70:	4622      	mov	r2, r4
 8001e72:	4641      	mov	r1, r8
 8001e74:	4638      	mov	r0, r7
 8001e76:	47c8      	blx	r9
 8001e78:	3001      	adds	r0, #1
 8001e7a:	d0e6      	beq.n	8001e4a <_printf_common+0xae>
 8001e7c:	3601      	adds	r6, #1
 8001e7e:	e7d9      	b.n	8001e34 <_printf_common+0x98>

08001e80 <_printf_i>:
 8001e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e84:	7e0f      	ldrb	r7, [r1, #24]
 8001e86:	4691      	mov	r9, r2
 8001e88:	2f78      	cmp	r7, #120	@ 0x78
 8001e8a:	4680      	mov	r8, r0
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	469a      	mov	sl, r3
 8001e90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001e92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001e96:	d807      	bhi.n	8001ea8 <_printf_i+0x28>
 8001e98:	2f62      	cmp	r7, #98	@ 0x62
 8001e9a:	d80a      	bhi.n	8001eb2 <_printf_i+0x32>
 8001e9c:	2f00      	cmp	r7, #0
 8001e9e:	f000 80d1 	beq.w	8002044 <_printf_i+0x1c4>
 8001ea2:	2f58      	cmp	r7, #88	@ 0x58
 8001ea4:	f000 80b8 	beq.w	8002018 <_printf_i+0x198>
 8001ea8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001eac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001eb0:	e03a      	b.n	8001f28 <_printf_i+0xa8>
 8001eb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001eb6:	2b15      	cmp	r3, #21
 8001eb8:	d8f6      	bhi.n	8001ea8 <_printf_i+0x28>
 8001eba:	a101      	add	r1, pc, #4	@ (adr r1, 8001ec0 <_printf_i+0x40>)
 8001ebc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001ec0:	08001f19 	.word	0x08001f19
 8001ec4:	08001f2d 	.word	0x08001f2d
 8001ec8:	08001ea9 	.word	0x08001ea9
 8001ecc:	08001ea9 	.word	0x08001ea9
 8001ed0:	08001ea9 	.word	0x08001ea9
 8001ed4:	08001ea9 	.word	0x08001ea9
 8001ed8:	08001f2d 	.word	0x08001f2d
 8001edc:	08001ea9 	.word	0x08001ea9
 8001ee0:	08001ea9 	.word	0x08001ea9
 8001ee4:	08001ea9 	.word	0x08001ea9
 8001ee8:	08001ea9 	.word	0x08001ea9
 8001eec:	0800202b 	.word	0x0800202b
 8001ef0:	08001f57 	.word	0x08001f57
 8001ef4:	08001fe5 	.word	0x08001fe5
 8001ef8:	08001ea9 	.word	0x08001ea9
 8001efc:	08001ea9 	.word	0x08001ea9
 8001f00:	0800204d 	.word	0x0800204d
 8001f04:	08001ea9 	.word	0x08001ea9
 8001f08:	08001f57 	.word	0x08001f57
 8001f0c:	08001ea9 	.word	0x08001ea9
 8001f10:	08001ea9 	.word	0x08001ea9
 8001f14:	08001fed 	.word	0x08001fed
 8001f18:	6833      	ldr	r3, [r6, #0]
 8001f1a:	1d1a      	adds	r2, r3, #4
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6032      	str	r2, [r6, #0]
 8001f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e09c      	b.n	8002066 <_printf_i+0x1e6>
 8001f2c:	6833      	ldr	r3, [r6, #0]
 8001f2e:	6820      	ldr	r0, [r4, #0]
 8001f30:	1d19      	adds	r1, r3, #4
 8001f32:	6031      	str	r1, [r6, #0]
 8001f34:	0606      	lsls	r6, r0, #24
 8001f36:	d501      	bpl.n	8001f3c <_printf_i+0xbc>
 8001f38:	681d      	ldr	r5, [r3, #0]
 8001f3a:	e003      	b.n	8001f44 <_printf_i+0xc4>
 8001f3c:	0645      	lsls	r5, r0, #25
 8001f3e:	d5fb      	bpl.n	8001f38 <_printf_i+0xb8>
 8001f40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001f44:	2d00      	cmp	r5, #0
 8001f46:	da03      	bge.n	8001f50 <_printf_i+0xd0>
 8001f48:	232d      	movs	r3, #45	@ 0x2d
 8001f4a:	426d      	negs	r5, r5
 8001f4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f50:	230a      	movs	r3, #10
 8001f52:	4858      	ldr	r0, [pc, #352]	@ (80020b4 <_printf_i+0x234>)
 8001f54:	e011      	b.n	8001f7a <_printf_i+0xfa>
 8001f56:	6821      	ldr	r1, [r4, #0]
 8001f58:	6833      	ldr	r3, [r6, #0]
 8001f5a:	0608      	lsls	r0, r1, #24
 8001f5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8001f60:	d402      	bmi.n	8001f68 <_printf_i+0xe8>
 8001f62:	0649      	lsls	r1, r1, #25
 8001f64:	bf48      	it	mi
 8001f66:	b2ad      	uxthmi	r5, r5
 8001f68:	2f6f      	cmp	r7, #111	@ 0x6f
 8001f6a:	6033      	str	r3, [r6, #0]
 8001f6c:	bf14      	ite	ne
 8001f6e:	230a      	movne	r3, #10
 8001f70:	2308      	moveq	r3, #8
 8001f72:	4850      	ldr	r0, [pc, #320]	@ (80020b4 <_printf_i+0x234>)
 8001f74:	2100      	movs	r1, #0
 8001f76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001f7a:	6866      	ldr	r6, [r4, #4]
 8001f7c:	2e00      	cmp	r6, #0
 8001f7e:	60a6      	str	r6, [r4, #8]
 8001f80:	db05      	blt.n	8001f8e <_printf_i+0x10e>
 8001f82:	6821      	ldr	r1, [r4, #0]
 8001f84:	432e      	orrs	r6, r5
 8001f86:	f021 0104 	bic.w	r1, r1, #4
 8001f8a:	6021      	str	r1, [r4, #0]
 8001f8c:	d04b      	beq.n	8002026 <_printf_i+0x1a6>
 8001f8e:	4616      	mov	r6, r2
 8001f90:	fbb5 f1f3 	udiv	r1, r5, r3
 8001f94:	fb03 5711 	mls	r7, r3, r1, r5
 8001f98:	5dc7      	ldrb	r7, [r0, r7]
 8001f9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001f9e:	462f      	mov	r7, r5
 8001fa0:	42bb      	cmp	r3, r7
 8001fa2:	460d      	mov	r5, r1
 8001fa4:	d9f4      	bls.n	8001f90 <_printf_i+0x110>
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d10b      	bne.n	8001fc2 <_printf_i+0x142>
 8001faa:	6823      	ldr	r3, [r4, #0]
 8001fac:	07df      	lsls	r7, r3, #31
 8001fae:	d508      	bpl.n	8001fc2 <_printf_i+0x142>
 8001fb0:	6923      	ldr	r3, [r4, #16]
 8001fb2:	6861      	ldr	r1, [r4, #4]
 8001fb4:	4299      	cmp	r1, r3
 8001fb6:	bfde      	ittt	le
 8001fb8:	2330      	movle	r3, #48	@ 0x30
 8001fba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001fbe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001fc2:	1b92      	subs	r2, r2, r6
 8001fc4:	6122      	str	r2, [r4, #16]
 8001fc6:	464b      	mov	r3, r9
 8001fc8:	4621      	mov	r1, r4
 8001fca:	4640      	mov	r0, r8
 8001fcc:	f8cd a000 	str.w	sl, [sp]
 8001fd0:	aa03      	add	r2, sp, #12
 8001fd2:	f7ff fee3 	bl	8001d9c <_printf_common>
 8001fd6:	3001      	adds	r0, #1
 8001fd8:	d14a      	bne.n	8002070 <_printf_i+0x1f0>
 8001fda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fde:	b004      	add	sp, #16
 8001fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fe4:	6823      	ldr	r3, [r4, #0]
 8001fe6:	f043 0320 	orr.w	r3, r3, #32
 8001fea:	6023      	str	r3, [r4, #0]
 8001fec:	2778      	movs	r7, #120	@ 0x78
 8001fee:	4832      	ldr	r0, [pc, #200]	@ (80020b8 <_printf_i+0x238>)
 8001ff0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001ff4:	6823      	ldr	r3, [r4, #0]
 8001ff6:	6831      	ldr	r1, [r6, #0]
 8001ff8:	061f      	lsls	r7, r3, #24
 8001ffa:	f851 5b04 	ldr.w	r5, [r1], #4
 8001ffe:	d402      	bmi.n	8002006 <_printf_i+0x186>
 8002000:	065f      	lsls	r7, r3, #25
 8002002:	bf48      	it	mi
 8002004:	b2ad      	uxthmi	r5, r5
 8002006:	6031      	str	r1, [r6, #0]
 8002008:	07d9      	lsls	r1, r3, #31
 800200a:	bf44      	itt	mi
 800200c:	f043 0320 	orrmi.w	r3, r3, #32
 8002010:	6023      	strmi	r3, [r4, #0]
 8002012:	b11d      	cbz	r5, 800201c <_printf_i+0x19c>
 8002014:	2310      	movs	r3, #16
 8002016:	e7ad      	b.n	8001f74 <_printf_i+0xf4>
 8002018:	4826      	ldr	r0, [pc, #152]	@ (80020b4 <_printf_i+0x234>)
 800201a:	e7e9      	b.n	8001ff0 <_printf_i+0x170>
 800201c:	6823      	ldr	r3, [r4, #0]
 800201e:	f023 0320 	bic.w	r3, r3, #32
 8002022:	6023      	str	r3, [r4, #0]
 8002024:	e7f6      	b.n	8002014 <_printf_i+0x194>
 8002026:	4616      	mov	r6, r2
 8002028:	e7bd      	b.n	8001fa6 <_printf_i+0x126>
 800202a:	6833      	ldr	r3, [r6, #0]
 800202c:	6825      	ldr	r5, [r4, #0]
 800202e:	1d18      	adds	r0, r3, #4
 8002030:	6961      	ldr	r1, [r4, #20]
 8002032:	6030      	str	r0, [r6, #0]
 8002034:	062e      	lsls	r6, r5, #24
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	d501      	bpl.n	800203e <_printf_i+0x1be>
 800203a:	6019      	str	r1, [r3, #0]
 800203c:	e002      	b.n	8002044 <_printf_i+0x1c4>
 800203e:	0668      	lsls	r0, r5, #25
 8002040:	d5fb      	bpl.n	800203a <_printf_i+0x1ba>
 8002042:	8019      	strh	r1, [r3, #0]
 8002044:	2300      	movs	r3, #0
 8002046:	4616      	mov	r6, r2
 8002048:	6123      	str	r3, [r4, #16]
 800204a:	e7bc      	b.n	8001fc6 <_printf_i+0x146>
 800204c:	6833      	ldr	r3, [r6, #0]
 800204e:	2100      	movs	r1, #0
 8002050:	1d1a      	adds	r2, r3, #4
 8002052:	6032      	str	r2, [r6, #0]
 8002054:	681e      	ldr	r6, [r3, #0]
 8002056:	6862      	ldr	r2, [r4, #4]
 8002058:	4630      	mov	r0, r6
 800205a:	f000 f8d3 	bl	8002204 <memchr>
 800205e:	b108      	cbz	r0, 8002064 <_printf_i+0x1e4>
 8002060:	1b80      	subs	r0, r0, r6
 8002062:	6060      	str	r0, [r4, #4]
 8002064:	6863      	ldr	r3, [r4, #4]
 8002066:	6123      	str	r3, [r4, #16]
 8002068:	2300      	movs	r3, #0
 800206a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800206e:	e7aa      	b.n	8001fc6 <_printf_i+0x146>
 8002070:	4632      	mov	r2, r6
 8002072:	4649      	mov	r1, r9
 8002074:	4640      	mov	r0, r8
 8002076:	6923      	ldr	r3, [r4, #16]
 8002078:	47d0      	blx	sl
 800207a:	3001      	adds	r0, #1
 800207c:	d0ad      	beq.n	8001fda <_printf_i+0x15a>
 800207e:	6823      	ldr	r3, [r4, #0]
 8002080:	079b      	lsls	r3, r3, #30
 8002082:	d413      	bmi.n	80020ac <_printf_i+0x22c>
 8002084:	68e0      	ldr	r0, [r4, #12]
 8002086:	9b03      	ldr	r3, [sp, #12]
 8002088:	4298      	cmp	r0, r3
 800208a:	bfb8      	it	lt
 800208c:	4618      	movlt	r0, r3
 800208e:	e7a6      	b.n	8001fde <_printf_i+0x15e>
 8002090:	2301      	movs	r3, #1
 8002092:	4632      	mov	r2, r6
 8002094:	4649      	mov	r1, r9
 8002096:	4640      	mov	r0, r8
 8002098:	47d0      	blx	sl
 800209a:	3001      	adds	r0, #1
 800209c:	d09d      	beq.n	8001fda <_printf_i+0x15a>
 800209e:	3501      	adds	r5, #1
 80020a0:	68e3      	ldr	r3, [r4, #12]
 80020a2:	9903      	ldr	r1, [sp, #12]
 80020a4:	1a5b      	subs	r3, r3, r1
 80020a6:	42ab      	cmp	r3, r5
 80020a8:	dcf2      	bgt.n	8002090 <_printf_i+0x210>
 80020aa:	e7eb      	b.n	8002084 <_printf_i+0x204>
 80020ac:	2500      	movs	r5, #0
 80020ae:	f104 0619 	add.w	r6, r4, #25
 80020b2:	e7f5      	b.n	80020a0 <_printf_i+0x220>
 80020b4:	08002387 	.word	0x08002387
 80020b8:	08002398 	.word	0x08002398

080020bc <__swbuf_r>:
 80020bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020be:	460e      	mov	r6, r1
 80020c0:	4614      	mov	r4, r2
 80020c2:	4605      	mov	r5, r0
 80020c4:	b118      	cbz	r0, 80020ce <__swbuf_r+0x12>
 80020c6:	6a03      	ldr	r3, [r0, #32]
 80020c8:	b90b      	cbnz	r3, 80020ce <__swbuf_r+0x12>
 80020ca:	f7ff fb29 	bl	8001720 <__sinit>
 80020ce:	69a3      	ldr	r3, [r4, #24]
 80020d0:	60a3      	str	r3, [r4, #8]
 80020d2:	89a3      	ldrh	r3, [r4, #12]
 80020d4:	071a      	lsls	r2, r3, #28
 80020d6:	d501      	bpl.n	80020dc <__swbuf_r+0x20>
 80020d8:	6923      	ldr	r3, [r4, #16]
 80020da:	b943      	cbnz	r3, 80020ee <__swbuf_r+0x32>
 80020dc:	4621      	mov	r1, r4
 80020de:	4628      	mov	r0, r5
 80020e0:	f000 f82a 	bl	8002138 <__swsetup_r>
 80020e4:	b118      	cbz	r0, 80020ee <__swbuf_r+0x32>
 80020e6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80020ea:	4638      	mov	r0, r7
 80020ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	6922      	ldr	r2, [r4, #16]
 80020f2:	b2f6      	uxtb	r6, r6
 80020f4:	1a98      	subs	r0, r3, r2
 80020f6:	6963      	ldr	r3, [r4, #20]
 80020f8:	4637      	mov	r7, r6
 80020fa:	4283      	cmp	r3, r0
 80020fc:	dc05      	bgt.n	800210a <__swbuf_r+0x4e>
 80020fe:	4621      	mov	r1, r4
 8002100:	4628      	mov	r0, r5
 8002102:	f7ff fa45 	bl	8001590 <_fflush_r>
 8002106:	2800      	cmp	r0, #0
 8002108:	d1ed      	bne.n	80020e6 <__swbuf_r+0x2a>
 800210a:	68a3      	ldr	r3, [r4, #8]
 800210c:	3b01      	subs	r3, #1
 800210e:	60a3      	str	r3, [r4, #8]
 8002110:	6823      	ldr	r3, [r4, #0]
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	6022      	str	r2, [r4, #0]
 8002116:	701e      	strb	r6, [r3, #0]
 8002118:	6962      	ldr	r2, [r4, #20]
 800211a:	1c43      	adds	r3, r0, #1
 800211c:	429a      	cmp	r2, r3
 800211e:	d004      	beq.n	800212a <__swbuf_r+0x6e>
 8002120:	89a3      	ldrh	r3, [r4, #12]
 8002122:	07db      	lsls	r3, r3, #31
 8002124:	d5e1      	bpl.n	80020ea <__swbuf_r+0x2e>
 8002126:	2e0a      	cmp	r6, #10
 8002128:	d1df      	bne.n	80020ea <__swbuf_r+0x2e>
 800212a:	4621      	mov	r1, r4
 800212c:	4628      	mov	r0, r5
 800212e:	f7ff fa2f 	bl	8001590 <_fflush_r>
 8002132:	2800      	cmp	r0, #0
 8002134:	d0d9      	beq.n	80020ea <__swbuf_r+0x2e>
 8002136:	e7d6      	b.n	80020e6 <__swbuf_r+0x2a>

08002138 <__swsetup_r>:
 8002138:	b538      	push	{r3, r4, r5, lr}
 800213a:	4b29      	ldr	r3, [pc, #164]	@ (80021e0 <__swsetup_r+0xa8>)
 800213c:	4605      	mov	r5, r0
 800213e:	6818      	ldr	r0, [r3, #0]
 8002140:	460c      	mov	r4, r1
 8002142:	b118      	cbz	r0, 800214c <__swsetup_r+0x14>
 8002144:	6a03      	ldr	r3, [r0, #32]
 8002146:	b90b      	cbnz	r3, 800214c <__swsetup_r+0x14>
 8002148:	f7ff faea 	bl	8001720 <__sinit>
 800214c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002150:	0719      	lsls	r1, r3, #28
 8002152:	d422      	bmi.n	800219a <__swsetup_r+0x62>
 8002154:	06da      	lsls	r2, r3, #27
 8002156:	d407      	bmi.n	8002168 <__swsetup_r+0x30>
 8002158:	2209      	movs	r2, #9
 800215a:	602a      	str	r2, [r5, #0]
 800215c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002160:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002164:	81a3      	strh	r3, [r4, #12]
 8002166:	e033      	b.n	80021d0 <__swsetup_r+0x98>
 8002168:	0758      	lsls	r0, r3, #29
 800216a:	d512      	bpl.n	8002192 <__swsetup_r+0x5a>
 800216c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800216e:	b141      	cbz	r1, 8002182 <__swsetup_r+0x4a>
 8002170:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002174:	4299      	cmp	r1, r3
 8002176:	d002      	beq.n	800217e <__swsetup_r+0x46>
 8002178:	4628      	mov	r0, r5
 800217a:	f7ff fbd9 	bl	8001930 <_free_r>
 800217e:	2300      	movs	r3, #0
 8002180:	6363      	str	r3, [r4, #52]	@ 0x34
 8002182:	89a3      	ldrh	r3, [r4, #12]
 8002184:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002188:	81a3      	strh	r3, [r4, #12]
 800218a:	2300      	movs	r3, #0
 800218c:	6063      	str	r3, [r4, #4]
 800218e:	6923      	ldr	r3, [r4, #16]
 8002190:	6023      	str	r3, [r4, #0]
 8002192:	89a3      	ldrh	r3, [r4, #12]
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	81a3      	strh	r3, [r4, #12]
 800219a:	6923      	ldr	r3, [r4, #16]
 800219c:	b94b      	cbnz	r3, 80021b2 <__swsetup_r+0x7a>
 800219e:	89a3      	ldrh	r3, [r4, #12]
 80021a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80021a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021a8:	d003      	beq.n	80021b2 <__swsetup_r+0x7a>
 80021aa:	4621      	mov	r1, r4
 80021ac:	4628      	mov	r0, r5
 80021ae:	f000 f85c 	bl	800226a <__smakebuf_r>
 80021b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021b6:	f013 0201 	ands.w	r2, r3, #1
 80021ba:	d00a      	beq.n	80021d2 <__swsetup_r+0x9a>
 80021bc:	2200      	movs	r2, #0
 80021be:	60a2      	str	r2, [r4, #8]
 80021c0:	6962      	ldr	r2, [r4, #20]
 80021c2:	4252      	negs	r2, r2
 80021c4:	61a2      	str	r2, [r4, #24]
 80021c6:	6922      	ldr	r2, [r4, #16]
 80021c8:	b942      	cbnz	r2, 80021dc <__swsetup_r+0xa4>
 80021ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80021ce:	d1c5      	bne.n	800215c <__swsetup_r+0x24>
 80021d0:	bd38      	pop	{r3, r4, r5, pc}
 80021d2:	0799      	lsls	r1, r3, #30
 80021d4:	bf58      	it	pl
 80021d6:	6962      	ldrpl	r2, [r4, #20]
 80021d8:	60a2      	str	r2, [r4, #8]
 80021da:	e7f4      	b.n	80021c6 <__swsetup_r+0x8e>
 80021dc:	2000      	movs	r0, #0
 80021de:	e7f7      	b.n	80021d0 <__swsetup_r+0x98>
 80021e0:	20000018 	.word	0x20000018

080021e4 <_sbrk_r>:
 80021e4:	b538      	push	{r3, r4, r5, lr}
 80021e6:	2300      	movs	r3, #0
 80021e8:	4d05      	ldr	r5, [pc, #20]	@ (8002200 <_sbrk_r+0x1c>)
 80021ea:	4604      	mov	r4, r0
 80021ec:	4608      	mov	r0, r1
 80021ee:	602b      	str	r3, [r5, #0]
 80021f0:	f7fe f9f0 	bl	80005d4 <_sbrk>
 80021f4:	1c43      	adds	r3, r0, #1
 80021f6:	d102      	bne.n	80021fe <_sbrk_r+0x1a>
 80021f8:	682b      	ldr	r3, [r5, #0]
 80021fa:	b103      	cbz	r3, 80021fe <_sbrk_r+0x1a>
 80021fc:	6023      	str	r3, [r4, #0]
 80021fe:	bd38      	pop	{r3, r4, r5, pc}
 8002200:	200001cc 	.word	0x200001cc

08002204 <memchr>:
 8002204:	4603      	mov	r3, r0
 8002206:	b510      	push	{r4, lr}
 8002208:	b2c9      	uxtb	r1, r1
 800220a:	4402      	add	r2, r0
 800220c:	4293      	cmp	r3, r2
 800220e:	4618      	mov	r0, r3
 8002210:	d101      	bne.n	8002216 <memchr+0x12>
 8002212:	2000      	movs	r0, #0
 8002214:	e003      	b.n	800221e <memchr+0x1a>
 8002216:	7804      	ldrb	r4, [r0, #0]
 8002218:	3301      	adds	r3, #1
 800221a:	428c      	cmp	r4, r1
 800221c:	d1f6      	bne.n	800220c <memchr+0x8>
 800221e:	bd10      	pop	{r4, pc}

08002220 <__swhatbuf_r>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	460c      	mov	r4, r1
 8002224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002228:	4615      	mov	r5, r2
 800222a:	2900      	cmp	r1, #0
 800222c:	461e      	mov	r6, r3
 800222e:	b096      	sub	sp, #88	@ 0x58
 8002230:	da0c      	bge.n	800224c <__swhatbuf_r+0x2c>
 8002232:	89a3      	ldrh	r3, [r4, #12]
 8002234:	2100      	movs	r1, #0
 8002236:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800223a:	bf14      	ite	ne
 800223c:	2340      	movne	r3, #64	@ 0x40
 800223e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002242:	2000      	movs	r0, #0
 8002244:	6031      	str	r1, [r6, #0]
 8002246:	602b      	str	r3, [r5, #0]
 8002248:	b016      	add	sp, #88	@ 0x58
 800224a:	bd70      	pop	{r4, r5, r6, pc}
 800224c:	466a      	mov	r2, sp
 800224e:	f000 f849 	bl	80022e4 <_fstat_r>
 8002252:	2800      	cmp	r0, #0
 8002254:	dbed      	blt.n	8002232 <__swhatbuf_r+0x12>
 8002256:	9901      	ldr	r1, [sp, #4]
 8002258:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800225c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002260:	4259      	negs	r1, r3
 8002262:	4159      	adcs	r1, r3
 8002264:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002268:	e7eb      	b.n	8002242 <__swhatbuf_r+0x22>

0800226a <__smakebuf_r>:
 800226a:	898b      	ldrh	r3, [r1, #12]
 800226c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800226e:	079d      	lsls	r5, r3, #30
 8002270:	4606      	mov	r6, r0
 8002272:	460c      	mov	r4, r1
 8002274:	d507      	bpl.n	8002286 <__smakebuf_r+0x1c>
 8002276:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800227a:	6023      	str	r3, [r4, #0]
 800227c:	6123      	str	r3, [r4, #16]
 800227e:	2301      	movs	r3, #1
 8002280:	6163      	str	r3, [r4, #20]
 8002282:	b003      	add	sp, #12
 8002284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002286:	466a      	mov	r2, sp
 8002288:	ab01      	add	r3, sp, #4
 800228a:	f7ff ffc9 	bl	8002220 <__swhatbuf_r>
 800228e:	9f00      	ldr	r7, [sp, #0]
 8002290:	4605      	mov	r5, r0
 8002292:	4639      	mov	r1, r7
 8002294:	4630      	mov	r0, r6
 8002296:	f7ff fbb5 	bl	8001a04 <_malloc_r>
 800229a:	b948      	cbnz	r0, 80022b0 <__smakebuf_r+0x46>
 800229c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022a0:	059a      	lsls	r2, r3, #22
 80022a2:	d4ee      	bmi.n	8002282 <__smakebuf_r+0x18>
 80022a4:	f023 0303 	bic.w	r3, r3, #3
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	81a3      	strh	r3, [r4, #12]
 80022ae:	e7e2      	b.n	8002276 <__smakebuf_r+0xc>
 80022b0:	89a3      	ldrh	r3, [r4, #12]
 80022b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80022b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022ba:	81a3      	strh	r3, [r4, #12]
 80022bc:	9b01      	ldr	r3, [sp, #4]
 80022be:	6020      	str	r0, [r4, #0]
 80022c0:	b15b      	cbz	r3, 80022da <__smakebuf_r+0x70>
 80022c2:	4630      	mov	r0, r6
 80022c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022c8:	f000 f81e 	bl	8002308 <_isatty_r>
 80022cc:	b128      	cbz	r0, 80022da <__smakebuf_r+0x70>
 80022ce:	89a3      	ldrh	r3, [r4, #12]
 80022d0:	f023 0303 	bic.w	r3, r3, #3
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	81a3      	strh	r3, [r4, #12]
 80022da:	89a3      	ldrh	r3, [r4, #12]
 80022dc:	431d      	orrs	r5, r3
 80022de:	81a5      	strh	r5, [r4, #12]
 80022e0:	e7cf      	b.n	8002282 <__smakebuf_r+0x18>
	...

080022e4 <_fstat_r>:
 80022e4:	b538      	push	{r3, r4, r5, lr}
 80022e6:	2300      	movs	r3, #0
 80022e8:	4d06      	ldr	r5, [pc, #24]	@ (8002304 <_fstat_r+0x20>)
 80022ea:	4604      	mov	r4, r0
 80022ec:	4608      	mov	r0, r1
 80022ee:	4611      	mov	r1, r2
 80022f0:	602b      	str	r3, [r5, #0]
 80022f2:	f7fe f949 	bl	8000588 <_fstat>
 80022f6:	1c43      	adds	r3, r0, #1
 80022f8:	d102      	bne.n	8002300 <_fstat_r+0x1c>
 80022fa:	682b      	ldr	r3, [r5, #0]
 80022fc:	b103      	cbz	r3, 8002300 <_fstat_r+0x1c>
 80022fe:	6023      	str	r3, [r4, #0]
 8002300:	bd38      	pop	{r3, r4, r5, pc}
 8002302:	bf00      	nop
 8002304:	200001cc 	.word	0x200001cc

08002308 <_isatty_r>:
 8002308:	b538      	push	{r3, r4, r5, lr}
 800230a:	2300      	movs	r3, #0
 800230c:	4d05      	ldr	r5, [pc, #20]	@ (8002324 <_isatty_r+0x1c>)
 800230e:	4604      	mov	r4, r0
 8002310:	4608      	mov	r0, r1
 8002312:	602b      	str	r3, [r5, #0]
 8002314:	f7fe f947 	bl	80005a6 <_isatty>
 8002318:	1c43      	adds	r3, r0, #1
 800231a:	d102      	bne.n	8002322 <_isatty_r+0x1a>
 800231c:	682b      	ldr	r3, [r5, #0]
 800231e:	b103      	cbz	r3, 8002322 <_isatty_r+0x1a>
 8002320:	6023      	str	r3, [r4, #0]
 8002322:	bd38      	pop	{r3, r4, r5, pc}
 8002324:	200001cc 	.word	0x200001cc

08002328 <_init>:
 8002328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232a:	bf00      	nop
 800232c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800232e:	bc08      	pop	{r3}
 8002330:	469e      	mov	lr, r3
 8002332:	4770      	bx	lr

08002334 <_fini>:
 8002334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002336:	bf00      	nop
 8002338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800233a:	bc08      	pop	{r3}
 800233c:	469e      	mov	lr, r3
 800233e:	4770      	bx	lr
