Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 27 00:15:16 2023
| Host         : LAPTOP-7GOEKSIJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    73 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           25 |
| No           | No                    | Yes                    |              13 |            5 |
| No           | Yes                   | No                     |             129 |           53 |
| Yes          | No                    | No                     |              45 |           17 |
| Yes          | No                    | Yes                    |             255 |           67 |
| Yes          | Yes                   | No                     |            1091 |          427 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                     |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                     |                1 |              1 |
|  fpga_clk_IBUF_BUFG                     |                                                                                                                    | st/wz[7]_i_1_n_1                                                                                                            |                1 |              1 |
| ~cclk/inst/clk_out1                     |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | upg_rst                                                                                                                     |                1 |              2 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                2 |              3 |
|  st/pos                                 |                                                                                                                    |                                                                                                                             |                1 |              3 |
|  fpga_clk_IBUF_BUFG                     |                                                                                                                    | st/wz_out[1]                                                                                                                |                2 |              4 |
| ~cclk/inst/clk_out1                     | pgr/PC[0]                                                                                                          | ude/SR[0]                                                                                                                   |                1 |              4 |
|  pgr/clka_BUFG                          |                                                                                                                    |                                                                                                                             |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                3 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  cclk/inst/clk_out1                     | pgr/RegWrite                                                                                                       | pgr/SS[0]                                                                                                                   |                1 |              5 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  cclk/inst/clk_out1                     | pgr/ledout_reg[7]_3[0]                                                                                             | ude/SR[0]                                                                                                                   |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                     |                4 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                2 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  pgr/write_data_reg[7]_2[0]             |                                                                                                                    | ude/SR[0]                                                                                                                   |                2 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                2 |              9 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                     |                2 |             10 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                5 |             16 |
|  fpga_clk_IBUF_BUFG                     |                                                                                                                    | st/count_250hz[16]_i_1_n_1                                                                                                  |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                7 |             20 |
|  fpga_clk_IBUF_BUFG                     |                                                                                                                    |                                                                                                                             |               13 |             24 |
| ~cclk/inst/clk_out1                     |                                                                                                                    | ude/SR[0]                                                                                                                   |               11 |             26 |
| ~cclk/inst/clk_out1                     | ude/register[2][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               10 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[3][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[20][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               14 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[1][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               17 |             32 |
|  cclk/inst/clk_out1                     | pgr/RegWrite                                                                                                       |                                                                                                                             |               12 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[10][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[11][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                8 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[12][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               12 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[13][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               13 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[19][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               10 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[22][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               15 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[23][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               25 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[15][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               16 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[28][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[30][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               15 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[31][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               28 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[4][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               10 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[18][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[14][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[8][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               16 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[9][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               27 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[21][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[29][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               13 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[27][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               13 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[25][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |               10 |             32 |
| ~cclk/inst/clk_out1                     | pgr/Jal                                                                                                            | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[24][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[16][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                8 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[5][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               14 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[26][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                7 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[6][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               11 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[7][31]_i_1_n_1                                                                                        | ude/SR[0]                                                                                                                   |               15 |             32 |
| ~cclk/inst/clk_out1                     | ude/register[17][31]_i_1_n_1                                                                                       | ude/SR[0]                                                                                                                   |                9 |             32 |
|  fpga_clk_IBUF_BUFG                     | pgr/E[0]                                                                                                           | ude/SR[0]                                                                                                                   |                9 |             32 |
|  n_0_2072_BUFG                          |                                                                                                                    | ude/SR[0]                                                                                                                   |               18 |             32 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | upg_rst                                                                                                                     |               11 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                     |                7 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                     |               14 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                     |               11 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                     |               13 |             56 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     2 |
| 4      |                     6 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     8 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    46 |
+--------+-----------------------+


