vhdl xil_defaultlib "../../../../CPU_V2.1.srcs/sources_1/ip/main_memory/main_memory_sim_netlist.vhdl" 
nosort
