

================================================================
== Vitis HLS Report for 'PE_wrapper_2_0_x0'
================================================================
* Date:           Fri Sep 16 06:03:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  50336737|  50336737|  0.168 sec|  0.168 sec|  50336737|  50336737|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                                                                                        |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |                                                Loop Name                                               |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_2                                                     |  50336736|  50336736|   2097364|          -|          -|       24|        no|
        | + PE_wrapper_2_0_x0_loop_3                                                                             |       144|       144|        18|          -|          -|        8|        no|
        |  ++ PE_wrapper_2_0_x0_loop_4                                                                           |        16|        16|         1|          -|          -|       16|        no|
        | + PE_wrapper_2_0_x0_loop_5_PE_wrapper_2_0_x0_loop_7_PE_wrapper_2_0_x0_loop_8_PE_wrapper_2_0_x0_loop_9  |   2097216|   2097216|        67|          2|          2|  1048576|       yes|
        +--------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      495|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     32|     2416|     1416|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      686|     -|
|Register             |        -|      -|     2810|      576|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     32|     5226|     3173|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U400  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U401  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U402  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U403  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U404   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U405   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U406   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U407   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U408   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U409   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U410   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U411   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  32| 2416| 1416|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_U  |PE_wrapper_0_0_x0_local_D  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln6906_fu_474_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln6909_fu_496_p2                |         +|   0|  0|  28|          21|           1|
    |add_ln691_197_fu_887_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_198_fu_958_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_199_fu_440_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_200_fu_456_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_201_fu_1012_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_818_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln890_94_fu_1018_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln890_95_fu_707_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln890_96_fu_713_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln890_fu_428_p2                 |         +|   0|  0|  12|           5|           1|
    |c2_V_34_fu_749_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_2402_fu_1055_p2               |         +|   0|  0|  14|           7|           7|
    |and_ln6909_1_fu_802_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln6909_2_fu_807_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln6909_fu_791_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln6912_1_fu_873_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln6912_fu_867_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln6913_fu_944_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state71_pp0_stage0_iter33  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_725_p2            |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i273_not_mid1_fu_837_p2       |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_719_p2            |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i279_not_mid1_fu_762_p2       |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_731_p2               |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_not_mid1_fu_912_p2          |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln6909_fu_490_p2               |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln890_214_fu_450_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_215_fu_484_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_216_fu_689_p2            |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln890_217_fu_785_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_218_fu_796_p2            |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln890_219_fu_701_p2            |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln890_fu_434_p2                |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_743_p2                |        or|   0|  0|   2|           1|           1|
    |brmerge906_mid1_fu_924_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln6909_1_fu_780_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln6909_fu_775_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln6912_1_fu_851_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln6912_2_fu_862_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln6912_fu_824_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln6913_1_fu_899_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln6913_fu_893_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln890_32_fu_970_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_964_p2                  |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_737_p2                      |        or|   0|  0|   2|           1|           1|
    |tmp1_mid1_fu_918_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln6909_1_fu_768_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln6909_2_fu_811_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln6909_fu_755_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln6912_1_fu_843_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln6912_fu_829_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln6913_1_fu_930_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln6913_fu_904_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln890_187_fu_950_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln890_188_fu_976_p3          |    select|   0|  0|   5|           1|           1|
    |select_ln890_189_fu_984_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_190_fu_1024_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln890_191_fu_1032_p3         |    select|   0|  0|  14|           1|           1|
    |select_ln890_192_fu_1039_p3         |    select|   0|  0|  15|           1|           1|
    |select_ln890_fu_879_p3              |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln6909_fu_695_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln6912_fu_857_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln6913_fu_938_p2                |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 495|         265|         192|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  43|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter33                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_V_phi_fu_318_p4              |   9|          2|    8|         16|
    |ap_phi_mux_c5_V_phi_fu_329_p4              |   9|          2|    2|          4|
    |ap_phi_mux_c6_V_32_phi_fu_340_p4           |   9|          2|    6|         12|
    |ap_phi_mux_c7_V_32_phi_fu_362_p4           |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_373_p4              |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten13_phi_fu_307_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten41_phi_fu_296_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten79_phi_fu_284_p4  |   9|          2|   21|         42|
    |ap_phi_mux_indvar_flatten_phi_fu_351_p4    |   9|          2|    9|         18|
    |c2_V_reg_314                               |   9|          2|    8|         16|
    |c5_V_reg_325                               |   9|          2|    2|          4|
    |c6_V_32_reg_336                            |   9|          2|    6|         12|
    |c6_V_reg_258                               |   9|          2|    4|          8|
    |c7_V_32_reg_358                            |   9|          2|    4|          8|
    |c7_V_reg_269                               |   9|          2|    5|         10|
    |c8_V_reg_369                               |   9|          2|    5|         10|
    |fifo_A_PE_2_0_x043_blk_n                   |   9|          2|    1|          2|
    |fifo_A_PE_2_1_x044_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_2_0_x063_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_3_0_x064_blk_n                   |   9|          2|    1|          2|
    |fifo_C_PE_2_0_x0103_blk_n                  |   9|          2|    1|          2|
    |fifo_C_PE_3_0_x0104_blk_n                  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_0_x0143_blk_n            |   9|          2|    1|          2|
    |grp_fu_380_p0                              |  14|          3|   32|         96|
    |grp_fu_380_p1                              |  14|          3|   32|         96|
    |grp_fu_384_p0                              |  14|          3|   32|         96|
    |grp_fu_384_p1                              |  14|          3|   32|         96|
    |grp_fu_388_p0                              |  14|          3|   32|         96|
    |grp_fu_388_p1                              |  14|          3|   32|         96|
    |grp_fu_392_p0                              |  14|          3|   32|         96|
    |grp_fu_392_p1                              |  14|          3|   32|         96|
    |grp_fu_396_p0                              |  14|          3|   32|         96|
    |grp_fu_396_p1                              |  14|          3|   32|         96|
    |grp_fu_400_p0                              |  14|          3|   32|         96|
    |grp_fu_400_p1                              |  14|          3|   32|         96|
    |grp_fu_404_p0                              |  14|          3|   32|         96|
    |grp_fu_404_p1                              |  14|          3|   32|         96|
    |grp_fu_408_p0                              |  14|          3|   32|         96|
    |grp_fu_408_p1                              |  14|          3|   32|         96|
    |grp_fu_412_p0                              |  14|          3|   32|         96|
    |grp_fu_412_p1                              |  14|          3|   32|         96|
    |grp_fu_416_p0                              |  14|          3|   32|         96|
    |grp_fu_416_p1                              |  14|          3|   32|         96|
    |grp_fu_420_p0                              |  14|          3|   32|         96|
    |grp_fu_420_p1                              |  14|          3|   32|         96|
    |grp_fu_424_p0                              |  14|          3|   32|         96|
    |grp_fu_424_p1                              |  14|          3|   32|         96|
    |indvar_flatten13_reg_303                   |   9|          2|   14|         28|
    |indvar_flatten41_reg_292                   |   9|          2|   15|         30|
    |indvar_flatten79_reg_280                   |   9|          2|   21|         42|
    |indvar_flatten87_reg_247                   |   9|          2|    5|         10|
    |indvar_flatten_reg_347                     |   9|          2|    9|         18|
    |local_D_address1                           |  14|          3|    7|         21|
    |local_D_d1                                 |  14|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 686|        148| 1000|       2813|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_1_reg_1480                    |  32|   0|   32|          0|
    |add_2_reg_1485                    |  32|   0|   32|          0|
    |add_3_reg_1490                    |  32|   0|   32|          0|
    |add_4_reg_1495                    |  32|   0|   32|          0|
    |add_5_reg_1500                    |  32|   0|   32|          0|
    |add_6_reg_1505                    |  32|   0|   32|          0|
    |add_7_reg_1510                    |  32|   0|   32|          0|
    |add_ln6909_reg_1120               |  21|   0|   21|          0|
    |add_ln691_199_reg_1094            |   4|   0|    4|          0|
    |add_ln691_201_reg_1384            |   5|   0|    5|          0|
    |add_ln890_95_reg_1304             |  14|   0|   14|          0|
    |add_ln890_96_reg_1309             |  15|   0|   15|          0|
    |add_ln890_reg_1086                |   5|   0|    5|          0|
    |add_reg_1475                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |c2_V_reg_314                      |   8|   0|    8|          0|
    |c5_V_reg_325                      |   2|   0|    2|          0|
    |c6_V_32_reg_336                   |   6|   0|    6|          0|
    |c6_V_reg_258                      |   4|   0|    4|          0|
    |c7_V_32_reg_358                   |   4|   0|    4|          0|
    |c7_V_reg_269                      |   5|   0|    5|          0|
    |c8_V_reg_369                      |   5|   0|    5|          0|
    |empty_reg_1339                    |   4|   0|    4|          0|
    |fifo_B_PE_2_0_x063_read_reg_1165  |  32|   0|   32|          0|
    |icmp_ln6909_reg_1116              |   1|   0|    1|          0|
    |icmp_ln890_216_reg_1258           |   1|   0|    1|          0|
    |icmp_ln890_219_reg_1278           |   1|   0|    1|          0|
    |indvar_flatten13_reg_303          |  14|   0|   14|          0|
    |indvar_flatten41_reg_292          |  15|   0|   15|          0|
    |indvar_flatten79_reg_280          |  21|   0|   21|          0|
    |indvar_flatten87_reg_247          |   5|   0|    5|          0|
    |indvar_flatten_reg_347            |   9|   0|    9|          0|
    |local_D_addr_32_reg_1404          |   7|   0|    7|          0|
    |local_D_load_reg_1430             |  32|   0|   32|          0|
    |mul23_1_reg_1440                  |  32|   0|   32|          0|
    |mul23_2_reg_1445                  |  32|   0|   32|          0|
    |mul23_3_reg_1450                  |  32|   0|   32|          0|
    |mul23_4_reg_1455                  |  32|   0|   32|          0|
    |mul23_5_reg_1460                  |  32|   0|   32|          0|
    |mul23_6_reg_1465                  |  32|   0|   32|          0|
    |mul23_7_reg_1470                  |  32|   0|   32|          0|
    |mul5_reg_1435                     |  32|   0|   32|          0|
    |mul_1_reg_1289                    |  32|   0|   32|          0|
    |mul_2_reg_1294                    |  32|   0|   32|          0|
    |mul_3_reg_1299                    |  32|   0|   32|          0|
    |mul_4_reg_1364                    |  32|   0|   32|          0|
    |mul_5_reg_1369                    |  32|   0|   32|          0|
    |mul_6_reg_1374                    |  32|   0|   32|          0|
    |mul_7_reg_1379                    |  32|   0|   32|          0|
    |mul_reg_1284                      |  32|   0|   32|          0|
    |select_ln6909_2_reg_1314          |   8|   0|    8|          0|
    |select_ln6913_1_reg_1324          |   1|   0|    1|          0|
    |select_ln890_187_reg_1328         |   6|   0|    6|          0|
    |select_ln890_189_reg_1333         |   4|   0|    4|          0|
    |select_ln890_190_reg_1389         |   9|   0|    9|          0|
    |select_ln890_191_reg_1394         |  14|   0|   14|          0|
    |select_ln890_192_reg_1399         |  15|   0|   15|          0|
    |select_ln890_reg_1319             |   2|   0|    2|          0|
    |tmp_reg_1230                      |  32|   0|   32|          0|
    |v1_V_32_reg_1160                  |  32|   0|   32|          0|
    |v1_V_reg_1205                     |  32|   0|   32|          0|
    |v2_V_447_reg_1175                 |  32|   0|   32|          0|
    |v2_V_448_reg_1180                 |  32|   0|   32|          0|
    |v2_V_449_reg_1185                 |  32|   0|   32|          0|
    |v2_V_450_reg_1190                 |  32|   0|   32|          0|
    |v2_V_451_reg_1195                 |  32|   0|   32|          0|
    |v2_V_452_reg_1200                 |  32|   0|   32|          0|
    |v2_V_453_reg_1125                 |  32|   0|   32|          0|
    |v2_V_454_reg_1130                 |  32|   0|   32|          0|
    |v2_V_455_reg_1135                 |  32|   0|   32|          0|
    |v2_V_456_reg_1140                 |  32|   0|   32|          0|
    |v2_V_457_reg_1145                 |  32|   0|   32|          0|
    |v2_V_458_reg_1150                 |  32|   0|   32|          0|
    |v2_V_459_reg_1155                 |  32|   0|   32|          0|
    |v2_V_reg_1170                     |  32|   0|   32|          0|
    |xor_ln6909_reg_1271               |   1|   0|    1|          0|
    |zext_ln890_reg_1099               |   4|   0|    7|          3|
    |icmp_ln6909_reg_1116              |  64|  32|    1|          0|
    |local_D_addr_32_reg_1404          |  64|  32|    7|          0|
    |mul23_1_reg_1440                  |  64|  32|   32|          0|
    |mul23_2_reg_1445                  |  64|  32|   32|          0|
    |mul23_3_reg_1450                  |  64|  32|   32|          0|
    |mul23_4_reg_1455                  |  64|  32|   32|          0|
    |mul23_5_reg_1460                  |  64|  32|   32|          0|
    |mul23_6_reg_1465                  |  64|  32|   32|          0|
    |mul23_7_reg_1470                  |  64|  32|   32|          0|
    |select_ln6913_1_reg_1324          |  64|  32|    1|          0|
    |v1_V_reg_1205                     |  64|  32|   32|          0|
    |v2_V_447_reg_1175                 |  64|  32|   32|          0|
    |v2_V_448_reg_1180                 |  64|  32|   32|          0|
    |v2_V_449_reg_1185                 |  64|  32|   32|          0|
    |v2_V_450_reg_1190                 |  64|  32|   32|          0|
    |v2_V_451_reg_1195                 |  64|  32|   32|          0|
    |v2_V_452_reg_1200                 |  64|  32|   32|          0|
    |v2_V_reg_1170                     |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2810| 576| 2150|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_2_0_x0|  return value|
|fifo_A_PE_2_0_x043_dout           |   in|  256|     ap_fifo|         fifo_A_PE_2_0_x043|       pointer|
|fifo_A_PE_2_0_x043_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_2_0_x043|       pointer|
|fifo_A_PE_2_0_x043_read           |  out|    1|     ap_fifo|         fifo_A_PE_2_0_x043|       pointer|
|fifo_A_PE_2_1_x044_din            |  out|  256|     ap_fifo|         fifo_A_PE_2_1_x044|       pointer|
|fifo_A_PE_2_1_x044_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_2_1_x044|       pointer|
|fifo_A_PE_2_1_x044_write          |  out|    1|     ap_fifo|         fifo_A_PE_2_1_x044|       pointer|
|fifo_B_PE_2_0_x063_dout           |   in|   32|     ap_fifo|         fifo_B_PE_2_0_x063|       pointer|
|fifo_B_PE_2_0_x063_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_2_0_x063|       pointer|
|fifo_B_PE_2_0_x063_read           |  out|    1|     ap_fifo|         fifo_B_PE_2_0_x063|       pointer|
|fifo_B_PE_3_0_x064_din            |  out|   32|     ap_fifo|         fifo_B_PE_3_0_x064|       pointer|
|fifo_B_PE_3_0_x064_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_3_0_x064|       pointer|
|fifo_B_PE_3_0_x064_write          |  out|    1|     ap_fifo|         fifo_B_PE_3_0_x064|       pointer|
|fifo_C_PE_2_0_x0103_dout          |   in|  256|     ap_fifo|        fifo_C_PE_2_0_x0103|       pointer|
|fifo_C_PE_2_0_x0103_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_2_0_x0103|       pointer|
|fifo_C_PE_2_0_x0103_read          |  out|    1|     ap_fifo|        fifo_C_PE_2_0_x0103|       pointer|
|fifo_C_PE_3_0_x0104_din           |  out|  256|     ap_fifo|        fifo_C_PE_3_0_x0104|       pointer|
|fifo_C_PE_3_0_x0104_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_3_0_x0104|       pointer|
|fifo_C_PE_3_0_x0104_write         |  out|    1|     ap_fifo|        fifo_C_PE_3_0_x0104|       pointer|
|fifo_D_drain_PE_2_0_x0143_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_2_0_x0143|       pointer|
|fifo_D_drain_PE_2_0_x0143_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_2_0_x0143|       pointer|
|fifo_D_drain_PE_2_0_x0143_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_2_0_x0143|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

