

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Mon Mar  1 07:38:47 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataWidthConverter_Batch_4
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.723 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      802|      802| 8.020 us | 8.020 us |  802|  802|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      800|      800|         2|          1|          1|   800|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     99|    -|
|Register         |        -|      -|    1057|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1057|    249|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_fu_122_p2                       |     +    |      0|  0|  39|           1|          32|
    |t_fu_110_p2                       |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_86                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln476_fu_104_p2              |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln479_fu_116_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln490_fu_128_p2              |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |select_ln490_fu_134_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|          95|          59|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |  15|          3|    1|          3|
    |ap_phi_mux_p_Val2_s_phi_fu_98_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_95  |   9|          2|  512|       1024|
    |in_V_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |o_0_reg_73                            |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n                   |   9|          2|    1|          2|
    |p_025_0_reg_61                        |   9|          2|  496|        992|
    |t_0_reg_84                            |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         21| 1566|       3135|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_95  |  512|   0|  512|          0|
    |icmp_ln476_reg_162                    |    1|   0|    1|          0|
    |icmp_ln479_reg_171                    |    1|   0|    1|          0|
    |o_0_reg_73                            |   32|   0|   32|          0|
    |p_025_0_reg_61                        |  496|   0|  496|          0|
    |t_0_reg_84                            |   10|   0|   10|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1057|   0| 1057|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|in_V_V_TDATA    |  in |  512|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |   16|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_025_0 = phi i496 [ 0, %0 ], [ %trunc_ln, %hls_label_0_end ]" [/workspace/finn-hlslib/streamtools.h:486]   --->   Operation 8 'phi' 'p_025_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%o_0 = phi i32 [ 0, %0 ], [ %select_ln490, %hls_label_0_end ]" [/workspace/finn-hlslib/streamtools.h:490]   --->   Operation 9 'phi' 'o_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_0 = phi i10 [ 0, %0 ], [ %t, %hls_label_0_end ]"   --->   Operation 10 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%icmp_ln476 = icmp eq i10 %t_0, -224" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 11 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%t = add i10 %t_0, 1" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 13 'add' 't' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %3, label %hls_label_0_begin" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln479 = icmp eq i32 %o_0, 0" [/workspace/finn-hlslib/streamtools.h:479]   --->   Operation 15 'icmp' 'icmp_ln479' <Predicate = (!icmp_ln476)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %in_V_V)" [/workspace/finn-hlslib/streamtools.h:480]   --->   Operation 16 'read' 'tmp_V_1' <Predicate = (!icmp_ln476 & icmp_ln479)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [/workspace/finn-hlslib/streamtools.h:481]   --->   Operation 17 'br' <Predicate = (!icmp_ln476 & icmp_ln479)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%o = add i32 1, %o_0" [/workspace/finn-hlslib/streamtools.h:488]   --->   Operation 18 'add' 'o' <Predicate = (!icmp_ln476)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln490 = icmp eq i32 %o, 32" [/workspace/finn-hlslib/streamtools.h:490]   --->   Operation 19 'icmp' 'icmp_ln490' <Predicate = (!icmp_ln476)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.69ns)   --->   "%select_ln490 = select i1 %icmp_ln490, i32 0, i32 %o" [/workspace/finn-hlslib/streamtools.h:490]   --->   Operation 20 'select' 'select_ln490' <Predicate = (!icmp_ln476)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i496 %p_025_0 to i512" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 21 'zext' 'zext_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/streamtools.h:477]   --->   Operation 23 'specpipeline' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "br i1 %icmp_ln479, label %2, label %hls_label_0_end" [/workspace/finn-hlslib/streamtools.h:479]   --->   Operation 24 'br' <Predicate = (!icmp_ln476)> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 [ %tmp_V_1, %2 ], [ %zext_ln476, %hls_label_0_begin ]"   --->   Operation 25 'phi' 'p_Val2_s' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%eo_V = trunc i512 %p_Val2_s to i16" [/workspace/finn-hlslib/streamtools.h:483]   --->   Operation 26 'trunc' 'eo_V' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %out_V_V, i16 %eo_V)" [/workspace/finn-hlslib/streamtools.h:484]   --->   Operation 27 'write' <Predicate = (!icmp_ln476)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = call i496 @_ssdm_op_PartSelect.i496.i512.i32.i32(i512 %p_Val2_s, i32 16, i32 511)" [/workspace/finn-hlslib/streamtools.h:486]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [/workspace/finn-hlslib/streamtools.h:493]   --->   Operation 29 'specregionend' 'empty_5' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/streamtools.h:476]   --->   Operation 30 'br' <Predicate = (!icmp_ln476)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/streamtools.h:523]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
br_ln476           (br               ) [ 01110]
p_025_0            (phi              ) [ 00110]
o_0                (phi              ) [ 00100]
t_0                (phi              ) [ 00100]
icmp_ln476         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
t                  (add              ) [ 01110]
br_ln476           (br               ) [ 00000]
icmp_ln479         (icmp             ) [ 00110]
tmp_V_1            (read             ) [ 00110]
br_ln481           (br               ) [ 00110]
o                  (add              ) [ 00000]
icmp_ln490         (icmp             ) [ 00000]
select_ln490       (select           ) [ 01110]
zext_ln476         (zext             ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln477 (specpipeline     ) [ 00000]
br_ln479           (br               ) [ 00000]
p_Val2_s           (phi              ) [ 00110]
eo_V               (trunc            ) [ 00000]
write_ln484        (write            ) [ 00000]
trunc_ln           (partselect       ) [ 01110]
empty_5            (specregionend    ) [ 00000]
br_ln476           (br               ) [ 01110]
ret_ln523          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_V_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="512" slack="0"/>
<pin id="50" dir="0" index="1" bw="512" slack="0"/>
<pin id="51" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln484_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln484/3 "/>
</bind>
</comp>

<comp id="61" class="1005" name="p_025_0_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="496" slack="1"/>
<pin id="63" dir="1" index="1" bw="496" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0 (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="p_025_0_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="496" slack="1"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="496" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="o_0_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_0 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="o_0_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="t_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="1"/>
<pin id="86" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="t_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="p_Val2_s_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="97" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Val2_s_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="512" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="496" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln476_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln476/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="t_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln479_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln479/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="o_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln490_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln490_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln490/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln476_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="496" slack="1"/>
<pin id="144" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="eo_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="512" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="496" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="10" slack="0"/>
<pin id="157" dir="1" index="4" bw="496" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln476_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln476 "/>
</bind>
</comp>

<comp id="166" class="1005" name="t_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln479_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln479 "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_V_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="512" slack="1"/>
<pin id="177" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="select_ln490_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln490 "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="496" slack="1"/>
<pin id="187" dir="1" index="1" bw="496" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="65" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="108"><net_src comp="88" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="88" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="77" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="77" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="122" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="61" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="150"><net_src comp="98" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="98" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="104" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="110" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="174"><net_src comp="116" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="48" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="183"><net_src comp="134" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="188"><net_src comp="152" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="65" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V_V | {3 }
 - Input state : 
	Port: StreamingDataWidthCo.1 : in_V_V | {2 }
	Port: StreamingDataWidthCo.1 : out_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln476 : 1
		t : 1
		br_ln476 : 2
		icmp_ln479 : 1
		o : 1
		icmp_ln490 : 2
		select_ln490 : 3
	State 3
		p_Val2_s : 1
		eo_V : 2
		write_ln484 : 3
		trunc_ln : 2
		empty_5 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         t_fu_110        |    0    |    14   |
|          |         o_fu_122        |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln476_fu_104    |    0    |    13   |
|   icmp   |    icmp_ln479_fu_116    |    0    |    18   |
|          |    icmp_ln490_fu_128    |    0    |    18   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln490_fu_134   |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   |    tmp_V_1_read_fu_48   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln484_write_fu_54 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln476_fu_142    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       eo_V_fu_147       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_152     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   134   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln476_reg_162 |    1   |
| icmp_ln479_reg_171 |    1   |
|     o_0_reg_73     |   32   |
|   p_025_0_reg_61   |   496  |
|   p_Val2_s_reg_95  |   512  |
|select_ln490_reg_180|   32   |
|     t_0_reg_84     |   10   |
|      t_reg_166     |   10   |
|   tmp_V_1_reg_175  |   512  |
|  trunc_ln_reg_185  |   496  |
+--------------------+--------+
|        Total       |  2102  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| p_025_0_reg_61 |  p0  |   2  |  496 |   992  ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   992  ||  1.769  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   134  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2102  |   143  |
+-----------+--------+--------+--------+
