#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd9b9600160 .scope module, "w4_TB" "w4_TB" 2 17;
 .timescale -9 -10;
v0x7fd9b9612fb0_0 .var "D", 0 0;
v0x7fd9b9613040_0 .net "ETQ", 0 0, L_0x7fd9b9614680;  1 drivers
v0x7fd9b9613110_0 .net "MSQ", 0 0, L_0x7fd9b9613de0;  1 drivers
v0x7fd9b96131a0_0 .var "clk", 0 0;
S_0x7fd9b96002d0 .scope module, "et1" "ET_D" 2 23, 2 71 0, S_0x7fd9b9600160;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "Q"
L_0x7fd9b9614060/d .functor NAND 1, v0x7fd9b9612fb0_0, L_0x7fd9b96141e0, C4<1>, C4<1>;
L_0x7fd9b9614060 .delay 1 (100,100,100) L_0x7fd9b9614060/d;
L_0x7fd9b96141e0/d .functor NAND 1, L_0x7fd9b9614060, v0x7fd9b96131a0_0, L_0x7fd9b9614360, C4<1>;
L_0x7fd9b96141e0 .delay 1 (150,150,150) L_0x7fd9b96141e0/d;
L_0x7fd9b9614360/d .functor NAND 1, v0x7fd9b96131a0_0, L_0x7fd9b96143f0, C4<1>, C4<1>;
L_0x7fd9b9614360 .delay 1 (100,100,100) L_0x7fd9b9614360/d;
L_0x7fd9b96143f0/d .functor NAND 1, L_0x7fd9b9614060, L_0x7fd9b9614360, C4<1>, C4<1>;
L_0x7fd9b96143f0 .delay 1 (100,100,100) L_0x7fd9b96143f0/d;
v0x7fd9b9610a00_0 .net "D", 0 0, v0x7fd9b9612fb0_0;  1 drivers
v0x7fd9b9610ab0_0 .net "Q", 0 0, L_0x7fd9b9614680;  alias, 1 drivers
v0x7fd9b9610b50_0 .net "_Q", 0 0, L_0x7fd9b96147e0;  1 drivers
v0x7fd9b9610c20_0 .net "clk", 0 0, v0x7fd9b96131a0_0;  1 drivers
v0x7fd9b9610cb0_0 .net "w1", 0 0, L_0x7fd9b9614060;  1 drivers
v0x7fd9b9610d80_0 .net "w2", 0 0, L_0x7fd9b96141e0;  1 drivers
v0x7fd9b9610e10_0 .net "w3", 0 0, L_0x7fd9b9614360;  1 drivers
v0x7fd9b9610ec0_0 .net "w4", 0 0, L_0x7fd9b96143f0;  1 drivers
S_0x7fd9b96004d0 .scope module, "sr" "SRlatch" 2 80, 2 4 0, S_0x7fd9b96002d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "_Q"
L_0x7fd9b9614680/d .functor NAND 1, L_0x7fd9b96147e0, L_0x7fd9b9614360, C4<1>, C4<1>;
L_0x7fd9b9614680 .delay 1 (100,100,100) L_0x7fd9b9614680/d;
L_0x7fd9b96147e0/d .functor NAND 1, L_0x7fd9b96141e0, L_0x7fd9b9614680, C4<1>, C4<1>;
L_0x7fd9b96147e0 .delay 1 (100,100,100) L_0x7fd9b96147e0/d;
v0x7fd9b9600700_0 .net "Q", 0 0, L_0x7fd9b9614680;  alias, 1 drivers
v0x7fd9b96107b0_0 .net "R", 0 0, L_0x7fd9b96141e0;  alias, 1 drivers
v0x7fd9b9610850_0 .net "S", 0 0, L_0x7fd9b9614360;  alias, 1 drivers
v0x7fd9b9610900_0 .net "_Q", 0 0, L_0x7fd9b96147e0;  alias, 1 drivers
S_0x7fd9b9610f70 .scope module, "ms1" "MS_D" 2 22, 2 59 0, S_0x7fd9b9600160;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "Q"
L_0x7fd9b9613230/d .functor NOT 1, v0x7fd9b96131a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd9b9613230 .delay 1 (100,100,100) L_0x7fd9b9613230/d;
v0x7fd9b9612a40_0 .net "D", 0 0, v0x7fd9b9612fb0_0;  alias, 1 drivers
v0x7fd9b9612b10_0 .net "Q", 0 0, L_0x7fd9b9613de0;  alias, 1 drivers
v0x7fd9b9612be0_0 .net "_c", 0 0, L_0x7fd9b9613230;  1 drivers
v0x7fd9b9612c70_0 .net "clk", 0 0, v0x7fd9b96131a0_0;  alias, 1 drivers
v0x7fd9b9612d40_0 .net "w1", 0 0, L_0x7fd9b96137a0;  1 drivers
v0x7fd9b9612e10_0 .net "w2", 0 0, L_0x7fd9b96138e0;  1 drivers
v0x7fd9b9612ee0_0 .net "w3", 0 0, L_0x7fd9b9613f20;  1 drivers
S_0x7fd9b9611180 .scope module, "master" "Dlatch" 2 65, 2 46 0, S_0x7fd9b9610f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "_Q"
L_0x7fd9b9613360/d .functor NOT 1, v0x7fd9b9612fb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd9b9613360 .delay 1 (50,50,50) L_0x7fd9b9613360/d;
L_0x7fd9b96134a0/d .functor NAND 1, L_0x7fd9b9613230, v0x7fd9b9612fb0_0, C4<1>, C4<1>;
L_0x7fd9b96134a0 .delay 1 (100,100,100) L_0x7fd9b96134a0/d;
L_0x7fd9b96135e0/d .functor NAND 1, L_0x7fd9b9613230, L_0x7fd9b9613360, C4<1>, C4<1>;
L_0x7fd9b96135e0 .delay 1 (100,100,100) L_0x7fd9b96135e0/d;
v0x7fd9b96118f0_0 .net "D", 0 0, v0x7fd9b9612fb0_0;  alias, 1 drivers
v0x7fd9b9611990_0 .net "Q", 0 0, L_0x7fd9b96137a0;  alias, 1 drivers
v0x7fd9b9611a40_0 .net "_D", 0 0, L_0x7fd9b9613360;  1 drivers
v0x7fd9b9611af0_0 .net "_Q", 0 0, L_0x7fd9b96138e0;  alias, 1 drivers
v0x7fd9b9611ba0_0 .net "en", 0 0, L_0x7fd9b9613230;  alias, 1 drivers
v0x7fd9b9611c70_0 .net "w1", 0 0, L_0x7fd9b96134a0;  1 drivers
v0x7fd9b9611d00_0 .net "w2", 0 0, L_0x7fd9b96135e0;  1 drivers
S_0x7fd9b96113b0 .scope module, "sr1" "SRlatch" 2 55, 2 4 0, S_0x7fd9b9611180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "_Q"
L_0x7fd9b96137a0/d .functor NAND 1, L_0x7fd9b96138e0, L_0x7fd9b96134a0, C4<1>, C4<1>;
L_0x7fd9b96137a0 .delay 1 (100,100,100) L_0x7fd9b96137a0/d;
L_0x7fd9b96138e0/d .functor NAND 1, L_0x7fd9b96135e0, L_0x7fd9b96137a0, C4<1>, C4<1>;
L_0x7fd9b96138e0 .delay 1 (100,100,100) L_0x7fd9b96138e0/d;
v0x7fd9b96115f0_0 .net "Q", 0 0, L_0x7fd9b96137a0;  alias, 1 drivers
v0x7fd9b96116a0_0 .net "R", 0 0, L_0x7fd9b96135e0;  alias, 1 drivers
v0x7fd9b9611740_0 .net "S", 0 0, L_0x7fd9b96134a0;  alias, 1 drivers
v0x7fd9b96117f0_0 .net "_Q", 0 0, L_0x7fd9b96138e0;  alias, 1 drivers
S_0x7fd9b9611dd0 .scope module, "slave" "Dlatch" 2 66, 2 46 0, S_0x7fd9b9610f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "_Q"
L_0x7fd9b9613a20/d .functor NOT 1, L_0x7fd9b96137a0, C4<0>, C4<0>, C4<0>;
L_0x7fd9b9613a20 .delay 1 (50,50,50) L_0x7fd9b9613a20/d;
L_0x7fd9b9613b60/d .functor NAND 1, v0x7fd9b96131a0_0, L_0x7fd9b96137a0, C4<1>, C4<1>;
L_0x7fd9b9613b60 .delay 1 (100,100,100) L_0x7fd9b9613b60/d;
L_0x7fd9b9613c50/d .functor NAND 1, v0x7fd9b96131a0_0, L_0x7fd9b9613a20, C4<1>, C4<1>;
L_0x7fd9b9613c50 .delay 1 (100,100,100) L_0x7fd9b9613c50/d;
v0x7fd9b9612520_0 .net "D", 0 0, L_0x7fd9b96137a0;  alias, 1 drivers
v0x7fd9b9612600_0 .net "Q", 0 0, L_0x7fd9b9613de0;  alias, 1 drivers
v0x7fd9b9612690_0 .net "_D", 0 0, L_0x7fd9b9613a20;  1 drivers
v0x7fd9b9612740_0 .net "_Q", 0 0, L_0x7fd9b9613f20;  alias, 1 drivers
v0x7fd9b96127f0_0 .net "en", 0 0, v0x7fd9b96131a0_0;  alias, 1 drivers
v0x7fd9b96128c0_0 .net "w1", 0 0, L_0x7fd9b9613b60;  1 drivers
v0x7fd9b9612970_0 .net "w2", 0 0, L_0x7fd9b9613c50;  1 drivers
S_0x7fd9b9611ff0 .scope module, "sr1" "SRlatch" 2 55, 2 4 0, S_0x7fd9b9611dd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /OUTPUT 1 "_Q"
L_0x7fd9b9613de0/d .functor NAND 1, L_0x7fd9b9613f20, L_0x7fd9b9613b60, C4<1>, C4<1>;
L_0x7fd9b9613de0 .delay 1 (100,100,100) L_0x7fd9b9613de0/d;
L_0x7fd9b9613f20/d .functor NAND 1, L_0x7fd9b9613c50, L_0x7fd9b9613de0, C4<1>, C4<1>;
L_0x7fd9b9613f20 .delay 1 (100,100,100) L_0x7fd9b9613f20/d;
v0x7fd9b9612220_0 .net "Q", 0 0, L_0x7fd9b9613de0;  alias, 1 drivers
v0x7fd9b96122d0_0 .net "R", 0 0, L_0x7fd9b9613c50;  alias, 1 drivers
v0x7fd9b9612370_0 .net "S", 0 0, L_0x7fd9b9613b60;  alias, 1 drivers
v0x7fd9b9612420_0 .net "_Q", 0 0, L_0x7fd9b9613f20;  alias, 1 drivers
    .scope S_0x7fd9b9600160;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd9b96131a0_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7fd9b96131a0_0;
    %inv;
    %store/vec4 v0x7fd9b96131a0_0, 0, 1;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
    .scope S_0x7fd9b9600160;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd9b9612fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd9b9612fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd9b9612fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd9b9612fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd9b9612fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd9b9612fb0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd9b9600160;
T_2 ;
    %delay 8000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd9b9600160;
T_3 ;
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "w4.v";
