Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 11 19:25:50 2025
| Host         : DESKTOP-K3087J8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file car_dashboard_top_control_sets_placed.rpt
| Design       : car_dashboard_top
| Device       : xc7s75
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     3 |
|    Minimum number of control sets                        |     3 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     3 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             166 |           69 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             104 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------+--------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal    |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------+--------------------+------------------+----------------+--------------+
|  clk_50mhz_IBUF_BUFG | u_divider/tick_10hz | dip_sw8_reset_IBUF |               13 |             22 |         1.69 |
|  clk_50mhz_IBUF_BUFG | u_divider/tick_1khz | dip_sw8_reset_IBUF |               16 |             82 |         5.12 |
|  clk_50mhz_IBUF_BUFG |                     | dip_sw8_reset_IBUF |               69 |            166 |         2.41 |
+----------------------+---------------------+--------------------+------------------+----------------+--------------+


