"{\"results\": [{\"label\": \"Velocity-Bench Hashtable\", \"value\": 116.126061, \"command\": [\"/home/test-user/ur_bench_workdir/hashtable/hashtable_sycl\", \"--no-verify\"], \"env\": {}, \"stdout\": \"hashtable - total time for whole calculation: 1.15579 s\\n116.126061 million keys/second\\n\", \"passed\": true, \"unit\": \"M keys/sec\", \"explicit_group\": \"\", \"stddev\": 1.1382449982719893, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Hashtable\", \"lower_is_better\": false, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench CudaSift\", \"value\": 331.222, \"command\": [\"/home/test-user/ur_bench_workdir/cudaSift/cudaSift\"], \"env\": {}, \"stdout\": \"UNKN: \\n\\nUNKN: ==================================================\\nUNKN: User input parameters:\\nUNKN: Trace:                             ../../inputData\\nUNKN: ==================================================\\nUNKN: \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1135 1266 30.8173% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1047 1255 28.4279% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1052 1272 28.5637% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1087 1256 29.514% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1087 1265 29.514% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1105 1270 30.0027% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1129 1253 30.6544% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1223 1263 33.2066% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1086 1272 29.4868% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1100 1262 29.867% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1064 1267 28.8895% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1065 1264 28.9166% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1023 1257 27.7763% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1226 1257 33.2881% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1113 1264 30.2199% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1226 1260 33.2881% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1106 1267 30.0299% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1047 1264 28.4279% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1109 1262 30.1113% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1102 1264 29.9213% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1062 1263 28.8352% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1230 1264 33.3967% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1220 1262 33.1252% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1081 1256 29.3511% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1225 1266 33.2609% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1068 1261 28.9981% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1169 1264 31.7404% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1106 1273 30.0299% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1086 1258 29.4868% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1106 1254 30.0299% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1221 1255 33.1523% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1221 1254 33.1523% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1230 1262 33.3967% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1097 1262 29.7855% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1128 1263 30.6272% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1229 1267 33.3695% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1110 1261 30.1385% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1244 1276 33.7768% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1099 1263 29.8398% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1051 1254 28.5365% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1169 1271 31.7404% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1125 1266 30.5458% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1035 1268 28.1021% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1206 1256 32.745% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1082 1254 29.3782% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1089 1266 29.5683% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1228 1259 33.3424% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1095 1264 29.7312% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1093 1257 29.6769% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nImage size = (1920,1080)\\nInitializing data...\\nNumber of original features: 3683 3933\\nNumber of matching features: 1097 1267 29.7855% 1 2\\n\\nPerforming data verification \\nData verification is SUCCESSFUL. \\n\\nAvg workload time = 331.222 ms\\n\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.507371995671054, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench CudaSift\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Easywave\", \"value\": 562, \"command\": [\"/home/test-user/ur_bench_workdir/easywave/easyWave_sycl\", \"-grid\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/e2Asean.grd\", \"-source\", \"/home/test-user/ur_bench_workdir/data/easywave/examples/BengkuluSept2007.flt\", \"-time\", \"120\"], \"env\": {}, \"stdout\": \"MAIN: Starting SYCL main program\\nMAIN: Attempting to clean up previous eWave tsunami files\\nMAIN: Clean up completed\\nSYCL: SYCL Queue initialization successful \\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.33276)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nMAIN: Program successfully completed\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 19.86769424783044, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Easywave\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench Sobel Filter\", \"value\": 1922.93, \"command\": [\"/home/test-user/ur_bench_workdir/sobel_filter/sobel_filter\", \"-i\", \"/home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\", \"-n\", \"5\"], \"env\": {\"OPENCV_IO_MAX_IMAGE_PIXELS\": \"1677721600\"}, \"stdout\": \"SYMN: Welcome to the SYCL version of Sobel filter workload.\\nSYMN: Input image file: /home/test-user/ur_bench_workdir/data/sobel_filter/sobel_filter_data/silverfalls_32Kx32K.png\\nSYMN: Launching SYCL kernel with # of iterations: 5\\ntime to subtract from total: 6.18404 s\\nsobelfilter - total time for whole calculation: 1.92293 s\\n\", \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 21.824969644881453, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench Sobel Filter\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench dl-mnist\", \"value\": 2.84, \"command\": [\"/home/test-user/ur_bench_workdir/dl-mnist/dl-mnist-sycl\", \"-conv_algo\", \"ONEDNN_AUTO\"], \"env\": {\"NEOReadDebugKeys\": \"1\", \"DisableScratchPages\": \"0\"}, \"stdout\": \"\\n\\t\\tWelcome to DL-MNIST workload: SYCL version.\\n\\n=======================================================================\\nSYCL: SYCL Queue initialization successful\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.33276)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\nSYCL: \\t Using SYCL device         : Intel(R) Arc(TM) B580 Graphics (Driver version 1.6.33276)\\nSYCL: \\t Platform                  : Intel(R) oneAPI Unified Runtime over Level-Zero V2\\n=======================================================================\\n\\nWL PARAMS: \\n\\nWL PARAMS: ==================================================\\nWL PARAMS: User input parameters:\\nWL PARAMS: Trace:                             notrace\\nWL PARAMS: Tensor management policy:          per_layer\\nWL PARAMS: Convolution algorithm:             ONEDNN_AUTO\\nWL PARAMS: Dataset reader format:             NCHW\\nWL PARAMS: Dry run:                           YES\\nWL PARAMS: OneDNN Conv PD memory format:      ONEDNN_CONVPD_ANY\\nWL PARAMS: No of iterations for inference:    400\\nWL PARAMS: ==================================================\\nWL PARAMS: \\n\\ndl-mnist - total time for whole calculation: 2.84 s\\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.04358898943540682, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench dl-mnist\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"Velocity-Bench svm\", \"value\": 0.4497, \"command\": [\"/home/test-user/ur_bench_workdir/svm/svm_sycl\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a9a\", \"/home/test-user/ur_bench_workdir/velocity-bench-repo/svm/SYCL/a.m\"], \"env\": {}, \"stdout\": \"Number of args 3\\nUsing cuSVM (Carpenter)...\\n\\nBuffering input text file (6989624 B).\\nLoad Done \\nStarting Training \\n_C 1.000000\\nWorkgroup Size: 1024\\nnbrCtas 80 \\nelemsPerCta 1248 \\nthreadsPerCta 128 \\nTotal run time: 0.387169 seconds\\nIter:100\\nM:97683\\nN:123\\nTrain done. Calulate Vector counts \\nTraining done \\n\\nLoading    elapsed time : 0.0558 s\\nProcessing elapsed time : 0.3920 s\\nStoring    elapsed time : 0.0019 s\\nTotal      elapsed time : 0.4497 s\\nResult's are correct: 0.0551 \\n\", \"passed\": true, \"unit\": \"s\", \"explicit_group\": \"\", \"stddev\": 0.039846230627728074, \"git_url\": \"https://github.com/oneapi-src/Velocity-Bench/\", \"git_hash\": \"b22215c16f789100449c34bf4eaa3fb178983d69\", \"name\": \"Velocity-Bench svm\", \"lower_is_better\": true, \"suite\": \"Velocity Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"value\": 176.177, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.187147\", \"0.176177\", \"0.170610\", \"0.170610 0.176177 0.214655\", \"0.023984\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.8612859354041682, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"value\": 172.686, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.172877\", \"0.172686\", \"0.172437\", \"0.172437 0.172686 0.173509\", \"0.000561\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.27624325029462027, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"value\": 175.322, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.175244\", \"0.175322\", \"0.174811\", \"0.174811 0.175322 0.175599\", \"0.000400\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.19979072384204472, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"value\": 172.068, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_independent\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/IndependentDAGTaskThroughput_multi.csv\", \"--size=32768\"], \"env\": {}, \"stdout\": [\"Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"32768\", \"0.172338\", \"0.172068\", \"0.170066\", \"0.170066 0.172068 0.174882\", \"0.002419\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.7996885841722605, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench IndependentDAGTaskThroughput_multi Runtime_IndependentDAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"value\": 938.6750000000001, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_SingleTask\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.940072\", \"0.938675\", \"0.936385\", \"0.936385 0.938675 0.945156\", \"0.004549\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 3.1529006221783957, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_SingleTask\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"value\": 956.252, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_BasicParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.956587\", \"0.956252\", \"0.954889\", \"0.954889 0.956252 0.958621\", \"0.001888\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.63623222295255, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_BasicParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"value\": 971.656, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.978366\", \"0.971656\", \"0.967024\", \"0.967024 0.971656 0.996418\", \"0.015804\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.457090216767293, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_HierarchicalParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"value\": 944.093, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/dag_task_throughput_sequential\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/DAGTaskThroughput_multi.csv\", \"--size=327680\"], \"env\": {}, \"stdout\": [\"Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"327680\", \"0.947329\", \"0.944093\", \"0.943049\", \"0.943049 0.944093 0.954846\", \"0.006531\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 7.948362493830644, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench DAGTaskThroughput_multi Runtime_DAGTaskThroughput_NDRangeParallelFor\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"value\": 21.215, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021540\", \"0.021215\", \"0.020670\", \"0.020670 0.021215 0.022735\", \"0.001070\", \"6.047557\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3334206552289964, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"value\": 21.587, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021521\", \"0.021587\", \"0.021060\", \"0.021060 0.021587 0.021916\", \"0.000432\", \"5.935531\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.42243579393796804, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"value\": 21.340999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.021372\", \"0.021341\", \"0.021206\", \"0.021206 0.021341 0.021568\", \"0.000183\", \"5.894429\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2233838251381076, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"value\": 17.385, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017421\", \"0.017385\", \"0.017373\", \"0.017373 0.017385 0.017503\", \"0.000072\", \"7.194869\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.20397140322440632, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"value\": 19.720000000000002, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019679\", \"0.019720\", \"0.019592\", \"0.019592 0.019720 0.019725\", \"0.000075\", \"6.380188\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.26098722829543336, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"value\": 19.68, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019667\", \"0.019680\", \"0.019637\", \"0.019637 0.019680 0.019684\", \"0.000026\", \"6.365416\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2414104388795163, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Contiguous\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"value\": 22.067, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.022093\", \"0.022067\", \"0.021980\", \"0.021980 0.022067 0.022231\", \"0.000127\", \"5.686917\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.28513388668016076, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"value\": 20.968, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.020915\", \"0.020968\", \"0.020730\", \"0.020730 0.020968 0.021047\", \"0.000165\", \"6.029818\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.05345403009440223, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"value\": 21.136, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.020987\", \"0.021136\", \"0.020674\", \"0.020674 0.021136 0.021151\", \"0.000271\", \"6.046239\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.24752036953215403, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_H2D_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"value\": 17.195999999999998, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.017214\", \"0.017196\", \"0.017039\", \"0.017039 0.017196 0.017405\", \"0.000184\", \"7.335956\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.2516949211512486, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_1D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"value\": 19.400000000000002, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019458\", \"0.019400\", \"0.019336\", \"0.019336 0.019400 0.019638\", \"0.000159\", \"6.464490\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.04933896364267482, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_2D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"value\": 19.339, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/host_device_bandwidth\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/HostDeviceBandwidth_multi.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.019342\", \"0.019339\", \"0.019327\", \"0.019327 0.019339 0.019359\", \"0.000016\", \"6.467589\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"0.125000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.07697402159170422, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench HostDeviceBandwidth_multi MicroBench_HostDeviceBandwidth_3D_D2H_Strided\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"value\": 85.214, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_int32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085146\", \"0.085214\", \"0.084983\", \"0.084983 0.085214 0.085241\", \"0.000142\", \"3671.311743\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.07003094554076054, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_int32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"value\": 85.077, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/local_mem\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/LocalMem_multi.csv\", \"--size=10240000\"], \"env\": {}, \"stdout\": [\"MicroBench_LocalMem_fp32_4096\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"10240000\", \"0.085050\", \"0.085077\", \"0.084931\", \"0.084931 0.085077 0.085141\", \"0.000108\", \"3673.565768\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"312.000000\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.02484619353811178, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench LocalMem_multi MicroBench_LocalMem_fp32_4096\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"value\": 5.333, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.005870\", \"0.005333\", \"0.005244\", \"0.005244 0.005333 0.007033\", \"0.001008\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.07647021933043237, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"value\": 5.934, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.005958\", \"0.005934\", \"0.005934\", \"0.005934 0.005934 0.006006\", \"0.000042\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.003113908889391046, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"value\": 7.0089999999999995, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.007319\", \"0.007009\", \"0.005658\", \"0.005658 0.007009 0.009291\", \"0.001836\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.32498797180539135, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"value\": 30.096, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.033217\", \"0.030096\", \"0.029153\", \"0.029153 0.030096 0.040404\", \"0.006241\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 4.222903615339148, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"value\": 21.377, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.025024\", \"0.021377\", \"0.019562\", \"0.019562 0.021377 0.034132\", \"0.007940\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.9266328832101531, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"value\": 18.733, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/scalar_prod\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/ScalarProduct_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"ScalarProduct_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.017304\", \"0.018733\", \"0.014440\", \"0.014440 0.018733 0.018740\", \"0.002480\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.4525465796090895, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench ScalarProduct_multi ScalarProduct_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"value\": 12.908, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.013469\", \"0.012908\", \"0.012886\", \"0.012886 0.012908 0.014611\", \"0.000990\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.5654667956385211, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"value\": 5.908, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.006772\", \"0.005908\", \"0.004603\", \"0.004603 0.005908 0.009805\", \"0.002706\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.1865811212941537, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"value\": 15.019, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.015805\", \"0.015019\", \"0.011882\", \"0.011882 0.015019 0.020514\", \"0.004369\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.868980734432606, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"value\": 18.383, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_NDRange_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.017730\", \"0.018383\", \"0.016394\", \"0.016394 0.018383 0.018414\", \"0.001158\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.0025495097567960244, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_NDRange_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"value\": 40.681000000000004, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int16\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.057682\", \"0.040681\", \"0.024410\", \"0.024410 0.040681 0.107954\", \"0.044290\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.4325594651710788, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int16\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"value\": 18.543, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.020218\", \"0.018543\", \"0.018258\", \"0.018258 0.018543 0.023853\", \"0.003151\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 1.3774521770282986, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"value\": 51.092, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.052239\", \"0.051092\", \"0.033563\", \"0.033563 0.051092 0.072061\", \"0.019274\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 18.081944703211544, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"value\": 91.60600000000001, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/segmentedreduction\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Pattern_SegmentedReduction_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"Pattern_SegmentedReduction_Hierarchical_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.094435\", \"0.091606\", \"0.091600\", \"0.091600 0.091606 0.100099\", \"0.004905\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 18.19835327898287, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Pattern_SegmentedReduction_multi Pattern_SegmentedReduction_Hierarchical_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"value\": 33.999, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_device\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.033590\", \"0.033999\", \"0.031455\", \"0.031455 0.033999 0.035315\", \"0.001962\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.4869523297290744, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_device\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"value\": 306.665, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_host\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.309683\", \"0.306665\", \"0.306379\", \"0.306379 0.306665 0.316007\", \"0.005479\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.3984580099763077, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_host\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"value\": 306.674, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/usm_allocation_latency\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/USM_Allocation_latency_multi.csv\", \"--size=1024000000\"], \"env\": {}, \"stdout\": [\"USM_Allocation_latency_fp32_shared\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"1024000000\", \"0.307254\", \"0.306674\", \"0.306606\", \"0.306606 0.306674 0.308480\", \"0.001063\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.9317407288051076, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench USM_Allocation_latency_multi USM_Allocation_latency_fp32_shared\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"value\": 2.97, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.002981\", \"0.002970\", \"0.002961\", \"0.002961 0.002970 0.003011\", \"0.000026\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.0026457513110647187, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"value\": 4.071, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_int64\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.004081\", \"0.004071\", \"0.004071\", \"0.004071 0.004071 0.004100\", \"0.000017\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.002516611478424012, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_int64\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"value\": 2.812, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/vec_add\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/VectorAddition_multi.csv\", \"--size=102400000\"], \"env\": {}, \"stdout\": [\"VectorAddition_fp32\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"102400000\", \"0.002808\", \"0.002812\", \"0.002797\", \"0.002797 0.002812 0.002816\", \"0.000010\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.008386497083606068, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench VectorAddition_multi VectorAddition_fp32\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 2mm Polybench_2mm\", \"value\": 8.493, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/2mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/2mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_2mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.008504\", \"0.008493\", \"0.008479\", \"0.008479 0.008493 0.008541\", \"0.000032\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.022589820716419892, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 2mm Polybench_2mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench 3mm Polybench_3mm\", \"value\": 11.29, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/3mm\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/3mm.csv\", \"--size=512\"], \"env\": {}, \"stdout\": [\"Polybench_3mm\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"512\", \"0.011628\", \"0.011290\", \"0.011143\", \"0.011143 0.011290 0.012452\", \"0.000717\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.08899625460283828, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench 3mm Polybench_3mm\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench Atax Polybench_Atax\", \"value\": 10.607, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/atax\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/Atax.csv\", \"--size=8192\"], \"env\": {}, \"stdout\": [\"Polybench_Atax\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8192\", \"0.010519\", \"0.010607\", \"0.010171\", \"0.010171 0.010607 0.010780\", \"0.000314\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 2.2616857885348725, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench Atax Polybench_Atax\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"value\": 0.029, \"command\": [\"/home/test-user/ur_bench_workdir/sycl-bench-build/mol_dyn\", \"--warmup-run\", \"--num-runs=3\", \"--output=/home/test-user/ur_bench_workdir/MolecularDynamics.csv\", \"--size=8196\"], \"env\": {}, \"stdout\": [\"MolecularDynamics\", \"PASS\", \"Intel(R) Arc(TM) B580 Graphics\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"256\", \"8196\", \"0.000047\", \"0.000029\", \"0.000024\", \"0.000024 0.000029 0.000089\", \"0.000036\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"LLVM (Intel DPC++)\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\", \"N/A\"], \"passed\": true, \"unit\": \"ms\", \"explicit_group\": \"\", \"stddev\": 0.009817655709809935, \"git_url\": \"https://github.com/unisa-hpc/sycl-bench.git\", \"git_hash\": \"31fc70be6266193c4ba60eb1fe3ce26edee4ca5b\", \"name\": \"SYCL-Bench MolecularDynamics MolecularDynamics\", \"lower_is_better\": true, \"suite\": \"SYCL-Bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"value\": 3338.786577, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-05-16T01:11:04Z\\\",\\\"153349295\\\",\\\"180567\\\",\\\"3338.786577\\\",\\\"3.930536\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-05-16T01:11:05Z\\\",\\\"1046321281\\\",\\\"34005244\\\",\\\"122.435730\\\",\\\"3.939225\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 3.5741292088471632, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Prompt Processing Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}, {\"label\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"value\": 122.268575, \"command\": [\"/home/test-user/ur_bench_workdir/llamacpp-build/bin/llama-bench\", \"--output\", \"csv\", \"-n\", \"128\", \"-p\", \"512\", \"-pg\", \"0,0\", \"-sm\", \"none\", \"-ngl\", \"99\", \"--numa\", \"isolate\", \"-t\", \"8\", \"--mmap\", \"0\", \"--model\", \"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\"], \"env\": {}, \"stdout\": \"build_commit,build_number,cpu_info,gpu_info,backends,model_filename,model_type,model_size,model_n_params,n_batch,n_ubatch,n_threads,cpu_mask,cpu_strict,poll,type_k,type_v,n_gpu_layers,split_mode,main_gpu,no_kv_offload,flash_attn,tensor_split,use_mmap,embeddings,n_prompt,n_gen,test_time,avg_ns,stddev_ns,avg_ts,stddev_ts\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"512\\\",\\\"0\\\",\\\"2025-05-16T01:11:11Z\\\",\\\"153334196\\\",\\\"285631\\\",\\\"3339.120875\\\",\\\"6.208593\\\"\\n\\\"916c83bf\\\",\\\"5061\\\",\\\"12th Gen Intel(R) Core(TM) i7-12700\\\",\\\"Intel(R) Arc(TM) B580 Graphics\\\",\\\"SYCL\\\",\\\"/home/test-user/ur_bench_workdir/models/deepseek-r1-distill-qwen-1.5b-q4_0.gguf\\\",\\\"qwen2 1.5B Q4_0\\\",\\\"1060276736\\\",\\\"1777088000\\\",\\\"2048\\\",\\\"512\\\",\\\"8\\\",\\\"0x0\\\",\\\"0\\\",\\\"50\\\",\\\"f16\\\",\\\"f16\\\",\\\"99\\\",\\\"none\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"0.00\\\",\\\"0\\\",\\\"0\\\",\\\"0\\\",\\\"128\\\",\\\"2025-05-16T01:11:12Z\\\",\\\"1048232505\\\",\\\"42155873\\\",\\\"122.268575\\\",\\\"4.919942\\\"\\n\", \"passed\": true, \"unit\": \"token/s\", \"explicit_group\": \"\", \"stddev\": 0.8081357606287491, \"git_url\": \"https://github.com/ggerganov/llama.cpp\", \"git_hash\": \"916c83bfe7f8b08ada609c3b8e583cf5301e594b\", \"name\": \"llama.cpp DeepSeek-R1-Distill-Qwen-1.5B-Q4_0.gguf Text Generation Batched 2048\", \"lower_is_better\": false, \"suite\": \"llama.cpp bench\"}], \"name\": \"Baseline_BMG_L0v2\", \"hostname\": \"pc_bmg_809_02\", \"git_hash\": \"8c3711465b0\", \"github_repo\": \"intel/llvm\", \"date\": \"2025-05-16T01:11:28.748243+00:00\", \"compute_runtime\": \"25.13.33276.18\"}"