$date
	Mon Oct  2 13:13:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module kmap1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' sel [1:0] $end
$var wire 4 ( in [3:0] $end
$var wire 1 ! f $end
$scope module mux1 $end
$var wire 2 ) s [1:0] $end
$var wire 4 * w [3:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011 *
b0 )
b1011 (
b0 '
b0 &
0%
0$
0#
0"
1!
$end
#20
b101 (
b101 *
1%
b1 &
#40
b1011 (
b1011 *
1$
0%
b10 &
#60
0!
b0 (
b0 *
1%
b11 &
#80
1!
b1011 (
b1011 *
b1 '
b1 )
1#
0$
0%
b100 &
#100
0!
b101 (
b101 *
1%
b101 &
#120
1!
b1011 (
b1011 *
1$
0%
b110 &
#140
0!
b0 (
b0 *
1%
b111 &
#160
b1011 (
b1011 *
1"
b10 '
b10 )
0#
0$
0%
b1000 &
#180
1!
b101 (
b101 *
1%
b1001 &
#200
0!
b1011 (
b1011 *
1$
0%
b1010 &
#220
b0 (
b0 *
1%
b1011 &
#240
1!
b1011 (
b1011 *
b11 '
b11 )
1#
0$
0%
b1100 &
#260
0!
b101 (
b101 *
1%
b1101 &
#280
1!
b1011 (
b1011 *
1$
0%
b1110 &
#300
0!
b0 (
b0 *
1%
b1111 &
#320
b10000 &
