
---------- Begin Simulation Statistics ----------
final_tick                                66750048000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 349393                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684048                       # Number of bytes of host memory used
host_op_rate                                   382348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.21                       # Real time elapsed on the host
host_tick_rate                              233220051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066750                       # Number of seconds simulated
sim_ticks                                 66750048000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.606089                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8698943                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9929610                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            154852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16493215                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          523194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223167                       # Number of indirect misses.
system.cpu.branchPred.lookups                20555735                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050663                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1043                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.335001                       # CPI: cycles per instruction
system.cpu.discardedOps                        719894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49722092                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195256                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9989261                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15613277                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.749063                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        133500096                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       117886819                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          426                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       984246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1969217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            345                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14038                       # Transaction distribution
system.membus.trans_dist::CleanEvict              183                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4693504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4693504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22630                       # Request fanout histogram
system.membus.respLayer1.occupancy          213115250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           155020000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            965251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       947331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        947556                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2842443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2954194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    242545536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9047936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251593472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14540                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1796864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           999517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028351                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 998740     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    768      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             999517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2945802500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93554995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2368890000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               947211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15132                       # number of demand (read+write) hits
system.l2.demand_hits::total                   962343                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              947211                       # number of overall hits
system.l2.overall_hits::.cpu.data               15132                       # number of overall hits
system.l2.overall_hits::total                  962343                       # number of overall hits
system.l2.demand_misses::.cpu.inst                345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22289                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22634                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               345                       # number of overall misses
system.l2.overall_misses::.cpu.data             22289                       # number of overall misses
system.l2.overall_misses::total                 22634                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2000950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2029792500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2000950500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2029792500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           947556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               984977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          947556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              984977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.595628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.595628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        83600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89773.004621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89678.912256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        83600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89773.004621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89678.912256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14038                       # number of writebacks
system.l2.writebacks::total                     14038                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22630                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22630                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25392000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1777823000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1803215000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25392000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1777823000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1803215000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.595521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.595521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        73600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79776.665919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79682.501105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        73600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79776.665919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79682.501105                       # average overall mshr miss latency
system.l2.replacements                          14540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33266                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33266                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       946958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           946958                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       946958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       946958                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1729005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1729005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89068.900680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89068.900680                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1534885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1534885500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79068.900680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79068.900680                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         947211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             947211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       947556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         947556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        83600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        83600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25392000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25392000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        73600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    271945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    271945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94523.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94523.809524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    242937500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    242937500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84558.823529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84558.823529                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7771.189429                       # Cycle average of tags in use
system.l2.tags.total_refs                     1968761                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     86.607470                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.319317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.084744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7705.785369                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.940648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948632                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5859                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3960314                       # Number of tag accesses
system.l2.tags.data_accesses                  3960314                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2852480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2896640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1796864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1796864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            661573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          42733752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43395325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       661573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           661573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26919292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26919292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26919292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           661573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42733752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70314616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006164014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               98824                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26548                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22630                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14038                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    780670000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  226210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1628957500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17255.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36005.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22967                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.200326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.904108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.164208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          371      1.89%      1.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11869     60.53%     62.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3870     19.74%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1248      6.36%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          842      4.29%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          408      2.08%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          188      0.96%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          243      1.24%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          569      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.084244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.037170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.540744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1551     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.035370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.027645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.530325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41      2.64%      2.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%      2.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1443     92.80%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.13%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      4.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2895488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1794880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2896640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1796864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66746341000                       # Total gap between requests
system.mem_ctrls.avgGap                    1820288.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2851328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1794880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 661572.557970295311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 42716493.627090722322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26889568.678662221879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20722000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1608235500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1505966141000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30031.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36083.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53638913.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             69572160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36978480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           161492520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72871200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5268694080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13822474350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13992040320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33424123110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.735567                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36227648500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2228720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28293679500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             70436100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             37433880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           161535360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73523700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5268694080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13718801040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14079344160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33409768320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.520514                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36456815250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2228720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28064512750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25947090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25947090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25947090                       # number of overall hits
system.cpu.icache.overall_hits::total        25947090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       947556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         947556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       947556                       # number of overall misses
system.cpu.icache.overall_misses::total        947556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12489142000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12489142000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12489142000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12489142000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26894646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26894646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26894646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26894646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035232                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035232                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035232                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035232                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13180.373508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13180.373508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13180.373508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13180.373508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       947331                       # number of writebacks
system.cpu.icache.writebacks::total            947331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       947556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       947556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       947556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       947556                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11541586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11541586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11541586000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11541586000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12180.373508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12180.373508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12180.373508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12180.373508                       # average overall mshr miss latency
system.cpu.icache.replacements                 947331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25947090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25947090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       947556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        947556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12489142000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12489142000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26894646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26894646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13180.373508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13180.373508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       947556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       947556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11541586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11541586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12180.373508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12180.373508                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.937516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26894646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            947556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.383173                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.937516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54736848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54736848                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34788403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34788403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34791731                       # number of overall hits
system.cpu.dcache.overall_hits::total        34791731                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48234                       # number of overall misses
system.cpu.dcache.overall_misses::total         48234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2896530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2896530000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2896530000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2896530000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34839965                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60092.736665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60092.736665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60051.623336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60051.623336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33266                       # number of writebacks
system.cpu.dcache.writebacks::total             33266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10797                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10797                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10797                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2215170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2215170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2216019500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2216019500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59222.810395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59222.810395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59218.607199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59218.607199                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20606519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20606519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    510002500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    510002500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25617.967651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25617.967651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    453277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    453277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25640.768186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25640.768186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2386527500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2386527500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84350.457710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84350.457710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8567                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1761892500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1761892500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89318.285512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89318.285512                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3328                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009819                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       849500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       849500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49970.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49970.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.562850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35007316                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            935.499212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.562850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70073679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70073679                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66750048000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
