Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  2 11:54:06 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           12 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             128 |           18 |
| Yes          | No                    | No                     |             112 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------+---------------------------------------------+------------------+----------------+
|             Clock Signal            |               Enable Signal              |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------+---------------------------------------------+------------------+----------------+
| ~sw_IBUF[0]                         |                                          | sw_IBUF[0]                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                          |                                             |                7 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/PWM_0/inst/temp2[7]_i_1_n_0   |                                             |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                          |                                             |                5 |             48 |
|  btn_IBUF_BUFG[2]                   |                                          | design_1_i/BTNs_test_0/inst/v1_carry__2_n_0 |                9 |             64 |
|  btn_IBUF_BUFG[1]                   |                                          | design_1_i/BTNs_test_0/inst/s1_carry__2_n_0 |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/H[8]_i_1_n_0 |                                             |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | sw_IBUF[0]                               | design_1_i/BTNs_test_0/inst/H[8]_i_1_n_0    |                8 |             64 |
+-------------------------------------+------------------------------------------+---------------------------------------------+------------------+----------------+


