[["CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache.", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.63", 12], ["Transparent Hardware Management of Stacked DRAM as Part of Memory.", ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "https://doi.org/10.1109/MICRO.2014.56", 12], ["Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache.", ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2014.51", 13], ["Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.", ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "https://doi.org/10.1109/MICRO.2014.36", 13], ["Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures.", ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.57", 12], ["Locality-Aware Mapping of Nested Parallel Patterns on GPUs.", ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "https://doi.org/10.1109/MICRO.2014.23", 12], ["Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists.", ["Ji Yun Kim", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.24", 13], ["PORPLE: An Extensible Optimizer for Portable Data Placement on GPU.", ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "https://doi.org/10.1109/MICRO.2014.20", 13], ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures.", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", 13], ["Managing GPU Concurrency in Heterogeneous Architectures.", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", 13], ["Load Value Approximation.", ["Joshua San Miguel", "Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2014.22", 13], ["Arbitrary Modulus Indexing.", ["Jeffrey R. Diamond", "Donald S. Fussell", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2014.13", 13], ["FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems.", ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2014.47", 13], ["Short-Circuiting Memory Traffic in Handheld Platforms.", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", 12], ["Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks.", ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/MICRO.2014.37", 12], ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution.", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", 13], ["Random Fill Cache Architecture.", ["Fangfei Liu", "Ruby B. Lee"], "https://doi.org/10.1109/MICRO.2014.28", 13], ["CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware.", ["Jie Chen", "Guru Venkataramani"], "https://doi.org/10.1109/MICRO.2014.42", 13], ["Continuous, Low Overhead, Run-Time Validation of Program Executions.", ["Erdem Aktas", "Furat Afram", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2014.18", 13], ["A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events.", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2014.39", 13], ["RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks.", ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2014.26", 13], ["GPUMech: GPU Performance Modeling Technique Based on Interval Analysis.", ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2014.59", 12], ["PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research.", ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.50", 13], ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults.", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", 13], ["Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors.", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2014.54", 13], ["Harnessing Soft Computations for Low-Budget Fault Tolerance.", ["Daya Shanker Khudia", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2014.33", 12], ["Skewed Compressed Caches.", ["Somayeh Sardashti", "Andre Seznec", "David A. Wood"], "https://doi.org/10.1109/MICRO.2014.41", 12], ["Adaptive Cache Management for Energy-Efficient GPU Computing.", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", 13], ["Futility Scaling: High-Associativity Cache Partitioning.", ["Ruisheng Wang", "Lizhong Chen"], "https://doi.org/10.1109/MICRO.2014.46", 12], ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities.", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", 13], ["Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks.", ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.52", 13], ["Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems.", ["Jeongseob Ahn", "Chang Hyun Park", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2014.49", 12], ["SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers.", ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/MICRO.2014.53", 13], ["A Front-End Execution Architecture for High Energy Efficiency.", ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"], "https://doi.org/10.1109/MICRO.2014.35", 13], ["Execution Drafting: Energy Efficiency through Computation Deduplication.", ["Michael McKeown", "Jonathan Balkind", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2014.43", 13], ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration.", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", 13], ["NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2014.61", 13], ["Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration.", ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1109/MICRO.2014.45", 13], ["Multi-GPU System Design with Memory Networks.", ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "https://doi.org/10.1109/MICRO.2014.55", 12], ["Dodec: Random-Link, Low-Radix On-Chip Networks.", ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "https://doi.org/10.1109/MICRO.2014.19", 13], ["Wormhole: Wisely Predicting Multidimensional Branches.", ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2014.40", 12], ["Bias-Free Branch Predictor.", ["Dibakar Gope", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2014.32", 12], ["Loop-Aware Memory Prefetching Using Code Block Working Sets.", ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2014.27", 12], ["BuMP: Bulk Memory Access Prediction and Streaming.", ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2014.44", 13], ["Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers.", ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2014.21", 13], ["Compiler Support for Optimizing Memory Bank-Level Parallelism.", ["Wei Ding", "Diana Guttman", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2014.34", 12], ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns.", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", 13], ["Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations.", ["Qing Yi", "Qian Wang", "Huimin Cui"], "https://doi.org/10.1109/MICRO.2014.14", 13], ["DaDianNao: A Machine-Learning Supercomputer.", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", 14], ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors.", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", 12], ["Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models.", ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2014.38", 12], ["Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution.", ["Ankit Sethia", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2014.16", 12], ["COMP: Compiler Optimizations for Manycore Processors.", ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "https://doi.org/10.1109/MICRO.2014.30", 13]]