{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603354820071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603354820087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 17:20:19 2020 " "Processing started: Thu Oct 22 17:20:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603354820087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354820087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Default -c MIPS_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Default -c MIPS_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354820087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603354820662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CHAR_Ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CHAR_Ctrl " "Found entity 1: VGA_CHAR_Ctrl" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CHAR_Ctrl_UpdateMONITOR.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl_UpdateMONITOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_monitor_rom " "Found entity 1: update_monitor_rom" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "V/LCD_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file V/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/LCD_TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file V/LCD_TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "V/LCD_TEST.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "V/I2C_AV_Config.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/SEG7_LUT_8.v 1 1 " "Found 1 design units, including 1 entities, in source file V/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file V/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "V/AUDIO_DAC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "V/VGA_Audio_PLL.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS/cpu.v 15 15 " "Found 15 design units, including 15 entities, in source file MIPS/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom8x1024_sim " "Found entity 1: rom8x1024_sim" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram8x2048_sim " "Found entity 2: ram8x2048_sim" {  } { { "MIPS/ram8x2048_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "MIPS/alu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/alu.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc " "Found entity 4: pc" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "5 registers " "Found entity 5: registers" {  } { { "MIPS/registers.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/registers.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "6 plus4 " "Found entity 6: plus4" {  } { { "MIPS/plus4.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/plus4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder32 " "Found entity 7: adder32" {  } { { "MIPS/adder32.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/adder32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux32_32_32 " "Found entity 8: mux32_32_32" {  } { { "MIPS/mux32_32_32.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/mux32_32_32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux5_5_5 " "Found entity 9: mux5_5_5" {  } { { "MIPS/mux5_5_5.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/mux5_5_5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_ctrl " "Found entity 10: main_ctrl" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu_ctrler " "Found entity 11: alu_ctrler" {  } { { "MIPS/alu_ctrler.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/alu_ctrler.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "12 shifter32_32_l2 " "Found entity 12: shifter32_32_l2" {  } { { "MIPS/shifter32_32_l2.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/shifter32_32_l2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "13 signext16_32 " "Found entity 13: signext16_32" {  } { { "MIPS/signext16_32.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/signext16_32.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "14 is_branch " "Found entity 14: is_branch" {  } { { "MIPS/is_branch.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/is_branch.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu " "Found entity 15: cpu" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/Img_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/Img_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_OSD_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_OSD_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CHAR_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CHAR_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CHAR_RAM " "Found entity 1: VGA_CHAR_RAM" {  } { { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char30x40_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file char30x40_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 char30x40_ram " "Found entity 1: char30x40_ram" {  } { { "char30x40_ram.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KEYBOARD_DEC.v 1 1 " "Found 1 design units, including 1 entities, in source file KEYBOARD_DEC.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_DEC " "Found entity 1: KEYBOARD_DEC" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354833982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354833982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-behavioral " "Found design unit 1: Keyboard-behavioral" {  } { { "keyboard.vhd" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354834813 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/keyboard.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354834813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354834813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MIPS_Default.v(578) " "Verilog HDL warning at MIPS_Default.v(578): extended using \"x\" or \"z\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 578 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603354834819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_Default.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS_Default.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Default " "Found entity 1: MIPS_Default" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354834820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354834820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDG MIPS_Default.v(606) " "Verilog HDL Implicit Net warning at MIPS_Default.v(606): created implicit net for \"LEDG\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 606 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354834821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 MIPS_Default.v(624) " "Verilog HDL Implicit Net warning at MIPS_Default.v(624): created implicit net for \"HEX6\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 624 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354834821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 MIPS_Default.v(625) " "Verilog HDL Implicit Net warning at MIPS_Default.v(625): created implicit net for \"HEX7\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 625 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354834822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK MIPS_Default.v(631) " "Verilog HDL Implicit Net warning at MIPS_Default.v(631): created implicit net for \"VGA_CLK\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 631 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354834822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N MIPS_Default.v(654) " "Verilog HDL Implicit Net warning at MIPS_Default.v(654): created implicit net for \"VGA_SYNC_N\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 654 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354834822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N MIPS_Default.v(655) " "Verilog HDL Implicit Net warning at MIPS_Default.v(655): created implicit net for \"VGA_BLANK_N\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 655 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354834822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Default " "Elaborating entity \"MIPS_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603354835371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDG MIPS_Default.v(606) " "Verilog HDL or VHDL warning at MIPS_Default.v(606): object \"LEDG\" assigned a value but never read" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354835390 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_clk_reg MIPS_Default.v(535) " "Verilog HDL or VHDL warning at MIPS_Default.v(535): object \"cpu_clk_reg\" assigned a value but never read" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354835390 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 32 MIPS_Default.v(602) " "Verilog HDL assignment warning at MIPS_Default.v(602): truncated value with size 36 to match size of target (32)" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835390 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 MIPS_Default.v(604) " "Verilog HDL assignment warning at MIPS_Default.v(604): truncated value with size 18 to match size of target (10)" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835390 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 MIPS_Default.v(606) " "Verilog HDL assignment warning at MIPS_Default.v(606): truncated value with size 9 to match size of target (1)" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835390 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MIPS_Default.v(608) " "Verilog HDL assignment warning at MIPS_Default.v(608): truncated value with size 32 to match size of target (9)" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835390 "|MIPS_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MIPS_Default.v(609) " "Verilog HDL assignment warning at MIPS_Default.v(609): truncated value with size 32 to match size of target (10)" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835391 "|MIPS_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "MIPS_Default.v" "r0" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "V/Reset_Delay.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835399 "|MIPS_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "MIPS_Default.v" "p1" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "altpll_component" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "V/VGA_Audio_PLL.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -10000 " "Parameter \"clk2_phase_shift\" = \"-10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354835788 ""}  } { { "V/VGA_Audio_PLL.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603354835788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_aem2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_aem2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_aem2 " "Found entity 1: altpll_aem2" {  } { { "db/altpll_aem2.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354835917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354835917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_aem2 VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated " "Elaborating entity \"altpll_aem2\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u0 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u0\"" {  } { { "MIPS_Default.v" "u0" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u0\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "MIPS_Default.v" "u1" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(89) " "Verilog HDL assignment warning at VGA_Controller.v(89): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(92) " "Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(113) " "Verilog HDL assignment warning at VGA_Controller.v(113): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(114) " "Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(115) " "Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(175) " "Verilog HDL assignment warning at VGA_Controller.v(175): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(198) " "Verilog HDL assignment warning at VGA_Controller.v(198): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_Controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354835951 "|MIPS_Default|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u2 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u2\"" {  } { { "MIPS_Default.v" "u2" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR_ADDR_ddddd VGA_OSD_RAM.v(48) " "Verilog HDL or VHDL warning at VGA_OSD_RAM.v(48): object \"WR_ADDR_ddddd\" assigned a value but never read" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354835958 "|MIPS_Default|VGA_OSD_RAM:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Wen_ddddd VGA_OSD_RAM.v(53) " "Verilog HDL or VHDL warning at VGA_OSD_RAM.v(53): object \"Wen_ddddd\" assigned a value but never read" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354835958 "|MIPS_Default|VGA_OSD_RAM:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u2\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\"" {  } { { "VGA_Controller/VGA_OSD_RAM.v" "u0" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/VGA_OSD_RAM.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354835960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "altsyncram_component" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "VGA_Controller/Img_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836056 ""}  } { { "VGA_Controller/Img_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_Controller/Img_RAM.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603354836056 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf" 1494 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nn1 " "Found entity 1: altsyncram_2nn1" {  } { { "db/altsyncram_2nn1.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354836160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nn1 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated " "Elaborating entity \"altsyncram_2nn1\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/decode_79a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354836267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_79a:decode2 " "Elaborating entity \"decode_79a\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_79a:decode2\"" {  } { { "db/altsyncram_2nn1.tdf" "decode2" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/decode_0l9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354836360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_0l9:rden_decode_b " "Elaborating entity \"decode_0l9\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|decode_0l9:rden_decode_b\"" {  } { { "db/altsyncram_2nn1.tdf" "rden_decode_b" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n3b " "Found entity 1: mux_n3b" {  } { { "db/mux_n3b.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/mux_n3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354836483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n3b VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_n3b:mux3 " "Elaborating entity \"mux_n3b\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_2nn1:auto_generated\|mux_n3b:mux3\"" {  } { { "db/altsyncram_2nn1.tdf" "mux3" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_2nn1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_DEC KEYBOARD_DEC:u6 " "Elaborating entity \"KEYBOARD_DEC\" for hierarchy \"KEYBOARD_DEC:u6\"" {  } { { "MIPS_Default.v" "u6" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt KEYBOARD_DEC.v(28) " "Verilog HDL or VHDL warning at KEYBOARD_DEC.v(28): object \"cnt\" assigned a value but never read" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354836529 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(157) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(157): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354836530 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(177) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(177): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354836530 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(181) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(181): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354836530 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 KEYBOARD_DEC.v(184) " "Verilog HDL assignment warning at KEYBOARD_DEC.v(184): truncated value with size 8 to match size of target (6)" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354836530 "|MIPS_Default|KEYBOARD_DEC:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborating entity \"lpm_rom\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "KEYBOARD_DEC.v" "lpm_rom_component" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Instantiated megafunction \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE scancode.mif " "Parameter \"LPM_FILE\" = \"scancode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836572 ""}  } { { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603354836572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\"" {  } { { "altrom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "KEYBOARD_DEC.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/KEYBOARD_DEC.v" 255 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlv " "Found entity 1: altsyncram_dlv" {  } { { "db/altsyncram_dlv.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_dlv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354836773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlv KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_dlv:auto_generated " "Elaborating entity \"altsyncram_dlv\" for hierarchy \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_dlv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CHAR_RAM VGA_CHAR_RAM:u7 " "Elaborating entity \"VGA_CHAR_RAM\" for hierarchy \"VGA_CHAR_RAM:u7\"" {  } { { "MIPS_Default.v" "u7" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_CHAR_RAM.v(42) " "Verilog HDL assignment warning at VGA_CHAR_RAM.v(42): truncated value with size 32 to match size of target (11)" {  } { { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354836791 "|MIPS_Default|VGA_CHAR_RAM:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char30x40_ram VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component " "Elaborating entity \"char30x40_ram\" for hierarchy \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\"" {  } { { "VGA_CHAR_RAM.v" "char30x40_ram_component" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\"" {  } { { "char30x40_ram.v" "altsyncram_component" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\"" {  } { { "char30x40_ram.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char30x40_ram.mif " "Parameter \"init_file\" = \"char30x40_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836818 ""}  } { { "char30x40_ram.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603354836818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ka1 " "Found entity 1: altsyncram_4ka1" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354836887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354836887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ka1 VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated " "Elaborating entity \"altsyncram_4ka1\" for hierarchy \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborating entity \"lpm_rom\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "VGA_CHAR_RAM.v" "lpm_rom_component" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Instantiated megafunction \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE bmpfont.mif " "Parameter \"LPM_FILE\" = \"bmpfont.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354836901 ""}  } { { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603354836901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component " "Elaborated megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\"" {  } { { "altrom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 75 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354836964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jv " "Found entity 1: altsyncram_1jv" {  } { { "db/altsyncram_1jv.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_1jv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354837029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jv VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_1jv:auto_generated " "Elaborating entity \"altsyncram_1jv\" for hierarchy \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|altrom:srom\|altsyncram:rom_block\|altsyncram_1jv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_monitor_rom update_monitor_rom:update_rom " "Elaborating entity \"update_monitor_rom\" for hierarchy \"update_monitor_rom:update_rom\"" {  } { { "MIPS_Default.v" "update_rom" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837039 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Verilog HDL Always Construct warning at VGA_CHAR_Ctrl_UpdateMONITOR.v(8): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603354837055 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[0\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837055 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[1\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837055 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[2\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837055 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[3\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837055 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[4\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837055 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[5\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[6\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[18\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[19\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[20\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[21\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[22\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[23\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[24\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[25\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[26\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[27\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[28\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[29\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[30\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] VGA_CHAR_Ctrl_UpdateMONITOR.v(8) " "Inferred latch for \"data\[31\]\" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)" {  } { { "VGA_CHAR_Ctrl_UpdateMONITOR.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl_UpdateMONITOR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837056 "|MIPS_Default|update_monitor_rom:update_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CHAR_Ctrl VGA_CHAR_Ctrl:u8 " "Elaborating entity \"VGA_CHAR_Ctrl\" for hierarchy \"VGA_CHAR_Ctrl:u8\"" {  } { { "MIPS_Default.v" "u8" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_CHAR_Ctrl.v(898) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(898): truncated value with size 32 to match size of target (10)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 VGA_CHAR_Ctrl.v(906) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(906): truncated value with size 8 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(991) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(991): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_CHAR_Ctrl.v(941) " "Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(941): all case item expressions in this case statement are onehot" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 941 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1024) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1024): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1027) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1027): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1073) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1073): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1084) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1084): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1101) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1101): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1104) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1104): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1127) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1127): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837096 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1135) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1135): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837097 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1138) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1138): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837097 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1151) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1151): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837097 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_CHAR_Ctrl.v(1159) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1159): truncated value with size 32 to match size of target (5)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837097 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_CHAR_Ctrl.v(1162) " "Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1162): truncated value with size 32 to match size of target (6)" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837097 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_CHAR_Ctrl.v(877) " "Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(877): all case item expressions in this case statement are onehot" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 877 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603354837097 "|MIPS_Default|VGA_CHAR_Ctrl:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:u9 " "Elaborating entity \"cpu\" for hierarchy \"cpu:u9\"" {  } { { "MIPS_Default.v" "u9" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_rom cpu.v(147) " "Verilog HDL or VHDL warning at cpu.v(147): object \"clock_rom\" assigned a value but never read" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837117 "|MIPS_Default|cpu:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_ram cpu.v(148) " "Verilog HDL or VHDL warning at cpu.v(148): object \"clock_ram\" assigned a value but never read" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837117 "|MIPS_Default|cpu:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cpu.v(164) " "Verilog HDL assignment warning at cpu.v(164): truncated value with size 32 to match size of target (24)" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837119 "|MIPS_Default|cpu:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cpu.v(179) " "Verilog HDL assignment warning at cpu.v(179): truncated value with size 32 to match size of target (24)" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837119 "|MIPS_Default|cpu:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom8x1024_sim cpu:u9\|rom8x1024_sim:rom8x1024a " "Elaborating entity \"rom8x1024_sim\" for hierarchy \"cpu:u9\|rom8x1024_sim:rom8x1024a\"" {  } { { "MIPS/cpu.v" "rom8x1024a" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837168 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rom8x1024_sim.v(26) " "Verilog HDL Case Statement warning at rom8x1024_sim.v(26): incomplete case statement has no default case item" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837170 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data rom8x1024_sim.v(25) " "Verilog HDL Always Construct warning at rom8x1024_sim.v(25): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603354837171 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[0\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837172 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[1\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[2\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[3\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[4\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[5\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[6\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[7\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837173 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[8\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837174 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[9\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837174 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[10\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837174 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[11\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837174 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[12\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837174 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[13\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837174 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[14\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[15\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[16\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[17\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[18\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[19\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[20\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837175 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[21\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837176 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[22\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837176 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[23\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837176 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[24\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837176 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[25\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837176 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[26\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837176 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[27\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837177 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[28\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837177 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[29\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837177 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[30\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837177 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] rom8x1024_sim.v(25) " "Inferred latch for \"data\[31\]\" at rom8x1024_sim.v(25)" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354837177 "|MIPS_Default|cpu:u9|rom8x1024_sim:rom8x1024a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram8x2048_sim cpu:u9\|ram8x2048_sim:ram8x2048a " "Elaborating entity \"ram8x2048_sim\" for hierarchy \"cpu:u9\|ram8x2048_sim:ram8x2048a\"" {  } { { "MIPS/cpu.v" "ram8x2048a" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 ram8x2048_sim.v(43) " "Verilog HDL assignment warning at ram8x2048_sim.v(43): truncated value with size 10 to match size of target (6)" {  } { { "MIPS/ram8x2048_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603354837225 "|MIPS_Default|cpu:u9|ram8x2048_sim:ram8x2048a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:u9\|alu:alua " "Elaborating entity \"alu\" for hierarchy \"cpu:u9\|alu:alua\"" {  } { { "MIPS/cpu.v" "alua" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:u9\|pc:pca " "Elaborating entity \"pc\" for hierarchy \"cpu:u9\|pc:pca\"" {  } { { "MIPS/cpu.v" "pca" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers cpu:u9\|registers:register_file " "Elaborating entity \"registers\" for hierarchy \"cpu:u9\|registers:register_file\"" {  } { { "MIPS/cpu.v" "register_file" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus4 cpu:u9\|plus4:pc_plus4 " "Elaborating entity \"plus4\" for hierarchy \"cpu:u9\|plus4:pc_plus4\"" {  } { { "MIPS/cpu.v" "pc_plus4" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 cpu:u9\|adder32:pc_add " "Elaborating entity \"adder32\" for hierarchy \"cpu:u9\|adder32:pc_add\"" {  } { { "MIPS/cpu.v" "pc_add" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_32_32 cpu:u9\|mux32_32_32:alu_b_sel_1 " "Elaborating entity \"mux32_32_32\" for hierarchy \"cpu:u9\|mux32_32_32:alu_b_sel_1\"" {  } { { "MIPS/cpu.v" "alu_b_sel_1" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_5_5 cpu:u9\|mux5_5_5:reg_widx_sel1 " "Elaborating entity \"mux5_5_5\" for hierarchy \"cpu:u9\|mux5_5_5:reg_widx_sel1\"" {  } { { "MIPS/cpu.v" "reg_widx_sel1" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ctrl cpu:u9\|main_ctrl:main_ctrla " "Elaborating entity \"main_ctrl\" for hierarchy \"cpu:u9\|main_ctrl:main_ctrla\"" {  } { { "MIPS/cpu.v" "main_ctrla" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rrs main_ctrl.v(223) " "Verilog HDL or VHDL warning at main_ctrl.v(223): object \"Rrs\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837553 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rrt main_ctrl.v(224) " "Verilog HDL or VHDL warning at main_ctrl.v(224): object \"Rrt\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837553 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rrd main_ctrl.v(225) " "Verilog HDL or VHDL warning at main_ctrl.v(225): object \"Rrd\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837553 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rshamt main_ctrl.v(226) " "Verilog HDL or VHDL warning at main_ctrl.v(226): object \"Rshamt\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837553 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Irs main_ctrl.v(237) " "Verilog HDL or VHDL warning at main_ctrl.v(237): object \"Irs\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837553 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Irt main_ctrl.v(238) " "Verilog HDL or VHDL warning at main_ctrl.v(238): object \"Irt\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837553 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Iaddr main_ctrl.v(239) " "Verilog HDL or VHDL warning at main_ctrl.v(239): object \"Iaddr\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837554 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jaddr main_ctrl.v(245) " "Verilog HDL or VHDL warning at main_ctrl.v(245): object \"Jaddr\" assigned a value but never read" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603354837554 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(282) " "Verilog HDL Case Statement warning at main_ctrl.v(282): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 282 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837554 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(297) " "Verilog HDL Case Statement warning at main_ctrl.v(297): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 297 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837554 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(309) " "Verilog HDL Case Statement warning at main_ctrl.v(309): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 309 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837554 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(302) " "Verilog HDL Case Statement warning at main_ctrl.v(302): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 302 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837555 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(303) " "Verilog HDL Case Statement warning at main_ctrl.v(303): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 303 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837555 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(304) " "Verilog HDL Case Statement warning at main_ctrl.v(304): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 304 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837555 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(359) " "Verilog HDL Case Statement warning at main_ctrl.v(359): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 359 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837555 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(374) " "Verilog HDL Case Statement warning at main_ctrl.v(374): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 374 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837555 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(380) " "Verilog HDL Case Statement warning at main_ctrl.v(380): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 380 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837555 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(435) " "Verilog HDL Case Statement warning at main_ctrl.v(435): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 435 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(451) " "Verilog HDL Case Statement warning at main_ctrl.v(451): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 451 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rfunc main_ctrl.v(468) " "Verilog HDL Always Construct warning at main_ctrl.v(468): variable \"Rfunc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(479) " "Verilog HDL Case Statement warning at main_ctrl.v(479): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 479 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(494) " "Verilog HDL Case Statement warning at main_ctrl.v(494): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 494 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(497) " "Verilog HDL Case Statement warning at main_ctrl.v(497): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 497 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(500) " "Verilog HDL Case Statement warning at main_ctrl.v(500): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 500 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837556 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(506) " "Verilog HDL Case Statement warning at main_ctrl.v(506): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 506 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837557 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(525) " "Verilog HDL Case Statement warning at main_ctrl.v(525): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 525 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837557 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(539) " "Verilog HDL Case Statement warning at main_ctrl.v(539): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 539 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837557 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(558) " "Verilog HDL Case Statement warning at main_ctrl.v(558): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 558 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837557 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(572) " "Verilog HDL Case Statement warning at main_ctrl.v(572): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 572 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837557 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rfunc main_ctrl.v(589) " "Verilog HDL Always Construct warning at main_ctrl.v(589): variable \"Rfunc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 589 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603354837557 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(597) " "Verilog HDL Case Statement warning at main_ctrl.v(597): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 597 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837558 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(615) " "Verilog HDL Case Statement warning at main_ctrl.v(615): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 615 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837558 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "main_ctrl.v(621) " "Verilog HDL Case Statement warning at main_ctrl.v(621): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 621 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1603354837558 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(610) " "Verilog HDL Case Statement warning at main_ctrl.v(610): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 610 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837558 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(611) " "Verilog HDL Case Statement warning at main_ctrl.v(611): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 611 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837558 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "main_ctrl.v(612) " "Verilog HDL Case Statement warning at main_ctrl.v(612): case item expression covers a value already covered by a previous case item" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 612 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1603354837558 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jp main_ctrl.v(213) " "Output port \"jp\" at main_ctrl.v(213) has no driver" {  } { { "MIPS/main_ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/main_ctrl.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603354837559 "|MIPS_Default|cpu:u9|main_ctrl:main_ctrla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrler cpu:u9\|alu_ctrler:alu_ctrlera " "Elaborating entity \"alu_ctrler\" for hierarchy \"cpu:u9\|alu_ctrler:alu_ctrlera\"" {  } { { "MIPS/cpu.v" "alu_ctrlera" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter32_32_l2 cpu:u9\|shifter32_32_l2:shifter32_32_l2a " "Elaborating entity \"shifter32_32_l2\" for hierarchy \"cpu:u9\|shifter32_32_l2:shifter32_32_l2a\"" {  } { { "MIPS/cpu.v" "shifter32_32_l2a" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext16_32 cpu:u9\|signext16_32:signext16_32a " "Elaborating entity \"signext16_32\" for hierarchy \"cpu:u9\|signext16_32:signext16_32a\"" {  } { { "MIPS/cpu.v" "signext16_32a" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_branch cpu:u9\|is_branch:is_brancha " "Elaborating entity \"is_branch\" for hierarchy \"cpu:u9\|is_branch:is_brancha\"" {  } { { "MIPS/cpu.v" "is_brancha" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354837642 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[6\] " "Synthesized away node \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "char30x40_ram.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v" 73 0 0 } } { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 51 0 0 } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 743 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354838370 "|MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[7\] " "Synthesized away node \"VGA_CHAR_RAM:u7\|char30x40_ram:char30x40_ram_component\|altsyncram:altsyncram_component\|altsyncram_4ka1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_4ka1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "char30x40_ram.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/char30x40_ram.v" 73 0 0 } } { "VGA_CHAR_RAM.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_RAM.v" 51 0 0 } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 743 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354838370 "|MIPS_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_4ka1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603354838370 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603354838370 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu:u9\|clock " "Found clock multiplexer cpu:u9\|clock" {  } { { "MIPS/cpu.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/cpu.v" 146 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603354838518 "|MIPS_Default|cpu:u9|clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1603354838518 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[7\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[6\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[5\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[4\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[3\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[2\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[1\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[0\] " "Converted tri-state buffer \"VGA_CHAR_RAM:u7\|lpm_rom:lpm_rom_component\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[5\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[4\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[3\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[2\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[1\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[0\] " "Converted tri-state buffer \"KEYBOARD_DEC:u6\|lpm_rom:lpm_rom_component\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603354838845 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603354838845 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:u9\|ram8x2048_sim:ram8x2048a\|mem " "RAM logic \"cpu:u9\|ram8x2048_sim:ram8x2048a\|mem\" is uninferred due to asynchronous read logic" {  } { { "MIPS/ram8x2048_sim.v" "mem" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/ram8x2048_sim.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603354840321 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603354840321 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "VGA_OSD_RAM:u2\|WR_ADDR_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"VGA_OSD_RAM:u2\|WR_ADDR_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603354846108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603354846108 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603354846108 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354846108 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603354846108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0 " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354846256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0 " "Instantiated megafunction \"VGA_OSD_RAM:u2\|altshift_taps:WR_ADDR_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354846256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354846256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354846256 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603354846256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6vl " "Found entity 1: shift_taps_6vl" {  } { { "db/shift_taps_6vl.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/shift_taps_6vl.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354846327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354846327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj51 " "Found entity 1: altsyncram_rj51" {  } { { "db/altsyncram_rj51.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altsyncram_rj51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354846420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354846420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oed " "Found entity 1: add_sub_oed" {  } { { "db/add_sub_oed.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/add_sub_oed.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354846511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354846511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cntr_s3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354846587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354846587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354846666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354846666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjg " "Found entity 1: cntr_fjg" {  } { { "db/cntr_fjg.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/cntr_fjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603354846741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354846741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603354848351 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603354848490 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1603354848490 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 292 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603354848491 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 293 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603354848491 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1603354848491 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603354848491 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603354848491 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[34\] GND pin " "The pin \"GPIO\[34\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603354848491 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603354848491 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1603354848491 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[0\] GPIO\[0\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[0\]\" to the node \"GPIO\[0\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[1\] GPIO\[1\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[1\]\" to the node \"GPIO\[1\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[2\] GPIO\[2\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[2\]\" to the node \"GPIO\[2\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[3\] GPIO\[3\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[3\]\" to the node \"GPIO\[3\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[4\] GPIO\[4\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[4\]\" to the node \"GPIO\[4\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[5\] GPIO\[5\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[5\]\" to the node \"GPIO\[5\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[6\] GPIO\[6\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[6\]\" to the node \"GPIO\[6\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[7\] GPIO\[7\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[7\]\" to the node \"GPIO\[7\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[8\] GPIO\[8\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[8\]\" to the node \"GPIO\[8\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[9\] GPIO\[9\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[9\]\" to the node \"GPIO\[9\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[10\] GPIO\[10\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[10\]\" to the node \"GPIO\[10\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[11\] GPIO\[11\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[11\]\" to the node \"GPIO\[11\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[12\] GPIO\[12\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[12\]\" to the node \"GPIO\[12\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[13\] GPIO\[13\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[13\]\" to the node \"GPIO\[13\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[14\] GPIO\[14\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[14\]\" to the node \"GPIO\[14\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[15\] GPIO\[15\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[15\]\" to the node \"GPIO\[15\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[16\] GPIO\[16\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[16\]\" to the node \"GPIO\[16\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[17\] GPIO\[17\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[17\]\" to the node \"GPIO\[17\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[18\] GPIO\[18\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[18\]\" to the node \"GPIO\[18\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[19\] GPIO\[19\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[19\]\" to the node \"GPIO\[19\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[20\] GPIO\[20\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[20\]\" to the node \"GPIO\[20\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[21\] GPIO\[21\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[21\]\" to the node \"GPIO\[21\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[22\] GPIO\[22\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[22\]\" to the node \"GPIO\[22\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[23\] GPIO\[23\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[23\]\" to the node \"GPIO\[23\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[24\] GPIO\[24\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[24\]\" to the node \"GPIO\[24\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[25\] GPIO\[25\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[25\]\" to the node \"GPIO\[25\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[26\] GPIO\[26\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[26\]\" to the node \"GPIO\[26\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[27\] GPIO\[27\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[27\]\" to the node \"GPIO\[27\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[28\] GPIO\[28\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[28\]\" to the node \"GPIO\[28\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[29\] GPIO\[29\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[29\]\" to the node \"GPIO\[29\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[30\] GPIO\[30\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[30\]\" to the node \"GPIO\[30\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[31\] GPIO\[31\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[31\]\" to the node \"GPIO\[31\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[32\] GPIO\[32\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[32\]\" to the node \"GPIO\[32\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[33\] GPIO\[33\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[33\]\" to the node \"GPIO\[33\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[34\] GPIO\[34\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[34\]\" to the node \"GPIO\[34\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "GPIO\[35\] GPIO\[35\] " "Removed fan-out from the always-disabled I/O buffer \"GPIO\[35\]\" to the node \"GPIO\[35\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848513 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1603354848513 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[20\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[18\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[20\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[18\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[19\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[18\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[19\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[18\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[14\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[5\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[14\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[5\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[13\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[5\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[13\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[5\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[6\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[4\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[6\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[4\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[25\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[23\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[25\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[23\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[24\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[23\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[24\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[23\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[7\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[10\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[7\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[10\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[8\] cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[9\] " "Duplicate LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[8\]\" merged with LATCH primitive \"cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[9\]\"" {  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1603354848527 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1603354848527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[0\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848534 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[26\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848534 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[27\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[29\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[30\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[31\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[17\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[18\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[16\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[15\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[5\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848535 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[4\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[3\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[2\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[1\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[22\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[23\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[21\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[12\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[11\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848536 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[10\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848537 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[9\] " "Latch cpu:u9\|rom8x1024_sim:rom8x1024a\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:u9\|pc:pca\|pc_reg\[5\] " "Ports D and ENA on the latch are fed by the same signal cpu:u9\|pc:pca\|pc_reg\[5\]" {  } { { "MIPS/pc.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/pc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603354848537 ""}  } { { "MIPS/rom8x1024_sim.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS/rom8x1024_sim.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603354848537 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_CHAR_Ctrl.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/VGA_CHAR_Ctrl.v" 871 -1 0 } } { "db/shift_taps_6vl.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/shift_taps_6vl.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1603354848583 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1603354848583 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 417 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354853149 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1603354853149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603354853150 "|MIPS_Default|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603354853150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603354853421 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "336 " "336 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603354863151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.map.smsg " "Generated suppressed messages file /mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354863525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603354864222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603354864222 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|altpll_aem2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_aem2.tdf" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/db/altpll_aem2.tdf" 29 2 0 } } { "altpll.tdf" "" { Text "/pub1/jikken/eda4/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/VGA_Audio_PLL.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/V/VGA_Audio_PLL.v" 107 0 0 } } { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 615 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1603354864524 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_Default.v" "" { Text "/mdhome/home8/ut5548448/cpu_jikken/obj1-1/mips_de10-lite/MIPS_Default.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603354864928 "|MIPS_Default|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603354864928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7640 " "Implemented 7640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603354864929 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603354864929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "38 " "Implemented 38 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603354864929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7442 " "Implemented 7442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603354864929 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603354864929 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1603354864929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603354864929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 297 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1235 " "Peak virtual memory: 1235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603354865045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 17:21:05 2020 " "Processing ended: Thu Oct 22 17:21:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603354865045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603354865045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603354865045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603354865045 ""}
