// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

wire   [15:0] add_ln813_4521_fu_28358_p2;
reg   [15:0] add_ln813_4521_reg_29646;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln813_4528_fu_28404_p2;
reg   [15:0] add_ln813_4528_reg_29651;
wire   [15:0] add_ln813_4542_fu_28488_p2;
reg   [15:0] add_ln813_4542_reg_29656;
wire   [15:0] add_ln813_4545_fu_28506_p2;
reg   [15:0] add_ln813_4545_reg_29661;
wire   [15:0] add_ln813_4548_fu_28524_p2;
reg   [15:0] add_ln813_4548_reg_29666;
wire   [15:0] add_ln813_4550_fu_28530_p2;
reg   [15:0] add_ln813_4550_reg_29671;
wire   [15:0] add_ln813_4551_fu_28536_p2;
reg   [15:0] add_ln813_4551_reg_29676;
wire   [15:0] add_ln813_4556_fu_28568_p2;
reg   [15:0] add_ln813_4556_reg_29681;
wire   [15:0] add_ln813_4568_fu_28632_p2;
reg   [15:0] add_ln813_4568_reg_29686;
wire   [15:0] add_ln813_4570_fu_28644_p2;
reg   [15:0] add_ln813_4570_reg_29691;
wire   [15:0] add_ln813_4573_fu_28662_p2;
reg   [15:0] add_ln813_4573_reg_29696;
wire   [15:0] add_ln813_4580_fu_28698_p2;
reg   [15:0] add_ln813_4580_reg_29701;
wire   [15:0] add_ln813_4584_fu_28716_p2;
reg   [15:0] add_ln813_4584_reg_29706;
wire   [15:0] add_ln813_4587_fu_28734_p2;
reg   [15:0] add_ln813_4587_reg_29711;
wire   [15:0] add_ln813_4589_fu_28740_p2;
reg   [15:0] add_ln813_4589_reg_29716;
wire   [15:0] add_ln813_4590_fu_28746_p2;
reg   [15:0] add_ln813_4590_reg_29721;
wire   [15:0] add_ln813_4595_fu_28770_p2;
reg   [15:0] add_ln813_4595_reg_29726;
wire   [15:0] add_ln813_4605_fu_28818_p2;
reg   [15:0] add_ln813_4605_reg_29731;
wire   [15:0] add_ln813_4609_fu_28842_p2;
reg   [15:0] add_ln813_4609_reg_29736;
wire   [15:0] add_ln813_4613_fu_28866_p2;
reg   [15:0] add_ln813_4613_reg_29741;
wire   [15:0] add_ln813_4615_fu_28872_p2;
reg   [15:0] add_ln813_4615_reg_29746;
wire   [15:0] add_ln813_4617_fu_28884_p2;
reg   [15:0] add_ln813_4617_reg_29751;
wire   [15:0] add_ln813_4623_fu_28914_p2;
reg   [15:0] add_ln813_4623_reg_29756;
wire   [15:0] add_ln813_4627_fu_28926_p2;
reg   [15:0] add_ln813_4627_reg_29761;
wire   [15:0] add_ln813_4629_fu_28938_p2;
reg   [15:0] add_ln813_4629_reg_29766;
wire   [15:0] add_ln813_4636_fu_28974_p2;
reg   [15:0] add_ln813_4636_reg_29771;
wire   [15:0] add_ln813_4648_fu_29040_p2;
reg   [15:0] add_ln813_4648_reg_29776;
wire   [15:0] add_ln813_4650_fu_29052_p2;
reg   [15:0] add_ln813_4650_reg_29781;
wire   [15:0] add_ln813_4653_fu_29070_p2;
reg   [15:0] add_ln813_4653_reg_29786;
wire   [15:0] add_ln813_4660_fu_29110_p2;
reg   [15:0] add_ln813_4660_reg_29791;
wire   [15:0] add_ln813_4663_fu_29122_p2;
reg   [15:0] add_ln813_4663_reg_29796;
wire   [15:0] add_ln813_4666_fu_29140_p2;
reg   [15:0] add_ln813_4666_reg_29801;
wire   [15:0] add_ln813_4673_fu_29180_p2;
reg   [15:0] add_ln813_4673_reg_29806;
wire   [15:0] add_ln813_4677_fu_29198_p2;
reg   [15:0] add_ln813_4677_reg_29811;
wire   [15:0] add_ln813_4680_fu_29216_p2;
reg   [15:0] add_ln813_4680_reg_29816;
wire   [15:0] add_ln813_4689_fu_29264_p2;
reg   [15:0] add_ln813_4689_reg_29821;
wire   [15:0] add_ln813_4700_fu_29328_p2;
reg   [15:0] add_ln813_4700_reg_29826;
wire   [15:0] add_ln813_4704_fu_29352_p2;
reg   [15:0] add_ln813_4704_reg_29831;
wire   [15:0] add_ln813_4709_fu_29382_p2;
reg   [15:0] add_ln813_4709_reg_29836;
wire   [15:0] add_ln813_4711_fu_29388_p2;
reg   [15:0] add_ln813_4711_reg_29841;
wire   [15:0] add_ln813_4713_fu_29400_p2;
reg   [15:0] add_ln813_4713_reg_29846;
wire   [15:0] add_ln813_4719_fu_29430_p2;
reg   [15:0] add_ln813_4719_reg_29851;
wire  signed [15:0] r_V_2991_fu_215_p0;
wire  signed [20:0] sext_ln1273_fu_25323_p1;
wire  signed [4:0] r_V_2991_fu_215_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln1270_64_fu_218_p0;
wire  signed [20:0] sext_ln1270_fu_26351_p1;
wire  signed [5:0] mul_ln1270_64_fu_218_p1;
wire  signed [15:0] mul_ln1270_62_fu_230_p0;
wire  signed [20:0] sext_ln1273_1443_fu_26201_p1;
wire  signed [5:0] mul_ln1270_62_fu_230_p1;
wire  signed [15:0] mul_ln1270_69_fu_233_p0;
wire  signed [20:0] sext_ln1273_1458_fu_26921_p1;
wire   [5:0] mul_ln1270_69_fu_233_p1;
wire  signed [15:0] mul_ln1270_67_fu_235_p0;
wire  signed [20:0] sext_ln1270_106_fu_26862_p1;
wire  signed [5:0] mul_ln1270_67_fu_235_p1;
wire  signed [15:0] mul_ln1270_fu_238_p0;
wire  signed [20:0] sext_ln1273_1426_fu_25626_p1;
wire  signed [5:0] mul_ln1270_fu_238_p1;
wire  signed [15:0] mul_ln1270_79_fu_241_p0;
wire  signed [20:0] sext_ln1270_109_fu_27983_p1;
wire   [5:0] mul_ln1270_79_fu_241_p1;
wire  signed [15:0] mul_ln1270_61_fu_243_p0;
wire  signed [20:0] sext_ln1273_1438_fu_26019_p1;
wire   [5:0] mul_ln1270_61_fu_243_p1;
wire  signed [15:0] mul_ln1270_59_fu_265_p0;
wire   [5:0] mul_ln1270_59_fu_265_p1;
wire  signed [15:0] mul_ln1270_75_fu_269_p0;
wire  signed [20:0] sext_ln1270_108_fu_27401_p1;
wire  signed [5:0] mul_ln1270_75_fu_269_p1;
wire  signed [15:0] mul_ln1270_81_fu_272_p0;
wire  signed [20:0] sext_ln1273_1486_fu_28134_p1;
wire   [5:0] mul_ln1270_81_fu_272_p1;
wire  signed [15:0] mul_ln1270_70_fu_290_p0;
wire  signed [20:0] sext_ln1273_1462_fu_27102_p1;
wire  signed [5:0] mul_ln1270_70_fu_290_p1;
wire  signed [15:0] mul_ln1270_65_fu_291_p0;
wire  signed [20:0] sext_ln1270_104_fu_26580_p1;
wire  signed [5:0] mul_ln1270_65_fu_291_p1;
wire  signed [15:0] mul_ln1270_73_fu_295_p0;
wire  signed [5:0] mul_ln1270_73_fu_295_p1;
wire  signed [15:0] mul_ln1270_68_fu_296_p0;
wire   [5:0] mul_ln1270_68_fu_296_p1;
wire  signed [15:0] mul_ln1270_72_fu_310_p0;
wire   [5:0] mul_ln1270_72_fu_310_p1;
wire  signed [15:0] mul_ln1270_80_fu_333_p0;
wire  signed [5:0] mul_ln1270_80_fu_333_p1;
wire  signed [15:0] r_V_3046_fu_348_p0;
wire   [4:0] r_V_3046_fu_348_p1;
wire  signed [15:0] r_V_3071_fu_349_p0;
wire  signed [20:0] sext_ln1273_1473_fu_27620_p1;
wire   [4:0] r_V_3071_fu_349_p1;
wire  signed [15:0] mul_ln1270_76_fu_373_p0;
wire  signed [20:0] sext_ln1273_1480_fu_27863_p1;
wire   [5:0] mul_ln1270_76_fu_373_p1;
wire  signed [15:0] mul_ln1270_63_fu_374_p0;
wire   [5:0] mul_ln1270_63_fu_374_p1;
wire   [5:0] mul_ln1270_74_fu_375_p1;
wire  signed [15:0] r_V_3006_fu_376_p0;
wire  signed [20:0] sext_ln1273_1428_fu_25724_p1;
wire   [4:0] r_V_3006_fu_376_p1;
wire  signed [15:0] mul_ln1270_66_fu_388_p0;
wire  signed [20:0] sext_ln1270_105_fu_26733_p1;
wire  signed [5:0] mul_ln1270_66_fu_388_p1;
wire  signed [15:0] mul_ln1270_60_fu_390_p0;
wire   [5:0] mul_ln1270_60_fu_390_p1;
wire  signed [15:0] mul_ln1270_77_fu_391_p0;
wire  signed [5:0] mul_ln1270_77_fu_391_p1;
wire  signed [15:0] r_V_3078_fu_401_p0;
wire  signed [4:0] r_V_3078_fu_401_p1;
wire  signed [15:0] mul_ln1270_71_fu_403_p0;
wire   [5:0] mul_ln1270_71_fu_403_p1;
wire  signed [15:0] mul_ln1270_78_fu_404_p0;
wire   [5:0] mul_ln1270_78_fu_404_p1;
wire  signed [15:0] sext_ln1273_fu_25323_p0;
wire  signed [15:0] shl_ln_fu_25328_p1;
wire   [20:0] shl_ln_fu_25328_p3;
wire   [20:0] r_V_fu_25336_p2;
wire   [20:0] r_V_2991_fu_215_p2;
wire   [20:0] r_V_2992_fu_25362_p2;
wire  signed [15:0] mult_V_2471_fu_25378_p1;
wire   [11:0] mult_V_2471_fu_25378_p4;
wire  signed [15:0] sext_ln1273_1420_fu_25396_p0;
wire  signed [15:0] shl_ln1273_s_fu_25400_p1;
wire   [20:0] shl_ln1273_s_fu_25400_p3;
wire   [20:0] r_V_2993_fu_25408_p2;
wire  signed [20:0] sext_ln1273_1420_fu_25396_p1;
wire   [20:0] r_V_2994_fu_25424_p2;
wire  signed [15:0] shl_ln1273_829_fu_25440_p1;
wire   [19:0] shl_ln1273_829_fu_25440_p3;
wire  signed [15:0] shl_ln1273_830_fu_25452_p1;
wire   [17:0] shl_ln1273_830_fu_25452_p3;
wire  signed [20:0] sext_ln1273_1421_fu_25448_p1;
wire  signed [20:0] sext_ln1273_1422_fu_25460_p1;
wire   [20:0] r_V_2995_fu_25464_p2;
wire   [20:0] sub_ln1273_fu_25480_p2;
wire   [20:0] r_V_2996_fu_25486_p2;
wire  signed [15:0] shl_ln1273_831_fu_25502_p1;
wire   [16:0] shl_ln1273_831_fu_25502_p3;
wire  signed [20:0] sext_ln1273_1423_fu_25510_p1;
wire   [20:0] r_V_2997_fu_25514_p2;
wire   [20:0] r_V_2998_fu_25530_p2;
wire  signed [15:0] sext_ln1273_1424_fu_25550_p0;
wire  signed [15:0] shl_ln1273_832_fu_25554_p1;
wire   [20:0] shl_ln1273_832_fu_25554_p3;
wire  signed [20:0] sext_ln1273_1424_fu_25550_p1;
wire   [20:0] r_V_2999_fu_25562_p2;
wire   [20:0] r_V_3000_fu_25578_p2;
wire  signed [15:0] shl_ln1273_833_fu_25594_p1;
wire   [19:0] shl_ln1273_833_fu_25594_p3;
wire  signed [20:0] sext_ln1273_1425_fu_25602_p1;
wire   [20:0] r_V_3001_fu_25606_p2;
wire  signed [15:0] sext_ln1273_1426_fu_25626_p0;
wire  signed [15:0] shl_ln1273_834_fu_25632_p1;
wire   [20:0] shl_ln1273_834_fu_25632_p3;
wire   [20:0] r_V_3002_fu_25640_p2;
wire   [20:0] mul_ln1270_fu_238_p2;
wire  signed [15:0] shl_ln1273_835_fu_25666_p1;
wire   [18:0] shl_ln1273_835_fu_25666_p3;
wire  signed [20:0] sext_ln1273_1427_fu_25674_p1;
wire   [20:0] r_V_3003_fu_25678_p2;
wire   [20:0] mul_ln1270_59_fu_265_p2;
wire   [20:0] r_V_3004_fu_25704_p2;
wire  signed [15:0] sext_ln1273_1428_fu_25724_p0;
wire  signed [15:0] shl_ln1273_836_fu_25729_p1;
wire   [20:0] shl_ln1273_836_fu_25729_p3;
wire   [20:0] r_V_3005_fu_25737_p2;
wire   [20:0] r_V_3006_fu_376_p2;
wire   [20:0] r_V_3007_fu_25763_p2;
wire  signed [15:0] shl_ln1273_837_fu_25779_p1;
wire   [16:0] shl_ln1273_837_fu_25779_p3;
wire  signed [20:0] sext_ln1273_1429_fu_25787_p1;
wire   [20:0] r_V_3008_fu_25791_p2;
wire  signed [15:0] shl_ln1273_838_fu_25807_p1;
wire   [19:0] shl_ln1273_838_fu_25807_p3;
wire  signed [20:0] sext_ln1273_1430_fu_25815_p1;
wire   [20:0] r_V_3009_fu_25819_p2;
wire  signed [15:0] sext_ln1273_1431_fu_25839_p0;
wire  signed [15:0] sext_ln1273_1432_fu_25843_p0;
wire  signed [15:0] shl_ln1273_839_fu_25847_p1;
wire   [20:0] shl_ln1273_839_fu_25847_p3;
wire  signed [20:0] sext_ln1273_1432_fu_25843_p1;
wire   [20:0] r_V_3010_fu_25855_p2;
wire   [20:0] r_V_3011_fu_25871_p2;
wire  signed [15:0] shl_ln1273_840_fu_25887_p1;
wire   [17:0] shl_ln1273_840_fu_25887_p3;
wire  signed [18:0] sext_ln1273_1431_fu_25839_p1;
wire  signed [18:0] sext_ln1273_1433_fu_25895_p1;
wire   [18:0] r_V_3012_fu_25899_p2;
wire   [13:0] mult_V_2493_fu_25905_p4;
wire   [18:0] r_V_3013_fu_25919_p2;
wire   [13:0] mult_V_2494_fu_25925_p4;
wire  signed [15:0] shl_ln1273_841_fu_25939_p1;
wire   [18:0] shl_ln1273_841_fu_25939_p3;
wire  signed [15:0] shl_ln1273_842_fu_25951_p1;
wire  signed [16:0] shl_ln1273_842_fu_25951_p3;
wire  signed [19:0] sext_ln1273_1436_fu_25963_p1;
wire  signed [19:0] sext_ln1273_1434_fu_25947_p1;
wire   [19:0] r_V_3014_fu_25967_p2;
wire   [14:0] mult_V_2495_fu_25973_p4;
wire  signed [15:0] shl_ln1273_843_fu_25987_p1;
wire   [19:0] shl_ln1273_843_fu_25987_p3;
wire  signed [20:0] sext_ln1273_1437_fu_25995_p1;
wire  signed [20:0] sext_ln1273_1435_fu_25959_p1;
wire   [20:0] r_V_3015_fu_25999_p2;
wire  signed [15:0] sext_ln1273_1438_fu_26019_p0;
wire  signed [15:0] shl_ln1273_844_fu_26025_p1;
wire   [20:0] shl_ln1273_844_fu_26025_p3;
wire   [20:0] r_V_3016_fu_26033_p2;
wire   [20:0] r_V_3017_fu_26049_p2;
wire   [20:0] mul_ln1270_60_fu_390_p2;
wire   [20:0] mul_ln1270_61_fu_243_p2;
wire  signed [15:0] sext_ln1273_1439_fu_26089_p0;
wire  signed [15:0] sext_ln1273_1440_fu_26093_p0;
wire  signed [15:0] shl_ln1273_845_fu_26097_p1;
wire   [20:0] shl_ln1273_845_fu_26097_p3;
wire  signed [20:0] sext_ln1273_1440_fu_26093_p1;
wire   [20:0] r_V_3018_fu_26105_p2;
wire  signed [15:0] shl_ln1273_846_fu_26121_p1;
wire   [18:0] shl_ln1273_846_fu_26121_p3;
wire  signed [19:0] sext_ln1273_1439_fu_26089_p1;
wire  signed [19:0] sext_ln1273_1441_fu_26129_p1;
wire   [19:0] r_V_3019_fu_26133_p2;
wire   [14:0] mult_V_2502_fu_26139_p4;
wire   [20:0] r_V_3020_fu_26153_p2;
wire  signed [15:0] shl_ln1273_847_fu_26169_p1;
wire   [19:0] shl_ln1273_847_fu_26169_p3;
wire  signed [20:0] sext_ln1273_1442_fu_26177_p1;
wire   [20:0] r_V_3021_fu_26181_p2;
wire  signed [15:0] sext_ln1273_1443_fu_26201_p0;
wire  signed [15:0] sext_ln1273_1444_fu_26207_p0;
wire  signed [15:0] shl_ln1273_848_fu_26211_p1;
wire   [17:0] shl_ln1273_848_fu_26211_p3;
wire  signed [18:0] sext_ln1273_1445_fu_26219_p1;
wire   [18:0] r_V_3022_fu_26223_p2;
wire   [13:0] mult_V_2505_fu_26229_p4;
wire   [20:0] mul_ln1270_62_fu_230_p2;
wire  signed [15:0] shl_ln1273_849_fu_26253_p1;
wire   [19:0] shl_ln1273_849_fu_26253_p3;
wire  signed [20:0] sext_ln1273_1446_fu_26261_p1;
wire   [20:0] r_V_3023_fu_26265_p2;
wire  signed [15:0] shl_ln1273_850_fu_26281_p1;
wire   [20:0] shl_ln1273_850_fu_26281_p3;
wire   [20:0] r_V_3024_fu_26289_p2;
wire  signed [15:0] shl_ln1273_851_fu_26305_p1;
wire   [18:0] shl_ln1273_851_fu_26305_p3;
wire  signed [19:0] sext_ln1273_1447_fu_26313_p1;
wire  signed [19:0] sext_ln1273_1444_fu_26207_p1;
wire   [19:0] r_V_3025_fu_26317_p2;
wire   [14:0] mult_V_2509_fu_26323_p4;
wire   [20:0] mul_ln1270_63_fu_374_p2;
wire  signed [15:0] sext_ln1270_fu_26351_p0;
wire   [20:0] mul_ln1270_64_fu_218_p2;
wire  signed [15:0] shl_ln1273_852_fu_26366_p1;
wire   [20:0] shl_ln1273_852_fu_26366_p3;
wire   [20:0] r_V_3026_fu_26374_p2;
wire   [20:0] r_V_3027_fu_26390_p2;
wire  signed [15:0] shl_ln1273_853_fu_26406_p1;
wire   [16:0] shl_ln1273_853_fu_26406_p3;
wire  signed [20:0] sext_ln1273_1448_fu_26414_p1;
wire   [20:0] r_V_3028_fu_26418_p2;
wire   [20:0] r_V_3029_fu_26434_p2;
wire  signed [15:0] sext_ln1273_1449_fu_26454_p0;
wire  signed [15:0] sext_ln1273_1450_fu_26458_p0;
wire  signed [15:0] shl_ln1273_854_fu_26462_p1;
wire   [20:0] shl_ln1273_854_fu_26462_p3;
wire   [20:0] r_V_3030_fu_26470_p2;
wire  signed [15:0] shl_ln1273_855_fu_26486_p1;
wire   [18:0] shl_ln1273_855_fu_26486_p3;
wire  signed [19:0] sext_ln1273_1449_fu_26454_p1;
wire  signed [19:0] sext_ln1273_1451_fu_26494_p1;
wire   [19:0] r_V_3031_fu_26498_p2;
wire   [14:0] mult_V_2517_fu_26504_p4;
wire  signed [15:0] mult_V_2518_fu_26518_p1;
wire   [13:0] mult_V_2518_fu_26518_p4;
wire  signed [20:0] sext_ln1273_1450_fu_26458_p1;
wire   [20:0] r_V_3032_fu_26532_p2;
wire  signed [15:0] shl_ln1273_856_fu_26548_p1;
wire   [16:0] shl_ln1273_856_fu_26548_p3;
wire  signed [20:0] sext_ln1273_1452_fu_26556_p1;
wire   [20:0] r_V_3033_fu_26560_p2;
wire  signed [15:0] sext_ln1270_104_fu_26580_p0;
wire  signed [15:0] shl_ln1273_857_fu_26585_p1;
wire   [20:0] shl_ln1273_857_fu_26585_p3;
wire   [20:0] r_V_3034_fu_26593_p2;
wire   [20:0] mul_ln1270_65_fu_291_p2;
wire  signed [15:0] shl_ln1273_858_fu_26619_p1;
wire   [19:0] shl_ln1273_858_fu_26619_p3;
wire  signed [20:0] sext_ln1273_1453_fu_26627_p1;
wire  signed [15:0] shl_ln1273_859_fu_26637_p1;
wire   [16:0] shl_ln1273_859_fu_26637_p3;
wire   [20:0] sub_ln1273_1844_fu_26631_p2;
wire  signed [20:0] sext_ln1273_1454_fu_26645_p1;
wire   [20:0] r_V_3035_fu_26649_p2;
wire   [20:0] r_V_3036_fu_26665_p2;
wire   [20:0] r_V_3037_fu_26681_p2;
wire  signed [15:0] sext_ln70_fu_26701_p0;
wire  signed [15:0] shl_ln1273_860_fu_26705_p1;
wire   [20:0] shl_ln1273_860_fu_26705_p3;
wire  signed [20:0] sext_ln70_fu_26701_p1;
wire   [20:0] r_V_3039_fu_26713_p2;
wire  signed [15:0] sext_ln1270_105_fu_26733_p0;
wire  signed [15:0] sext_ln1273_1455_fu_26738_p0;
wire  signed [15:0] shl_ln1273_861_fu_26742_p1;
wire   [20:0] shl_ln1273_861_fu_26742_p3;
wire   [20:0] r_V_3040_fu_26750_p2;
wire   [20:0] mul_ln1270_66_fu_388_p2;
wire  signed [15:0] shl_ln1273_862_fu_26776_p1;
wire   [18:0] shl_ln1273_862_fu_26776_p3;
wire  signed [20:0] sext_ln1273_1456_fu_26784_p1;
wire   [20:0] r_V_3041_fu_26788_p2;
wire  signed [15:0] shl_ln1273_863_fu_26804_p1;
wire   [17:0] shl_ln1273_863_fu_26804_p3;
wire  signed [18:0] sext_ln1273_1457_fu_26812_p1;
wire   [18:0] sub_ln1273_1851_fu_26816_p2;
wire  signed [18:0] sext_ln1273_1455_fu_26738_p1;
wire   [18:0] r_V_3042_fu_26822_p2;
wire   [13:0] mult_V_2530_fu_26828_p4;
wire   [20:0] r_V_3043_fu_26842_p2;
wire  signed [15:0] sext_ln1270_106_fu_26862_p0;
wire   [20:0] mul_ln1270_67_fu_235_p2;
wire  signed [15:0] shl_ln1273_864_fu_26877_p1;
wire   [20:0] shl_ln1273_864_fu_26877_p3;
wire   [20:0] r_V_3044_fu_26885_p2;
wire   [20:0] r_V_3045_fu_26901_p2;
wire  signed [15:0] sext_ln1273_1458_fu_26921_p0;
wire   [20:0] r_V_3046_fu_348_p2;
wire   [20:0] mul_ln1270_68_fu_296_p2;
wire  signed [15:0] shl_ln1273_865_fu_26948_p1;
wire   [19:0] shl_ln1273_865_fu_26948_p3;
wire  signed [20:0] sext_ln1273_1459_fu_26956_p1;
wire   [20:0] r_V_3047_fu_26960_p2;
wire  signed [15:0] shl_ln1273_866_fu_26976_p1;
wire   [20:0] shl_ln1273_866_fu_26976_p3;
wire   [20:0] r_V_3048_fu_26984_p2;
wire   [20:0] mul_ln1270_69_fu_233_p2;
wire   [20:0] r_V_3049_fu_27010_p2;
wire  signed [15:0] shl_ln1273_867_fu_27026_p1;
wire   [16:0] shl_ln1273_867_fu_27026_p3;
wire  signed [20:0] sext_ln1273_1460_fu_27034_p1;
wire   [20:0] r_V_3050_fu_27038_p2;
wire   [20:0] r_V_3051_fu_27054_p2;
wire  signed [15:0] shl_ln1273_868_fu_27070_p1;
wire   [18:0] shl_ln1273_868_fu_27070_p3;
wire  signed [20:0] sext_ln1273_1461_fu_27078_p1;
wire   [20:0] r_V_3052_fu_27082_p2;
wire  signed [15:0] sext_ln1273_1462_fu_27102_p0;
wire  signed [15:0] shl_ln1273_869_fu_27110_p1;
wire   [20:0] shl_ln1273_869_fu_27110_p3;
wire   [20:0] r_V_3053_fu_27118_p2;
wire  signed [15:0] shl_ln1273_870_fu_27134_p1;
wire   [19:0] shl_ln1273_870_fu_27134_p3;
wire  signed [15:0] shl_ln1273_871_fu_27146_p1;
wire   [17:0] shl_ln1273_871_fu_27146_p3;
wire  signed [20:0] sext_ln1273_1463_fu_27142_p1;
wire  signed [20:0] sext_ln1273_1464_fu_27154_p1;
wire   [20:0] r_V_3054_fu_27158_p2;
wire   [20:0] r_V_3055_fu_27174_p2;
wire   [20:0] mul_ln1270_70_fu_290_p2;
wire  signed [15:0] mult_V_2548_fu_27200_p1;
wire   [10:0] mult_V_2548_fu_27200_p4;
wire   [20:0] mul_ln1270_71_fu_403_p2;
wire   [20:0] mul_ln1270_72_fu_310_p2;
wire   [20:0] mul_ln1270_73_fu_295_p2;
wire   [20:0] shl_ln1273_872_fu_27248_p3;
wire   [20:0] r_V_3056_fu_27256_p2;
wire   [13:0] mult_V_2553_fu_27272_p4;
wire   [20:0] mul_ln1270_74_fu_375_p2;
wire  signed [15:0] shl_ln1273_873_fu_27305_p1;
wire   [19:0] shl_ln1273_873_fu_27305_p3;
wire  signed [15:0] shl_ln1273_874_fu_27317_p1;
wire   [16:0] shl_ln1273_874_fu_27317_p3;
wire  signed [20:0] sext_ln1273_1466_fu_27325_p1;
wire  signed [20:0] sext_ln1273_1465_fu_27313_p1;
wire   [20:0] r_V_3057_fu_27329_p2;
wire  signed [15:0] shl_ln1273_875_fu_27345_p1;
wire  signed [15:0] shl_ln1273_876_fu_27353_p1;
wire   [18:0] shl_ln1273_876_fu_27353_p3;
wire   [20:0] shl_ln1273_875_fu_27345_p3;
wire  signed [20:0] sext_ln1273_1467_fu_27361_p1;
wire   [20:0] r_V_3058_fu_27365_p2;
wire   [20:0] r_V_3059_fu_27381_p2;
wire  signed [15:0] sext_ln1270_108_fu_27401_p0;
wire  signed [15:0] shl_ln1273_877_fu_27406_p1;
wire   [20:0] shl_ln1273_877_fu_27406_p3;
wire   [20:0] r_V_3060_fu_27414_p2;
wire  signed [15:0] shl_ln1273_878_fu_27430_p1;
wire   [19:0] shl_ln1273_878_fu_27430_p3;
wire  signed [15:0] shl_ln1273_879_fu_27442_p1;
wire   [16:0] shl_ln1273_879_fu_27442_p3;
wire  signed [20:0] sext_ln1273_1468_fu_27438_p1;
wire  signed [20:0] sext_ln1273_1469_fu_27450_p1;
wire   [20:0] r_V_3061_fu_27454_p2;
wire   [20:0] mul_ln1270_75_fu_269_p2;
wire  signed [15:0] shl_ln1273_880_fu_27480_p1;
wire   [17:0] shl_ln1273_880_fu_27480_p3;
wire  signed [20:0] sext_ln1273_1470_fu_27488_p1;
wire   [20:0] r_V_3062_fu_27492_p2;
wire   [20:0] r_V_3063_fu_27508_p2;
wire   [20:0] r_V_3064_fu_27524_p2;
wire  signed [15:0] sext_ln1273_1471_fu_27544_p0;
wire  signed [15:0] shl_ln1273_881_fu_27548_p1;
wire   [20:0] shl_ln1273_881_fu_27548_p3;
wire   [20:0] r_V_3065_fu_27556_p2;
wire  signed [20:0] sext_ln1273_1471_fu_27544_p1;
wire   [20:0] r_V_3066_fu_27572_p2;
wire  signed [15:0] shl_ln1273_882_fu_27588_p1;
wire   [18:0] shl_ln1273_882_fu_27588_p3;
wire  signed [20:0] sext_ln1273_1472_fu_27596_p1;
wire   [20:0] r_V_3067_fu_27600_p2;
wire  signed [15:0] sext_ln1273_1473_fu_27620_p0;
wire  signed [15:0] shl_ln1273_883_fu_27625_p1;
wire   [20:0] shl_ln1273_883_fu_27625_p3;
wire   [20:0] r_V_3068_fu_27633_p2;
wire   [20:0] r_V_3069_fu_27649_p2;
wire  signed [15:0] shl_ln1273_884_fu_27665_p1;
wire   [18:0] shl_ln1273_884_fu_27665_p3;
wire  signed [19:0] sext_ln1273_1474_fu_27673_p1;
wire  signed [15:0] shl_ln1273_885_fu_27683_p1;
wire   [16:0] shl_ln1273_885_fu_27683_p3;
wire   [19:0] sub_ln1273_1877_fu_27677_p2;
wire  signed [19:0] sext_ln1273_1475_fu_27691_p1;
wire   [19:0] r_V_3070_fu_27695_p2;
wire   [14:0] mult_V_2569_fu_27701_p4;
wire  signed [15:0] mult_V_2570_fu_27715_p1;
wire   [13:0] mult_V_2570_fu_27715_p4;
wire   [20:0] r_V_3071_fu_349_p2;
wire  signed [15:0] sext_ln1273_1476_fu_27743_p0;
wire  signed [15:0] shl_ln1273_886_fu_27747_p1;
wire   [20:0] shl_ln1273_886_fu_27747_p3;
wire   [20:0] r_V_3072_fu_27755_p2;
wire  signed [20:0] sext_ln1273_1476_fu_27743_p1;
wire   [20:0] r_V_3073_fu_27771_p2;
wire  signed [15:0] shl_ln1273_887_fu_27787_p1;
wire   [18:0] shl_ln1273_887_fu_27787_p3;
wire  signed [15:0] shl_ln1273_888_fu_27799_p1;
wire   [16:0] shl_ln1273_888_fu_27799_p3;
wire  signed [19:0] sext_ln1273_1478_fu_27807_p1;
wire  signed [19:0] sext_ln1273_1477_fu_27795_p1;
wire   [19:0] r_V_3074_fu_27811_p2;
wire   [14:0] mult_V_2574_fu_27817_p4;
wire  signed [15:0] shl_ln1273_889_fu_27831_p1;
wire   [17:0] shl_ln1273_889_fu_27831_p3;
wire  signed [20:0] sext_ln1273_1479_fu_27839_p1;
wire   [20:0] r_V_3075_fu_27843_p2;
wire  signed [15:0] sext_ln1273_1480_fu_27863_p0;
wire  signed [15:0] shl_ln1273_890_fu_27871_p1;
wire   [20:0] shl_ln1273_890_fu_27871_p3;
wire   [20:0] r_V_3076_fu_27879_p2;
wire   [20:0] r_V_3077_fu_27895_p2;
wire   [20:0] r_V_3078_fu_401_p2;
wire   [20:0] mul_ln1270_76_fu_373_p2;
wire   [20:0] mul_ln1270_77_fu_391_p2;
wire  signed [15:0] shl_ln1273_891_fu_27941_p1;
wire   [17:0] shl_ln1273_891_fu_27941_p3;
wire  signed [20:0] sext_ln1273_1481_fu_27949_p1;
wire   [20:0] r_V_3079_fu_27953_p2;
wire   [20:0] mul_ln1270_78_fu_404_p2;
wire  signed [15:0] sext_ln1270_109_fu_27983_p0;
wire  signed [15:0] shl_ln1273_892_fu_27988_p1;
wire   [20:0] shl_ln1273_892_fu_27988_p3;
wire   [20:0] r_V_3080_fu_27996_p2;
wire   [20:0] r_V_3081_fu_28012_p2;
wire  signed [15:0] shl_ln1273_893_fu_28028_p1;
wire  signed [16:0] shl_ln1273_893_fu_28028_p3;
wire  signed [17:0] sext_ln1273_1483_fu_28040_p1;
wire   [17:0] r_V_3082_fu_28044_p2;
wire   [12:0] mult_V_2585_fu_28050_p4;
wire  signed [15:0] shl_ln1273_894_fu_28064_p1;
wire   [17:0] shl_ln1273_894_fu_28064_p3;
wire  signed [20:0] sext_ln1273_1484_fu_28072_p1;
wire   [20:0] r_V_3083_fu_28076_p2;
wire   [20:0] mul_ln1270_79_fu_241_p2;
wire  signed [15:0] shl_ln1273_895_fu_28102_p1;
wire   [19:0] shl_ln1273_895_fu_28102_p3;
wire  signed [20:0] sext_ln1273_1485_fu_28110_p1;
wire  signed [20:0] sext_ln1273_1482_fu_28036_p1;
wire   [20:0] r_V_3084_fu_28114_p2;
wire  signed [15:0] sext_ln1273_1486_fu_28134_p0;
wire  signed [15:0] shl_ln1273_896_fu_28140_p1;
wire   [20:0] shl_ln1273_896_fu_28140_p3;
wire   [20:0] r_V_3085_fu_28148_p2;
wire   [20:0] mul_ln1270_80_fu_333_p2;
wire   [20:0] r_V_3086_fu_28174_p2;
wire   [20:0] mul_ln1270_81_fu_272_p2;
wire  signed [15:0] sext_ln1273_1487_fu_28204_p0;
wire  signed [15:0] shl_ln1273_897_fu_28208_p1;
wire   [20:0] shl_ln1273_897_fu_28208_p3;
wire  signed [20:0] sext_ln1273_1487_fu_28204_p1;
wire   [20:0] r_V_3087_fu_28216_p2;
wire  signed [15:0] shl_ln1273_898_fu_28232_p1;
wire   [19:0] shl_ln1273_898_fu_28232_p3;
wire  signed [20:0] sext_ln1273_1488_fu_28240_p1;
wire   [20:0] r_V_3088_fu_28244_p2;
wire   [20:0] r_V_3089_fu_28260_p2;
wire   [15:0] mult_V_2481_fu_25646_p4;
wire   [15:0] mult_V_2491_fu_25861_p4;
wire   [15:0] add_ln813_fu_28276_p2;
wire   [15:0] mult_V_2474_fu_25470_p4;
wire   [15:0] mult_V_2497_fu_26039_p4;
wire   [15:0] mult_V_2527_fu_26756_p4;
wire   [15:0] mult_V_2537_fu_26966_p4;
wire   [15:0] mult_V_2546_fu_27180_p4;
wire   [15:0] add_ln813_4511_fu_28294_p2;
wire   [15:0] add_ln813_4510_fu_28288_p2;
wire   [15:0] add_ln813_4512_fu_28300_p2;
wire   [15:0] add_ln813_4509_fu_28282_p2;
wire   [15:0] mult_V_2555_fu_27335_p4;
wire   [15:0] mult_V_2561_fu_27498_p4;
wire   [15:0] mult_V_2564_fu_27562_p4;
wire   [15:0] mult_V_2568_fu_27655_p4;
wire   [15:0] add_ln813_4515_fu_28318_p2;
wire   [15:0] add_ln813_4514_fu_28312_p2;
wire  signed [15:0] sext_ln818_761_fu_26149_p1;
wire  signed [15:0] sext_ln818_765_fu_27827_p1;
wire  signed [14:0] sext_ln17_1688_fu_26239_p1;
wire   [14:0] add_ln813_4518_fu_28336_p2;
wire  signed [15:0] sext_ln813_2075_fu_28342_p1;
wire   [15:0] add_ln813_4517_fu_28330_p2;
wire   [15:0] add_ln813_4519_fu_28346_p2;
wire   [15:0] add_ln813_4516_fu_28324_p2;
wire   [15:0] add_ln813_4520_fu_28352_p2;
wire   [15:0] add_ln813_4513_fu_28306_p2;
wire   [15:0] mult_V_2507_fu_26271_p4;
wire   [15:0] mult_V_2529_fu_26794_p4;
wire   [15:0] mult_V_2558_fu_27420_p4;
wire   [15:0] mult_V_2572_fu_27761_p4;
wire   [15:0] add_ln813_4523_fu_28370_p2;
wire   [15:0] add_ln813_4522_fu_28364_p2;
wire  signed [15:0] sext_ln818_764_fu_27711_p1;
wire  signed [15:0] sext_ln818_759_fu_25935_p1;
wire  signed [11:0] sext_ln17_1690_fu_27210_p1;
wire   [11:0] add_ln813_4526_fu_28388_p2;
wire  signed [15:0] sext_ln813_2076_fu_28394_p1;
wire   [15:0] add_ln813_4525_fu_28382_p2;
wire   [15:0] add_ln813_4527_fu_28398_p2;
wire   [15:0] add_ln813_4524_fu_28376_p2;
wire   [15:0] mult_V_2478_fu_25568_p4;
wire   [15:0] add_ln813_4529_fu_28410_p2;
wire   [15:0] mult_V_2472_fu_25414_p4;
wire   [15:0] mult_V_2486_fu_25743_p4;
wire   [15:0] mult_V_2501_fu_26111_p4;
wire   [15:0] add_ln813_4532_fu_28428_p2;
wire   [15:0] add_ln813_4531_fu_28422_p2;
wire   [15:0] add_ln813_4533_fu_28434_p2;
wire   [15:0] add_ln813_4530_fu_28416_p2;
wire   [15:0] mult_V_2516_fu_26476_p4;
wire   [15:0] mult_V_2521_fu_26599_p4;
wire   [15:0] add_ln813_4536_fu_28452_p2;
wire   [15:0] add_ln813_4535_fu_28446_p2;
wire   [15:0] mult_V_2576_fu_27885_p4;
wire   [15:0] mult_V_2583_fu_28002_p4;
wire   [15:0] add_ln813_4539_fu_28470_p2;
wire   [15:0] add_ln813_4538_fu_28464_p2;
wire   [15:0] add_ln813_4540_fu_28476_p2;
wire   [15:0] add_ln813_4537_fu_28458_p2;
wire   [15:0] add_ln813_4541_fu_28482_p2;
wire   [15:0] add_ln813_4534_fu_28440_p2;
wire   [15:0] mult_V_fu_25342_p4;
wire   [15:0] mult_V_2482_fu_25656_p4;
wire   [15:0] mult_V_2511_fu_26356_p4;
wire   [15:0] mult_V_2522_fu_26609_p4;
wire   [15:0] add_ln813_4544_fu_28500_p2;
wire   [15:0] add_ln813_4543_fu_28494_p2;
wire   [15:0] mult_V_2526_fu_26719_p4;
wire   [15:0] mult_V_2532_fu_26867_p4;
wire   [15:0] mult_V_2545_fu_27164_p4;
wire   [15:0] mult_V_2554_fu_27295_p4;
wire   [15:0] add_ln813_4547_fu_28518_p2;
wire   [15:0] add_ln813_4546_fu_28512_p2;
wire   [15:0] mult_V_2559_fu_27460_p4;
wire   [15:0] mult_V_2566_fu_27606_p4;
wire   [15:0] mult_V_2567_fu_27639_p4;
wire   [15:0] mult_V_2573_fu_27777_p4;
wire   [15:0] mult_V_2577_fu_27901_p4;
wire  signed [15:0] sext_ln818_fu_26528_p1;
wire  signed [13:0] sext_ln17_1693_fu_28060_p1;
wire   [13:0] add_ln813_4554_fu_28548_p2;
wire  signed [14:0] sext_ln813_2077_fu_28554_p1;
wire  signed [14:0] sext_ln17_1691_fu_27282_p1;
wire   [14:0] add_ln813_4555_fu_28558_p2;
wire  signed [15:0] sext_ln813_2078_fu_28564_p1;
wire   [15:0] add_ln813_4553_fu_28542_p2;
wire   [15:0] mult_V_2498_fu_26055_p4;
wire   [15:0] mult_V_2504_fu_26187_p4;
wire   [15:0] mult_V_2541_fu_27044_p4;
wire   [15:0] mult_V_2563_fu_27530_p4;
wire   [15:0] add_ln813_4560_fu_28580_p2;
wire   [15:0] add_ln813_4561_fu_28586_p2;
wire   [15:0] add_ln813_4559_fu_28574_p2;
wire   [15:0] mult_V_2588_fu_28120_p4;
wire  signed [15:0] sext_ln818_762_fu_26333_p1;
wire   [15:0] add_ln813_4563_fu_28598_p2;
wire  signed [14:0] sext_ln17_1692_fu_27725_p1;
wire   [14:0] add_ln813_4565_fu_28610_p2;
wire  signed [15:0] sext_ln813_2079_fu_28616_p1;
wire   [15:0] add_ln813_4566_fu_28620_p2;
wire   [15:0] add_ln813_4564_fu_28604_p2;
wire   [15:0] add_ln813_4567_fu_28626_p2;
wire   [15:0] add_ln813_4562_fu_28592_p2;
wire   [15:0] mult_V_2487_fu_25753_p4;
wire   [15:0] mult_V_2492_fu_25877_p4;
wire   [15:0] add_ln813_4569_fu_28638_p2;
wire   [15:0] mult_V_2479_fu_25584_p4;
wire   [15:0] mult_V_2535_fu_26928_p4;
wire   [15:0] add_ln813_4572_fu_28656_p2;
wire   [15:0] add_ln813_4571_fu_28650_p2;
wire   [15:0] mult_V_2552_fu_27262_p4;
wire   [15:0] mult_V_2565_fu_27578_p4;
wire   [15:0] add_ln813_4575_fu_28668_p2;
wire   [15:0] mult_V_2544_fu_27124_p4;
wire   [15:0] mult_V_2584_fu_28018_p4;
wire   [15:0] mult_V_2589_fu_28154_p4;
wire  signed [15:0] sext_ln818_763_fu_26514_p1;
wire   [15:0] add_ln813_4578_fu_28686_p2;
wire   [15:0] add_ln813_4577_fu_28680_p2;
wire   [15:0] add_ln813_4579_fu_28692_p2;
wire   [15:0] add_ln813_4576_fu_28674_p2;
wire   [15:0] mult_V_2469_fu_25352_p4;
wire   [15:0] mult_V_2473_fu_25430_p4;
wire   [15:0] add_ln813_4583_fu_28710_p2;
wire   [15:0] add_ln813_4582_fu_28704_p2;
wire   [15:0] mult_V_2523_fu_26655_p4;
wire   [15:0] add_ln813_4586_fu_28728_p2;
wire   [15:0] add_ln813_4585_fu_28722_p2;
wire   [15:0] mult_V_2533_fu_26891_p4;
wire   [15:0] mult_V_2536_fu_26938_p4;
wire   [15:0] mult_V_2560_fu_27470_p4;
wire   [15:0] mult_V_2590_fu_28164_p4;
wire   [15:0] add_ln813_4593_fu_28758_p2;
wire   [15:0] add_ln813_4594_fu_28764_p2;
wire   [15:0] add_ln813_4592_fu_28752_p2;
wire   [15:0] mult_V_2512_fu_26380_p4;
wire   [15:0] add_ln813_4599_fu_28782_p2;
wire   [15:0] add_ln813_4598_fu_28776_p2;
wire   [15:0] mult_V_2591_fu_28180_p4;
wire   [15:0] add_ln813_4602_fu_28800_p2;
wire   [15:0] add_ln813_4603_fu_28806_p2;
wire   [15:0] add_ln813_4601_fu_28794_p2;
wire   [15:0] add_ln813_4604_fu_28812_p2;
wire   [15:0] add_ln813_4600_fu_28788_p2;
wire   [15:0] mult_V_2475_fu_25492_p4;
wire   [15:0] add_ln813_4607_fu_28830_p2;
wire   [15:0] mult_V_2483_fu_25684_p4;
wire   [15:0] add_ln813_4608_fu_28836_p2;
wire   [15:0] add_ln813_4606_fu_28824_p2;
wire   [15:0] mult_V_2503_fu_26159_p4;
wire   [15:0] mult_V_2506_fu_26243_p4;
wire   [15:0] add_ln813_4611_fu_28854_p2;
wire   [15:0] mult_V_2524_fu_26671_p4;
wire   [15:0] add_ln813_4612_fu_28860_p2;
wire   [15:0] add_ln813_4610_fu_28848_p2;
wire   [15:0] mult_V_2538_fu_26990_p4;
wire   [15:0] add_ln813_4616_fu_28878_p2;
wire   [15:0] mult_V_2556_fu_27371_p4;
wire   [15:0] mult_V_2578_fu_27911_p4;
wire   [15:0] add_ln813_4619_fu_28890_p2;
wire   [15:0] add_ln813_4621_fu_28902_p2;
wire   [15:0] mult_V_2586_fu_28082_p4;
wire   [15:0] add_ln813_4622_fu_28908_p2;
wire   [15:0] add_ln813_4620_fu_28896_p2;
wire   [15:0] mult_V_2499_fu_26065_p4;
wire   [15:0] add_ln813_4626_fu_28920_p2;
wire   [15:0] mult_V_2528_fu_26766_p4;
wire   [15:0] mult_V_2539_fu_27000_p4;
wire   [15:0] add_ln813_4628_fu_28932_p2;
wire   [15:0] mult_V_2513_fu_26396_p4;
wire   [15:0] mult_V_2575_fu_27849_p4;
wire   [15:0] add_ln813_4631_fu_28944_p2;
wire   [15:0] mult_V_2579_fu_27921_p4;
wire   [15:0] mult_V_2587_fu_28092_p4;
wire   [15:0] add_ln813_4634_fu_28962_p2;
wire   [15:0] add_ln813_4633_fu_28956_p2;
wire   [15:0] add_ln813_4635_fu_28968_p2;
wire   [15:0] add_ln813_4632_fu_28950_p2;
wire   [15:0] mult_V_2485_fu_25710_p4;
wire   [15:0] mult_V_2488_fu_25769_p4;
wire   [15:0] add_ln813_4638_fu_28980_p2;
wire   [15:0] mult_V_2519_fu_26538_p4;
wire   [15:0] add_ln813_4640_fu_28992_p2;
wire   [15:0] mult_V_2496_fu_26005_p4;
wire   [15:0] add_ln813_4641_fu_28998_p2;
wire   [15:0] add_ln813_4639_fu_28986_p2;
wire   [15:0] add_ln813_4643_fu_29010_p2;
wire   [15:0] add_ln813_4645_fu_29022_p2;
wire   [15:0] mult_V_2581_fu_27959_p4;
wire   [15:0] add_ln813_4646_fu_29028_p2;
wire   [15:0] add_ln813_4644_fu_29016_p2;
wire   [15:0] add_ln813_4647_fu_29034_p2;
wire   [15:0] add_ln813_4642_fu_29004_p2;
wire   [15:0] add_ln813_4649_fu_29046_p2;
wire   [15:0] mult_V_2540_fu_27016_p4;
wire   [15:0] mult_V_2547_fu_27190_p4;
wire   [15:0] mult_V_2557_fu_27387_p4;
wire   [15:0] add_ln813_4652_fu_29064_p2;
wire   [15:0] add_ln813_4651_fu_29058_p2;
wire   [15:0] add_ln813_4655_fu_29076_p2;
wire   [15:0] mult_V_2593_fu_28222_p4;
wire  signed [14:0] sext_ln17_1687_fu_25915_p1;
wire   [14:0] add_ln813_4658_fu_29094_p2;
wire  signed [15:0] sext_ln813_2080_fu_29100_p1;
wire   [15:0] add_ln813_4657_fu_29088_p2;
wire   [15:0] add_ln813_4659_fu_29104_p2;
wire   [15:0] add_ln813_4656_fu_29082_p2;
wire   [15:0] mult_V_2489_fu_25797_p4;
wire   [15:0] add_ln813_4662_fu_29116_p2;
wire   [15:0] mult_V_2470_fu_25368_p4;
wire   [15:0] mult_V_2508_fu_26295_p4;
wire   [15:0] mult_V_2549_fu_27214_p4;
wire   [15:0] add_ln813_4665_fu_29134_p2;
wire   [15:0] add_ln813_4664_fu_29128_p2;
wire   [15:0] mult_V_2562_fu_27514_p4;
wire   [15:0] add_ln813_4668_fu_29146_p2;
wire  signed [15:0] sext_ln818_760_fu_25983_p1;
wire  signed [14:0] sext_ln17_1689_fu_26838_p1;
wire   [14:0] add_ln813_4671_fu_29164_p2;
wire  signed [15:0] sext_ln813_2081_fu_29170_p1;
wire   [15:0] add_ln813_4670_fu_29158_p2;
wire   [15:0] add_ln813_4672_fu_29174_p2;
wire   [15:0] add_ln813_4669_fu_29152_p2;
wire   [15:0] mult_V_2484_fu_25694_p4;
wire   [15:0] add_ln813_4676_fu_29192_p2;
wire   [15:0] add_ln813_4675_fu_29186_p2;
wire   [15:0] add_ln813_4679_fu_29210_p2;
wire   [15:0] add_ln813_4678_fu_29204_p2;
wire   [15:0] mult_V_2531_fu_26848_p4;
wire   [15:0] add_ln813_4683_fu_29228_p2;
wire   [15:0] add_ln813_4682_fu_29222_p2;
wire   [15:0] mult_V_2580_fu_27931_p4;
wire   [15:0] add_ln813_4686_fu_29246_p2;
wire   [15:0] add_ln813_4687_fu_29252_p2;
wire   [15:0] add_ln813_4685_fu_29240_p2;
wire   [15:0] add_ln813_4688_fu_29258_p2;
wire   [15:0] add_ln813_4684_fu_29234_p2;
wire  signed [12:0] sext_ln17_fu_25388_p1;
wire   [12:0] add_ln813_4691_fu_29270_p2;
wire   [15:0] mult_V_2514_fu_26424_p4;
wire   [15:0] mult_V_2550_fu_27224_p4;
wire   [15:0] add_ln813_4693_fu_29286_p2;
wire   [15:0] mult_V_2542_fu_27060_p4;
wire   [15:0] add_ln813_4694_fu_29292_p2;
wire   [15:0] add_ln813_4692_fu_29280_p2;
wire   [15:0] mult_V_2476_fu_25520_p4;
wire  signed [15:0] sext_ln813_fu_29276_p1;
wire   [15:0] add_ln813_4697_fu_29310_p2;
wire   [15:0] mult_V_2594_fu_28250_p4;
wire   [15:0] add_ln813_4698_fu_29316_p2;
wire   [15:0] add_ln813_4696_fu_29304_p2;
wire   [15:0] add_ln813_4699_fu_29322_p2;
wire   [15:0] add_ln813_4695_fu_29298_p2;
wire   [15:0] mult_V_2477_fu_25536_p4;
wire   [15:0] mult_V_2480_fu_25612_p4;
wire   [15:0] mult_V_2490_fu_25825_p4;
wire   [15:0] add_ln813_4702_fu_29340_p2;
wire   [15:0] add_ln813_4703_fu_29346_p2;
wire   [15:0] add_ln813_4701_fu_29334_p2;
wire   [15:0] mult_V_2510_fu_26337_p4;
wire   [15:0] add_ln813_4705_fu_29358_p2;
wire   [15:0] mult_V_2500_fu_26075_p4;
wire   [15:0] mult_V_2520_fu_26566_p4;
wire   [15:0] mult_V_2525_fu_26687_p4;
wire   [15:0] add_ln813_4707_fu_29370_p2;
wire   [15:0] mult_V_2515_fu_26440_p4;
wire   [15:0] add_ln813_4708_fu_29376_p2;
wire   [15:0] add_ln813_4706_fu_29364_p2;
wire   [15:0] mult_V_2534_fu_26907_p4;
wire   [15:0] mult_V_2543_fu_27088_p4;
wire   [15:0] mult_V_2571_fu_27729_p4;
wire   [15:0] add_ln813_4712_fu_29394_p2;
wire   [15:0] mult_V_2551_fu_27234_p4;
wire   [15:0] mult_V_2582_fu_27969_p4;
wire   [15:0] add_ln813_4715_fu_29406_p2;
wire   [15:0] mult_V_2595_fu_28266_p4;
wire   [15:0] add_ln813_4717_fu_29418_p2;
wire   [15:0] mult_V_2592_fu_28190_p4;
wire   [15:0] add_ln813_4718_fu_29424_p2;
wire   [15:0] add_ln813_4716_fu_29412_p2;
wire   [15:0] add_ln813_4552_fu_29440_p2;
wire   [15:0] add_ln813_4557_fu_29444_p2;
wire   [15:0] add_ln813_4549_fu_29436_p2;
wire   [15:0] add_ln813_4574_fu_29455_p2;
wire   [15:0] add_ln813_4591_fu_29468_p2;
wire   [15:0] add_ln813_4596_fu_29472_p2;
wire   [15:0] add_ln813_4588_fu_29464_p2;
wire   [15:0] add_ln813_4618_fu_29487_p2;
wire   [15:0] add_ln813_4624_fu_29491_p2;
wire   [15:0] add_ln813_4614_fu_29483_p2;
wire   [15:0] add_ln813_4630_fu_29502_p2;
wire   [15:0] add_ln813_4654_fu_29511_p2;
wire   [15:0] add_ln813_4667_fu_29520_p2;
wire   [15:0] add_ln813_4681_fu_29529_p2;
wire   [15:0] add_ln813_4714_fu_29542_p2;
wire   [15:0] add_ln813_4720_fu_29546_p2;
wire   [15:0] add_ln813_4710_fu_29538_p2;
wire   [15:0] add_ln813_4581_fu_29459_p2;
wire   [15:0] add_ln813_4558_fu_29449_p2;
wire   [15:0] add_ln813_4597_fu_29477_p2;
wire   [15:0] add_ln813_4625_fu_29496_p2;
wire   [15:0] add_ln813_4637_fu_29506_p2;
wire   [15:0] add_ln813_4661_fu_29515_p2;
wire   [15:0] add_ln813_4674_fu_29524_p2;
wire   [15:0] add_ln813_4690_fu_29533_p2;
wire   [15:0] add_ln813_4721_fu_29551_p2;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;
reg   [15:0] ap_return_8_int_reg;
reg   [15:0] ap_return_9_int_reg;
reg   [15:0] ap_return_10_int_reg;
reg   [15:0] ap_return_11_int_reg;
reg   [15:0] ap_return_12_int_reg;
reg   [15:0] ap_return_13_int_reg;
reg   [15:0] ap_return_14_int_reg;
reg   [15:0] ap_return_15_int_reg;

kernel_wrapper_mul_16s_5s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_0_U42(
    .din0(r_V_2991_fu_215_p0),
    .din1(r_V_2991_fu_215_p1),
    .dout(r_V_2991_fu_215_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U43(
    .din0(mul_ln1270_64_fu_218_p0),
    .din1(mul_ln1270_64_fu_218_p1),
    .dout(mul_ln1270_64_fu_218_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U44(
    .din0(mul_ln1270_62_fu_230_p0),
    .din1(mul_ln1270_62_fu_230_p1),
    .dout(mul_ln1270_62_fu_230_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U45(
    .din0(mul_ln1270_69_fu_233_p0),
    .din1(mul_ln1270_69_fu_233_p1),
    .dout(mul_ln1270_69_fu_233_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U46(
    .din0(mul_ln1270_67_fu_235_p0),
    .din1(mul_ln1270_67_fu_235_p1),
    .dout(mul_ln1270_67_fu_235_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U47(
    .din0(mul_ln1270_fu_238_p0),
    .din1(mul_ln1270_fu_238_p1),
    .dout(mul_ln1270_fu_238_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U48(
    .din0(mul_ln1270_79_fu_241_p0),
    .din1(mul_ln1270_79_fu_241_p1),
    .dout(mul_ln1270_79_fu_241_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U49(
    .din0(mul_ln1270_61_fu_243_p0),
    .din1(mul_ln1270_61_fu_243_p1),
    .dout(mul_ln1270_61_fu_243_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U50(
    .din0(mul_ln1270_59_fu_265_p0),
    .din1(mul_ln1270_59_fu_265_p1),
    .dout(mul_ln1270_59_fu_265_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U51(
    .din0(mul_ln1270_75_fu_269_p0),
    .din1(mul_ln1270_75_fu_269_p1),
    .dout(mul_ln1270_75_fu_269_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U52(
    .din0(mul_ln1270_81_fu_272_p0),
    .din1(mul_ln1270_81_fu_272_p1),
    .dout(mul_ln1270_81_fu_272_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U53(
    .din0(mul_ln1270_70_fu_290_p0),
    .din1(mul_ln1270_70_fu_290_p1),
    .dout(mul_ln1270_70_fu_290_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U54(
    .din0(mul_ln1270_65_fu_291_p0),
    .din1(mul_ln1270_65_fu_291_p1),
    .dout(mul_ln1270_65_fu_291_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U55(
    .din0(mul_ln1270_73_fu_295_p0),
    .din1(mul_ln1270_73_fu_295_p1),
    .dout(mul_ln1270_73_fu_295_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U56(
    .din0(mul_ln1270_68_fu_296_p0),
    .din1(mul_ln1270_68_fu_296_p1),
    .dout(mul_ln1270_68_fu_296_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U57(
    .din0(mul_ln1270_72_fu_310_p0),
    .din1(mul_ln1270_72_fu_310_p1),
    .dout(mul_ln1270_72_fu_310_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U58(
    .din0(mul_ln1270_80_fu_333_p0),
    .din1(mul_ln1270_80_fu_333_p1),
    .dout(mul_ln1270_80_fu_333_p2)
);

kernel_wrapper_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U59(
    .din0(r_V_3046_fu_348_p0),
    .din1(r_V_3046_fu_348_p1),
    .dout(r_V_3046_fu_348_p2)
);

kernel_wrapper_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U60(
    .din0(r_V_3071_fu_349_p0),
    .din1(r_V_3071_fu_349_p1),
    .dout(r_V_3071_fu_349_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U61(
    .din0(mul_ln1270_76_fu_373_p0),
    .din1(mul_ln1270_76_fu_373_p1),
    .dout(mul_ln1270_76_fu_373_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U62(
    .din0(mul_ln1270_63_fu_374_p0),
    .din1(mul_ln1270_63_fu_374_p1),
    .dout(mul_ln1270_63_fu_374_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U63(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8),
    .din1(mul_ln1270_74_fu_375_p1),
    .dout(mul_ln1270_74_fu_375_p2)
);

kernel_wrapper_mul_16s_5ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_0_U64(
    .din0(r_V_3006_fu_376_p0),
    .din1(r_V_3006_fu_376_p1),
    .dout(r_V_3006_fu_376_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U65(
    .din0(mul_ln1270_66_fu_388_p0),
    .din1(mul_ln1270_66_fu_388_p1),
    .dout(mul_ln1270_66_fu_388_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U66(
    .din0(mul_ln1270_60_fu_390_p0),
    .din1(mul_ln1270_60_fu_390_p1),
    .dout(mul_ln1270_60_fu_390_p2)
);

kernel_wrapper_mul_16s_6s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6s_21_1_0_U67(
    .din0(mul_ln1270_77_fu_391_p0),
    .din1(mul_ln1270_77_fu_391_p1),
    .dout(mul_ln1270_77_fu_391_p2)
);

kernel_wrapper_mul_16s_5s_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_0_U68(
    .din0(r_V_3078_fu_401_p0),
    .din1(r_V_3078_fu_401_p1),
    .dout(r_V_3078_fu_401_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U69(
    .din0(mul_ln1270_71_fu_403_p0),
    .din1(mul_ln1270_71_fu_403_p1),
    .dout(mul_ln1270_71_fu_403_p2)
);

kernel_wrapper_mul_16s_6ns_21_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_0_U70(
    .din0(mul_ln1270_78_fu_404_p0),
    .din1(mul_ln1270_78_fu_404_p1),
    .dout(mul_ln1270_78_fu_404_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln813_4521_reg_29646 <= add_ln813_4521_fu_28358_p2;
        add_ln813_4528_reg_29651 <= add_ln813_4528_fu_28404_p2;
        add_ln813_4542_reg_29656 <= add_ln813_4542_fu_28488_p2;
        add_ln813_4545_reg_29661 <= add_ln813_4545_fu_28506_p2;
        add_ln813_4548_reg_29666 <= add_ln813_4548_fu_28524_p2;
        add_ln813_4550_reg_29671 <= add_ln813_4550_fu_28530_p2;
        add_ln813_4551_reg_29676 <= add_ln813_4551_fu_28536_p2;
        add_ln813_4556_reg_29681 <= add_ln813_4556_fu_28568_p2;
        add_ln813_4568_reg_29686 <= add_ln813_4568_fu_28632_p2;
        add_ln813_4570_reg_29691 <= add_ln813_4570_fu_28644_p2;
        add_ln813_4573_reg_29696 <= add_ln813_4573_fu_28662_p2;
        add_ln813_4580_reg_29701 <= add_ln813_4580_fu_28698_p2;
        add_ln813_4584_reg_29706 <= add_ln813_4584_fu_28716_p2;
        add_ln813_4587_reg_29711 <= add_ln813_4587_fu_28734_p2;
        add_ln813_4589_reg_29716 <= add_ln813_4589_fu_28740_p2;
        add_ln813_4590_reg_29721 <= add_ln813_4590_fu_28746_p2;
        add_ln813_4595_reg_29726 <= add_ln813_4595_fu_28770_p2;
        add_ln813_4605_reg_29731 <= add_ln813_4605_fu_28818_p2;
        add_ln813_4609_reg_29736 <= add_ln813_4609_fu_28842_p2;
        add_ln813_4613_reg_29741 <= add_ln813_4613_fu_28866_p2;
        add_ln813_4615_reg_29746 <= add_ln813_4615_fu_28872_p2;
        add_ln813_4617_reg_29751 <= add_ln813_4617_fu_28884_p2;
        add_ln813_4623_reg_29756 <= add_ln813_4623_fu_28914_p2;
        add_ln813_4627_reg_29761 <= add_ln813_4627_fu_28926_p2;
        add_ln813_4629_reg_29766 <= add_ln813_4629_fu_28938_p2;
        add_ln813_4636_reg_29771 <= add_ln813_4636_fu_28974_p2;
        add_ln813_4648_reg_29776 <= add_ln813_4648_fu_29040_p2;
        add_ln813_4650_reg_29781 <= add_ln813_4650_fu_29052_p2;
        add_ln813_4653_reg_29786 <= add_ln813_4653_fu_29070_p2;
        add_ln813_4660_reg_29791 <= add_ln813_4660_fu_29110_p2;
        add_ln813_4663_reg_29796 <= add_ln813_4663_fu_29122_p2;
        add_ln813_4666_reg_29801 <= add_ln813_4666_fu_29140_p2;
        add_ln813_4673_reg_29806 <= add_ln813_4673_fu_29180_p2;
        add_ln813_4677_reg_29811 <= add_ln813_4677_fu_29198_p2;
        add_ln813_4680_reg_29816 <= add_ln813_4680_fu_29216_p2;
        add_ln813_4689_reg_29821 <= add_ln813_4689_fu_29264_p2;
        add_ln813_4700_reg_29826 <= add_ln813_4700_fu_29328_p2;
        add_ln813_4704_reg_29831 <= add_ln813_4704_fu_29352_p2;
        add_ln813_4709_reg_29836 <= add_ln813_4709_fu_29382_p2;
        add_ln813_4711_reg_29841 <= add_ln813_4711_fu_29388_p2;
        add_ln813_4713_reg_29846 <= add_ln813_4713_fu_29400_p2;
        add_ln813_4719_reg_29851 <= add_ln813_4719_fu_29430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln813_4542_reg_29656;
        ap_return_10_int_reg <= add_ln813_4674_fu_29524_p2;
        ap_return_11_int_reg <= add_ln813_4690_fu_29533_p2;
        ap_return_12_int_reg <= add_ln813_4568_reg_29686;
        ap_return_13_int_reg <= add_ln813_4700_reg_29826;
        ap_return_14_int_reg <= add_ln813_4648_reg_29776;
        ap_return_15_int_reg <= add_ln813_4721_fu_29551_p2;
        ap_return_1_int_reg <= add_ln813_4581_fu_29459_p2;
        ap_return_2_int_reg <= add_ln813_4558_fu_29449_p2;
        ap_return_3_int_reg <= add_ln813_4597_fu_29477_p2;
        ap_return_4_int_reg <= add_ln813_4521_reg_29646;
        ap_return_5_int_reg <= add_ln813_4605_reg_29731;
        ap_return_6_int_reg <= add_ln813_4625_fu_29496_p2;
        ap_return_7_int_reg <= add_ln813_4637_fu_29506_p2;
        ap_return_8_int_reg <= add_ln813_4661_fu_29515_p2;
        ap_return_9_int_reg <= add_ln813_4528_reg_29651;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln813_4542_reg_29656;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = add_ln813_4581_fu_29459_p2;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = add_ln813_4674_fu_29524_p2;
    end else begin
        ap_return_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = add_ln813_4690_fu_29533_p2;
    end else begin
        ap_return_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = add_ln813_4568_reg_29686;
    end else begin
        ap_return_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_13 = ap_return_13_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_13 = add_ln813_4700_reg_29826;
    end else begin
        ap_return_13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_14 = ap_return_14_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_14 = add_ln813_4648_reg_29776;
    end else begin
        ap_return_14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_15 = ap_return_15_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_15 = add_ln813_4721_fu_29551_p2;
    end else begin
        ap_return_15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = add_ln813_4558_fu_29449_p2;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = add_ln813_4597_fu_29477_p2;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = add_ln813_4521_reg_29646;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = add_ln813_4605_reg_29731;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = add_ln813_4625_fu_29496_p2;
    end else begin
        ap_return_6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = add_ln813_4637_fu_29506_p2;
    end else begin
        ap_return_7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = add_ln813_4661_fu_29515_p2;
    end else begin
        ap_return_8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = add_ln813_4528_reg_29651;
    end else begin
        ap_return_9 = 'bx;
    end
end

assign add_ln813_4509_fu_28282_p2 = (add_ln813_fu_28276_p2 + mult_V_2474_fu_25470_p4);

assign add_ln813_4510_fu_28288_p2 = (mult_V_2497_fu_26039_p4 + mult_V_2527_fu_26756_p4);

assign add_ln813_4511_fu_28294_p2 = (mult_V_2537_fu_26966_p4 + mult_V_2546_fu_27180_p4);

assign add_ln813_4512_fu_28300_p2 = (add_ln813_4511_fu_28294_p2 + add_ln813_4510_fu_28288_p2);

assign add_ln813_4513_fu_28306_p2 = (add_ln813_4512_fu_28300_p2 + add_ln813_4509_fu_28282_p2);

assign add_ln813_4514_fu_28312_p2 = (mult_V_2555_fu_27335_p4 + mult_V_2561_fu_27498_p4);

assign add_ln813_4515_fu_28318_p2 = (mult_V_2564_fu_27562_p4 + mult_V_2568_fu_27655_p4);

assign add_ln813_4516_fu_28324_p2 = (add_ln813_4515_fu_28318_p2 + add_ln813_4514_fu_28312_p2);

assign add_ln813_4517_fu_28330_p2 = ($signed(sext_ln818_761_fu_26149_p1) + $signed(sext_ln818_765_fu_27827_p1));

assign add_ln813_4518_fu_28336_p2 = ($signed(sext_ln17_1688_fu_26239_p1) + $signed(15'd32672));

assign add_ln813_4519_fu_28346_p2 = ($signed(sext_ln813_2075_fu_28342_p1) + $signed(add_ln813_4517_fu_28330_p2));

assign add_ln813_4520_fu_28352_p2 = (add_ln813_4519_fu_28346_p2 + add_ln813_4516_fu_28324_p2);

assign add_ln813_4521_fu_28358_p2 = (add_ln813_4520_fu_28352_p2 + add_ln813_4513_fu_28306_p2);

assign add_ln813_4522_fu_28364_p2 = (mult_V_2507_fu_26271_p4 + mult_V_2529_fu_26794_p4);

assign add_ln813_4523_fu_28370_p2 = (mult_V_2558_fu_27420_p4 + mult_V_2572_fu_27761_p4);

assign add_ln813_4524_fu_28376_p2 = (add_ln813_4523_fu_28370_p2 + add_ln813_4522_fu_28364_p2);

assign add_ln813_4525_fu_28382_p2 = ($signed(sext_ln818_764_fu_27711_p1) + $signed(sext_ln818_759_fu_25935_p1));

assign add_ln813_4526_fu_28388_p2 = ($signed(sext_ln17_1690_fu_27210_p1) + $signed(12'd992));

assign add_ln813_4527_fu_28398_p2 = ($signed(sext_ln813_2076_fu_28394_p1) + $signed(add_ln813_4525_fu_28382_p2));

assign add_ln813_4528_fu_28404_p2 = (add_ln813_4527_fu_28398_p2 + add_ln813_4524_fu_28376_p2);

assign add_ln813_4529_fu_28410_p2 = (mult_V_2478_fu_25568_p4 + mult_V_2481_fu_25646_p4);

assign add_ln813_4530_fu_28416_p2 = (add_ln813_4529_fu_28410_p2 + mult_V_2472_fu_25414_p4);

assign add_ln813_4531_fu_28422_p2 = (mult_V_2486_fu_25743_p4 + mult_V_2491_fu_25861_p4);

assign add_ln813_4532_fu_28428_p2 = (mult_V_2497_fu_26039_p4 + mult_V_2501_fu_26111_p4);

assign add_ln813_4533_fu_28434_p2 = (add_ln813_4532_fu_28428_p2 + add_ln813_4531_fu_28422_p2);

assign add_ln813_4534_fu_28440_p2 = (add_ln813_4533_fu_28434_p2 + add_ln813_4530_fu_28416_p2);

assign add_ln813_4535_fu_28446_p2 = (mult_V_2516_fu_26476_p4 + mult_V_2521_fu_26599_p4);

assign add_ln813_4536_fu_28452_p2 = (mult_V_2558_fu_27420_p4 + mult_V_2564_fu_27562_p4);

assign add_ln813_4537_fu_28458_p2 = (add_ln813_4536_fu_28452_p2 + add_ln813_4535_fu_28446_p2);

assign add_ln813_4538_fu_28464_p2 = (mult_V_2572_fu_27761_p4 + mult_V_2576_fu_27885_p4);

assign add_ln813_4539_fu_28470_p2 = (mult_V_2583_fu_28002_p4 + 16'd128);

assign add_ln813_4540_fu_28476_p2 = (add_ln813_4539_fu_28470_p2 + add_ln813_4538_fu_28464_p2);

assign add_ln813_4541_fu_28482_p2 = (add_ln813_4540_fu_28476_p2 + add_ln813_4537_fu_28458_p2);

assign add_ln813_4542_fu_28488_p2 = (add_ln813_4541_fu_28482_p2 + add_ln813_4534_fu_28440_p2);

assign add_ln813_4543_fu_28494_p2 = (mult_V_fu_25342_p4 + mult_V_2482_fu_25656_p4);

assign add_ln813_4544_fu_28500_p2 = (mult_V_2511_fu_26356_p4 + mult_V_2522_fu_26609_p4);

assign add_ln813_4545_fu_28506_p2 = (add_ln813_4544_fu_28500_p2 + add_ln813_4543_fu_28494_p2);

assign add_ln813_4546_fu_28512_p2 = (mult_V_2526_fu_26719_p4 + mult_V_2532_fu_26867_p4);

assign add_ln813_4547_fu_28518_p2 = (mult_V_2545_fu_27164_p4 + mult_V_2554_fu_27295_p4);

assign add_ln813_4548_fu_28524_p2 = (add_ln813_4547_fu_28518_p2 + add_ln813_4546_fu_28512_p2);

assign add_ln813_4549_fu_29436_p2 = (add_ln813_4548_reg_29666 + add_ln813_4545_reg_29661);

assign add_ln813_4550_fu_28530_p2 = (mult_V_2559_fu_27460_p4 + mult_V_2566_fu_27606_p4);

assign add_ln813_4551_fu_28536_p2 = (mult_V_2567_fu_27639_p4 + mult_V_2573_fu_27777_p4);

assign add_ln813_4552_fu_29440_p2 = (add_ln813_4551_reg_29676 + add_ln813_4550_reg_29671);

assign add_ln813_4553_fu_28542_p2 = ($signed(mult_V_2577_fu_27901_p4) + $signed(sext_ln818_fu_26528_p1));

assign add_ln813_4554_fu_28548_p2 = ($signed(sext_ln17_1693_fu_28060_p1) + $signed(14'd16160));

assign add_ln813_4555_fu_28558_p2 = ($signed(sext_ln813_2077_fu_28554_p1) + $signed(sext_ln17_1691_fu_27282_p1));

assign add_ln813_4556_fu_28568_p2 = ($signed(sext_ln813_2078_fu_28564_p1) + $signed(add_ln813_4553_fu_28542_p2));

assign add_ln813_4557_fu_29444_p2 = (add_ln813_4556_reg_29681 + add_ln813_4552_fu_29440_p2);

assign add_ln813_4558_fu_29449_p2 = (add_ln813_4557_fu_29444_p2 + add_ln813_4549_fu_29436_p2);

assign add_ln813_4559_fu_28574_p2 = (mult_V_2498_fu_26055_p4 + mult_V_2504_fu_26187_p4);

assign add_ln813_4560_fu_28580_p2 = (mult_V_2541_fu_27044_p4 + mult_V_2563_fu_27530_p4);

assign add_ln813_4561_fu_28586_p2 = (add_ln813_4560_fu_28580_p2 + mult_V_2527_fu_26756_p4);

assign add_ln813_4562_fu_28592_p2 = (add_ln813_4561_fu_28586_p2 + add_ln813_4559_fu_28574_p2);

assign add_ln813_4563_fu_28598_p2 = ($signed(mult_V_2588_fu_28120_p4) + $signed(sext_ln818_762_fu_26333_p1));

assign add_ln813_4564_fu_28604_p2 = (add_ln813_4563_fu_28598_p2 + mult_V_2573_fu_27777_p4);

assign add_ln813_4565_fu_28610_p2 = ($signed(sext_ln17_1692_fu_27725_p1) + $signed(15'd32512));

assign add_ln813_4566_fu_28620_p2 = ($signed(sext_ln813_2079_fu_28616_p1) + $signed(sext_ln818_759_fu_25935_p1));

assign add_ln813_4567_fu_28626_p2 = (add_ln813_4566_fu_28620_p2 + add_ln813_4564_fu_28604_p2);

assign add_ln813_4568_fu_28632_p2 = (add_ln813_4567_fu_28626_p2 + add_ln813_4562_fu_28592_p2);

assign add_ln813_4569_fu_28638_p2 = (mult_V_2487_fu_25753_p4 + mult_V_2492_fu_25877_p4);

assign add_ln813_4570_fu_28644_p2 = (add_ln813_4569_fu_28638_p2 + mult_V_2479_fu_25584_p4);

assign add_ln813_4571_fu_28650_p2 = (mult_V_2498_fu_26055_p4 + mult_V_2526_fu_26719_p4);

assign add_ln813_4572_fu_28656_p2 = (mult_V_2527_fu_26756_p4 + mult_V_2535_fu_26928_p4);

assign add_ln813_4573_fu_28662_p2 = (add_ln813_4572_fu_28656_p2 + add_ln813_4571_fu_28650_p2);

assign add_ln813_4574_fu_29455_p2 = (add_ln813_4573_reg_29696 + add_ln813_4570_reg_29691);

assign add_ln813_4575_fu_28668_p2 = (mult_V_2552_fu_27262_p4 + mult_V_2565_fu_27578_p4);

assign add_ln813_4576_fu_28674_p2 = (add_ln813_4575_fu_28668_p2 + mult_V_2544_fu_27124_p4);

assign add_ln813_4577_fu_28680_p2 = (mult_V_2584_fu_28018_p4 + mult_V_2589_fu_28154_p4);

assign add_ln813_4578_fu_28686_p2 = ($signed(sext_ln818_763_fu_26514_p1) + $signed(16'd65088));

assign add_ln813_4579_fu_28692_p2 = (add_ln813_4578_fu_28686_p2 + add_ln813_4577_fu_28680_p2);

assign add_ln813_4580_fu_28698_p2 = (add_ln813_4579_fu_28692_p2 + add_ln813_4576_fu_28674_p2);

assign add_ln813_4581_fu_29459_p2 = (add_ln813_4580_reg_29701 + add_ln813_4574_fu_29455_p2);

assign add_ln813_4582_fu_28704_p2 = (mult_V_2469_fu_25352_p4 + mult_V_2473_fu_25430_p4);

assign add_ln813_4583_fu_28710_p2 = (mult_V_2481_fu_25646_p4 + mult_V_2486_fu_25743_p4);

assign add_ln813_4584_fu_28716_p2 = (add_ln813_4583_fu_28710_p2 + add_ln813_4582_fu_28704_p2);

assign add_ln813_4585_fu_28722_p2 = (mult_V_2491_fu_25861_p4 + mult_V_2497_fu_26039_p4);

assign add_ln813_4586_fu_28728_p2 = (mult_V_2501_fu_26111_p4 + mult_V_2523_fu_26655_p4);

assign add_ln813_4587_fu_28734_p2 = (add_ln813_4586_fu_28728_p2 + add_ln813_4585_fu_28722_p2);

assign add_ln813_4588_fu_29464_p2 = (add_ln813_4587_reg_29711 + add_ln813_4584_reg_29706);

assign add_ln813_4589_fu_28740_p2 = (mult_V_2533_fu_26891_p4 + mult_V_2536_fu_26938_p4);

assign add_ln813_4590_fu_28746_p2 = (mult_V_2560_fu_27470_p4 + mult_V_2564_fu_27562_p4);

assign add_ln813_4591_fu_29468_p2 = (add_ln813_4590_reg_29721 + add_ln813_4589_reg_29716);

assign add_ln813_4592_fu_28752_p2 = (mult_V_2568_fu_27655_p4 + mult_V_2572_fu_27761_p4);

assign add_ln813_4593_fu_28758_p2 = ($signed(mult_V_2590_fu_28164_p4) + $signed(16'd64512));

assign add_ln813_4594_fu_28764_p2 = (add_ln813_4593_fu_28758_p2 + mult_V_2576_fu_27885_p4);

assign add_ln813_4595_fu_28770_p2 = (add_ln813_4594_fu_28764_p2 + add_ln813_4592_fu_28752_p2);

assign add_ln813_4596_fu_29472_p2 = (add_ln813_4595_reg_29726 + add_ln813_4591_fu_29468_p2);

assign add_ln813_4597_fu_29477_p2 = (add_ln813_4596_fu_29472_p2 + add_ln813_4588_fu_29464_p2);

assign add_ln813_4598_fu_28776_p2 = (mult_V_2486_fu_25743_p4 + mult_V_2512_fu_26380_p4);

assign add_ln813_4599_fu_28782_p2 = (mult_V_2526_fu_26719_p4 + mult_V_2527_fu_26756_p4);

assign add_ln813_4600_fu_28788_p2 = (add_ln813_4599_fu_28782_p2 + add_ln813_4598_fu_28776_p2);

assign add_ln813_4601_fu_28794_p2 = (mult_V_2544_fu_27124_p4 + mult_V_2576_fu_27885_p4);

assign add_ln813_4602_fu_28800_p2 = ($signed(mult_V_2591_fu_28180_p4) + $signed(16'd64512));

assign add_ln813_4603_fu_28806_p2 = (add_ln813_4602_fu_28800_p2 + mult_V_2583_fu_28002_p4);

assign add_ln813_4604_fu_28812_p2 = (add_ln813_4603_fu_28806_p2 + add_ln813_4601_fu_28794_p2);

assign add_ln813_4605_fu_28818_p2 = (add_ln813_4604_fu_28812_p2 + add_ln813_4600_fu_28788_p2);

assign add_ln813_4606_fu_28824_p2 = (mult_V_2475_fu_25492_p4 + mult_V_2479_fu_25584_p4);

assign add_ln813_4607_fu_28830_p2 = (mult_V_2492_fu_25877_p4 + mult_V_2498_fu_26055_p4);

assign add_ln813_4608_fu_28836_p2 = (add_ln813_4607_fu_28830_p2 + mult_V_2483_fu_25684_p4);

assign add_ln813_4609_fu_28842_p2 = (add_ln813_4608_fu_28836_p2 + add_ln813_4606_fu_28824_p2);

assign add_ln813_4610_fu_28848_p2 = (mult_V_2503_fu_26159_p4 + mult_V_2506_fu_26243_p4);

assign add_ln813_4611_fu_28854_p2 = (mult_V_2526_fu_26719_p4 + mult_V_2533_fu_26891_p4);

assign add_ln813_4612_fu_28860_p2 = (add_ln813_4611_fu_28854_p2 + mult_V_2524_fu_26671_p4);

assign add_ln813_4613_fu_28866_p2 = (add_ln813_4612_fu_28860_p2 + add_ln813_4610_fu_28848_p2);

assign add_ln813_4614_fu_29483_p2 = (add_ln813_4613_reg_29741 + add_ln813_4609_reg_29736);

assign add_ln813_4615_fu_28872_p2 = (mult_V_2538_fu_26990_p4 + mult_V_2546_fu_27180_p4);

assign add_ln813_4616_fu_28878_p2 = (mult_V_2558_fu_27420_p4 + mult_V_2565_fu_27578_p4);

assign add_ln813_4617_fu_28884_p2 = (add_ln813_4616_fu_28878_p2 + mult_V_2556_fu_27371_p4);

assign add_ln813_4618_fu_29487_p2 = (add_ln813_4617_reg_29751 + add_ln813_4615_reg_29746);

assign add_ln813_4619_fu_28890_p2 = (mult_V_2573_fu_27777_p4 + mult_V_2578_fu_27911_p4);

assign add_ln813_4620_fu_28896_p2 = (add_ln813_4619_fu_28890_p2 + mult_V_2567_fu_27639_p4);

assign add_ln813_4621_fu_28902_p2 = ($signed(mult_V_2589_fu_28154_p4) + $signed(16'd64640));

assign add_ln813_4622_fu_28908_p2 = (add_ln813_4621_fu_28902_p2 + mult_V_2586_fu_28082_p4);

assign add_ln813_4623_fu_28914_p2 = (add_ln813_4622_fu_28908_p2 + add_ln813_4620_fu_28896_p2);

assign add_ln813_4624_fu_29491_p2 = (add_ln813_4623_reg_29756 + add_ln813_4618_fu_29487_p2);

assign add_ln813_4625_fu_29496_p2 = (add_ln813_4624_fu_29491_p2 + add_ln813_4614_fu_29483_p2);

assign add_ln813_4626_fu_28920_p2 = (mult_V_2472_fu_25414_p4 + mult_V_2499_fu_26065_p4);

assign add_ln813_4627_fu_28926_p2 = (add_ln813_4626_fu_28920_p2 + mult_V_fu_25342_p4);

assign add_ln813_4628_fu_28932_p2 = (mult_V_2528_fu_26766_p4 + mult_V_2539_fu_27000_p4);

assign add_ln813_4629_fu_28938_p2 = (add_ln813_4628_fu_28932_p2 + mult_V_2513_fu_26396_p4);

assign add_ln813_4630_fu_29502_p2 = (add_ln813_4629_reg_29766 + add_ln813_4627_reg_29761);

assign add_ln813_4631_fu_28944_p2 = (mult_V_2564_fu_27562_p4 + mult_V_2575_fu_27849_p4);

assign add_ln813_4632_fu_28950_p2 = (add_ln813_4631_fu_28944_p2 + mult_V_2558_fu_27420_p4);

assign add_ln813_4633_fu_28956_p2 = (mult_V_2579_fu_27921_p4 + mult_V_2587_fu_28092_p4);

assign add_ln813_4634_fu_28962_p2 = (mult_V_2589_fu_28154_p4 + 16'd736);

assign add_ln813_4635_fu_28968_p2 = (add_ln813_4634_fu_28962_p2 + add_ln813_4633_fu_28956_p2);

assign add_ln813_4636_fu_28974_p2 = (add_ln813_4635_fu_28968_p2 + add_ln813_4632_fu_28950_p2);

assign add_ln813_4637_fu_29506_p2 = (add_ln813_4636_reg_29771 + add_ln813_4630_fu_29502_p2);

assign add_ln813_4638_fu_28980_p2 = (mult_V_2485_fu_25710_p4 + mult_V_2488_fu_25769_p4);

assign add_ln813_4639_fu_28986_p2 = (add_ln813_4638_fu_28980_p2 + mult_V_2473_fu_25430_p4);

assign add_ln813_4640_fu_28992_p2 = (mult_V_2498_fu_26055_p4 + mult_V_2519_fu_26538_p4);

assign add_ln813_4641_fu_28998_p2 = (add_ln813_4640_fu_28992_p2 + mult_V_2496_fu_26005_p4);

assign add_ln813_4642_fu_29004_p2 = (add_ln813_4641_fu_28998_p2 + add_ln813_4639_fu_28986_p2);

assign add_ln813_4643_fu_29010_p2 = (mult_V_2565_fu_27578_p4 + mult_V_2573_fu_27777_p4);

assign add_ln813_4644_fu_29016_p2 = (add_ln813_4643_fu_29010_p2 + mult_V_2544_fu_27124_p4);

assign add_ln813_4645_fu_29022_p2 = (mult_V_2591_fu_28180_p4 + 16'd416);

assign add_ln813_4646_fu_29028_p2 = (add_ln813_4645_fu_29022_p2 + mult_V_2581_fu_27959_p4);

assign add_ln813_4647_fu_29034_p2 = (add_ln813_4646_fu_29028_p2 + add_ln813_4644_fu_29016_p2);

assign add_ln813_4648_fu_29040_p2 = (add_ln813_4647_fu_29034_p2 + add_ln813_4642_fu_29004_p2);

assign add_ln813_4649_fu_29046_p2 = (mult_V_2488_fu_25769_p4 + mult_V_2516_fu_26476_p4);

assign add_ln813_4650_fu_29052_p2 = (add_ln813_4649_fu_29046_p2 + mult_V_2472_fu_25414_p4);

assign add_ln813_4651_fu_29058_p2 = (mult_V_2521_fu_26599_p4 + mult_V_2540_fu_27016_p4);

assign add_ln813_4652_fu_29064_p2 = (mult_V_2547_fu_27190_p4 + mult_V_2557_fu_27387_p4);

assign add_ln813_4653_fu_29070_p2 = (add_ln813_4652_fu_29064_p2 + add_ln813_4651_fu_29058_p2);

assign add_ln813_4654_fu_29511_p2 = (add_ln813_4653_reg_29786 + add_ln813_4650_reg_29781);

assign add_ln813_4655_fu_29076_p2 = (mult_V_2577_fu_27901_p4 + mult_V_2584_fu_28018_p4);

assign add_ln813_4656_fu_29082_p2 = (add_ln813_4655_fu_29076_p2 + mult_V_2573_fu_27777_p4);

assign add_ln813_4657_fu_29088_p2 = (mult_V_2589_fu_28154_p4 + mult_V_2593_fu_28222_p4);

assign add_ln813_4658_fu_29094_p2 = ($signed(sext_ln17_1687_fu_25915_p1) + $signed(15'd512));

assign add_ln813_4659_fu_29104_p2 = ($signed(sext_ln813_2080_fu_29100_p1) + $signed(add_ln813_4657_fu_29088_p2));

assign add_ln813_4660_fu_29110_p2 = (add_ln813_4659_fu_29104_p2 + add_ln813_4656_fu_29082_p2);

assign add_ln813_4661_fu_29515_p2 = (add_ln813_4660_reg_29791 + add_ln813_4654_fu_29511_p2);

assign add_ln813_4662_fu_29116_p2 = (mult_V_2489_fu_25797_p4 + mult_V_2498_fu_26055_p4);

assign add_ln813_4663_fu_29122_p2 = (add_ln813_4662_fu_29116_p2 + mult_V_2470_fu_25368_p4);

assign add_ln813_4664_fu_29128_p2 = (mult_V_2508_fu_26295_p4 + mult_V_2526_fu_26719_p4);

assign add_ln813_4665_fu_29134_p2 = (mult_V_2538_fu_26990_p4 + mult_V_2549_fu_27214_p4);

assign add_ln813_4666_fu_29140_p2 = (add_ln813_4665_fu_29134_p2 + add_ln813_4664_fu_29128_p2);

assign add_ln813_4667_fu_29520_p2 = (add_ln813_4666_reg_29801 + add_ln813_4663_reg_29796);

assign add_ln813_4668_fu_29146_p2 = (mult_V_2562_fu_27514_p4 + mult_V_2567_fu_27639_p4);

assign add_ln813_4669_fu_29152_p2 = (add_ln813_4577_fu_28680_p2 + add_ln813_4668_fu_29146_p2);

assign add_ln813_4670_fu_29158_p2 = ($signed(mult_V_2593_fu_28222_p4) + $signed(sext_ln818_760_fu_25983_p1));

assign add_ln813_4671_fu_29164_p2 = ($signed(sext_ln17_1689_fu_26838_p1) + $signed(15'd31744));

assign add_ln813_4672_fu_29174_p2 = ($signed(sext_ln813_2081_fu_29170_p1) + $signed(add_ln813_4670_fu_29158_p2));

assign add_ln813_4673_fu_29180_p2 = (add_ln813_4672_fu_29174_p2 + add_ln813_4669_fu_29152_p2);

assign add_ln813_4674_fu_29524_p2 = (add_ln813_4673_reg_29806 + add_ln813_4667_fu_29520_p2);

assign add_ln813_4675_fu_29186_p2 = (mult_V_2472_fu_25414_p4 + mult_V_2484_fu_25694_p4);

assign add_ln813_4676_fu_29192_p2 = (mult_V_2488_fu_25769_p4 + mult_V_2492_fu_25877_p4);

assign add_ln813_4677_fu_29198_p2 = (add_ln813_4676_fu_29192_p2 + add_ln813_4675_fu_29186_p2);

assign add_ln813_4678_fu_29204_p2 = (mult_V_2498_fu_26055_p4 + mult_V_2503_fu_26159_p4);

assign add_ln813_4679_fu_29210_p2 = (mult_V_2513_fu_26396_p4 + mult_V_2526_fu_26719_p4);

assign add_ln813_4680_fu_29216_p2 = (add_ln813_4679_fu_29210_p2 + add_ln813_4678_fu_29204_p2);

assign add_ln813_4681_fu_29529_p2 = (add_ln813_4680_reg_29816 + add_ln813_4677_reg_29811);

assign add_ln813_4682_fu_29222_p2 = (mult_V_2531_fu_26848_p4 + mult_V_2533_fu_26891_p4);

assign add_ln813_4683_fu_29228_p2 = (mult_V_2546_fu_27180_p4 + mult_V_2573_fu_27777_p4);

assign add_ln813_4684_fu_29234_p2 = (add_ln813_4683_fu_29228_p2 + add_ln813_4682_fu_29222_p2);

assign add_ln813_4685_fu_29240_p2 = (mult_V_2580_fu_27931_p4 + mult_V_2584_fu_28018_p4);

assign add_ln813_4686_fu_29246_p2 = ($signed(mult_V_2593_fu_28222_p4) + $signed(16'd64512));

assign add_ln813_4687_fu_29252_p2 = (add_ln813_4686_fu_29246_p2 + mult_V_2589_fu_28154_p4);

assign add_ln813_4688_fu_29258_p2 = (add_ln813_4687_fu_29252_p2 + add_ln813_4685_fu_29240_p2);

assign add_ln813_4689_fu_29264_p2 = (add_ln813_4688_fu_29258_p2 + add_ln813_4684_fu_29234_p2);

assign add_ln813_4690_fu_29533_p2 = (add_ln813_4689_reg_29821 + add_ln813_4681_fu_29529_p2);

assign add_ln813_4691_fu_29270_p2 = ($signed(sext_ln17_fu_25388_p1) + $signed(13'd992));

assign add_ln813_4692_fu_29280_p2 = (mult_V_2497_fu_26039_p4 + mult_V_2514_fu_26424_p4);

assign add_ln813_4693_fu_29286_p2 = (mult_V_2550_fu_27224_p4 + mult_V_2568_fu_27655_p4);

assign add_ln813_4694_fu_29292_p2 = (add_ln813_4693_fu_29286_p2 + mult_V_2542_fu_27060_p4);

assign add_ln813_4695_fu_29298_p2 = (add_ln813_4694_fu_29292_p2 + add_ln813_4692_fu_29280_p2);

assign add_ln813_4696_fu_29304_p2 = (mult_V_2583_fu_28002_p4 + mult_V_2591_fu_28180_p4);

assign add_ln813_4697_fu_29310_p2 = ($signed(mult_V_2476_fu_25520_p4) + $signed(sext_ln813_fu_29276_p1));

assign add_ln813_4698_fu_29316_p2 = (add_ln813_4697_fu_29310_p2 + mult_V_2594_fu_28250_p4);

assign add_ln813_4699_fu_29322_p2 = (add_ln813_4698_fu_29316_p2 + add_ln813_4696_fu_29304_p2);

assign add_ln813_4700_fu_29328_p2 = (add_ln813_4699_fu_29322_p2 + add_ln813_4695_fu_29298_p2);

assign add_ln813_4701_fu_29334_p2 = (mult_V_2477_fu_25536_p4 + mult_V_2480_fu_25612_p4);

assign add_ln813_4702_fu_29340_p2 = (mult_V_2490_fu_25825_p4 + mult_V_2491_fu_25861_p4);

assign add_ln813_4703_fu_29346_p2 = (add_ln813_4702_fu_29340_p2 + mult_V_2485_fu_25710_p4);

assign add_ln813_4704_fu_29352_p2 = (add_ln813_4703_fu_29346_p2 + add_ln813_4701_fu_29334_p2);

assign add_ln813_4705_fu_29358_p2 = (mult_V_2503_fu_26159_p4 + mult_V_2510_fu_26337_p4);

assign add_ln813_4706_fu_29364_p2 = (add_ln813_4705_fu_29358_p2 + mult_V_2500_fu_26075_p4);

assign add_ln813_4707_fu_29370_p2 = (mult_V_2520_fu_26566_p4 + mult_V_2525_fu_26687_p4);

assign add_ln813_4708_fu_29376_p2 = (add_ln813_4707_fu_29370_p2 + mult_V_2515_fu_26440_p4);

assign add_ln813_4709_fu_29382_p2 = (add_ln813_4708_fu_29376_p2 + add_ln813_4706_fu_29364_p2);

assign add_ln813_4710_fu_29538_p2 = (add_ln813_4709_reg_29836 + add_ln813_4704_reg_29831);

assign add_ln813_4711_fu_29388_p2 = (mult_V_2534_fu_26907_p4 + mult_V_2543_fu_27088_p4);

assign add_ln813_4712_fu_29394_p2 = (mult_V_2558_fu_27420_p4 + mult_V_2571_fu_27729_p4);

assign add_ln813_4713_fu_29400_p2 = (add_ln813_4712_fu_29394_p2 + mult_V_2551_fu_27234_p4);

assign add_ln813_4714_fu_29542_p2 = (add_ln813_4713_reg_29846 + add_ln813_4711_reg_29841);

assign add_ln813_4715_fu_29406_p2 = (mult_V_2582_fu_27969_p4 + mult_V_2583_fu_28002_p4);

assign add_ln813_4716_fu_29412_p2 = (add_ln813_4715_fu_29406_p2 + mult_V_2572_fu_27761_p4);

assign add_ln813_4717_fu_29418_p2 = (mult_V_2595_fu_28266_p4 + 16'd992);

assign add_ln813_4718_fu_29424_p2 = (add_ln813_4717_fu_29418_p2 + mult_V_2592_fu_28190_p4);

assign add_ln813_4719_fu_29430_p2 = (add_ln813_4718_fu_29424_p2 + add_ln813_4716_fu_29412_p2);

assign add_ln813_4720_fu_29546_p2 = (add_ln813_4719_reg_29851 + add_ln813_4714_fu_29542_p2);

assign add_ln813_4721_fu_29551_p2 = (add_ln813_4720_fu_29546_p2 + add_ln813_4710_fu_29538_p2);

assign add_ln813_fu_28276_p2 = (mult_V_2481_fu_25646_p4 + mult_V_2491_fu_25861_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln1270_59_fu_265_p0 = sext_ln1273_1426_fu_25626_p1;

assign mul_ln1270_59_fu_265_p1 = 21'd25;

assign mul_ln1270_60_fu_390_p0 = sext_ln1273_1438_fu_26019_p1;

assign mul_ln1270_60_fu_390_p1 = 21'd29;

assign mul_ln1270_61_fu_243_p0 = sext_ln1273_1438_fu_26019_p1;

assign mul_ln1270_61_fu_243_p1 = 21'd27;

assign mul_ln1270_62_fu_230_p0 = sext_ln1273_1443_fu_26201_p1;

assign mul_ln1270_62_fu_230_p1 = 21'd2097130;

assign mul_ln1270_63_fu_374_p0 = sext_ln1273_1443_fu_26201_p1;

assign mul_ln1270_63_fu_374_p1 = 21'd21;

assign mul_ln1270_64_fu_218_p0 = sext_ln1270_fu_26351_p1;

assign mul_ln1270_64_fu_218_p1 = 21'd2097125;

assign mul_ln1270_65_fu_291_p0 = sext_ln1270_104_fu_26580_p1;

assign mul_ln1270_65_fu_291_p1 = 21'd2097123;

assign mul_ln1270_66_fu_388_p0 = sext_ln1270_105_fu_26733_p1;

assign mul_ln1270_66_fu_388_p1 = 21'd2097131;

assign mul_ln1270_67_fu_235_p0 = sext_ln1270_106_fu_26862_p1;

assign mul_ln1270_67_fu_235_p1 = 21'd2097133;

assign mul_ln1270_68_fu_296_p0 = sext_ln1273_1458_fu_26921_p1;

assign mul_ln1270_68_fu_296_p1 = 21'd25;

assign mul_ln1270_69_fu_233_p0 = sext_ln1273_1458_fu_26921_p1;

assign mul_ln1270_69_fu_233_p1 = 21'd26;

assign mul_ln1270_70_fu_290_p0 = sext_ln1273_1462_fu_27102_p1;

assign mul_ln1270_70_fu_290_p1 = 21'd2097123;

assign mul_ln1270_71_fu_403_p0 = sext_ln1273_1462_fu_27102_p1;

assign mul_ln1270_71_fu_403_p1 = 21'd19;

assign mul_ln1270_72_fu_310_p0 = sext_ln1273_1462_fu_27102_p1;

assign mul_ln1270_72_fu_310_p1 = 21'd27;

assign mul_ln1270_73_fu_295_p0 = sext_ln1273_1462_fu_27102_p1;

assign mul_ln1270_73_fu_295_p1 = 21'd2097126;

assign mul_ln1270_74_fu_375_p1 = 21'd22;

assign mul_ln1270_75_fu_269_p0 = sext_ln1270_108_fu_27401_p1;

assign mul_ln1270_75_fu_269_p1 = 21'd2097127;

assign mul_ln1270_76_fu_373_p0 = sext_ln1273_1480_fu_27863_p1;

assign mul_ln1270_76_fu_373_p1 = 21'd27;

assign mul_ln1270_77_fu_391_p0 = sext_ln1273_1480_fu_27863_p1;

assign mul_ln1270_77_fu_391_p1 = 21'd2097123;

assign mul_ln1270_78_fu_404_p0 = sext_ln1273_1480_fu_27863_p1;

assign mul_ln1270_78_fu_404_p1 = 21'd22;

assign mul_ln1270_79_fu_241_p0 = sext_ln1270_109_fu_27983_p1;

assign mul_ln1270_79_fu_241_p1 = 21'd22;

assign mul_ln1270_80_fu_333_p0 = sext_ln1273_1486_fu_28134_p1;

assign mul_ln1270_80_fu_333_p1 = 21'd2097129;

assign mul_ln1270_81_fu_272_p0 = sext_ln1273_1486_fu_28134_p1;

assign mul_ln1270_81_fu_272_p1 = 21'd27;

assign mul_ln1270_fu_238_p0 = sext_ln1273_1426_fu_25626_p1;

assign mul_ln1270_fu_238_p1 = 21'd2097127;

assign mult_V_2469_fu_25352_p4 = {{r_V_2991_fu_215_p2[20:5]}};

assign mult_V_2470_fu_25368_p4 = {{r_V_2992_fu_25362_p2[20:5]}};

assign mult_V_2471_fu_25378_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;

assign mult_V_2471_fu_25378_p4 = {{mult_V_2471_fu_25378_p1[15:4]}};

assign mult_V_2472_fu_25414_p4 = {{r_V_2993_fu_25408_p2[20:5]}};

assign mult_V_2473_fu_25430_p4 = {{r_V_2994_fu_25424_p2[20:5]}};

assign mult_V_2474_fu_25470_p4 = {{r_V_2995_fu_25464_p2[20:5]}};

assign mult_V_2475_fu_25492_p4 = {{r_V_2996_fu_25486_p2[20:5]}};

assign mult_V_2476_fu_25520_p4 = {{r_V_2997_fu_25514_p2[20:5]}};

assign mult_V_2477_fu_25536_p4 = {{r_V_2998_fu_25530_p2[20:5]}};

assign mult_V_2478_fu_25568_p4 = {{r_V_2999_fu_25562_p2[20:5]}};

assign mult_V_2479_fu_25584_p4 = {{r_V_3000_fu_25578_p2[20:5]}};

assign mult_V_2480_fu_25612_p4 = {{r_V_3001_fu_25606_p2[20:5]}};

assign mult_V_2481_fu_25646_p4 = {{r_V_3002_fu_25640_p2[20:5]}};

assign mult_V_2482_fu_25656_p4 = {{mul_ln1270_fu_238_p2[20:5]}};

assign mult_V_2483_fu_25684_p4 = {{r_V_3003_fu_25678_p2[20:5]}};

assign mult_V_2484_fu_25694_p4 = {{mul_ln1270_59_fu_265_p2[20:5]}};

assign mult_V_2485_fu_25710_p4 = {{r_V_3004_fu_25704_p2[20:5]}};

assign mult_V_2486_fu_25743_p4 = {{r_V_3005_fu_25737_p2[20:5]}};

assign mult_V_2487_fu_25753_p4 = {{r_V_3006_fu_376_p2[20:5]}};

assign mult_V_2488_fu_25769_p4 = {{r_V_3007_fu_25763_p2[20:5]}};

assign mult_V_2489_fu_25797_p4 = {{r_V_3008_fu_25791_p2[20:5]}};

assign mult_V_2490_fu_25825_p4 = {{r_V_3009_fu_25819_p2[20:5]}};

assign mult_V_2491_fu_25861_p4 = {{r_V_3010_fu_25855_p2[20:5]}};

assign mult_V_2492_fu_25877_p4 = {{r_V_3011_fu_25871_p2[20:5]}};

assign mult_V_2493_fu_25905_p4 = {{r_V_3012_fu_25899_p2[18:5]}};

assign mult_V_2494_fu_25925_p4 = {{r_V_3013_fu_25919_p2[18:5]}};

assign mult_V_2495_fu_25973_p4 = {{r_V_3014_fu_25967_p2[19:5]}};

assign mult_V_2496_fu_26005_p4 = {{r_V_3015_fu_25999_p2[20:5]}};

assign mult_V_2497_fu_26039_p4 = {{r_V_3016_fu_26033_p2[20:5]}};

assign mult_V_2498_fu_26055_p4 = {{r_V_3017_fu_26049_p2[20:5]}};

assign mult_V_2499_fu_26065_p4 = {{mul_ln1270_60_fu_390_p2[20:5]}};

assign mult_V_2500_fu_26075_p4 = {{mul_ln1270_61_fu_243_p2[20:5]}};

assign mult_V_2501_fu_26111_p4 = {{r_V_3018_fu_26105_p2[20:5]}};

assign mult_V_2502_fu_26139_p4 = {{r_V_3019_fu_26133_p2[19:5]}};

assign mult_V_2503_fu_26159_p4 = {{r_V_3020_fu_26153_p2[20:5]}};

assign mult_V_2504_fu_26187_p4 = {{r_V_3021_fu_26181_p2[20:5]}};

assign mult_V_2505_fu_26229_p4 = {{r_V_3022_fu_26223_p2[18:5]}};

assign mult_V_2506_fu_26243_p4 = {{mul_ln1270_62_fu_230_p2[20:5]}};

assign mult_V_2507_fu_26271_p4 = {{r_V_3023_fu_26265_p2[20:5]}};

assign mult_V_2508_fu_26295_p4 = {{r_V_3024_fu_26289_p2[20:5]}};

assign mult_V_2509_fu_26323_p4 = {{r_V_3025_fu_26317_p2[19:5]}};

assign mult_V_2510_fu_26337_p4 = {{mul_ln1270_63_fu_374_p2[20:5]}};

assign mult_V_2511_fu_26356_p4 = {{mul_ln1270_64_fu_218_p2[20:5]}};

assign mult_V_2512_fu_26380_p4 = {{r_V_3026_fu_26374_p2[20:5]}};

assign mult_V_2513_fu_26396_p4 = {{r_V_3027_fu_26390_p2[20:5]}};

assign mult_V_2514_fu_26424_p4 = {{r_V_3028_fu_26418_p2[20:5]}};

assign mult_V_2515_fu_26440_p4 = {{r_V_3029_fu_26434_p2[20:5]}};

assign mult_V_2516_fu_26476_p4 = {{r_V_3030_fu_26470_p2[20:5]}};

assign mult_V_2517_fu_26504_p4 = {{r_V_3031_fu_26498_p2[19:5]}};

assign mult_V_2518_fu_26518_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign mult_V_2518_fu_26518_p4 = {{mult_V_2518_fu_26518_p1[15:2]}};

assign mult_V_2519_fu_26538_p4 = {{r_V_3032_fu_26532_p2[20:5]}};

assign mult_V_2520_fu_26566_p4 = {{r_V_3033_fu_26560_p2[20:5]}};

assign mult_V_2521_fu_26599_p4 = {{r_V_3034_fu_26593_p2[20:5]}};

assign mult_V_2522_fu_26609_p4 = {{mul_ln1270_65_fu_291_p2[20:5]}};

assign mult_V_2523_fu_26655_p4 = {{r_V_3035_fu_26649_p2[20:5]}};

assign mult_V_2524_fu_26671_p4 = {{r_V_3036_fu_26665_p2[20:5]}};

assign mult_V_2525_fu_26687_p4 = {{r_V_3037_fu_26681_p2[20:5]}};

assign mult_V_2526_fu_26719_p4 = {{r_V_3039_fu_26713_p2[20:5]}};

assign mult_V_2527_fu_26756_p4 = {{r_V_3040_fu_26750_p2[20:5]}};

assign mult_V_2528_fu_26766_p4 = {{mul_ln1270_66_fu_388_p2[20:5]}};

assign mult_V_2529_fu_26794_p4 = {{r_V_3041_fu_26788_p2[20:5]}};

assign mult_V_2530_fu_26828_p4 = {{r_V_3042_fu_26822_p2[18:5]}};

assign mult_V_2531_fu_26848_p4 = {{r_V_3043_fu_26842_p2[20:5]}};

assign mult_V_2532_fu_26867_p4 = {{mul_ln1270_67_fu_235_p2[20:5]}};

assign mult_V_2533_fu_26891_p4 = {{r_V_3044_fu_26885_p2[20:5]}};

assign mult_V_2534_fu_26907_p4 = {{r_V_3045_fu_26901_p2[20:5]}};

assign mult_V_2535_fu_26928_p4 = {{r_V_3046_fu_348_p2[20:5]}};

assign mult_V_2536_fu_26938_p4 = {{mul_ln1270_68_fu_296_p2[20:5]}};

assign mult_V_2537_fu_26966_p4 = {{r_V_3047_fu_26960_p2[20:5]}};

assign mult_V_2538_fu_26990_p4 = {{r_V_3048_fu_26984_p2[20:5]}};

assign mult_V_2539_fu_27000_p4 = {{mul_ln1270_69_fu_233_p2[20:5]}};

assign mult_V_2540_fu_27016_p4 = {{r_V_3049_fu_27010_p2[20:5]}};

assign mult_V_2541_fu_27044_p4 = {{r_V_3050_fu_27038_p2[20:5]}};

assign mult_V_2542_fu_27060_p4 = {{r_V_3051_fu_27054_p2[20:5]}};

assign mult_V_2543_fu_27088_p4 = {{r_V_3052_fu_27082_p2[20:5]}};

assign mult_V_2544_fu_27124_p4 = {{r_V_3053_fu_27118_p2[20:5]}};

assign mult_V_2545_fu_27164_p4 = {{r_V_3054_fu_27158_p2[20:5]}};

assign mult_V_2546_fu_27180_p4 = {{r_V_3055_fu_27174_p2[20:5]}};

assign mult_V_2547_fu_27190_p4 = {{mul_ln1270_70_fu_290_p2[20:5]}};

assign mult_V_2548_fu_27200_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign mult_V_2548_fu_27200_p4 = {{mult_V_2548_fu_27200_p1[15:5]}};

assign mult_V_2549_fu_27214_p4 = {{mul_ln1270_71_fu_403_p2[20:5]}};

assign mult_V_2550_fu_27224_p4 = {{mul_ln1270_72_fu_310_p2[20:5]}};

assign mult_V_2551_fu_27234_p4 = {{mul_ln1270_73_fu_295_p2[20:5]}};

assign mult_V_2552_fu_27262_p4 = {{r_V_3056_fu_27256_p2[20:5]}};

assign mult_V_2553_fu_27272_p4 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9[15:2]}};

assign mult_V_2554_fu_27295_p4 = {{mul_ln1270_74_fu_375_p2[20:5]}};

assign mult_V_2555_fu_27335_p4 = {{r_V_3057_fu_27329_p2[20:5]}};

assign mult_V_2556_fu_27371_p4 = {{r_V_3058_fu_27365_p2[20:5]}};

assign mult_V_2557_fu_27387_p4 = {{r_V_3059_fu_27381_p2[20:5]}};

assign mult_V_2558_fu_27420_p4 = {{r_V_3060_fu_27414_p2[20:5]}};

assign mult_V_2559_fu_27460_p4 = {{r_V_3061_fu_27454_p2[20:5]}};

assign mult_V_2560_fu_27470_p4 = {{mul_ln1270_75_fu_269_p2[20:5]}};

assign mult_V_2561_fu_27498_p4 = {{r_V_3062_fu_27492_p2[20:5]}};

assign mult_V_2562_fu_27514_p4 = {{r_V_3063_fu_27508_p2[20:5]}};

assign mult_V_2563_fu_27530_p4 = {{r_V_3064_fu_27524_p2[20:5]}};

assign mult_V_2564_fu_27562_p4 = {{r_V_3065_fu_27556_p2[20:5]}};

assign mult_V_2565_fu_27578_p4 = {{r_V_3066_fu_27572_p2[20:5]}};

assign mult_V_2566_fu_27606_p4 = {{r_V_3067_fu_27600_p2[20:5]}};

assign mult_V_2567_fu_27639_p4 = {{r_V_3068_fu_27633_p2[20:5]}};

assign mult_V_2568_fu_27655_p4 = {{r_V_3069_fu_27649_p2[20:5]}};

assign mult_V_2569_fu_27701_p4 = {{r_V_3070_fu_27695_p2[19:5]}};

assign mult_V_2570_fu_27715_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign mult_V_2570_fu_27715_p4 = {{mult_V_2570_fu_27715_p1[15:2]}};

assign mult_V_2571_fu_27729_p4 = {{r_V_3071_fu_349_p2[20:5]}};

assign mult_V_2572_fu_27761_p4 = {{r_V_3072_fu_27755_p2[20:5]}};

assign mult_V_2573_fu_27777_p4 = {{r_V_3073_fu_27771_p2[20:5]}};

assign mult_V_2574_fu_27817_p4 = {{r_V_3074_fu_27811_p2[19:5]}};

assign mult_V_2575_fu_27849_p4 = {{r_V_3075_fu_27843_p2[20:5]}};

assign mult_V_2576_fu_27885_p4 = {{r_V_3076_fu_27879_p2[20:5]}};

assign mult_V_2577_fu_27901_p4 = {{r_V_3077_fu_27895_p2[20:5]}};

assign mult_V_2578_fu_27911_p4 = {{r_V_3078_fu_401_p2[20:5]}};

assign mult_V_2579_fu_27921_p4 = {{mul_ln1270_76_fu_373_p2[20:5]}};

assign mult_V_2580_fu_27931_p4 = {{mul_ln1270_77_fu_391_p2[20:5]}};

assign mult_V_2581_fu_27959_p4 = {{r_V_3079_fu_27953_p2[20:5]}};

assign mult_V_2582_fu_27969_p4 = {{mul_ln1270_78_fu_404_p2[20:5]}};

assign mult_V_2583_fu_28002_p4 = {{r_V_3080_fu_27996_p2[20:5]}};

assign mult_V_2584_fu_28018_p4 = {{r_V_3081_fu_28012_p2[20:5]}};

assign mult_V_2585_fu_28050_p4 = {{r_V_3082_fu_28044_p2[17:5]}};

assign mult_V_2586_fu_28082_p4 = {{r_V_3083_fu_28076_p2[20:5]}};

assign mult_V_2587_fu_28092_p4 = {{mul_ln1270_79_fu_241_p2[20:5]}};

assign mult_V_2588_fu_28120_p4 = {{r_V_3084_fu_28114_p2[20:5]}};

assign mult_V_2589_fu_28154_p4 = {{r_V_3085_fu_28148_p2[20:5]}};

assign mult_V_2590_fu_28164_p4 = {{mul_ln1270_80_fu_333_p2[20:5]}};

assign mult_V_2591_fu_28180_p4 = {{r_V_3086_fu_28174_p2[20:5]}};

assign mult_V_2592_fu_28190_p4 = {{mul_ln1270_81_fu_272_p2[20:5]}};

assign mult_V_2593_fu_28222_p4 = {{r_V_3087_fu_28216_p2[20:5]}};

assign mult_V_2594_fu_28250_p4 = {{r_V_3088_fu_28244_p2[20:5]}};

assign mult_V_2595_fu_28266_p4 = {{r_V_3089_fu_28260_p2[20:5]}};

assign mult_V_fu_25342_p4 = {{r_V_fu_25336_p2[20:5]}};

assign r_V_2991_fu_215_p0 = sext_ln1273_fu_25323_p1;

assign r_V_2991_fu_215_p1 = 21'd2097141;

assign r_V_2992_fu_25362_p2 = ($signed(sext_ln1273_fu_25323_p1) - $signed(shl_ln_fu_25328_p3));

assign r_V_2993_fu_25408_p2 = (21'd0 - shl_ln1273_s_fu_25400_p3);

assign r_V_2994_fu_25424_p2 = ($signed(shl_ln1273_s_fu_25400_p3) - $signed(sext_ln1273_1420_fu_25396_p1));

assign r_V_2995_fu_25464_p2 = ($signed(sext_ln1273_1421_fu_25448_p1) - $signed(sext_ln1273_1422_fu_25460_p1));

assign r_V_2996_fu_25486_p2 = ($signed(sub_ln1273_fu_25480_p2) - $signed(sext_ln1273_1422_fu_25460_p1));

assign r_V_2997_fu_25514_p2 = ($signed(sext_ln1273_1423_fu_25510_p1) - $signed(sext_ln1273_1421_fu_25448_p1));

assign r_V_2998_fu_25530_p2 = ($signed(shl_ln1273_s_fu_25400_p3) - $signed(sext_ln1273_1423_fu_25510_p1));

assign r_V_2999_fu_25562_p2 = ($signed(shl_ln1273_832_fu_25554_p3) - $signed(sext_ln1273_1424_fu_25550_p1));

assign r_V_3000_fu_25578_p2 = (21'd0 - shl_ln1273_832_fu_25554_p3);

assign r_V_3001_fu_25606_p2 = ($signed(21'd0) - $signed(sext_ln1273_1425_fu_25602_p1));

assign r_V_3002_fu_25640_p2 = ($signed(shl_ln1273_834_fu_25632_p3) - $signed(sext_ln1273_1426_fu_25626_p1));

assign r_V_3003_fu_25678_p2 = ($signed(shl_ln1273_834_fu_25632_p3) - $signed(sext_ln1273_1427_fu_25674_p1));

assign r_V_3004_fu_25704_p2 = (21'd0 - shl_ln1273_834_fu_25632_p3);

assign r_V_3005_fu_25737_p2 = ($signed(shl_ln1273_836_fu_25729_p3) - $signed(sext_ln1273_1428_fu_25724_p1));

assign r_V_3006_fu_376_p0 = sext_ln1273_1428_fu_25724_p1;

assign r_V_3006_fu_376_p1 = 21'd13;

assign r_V_3007_fu_25763_p2 = (21'd0 - shl_ln1273_836_fu_25729_p3);

assign r_V_3008_fu_25791_p2 = ($signed(sext_ln1273_1429_fu_25787_p1) - $signed(shl_ln1273_836_fu_25729_p3));

assign r_V_3009_fu_25819_p2 = ($signed(sext_ln1273_1429_fu_25787_p1) - $signed(sext_ln1273_1430_fu_25815_p1));

assign r_V_3010_fu_25855_p2 = ($signed(shl_ln1273_839_fu_25847_p3) - $signed(sext_ln1273_1432_fu_25843_p1));

assign r_V_3011_fu_25871_p2 = (21'd0 - shl_ln1273_839_fu_25847_p3);

assign r_V_3012_fu_25899_p2 = ($signed(sext_ln1273_1431_fu_25839_p1) - $signed(sext_ln1273_1433_fu_25895_p1));

assign r_V_3013_fu_25919_p2 = ($signed(19'd0) - $signed(sext_ln1273_1433_fu_25895_p1));

assign r_V_3014_fu_25967_p2 = ($signed(sext_ln1273_1436_fu_25963_p1) - $signed(sext_ln1273_1434_fu_25947_p1));

assign r_V_3015_fu_25999_p2 = ($signed(sext_ln1273_1437_fu_25995_p1) - $signed(sext_ln1273_1435_fu_25959_p1));

assign r_V_3016_fu_26033_p2 = ($signed(shl_ln1273_844_fu_26025_p3) - $signed(sext_ln1273_1438_fu_26019_p1));

assign r_V_3017_fu_26049_p2 = (21'd0 - shl_ln1273_844_fu_26025_p3);

assign r_V_3018_fu_26105_p2 = ($signed(shl_ln1273_845_fu_26097_p3) - $signed(sext_ln1273_1440_fu_26093_p1));

assign r_V_3019_fu_26133_p2 = ($signed(sext_ln1273_1439_fu_26089_p1) - $signed(sext_ln1273_1441_fu_26129_p1));

assign r_V_3020_fu_26153_p2 = (21'd0 - shl_ln1273_845_fu_26097_p3);

assign r_V_3021_fu_26181_p2 = ($signed(sext_ln1273_1440_fu_26093_p1) - $signed(sext_ln1273_1442_fu_26177_p1));

assign r_V_3022_fu_26223_p2 = ($signed(19'd0) - $signed(sext_ln1273_1445_fu_26219_p1));

assign r_V_3023_fu_26265_p2 = ($signed(sext_ln1273_1443_fu_26201_p1) - $signed(sext_ln1273_1446_fu_26261_p1));

assign r_V_3024_fu_26289_p2 = (21'd0 - shl_ln1273_850_fu_26281_p3);

assign r_V_3025_fu_26317_p2 = ($signed(sext_ln1273_1447_fu_26313_p1) - $signed(sext_ln1273_1444_fu_26207_p1));

assign r_V_3026_fu_26374_p2 = ($signed(shl_ln1273_852_fu_26366_p3) - $signed(sext_ln1270_fu_26351_p1));

assign r_V_3027_fu_26390_p2 = (21'd0 - shl_ln1273_852_fu_26366_p3);

assign r_V_3028_fu_26418_p2 = ($signed(sext_ln1273_1448_fu_26414_p1) - $signed(shl_ln1273_852_fu_26366_p3));

assign r_V_3029_fu_26434_p2 = ($signed(shl_ln1273_852_fu_26366_p3) - $signed(sext_ln1273_1448_fu_26414_p1));

assign r_V_3030_fu_26470_p2 = (21'd0 - shl_ln1273_854_fu_26462_p3);

assign r_V_3031_fu_26498_p2 = ($signed(sext_ln1273_1449_fu_26454_p1) - $signed(sext_ln1273_1451_fu_26494_p1));

assign r_V_3032_fu_26532_p2 = ($signed(shl_ln1273_854_fu_26462_p3) - $signed(sext_ln1273_1450_fu_26458_p1));

assign r_V_3033_fu_26560_p2 = ($signed(shl_ln1273_854_fu_26462_p3) - $signed(sext_ln1273_1452_fu_26556_p1));

assign r_V_3034_fu_26593_p2 = (21'd0 - shl_ln1273_857_fu_26585_p3);

assign r_V_3035_fu_26649_p2 = ($signed(sub_ln1273_1844_fu_26631_p2) - $signed(sext_ln1273_1454_fu_26645_p1));

assign r_V_3036_fu_26665_p2 = ($signed(shl_ln1273_857_fu_26585_p3) - $signed(sext_ln1270_104_fu_26580_p1));

assign r_V_3037_fu_26681_p2 = ($signed(sext_ln1273_1454_fu_26645_p1) - $signed(shl_ln1273_857_fu_26585_p3));

assign r_V_3039_fu_26713_p2 = ($signed(shl_ln1273_860_fu_26705_p3) - $signed(sext_ln70_fu_26701_p1));

assign r_V_3040_fu_26750_p2 = ($signed(shl_ln1273_861_fu_26742_p3) - $signed(sext_ln1270_105_fu_26733_p1));

assign r_V_3041_fu_26788_p2 = ($signed(sext_ln1273_1456_fu_26784_p1) - $signed(shl_ln1273_861_fu_26742_p3));

assign r_V_3042_fu_26822_p2 = ($signed(sub_ln1273_1851_fu_26816_p2) - $signed(sext_ln1273_1455_fu_26738_p1));

assign r_V_3043_fu_26842_p2 = (21'd0 - shl_ln1273_861_fu_26742_p3);

assign r_V_3044_fu_26885_p2 = ($signed(shl_ln1273_864_fu_26877_p3) - $signed(sext_ln1270_106_fu_26862_p1));

assign r_V_3045_fu_26901_p2 = (21'd0 - shl_ln1273_864_fu_26877_p3);

assign r_V_3046_fu_348_p0 = sext_ln1273_1458_fu_26921_p1;

assign r_V_3046_fu_348_p1 = 21'd13;

assign r_V_3047_fu_26960_p2 = ($signed(21'd0) - $signed(sext_ln1273_1459_fu_26956_p1));

assign r_V_3048_fu_26984_p2 = (21'd0 - shl_ln1273_866_fu_26976_p3);

assign r_V_3049_fu_27010_p2 = ($signed(sext_ln1273_1458_fu_26921_p1) - $signed(sext_ln1273_1459_fu_26956_p1));

assign r_V_3050_fu_27038_p2 = ($signed(sext_ln1273_1459_fu_26956_p1) + $signed(sext_ln1273_1460_fu_27034_p1));

assign r_V_3051_fu_27054_p2 = ($signed(shl_ln1273_866_fu_26976_p3) - $signed(sext_ln1273_1458_fu_26921_p1));

assign r_V_3052_fu_27082_p2 = ($signed(sext_ln1273_1461_fu_27078_p1) - $signed(shl_ln1273_866_fu_26976_p3));

assign r_V_3053_fu_27118_p2 = (21'd0 - shl_ln1273_869_fu_27110_p3);

assign r_V_3054_fu_27158_p2 = ($signed(sext_ln1273_1463_fu_27142_p1) - $signed(sext_ln1273_1464_fu_27154_p1));

assign r_V_3055_fu_27174_p2 = ($signed(shl_ln1273_869_fu_27110_p3) - $signed(sext_ln1273_1462_fu_27102_p1));

assign r_V_3056_fu_27256_p2 = (21'd0 - shl_ln1273_872_fu_27248_p3);

assign r_V_3057_fu_27329_p2 = ($signed(sext_ln1273_1466_fu_27325_p1) - $signed(sext_ln1273_1465_fu_27313_p1));

assign r_V_3058_fu_27365_p2 = ($signed(shl_ln1273_875_fu_27345_p3) - $signed(sext_ln1273_1467_fu_27361_p1));

assign r_V_3059_fu_27381_p2 = (21'd0 - shl_ln1273_875_fu_27345_p3);

assign r_V_3060_fu_27414_p2 = (21'd0 - shl_ln1273_877_fu_27406_p3);

assign r_V_3061_fu_27454_p2 = ($signed(sext_ln1273_1468_fu_27438_p1) + $signed(sext_ln1273_1469_fu_27450_p1));

assign r_V_3062_fu_27492_p2 = ($signed(sext_ln1273_1470_fu_27488_p1) - $signed(shl_ln1273_877_fu_27406_p3));

assign r_V_3063_fu_27508_p2 = ($signed(shl_ln1273_877_fu_27406_p3) - $signed(sext_ln1270_108_fu_27401_p1));

assign r_V_3064_fu_27524_p2 = ($signed(sext_ln1270_108_fu_27401_p1) - $signed(sext_ln1273_1468_fu_27438_p1));

assign r_V_3065_fu_27556_p2 = (21'd0 - shl_ln1273_881_fu_27548_p3);

assign r_V_3066_fu_27572_p2 = ($signed(shl_ln1273_881_fu_27548_p3) - $signed(sext_ln1273_1471_fu_27544_p1));

assign r_V_3067_fu_27600_p2 = ($signed(sext_ln1273_1472_fu_27596_p1) - $signed(shl_ln1273_881_fu_27548_p3));

assign r_V_3068_fu_27633_p2 = ($signed(shl_ln1273_883_fu_27625_p3) - $signed(sext_ln1273_1473_fu_27620_p1));

assign r_V_3069_fu_27649_p2 = (21'd0 - shl_ln1273_883_fu_27625_p3);

assign r_V_3070_fu_27695_p2 = ($signed(sub_ln1273_1877_fu_27677_p2) - $signed(sext_ln1273_1475_fu_27691_p1));

assign r_V_3071_fu_349_p0 = sext_ln1273_1473_fu_27620_p1;

assign r_V_3071_fu_349_p1 = 21'd11;

assign r_V_3072_fu_27755_p2 = (21'd0 - shl_ln1273_886_fu_27747_p3);

assign r_V_3073_fu_27771_p2 = ($signed(shl_ln1273_886_fu_27747_p3) - $signed(sext_ln1273_1476_fu_27743_p1));

assign r_V_3074_fu_27811_p2 = ($signed(sext_ln1273_1478_fu_27807_p1) - $signed(sext_ln1273_1477_fu_27795_p1));

assign r_V_3075_fu_27843_p2 = ($signed(shl_ln1273_886_fu_27747_p3) - $signed(sext_ln1273_1479_fu_27839_p1));

assign r_V_3076_fu_27879_p2 = (21'd0 - shl_ln1273_890_fu_27871_p3);

assign r_V_3077_fu_27895_p2 = ($signed(shl_ln1273_890_fu_27871_p3) - $signed(sext_ln1273_1480_fu_27863_p1));

assign r_V_3078_fu_401_p0 = sext_ln1273_1480_fu_27863_p1;

assign r_V_3078_fu_401_p1 = 21'd2097139;

assign r_V_3079_fu_27953_p2 = ($signed(sext_ln1273_1481_fu_27949_p1) - $signed(shl_ln1273_890_fu_27871_p3));

assign r_V_3080_fu_27996_p2 = (21'd0 - shl_ln1273_892_fu_27988_p3);

assign r_V_3081_fu_28012_p2 = ($signed(shl_ln1273_892_fu_27988_p3) - $signed(sext_ln1270_109_fu_27983_p1));

assign r_V_3082_fu_28044_p2 = ($signed(18'd0) - $signed(sext_ln1273_1483_fu_28040_p1));

assign r_V_3083_fu_28076_p2 = ($signed(sext_ln1273_1484_fu_28072_p1) - $signed(shl_ln1273_892_fu_27988_p3));

assign r_V_3084_fu_28114_p2 = ($signed(sext_ln1273_1485_fu_28110_p1) + $signed(sext_ln1273_1482_fu_28036_p1));

assign r_V_3085_fu_28148_p2 = ($signed(shl_ln1273_896_fu_28140_p3) - $signed(sext_ln1273_1486_fu_28134_p1));

assign r_V_3086_fu_28174_p2 = (21'd0 - shl_ln1273_896_fu_28140_p3);

assign r_V_3087_fu_28216_p2 = ($signed(shl_ln1273_897_fu_28208_p3) - $signed(sext_ln1273_1487_fu_28204_p1));

assign r_V_3088_fu_28244_p2 = ($signed(21'd0) - $signed(sext_ln1273_1488_fu_28240_p1));

assign r_V_3089_fu_28260_p2 = ($signed(sext_ln1273_1487_fu_28204_p1) - $signed(sext_ln1273_1488_fu_28240_p1));

assign r_V_fu_25336_p2 = (21'd0 - shl_ln_fu_25328_p3);

assign sext_ln1270_104_fu_26580_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign sext_ln1270_104_fu_26580_p1 = sext_ln1270_104_fu_26580_p0;

assign sext_ln1270_105_fu_26733_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign sext_ln1270_105_fu_26733_p1 = sext_ln1270_105_fu_26733_p0;

assign sext_ln1270_106_fu_26862_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign sext_ln1270_106_fu_26862_p1 = sext_ln1270_106_fu_26862_p0;

assign sext_ln1270_108_fu_27401_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign sext_ln1270_108_fu_27401_p1 = sext_ln1270_108_fu_27401_p0;

assign sext_ln1270_109_fu_27983_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign sext_ln1270_109_fu_27983_p1 = sext_ln1270_109_fu_27983_p0;

assign sext_ln1270_fu_26351_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign sext_ln1270_fu_26351_p1 = sext_ln1270_fu_26351_p0;

assign sext_ln1273_1420_fu_25396_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign sext_ln1273_1420_fu_25396_p1 = sext_ln1273_1420_fu_25396_p0;

assign sext_ln1273_1421_fu_25448_p1 = $signed(shl_ln1273_829_fu_25440_p3);

assign sext_ln1273_1422_fu_25460_p1 = $signed(shl_ln1273_830_fu_25452_p3);

assign sext_ln1273_1423_fu_25510_p1 = $signed(shl_ln1273_831_fu_25502_p3);

assign sext_ln1273_1424_fu_25550_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;

assign sext_ln1273_1424_fu_25550_p1 = sext_ln1273_1424_fu_25550_p0;

assign sext_ln1273_1425_fu_25602_p1 = $signed(shl_ln1273_833_fu_25594_p3);

assign sext_ln1273_1426_fu_25626_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;

assign sext_ln1273_1426_fu_25626_p1 = sext_ln1273_1426_fu_25626_p0;

assign sext_ln1273_1427_fu_25674_p1 = $signed(shl_ln1273_835_fu_25666_p3);

assign sext_ln1273_1428_fu_25724_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign sext_ln1273_1428_fu_25724_p1 = sext_ln1273_1428_fu_25724_p0;

assign sext_ln1273_1429_fu_25787_p1 = $signed(shl_ln1273_837_fu_25779_p3);

assign sext_ln1273_1430_fu_25815_p1 = $signed(shl_ln1273_838_fu_25807_p3);

assign sext_ln1273_1431_fu_25839_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign sext_ln1273_1431_fu_25839_p1 = sext_ln1273_1431_fu_25839_p0;

assign sext_ln1273_1432_fu_25843_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign sext_ln1273_1432_fu_25843_p1 = sext_ln1273_1432_fu_25843_p0;

assign sext_ln1273_1433_fu_25895_p1 = $signed(shl_ln1273_840_fu_25887_p3);

assign sext_ln1273_1434_fu_25947_p1 = $signed(shl_ln1273_841_fu_25939_p3);

assign sext_ln1273_1435_fu_25959_p1 = shl_ln1273_842_fu_25951_p3;

assign sext_ln1273_1436_fu_25963_p1 = shl_ln1273_842_fu_25951_p3;

assign sext_ln1273_1437_fu_25995_p1 = $signed(shl_ln1273_843_fu_25987_p3);

assign sext_ln1273_1438_fu_26019_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;

assign sext_ln1273_1438_fu_26019_p1 = sext_ln1273_1438_fu_26019_p0;

assign sext_ln1273_1439_fu_26089_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign sext_ln1273_1439_fu_26089_p1 = sext_ln1273_1439_fu_26089_p0;

assign sext_ln1273_1440_fu_26093_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign sext_ln1273_1440_fu_26093_p1 = sext_ln1273_1440_fu_26093_p0;

assign sext_ln1273_1441_fu_26129_p1 = $signed(shl_ln1273_846_fu_26121_p3);

assign sext_ln1273_1442_fu_26177_p1 = $signed(shl_ln1273_847_fu_26169_p3);

assign sext_ln1273_1443_fu_26201_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign sext_ln1273_1443_fu_26201_p1 = sext_ln1273_1443_fu_26201_p0;

assign sext_ln1273_1444_fu_26207_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign sext_ln1273_1444_fu_26207_p1 = sext_ln1273_1444_fu_26207_p0;

assign sext_ln1273_1445_fu_26219_p1 = $signed(shl_ln1273_848_fu_26211_p3);

assign sext_ln1273_1446_fu_26261_p1 = $signed(shl_ln1273_849_fu_26253_p3);

assign sext_ln1273_1447_fu_26313_p1 = $signed(shl_ln1273_851_fu_26305_p3);

assign sext_ln1273_1448_fu_26414_p1 = $signed(shl_ln1273_853_fu_26406_p3);

assign sext_ln1273_1449_fu_26454_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign sext_ln1273_1449_fu_26454_p1 = sext_ln1273_1449_fu_26454_p0;

assign sext_ln1273_1450_fu_26458_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign sext_ln1273_1450_fu_26458_p1 = sext_ln1273_1450_fu_26458_p0;

assign sext_ln1273_1451_fu_26494_p1 = $signed(shl_ln1273_855_fu_26486_p3);

assign sext_ln1273_1452_fu_26556_p1 = $signed(shl_ln1273_856_fu_26548_p3);

assign sext_ln1273_1453_fu_26627_p1 = $signed(shl_ln1273_858_fu_26619_p3);

assign sext_ln1273_1454_fu_26645_p1 = $signed(shl_ln1273_859_fu_26637_p3);

assign sext_ln1273_1455_fu_26738_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign sext_ln1273_1455_fu_26738_p1 = sext_ln1273_1455_fu_26738_p0;

assign sext_ln1273_1456_fu_26784_p1 = $signed(shl_ln1273_862_fu_26776_p3);

assign sext_ln1273_1457_fu_26812_p1 = $signed(shl_ln1273_863_fu_26804_p3);

assign sext_ln1273_1458_fu_26921_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign sext_ln1273_1458_fu_26921_p1 = sext_ln1273_1458_fu_26921_p0;

assign sext_ln1273_1459_fu_26956_p1 = $signed(shl_ln1273_865_fu_26948_p3);

assign sext_ln1273_1460_fu_27034_p1 = $signed(shl_ln1273_867_fu_27026_p3);

assign sext_ln1273_1461_fu_27078_p1 = $signed(shl_ln1273_868_fu_27070_p3);

assign sext_ln1273_1462_fu_27102_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign sext_ln1273_1462_fu_27102_p1 = sext_ln1273_1462_fu_27102_p0;

assign sext_ln1273_1463_fu_27142_p1 = $signed(shl_ln1273_870_fu_27134_p3);

assign sext_ln1273_1464_fu_27154_p1 = $signed(shl_ln1273_871_fu_27146_p3);

assign sext_ln1273_1465_fu_27313_p1 = $signed(shl_ln1273_873_fu_27305_p3);

assign sext_ln1273_1466_fu_27325_p1 = $signed(shl_ln1273_874_fu_27317_p3);

assign sext_ln1273_1467_fu_27361_p1 = $signed(shl_ln1273_876_fu_27353_p3);

assign sext_ln1273_1468_fu_27438_p1 = $signed(shl_ln1273_878_fu_27430_p3);

assign sext_ln1273_1469_fu_27450_p1 = $signed(shl_ln1273_879_fu_27442_p3);

assign sext_ln1273_1470_fu_27488_p1 = $signed(shl_ln1273_880_fu_27480_p3);

assign sext_ln1273_1471_fu_27544_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign sext_ln1273_1471_fu_27544_p1 = sext_ln1273_1471_fu_27544_p0;

assign sext_ln1273_1472_fu_27596_p1 = $signed(shl_ln1273_882_fu_27588_p3);

assign sext_ln1273_1473_fu_27620_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign sext_ln1273_1473_fu_27620_p1 = sext_ln1273_1473_fu_27620_p0;

assign sext_ln1273_1474_fu_27673_p1 = $signed(shl_ln1273_884_fu_27665_p3);

assign sext_ln1273_1475_fu_27691_p1 = $signed(shl_ln1273_885_fu_27683_p3);

assign sext_ln1273_1476_fu_27743_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign sext_ln1273_1476_fu_27743_p1 = sext_ln1273_1476_fu_27743_p0;

assign sext_ln1273_1477_fu_27795_p1 = $signed(shl_ln1273_887_fu_27787_p3);

assign sext_ln1273_1478_fu_27807_p1 = $signed(shl_ln1273_888_fu_27799_p3);

assign sext_ln1273_1479_fu_27839_p1 = $signed(shl_ln1273_889_fu_27831_p3);

assign sext_ln1273_1480_fu_27863_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign sext_ln1273_1480_fu_27863_p1 = sext_ln1273_1480_fu_27863_p0;

assign sext_ln1273_1481_fu_27949_p1 = $signed(shl_ln1273_891_fu_27941_p3);

assign sext_ln1273_1482_fu_28036_p1 = shl_ln1273_893_fu_28028_p3;

assign sext_ln1273_1483_fu_28040_p1 = shl_ln1273_893_fu_28028_p3;

assign sext_ln1273_1484_fu_28072_p1 = $signed(shl_ln1273_894_fu_28064_p3);

assign sext_ln1273_1485_fu_28110_p1 = $signed(shl_ln1273_895_fu_28102_p3);

assign sext_ln1273_1486_fu_28134_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;

assign sext_ln1273_1486_fu_28134_p1 = sext_ln1273_1486_fu_28134_p0;

assign sext_ln1273_1487_fu_28204_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign sext_ln1273_1487_fu_28204_p1 = sext_ln1273_1487_fu_28204_p0;

assign sext_ln1273_1488_fu_28240_p1 = $signed(shl_ln1273_898_fu_28232_p3);

assign sext_ln1273_fu_25323_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;

assign sext_ln1273_fu_25323_p1 = sext_ln1273_fu_25323_p0;

assign sext_ln17_1687_fu_25915_p1 = $signed(mult_V_2493_fu_25905_p4);

assign sext_ln17_1688_fu_26239_p1 = $signed(mult_V_2505_fu_26229_p4);

assign sext_ln17_1689_fu_26838_p1 = $signed(mult_V_2530_fu_26828_p4);

assign sext_ln17_1690_fu_27210_p1 = $signed(mult_V_2548_fu_27200_p4);

assign sext_ln17_1691_fu_27282_p1 = $signed(mult_V_2553_fu_27272_p4);

assign sext_ln17_1692_fu_27725_p1 = $signed(mult_V_2570_fu_27715_p4);

assign sext_ln17_1693_fu_28060_p1 = $signed(mult_V_2585_fu_28050_p4);

assign sext_ln17_fu_25388_p1 = $signed(mult_V_2471_fu_25378_p4);

assign sext_ln70_fu_26701_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign sext_ln70_fu_26701_p1 = sext_ln70_fu_26701_p0;

assign sext_ln813_2075_fu_28342_p1 = $signed(add_ln813_4518_fu_28336_p2);

assign sext_ln813_2076_fu_28394_p1 = $signed(add_ln813_4526_fu_28388_p2);

assign sext_ln813_2077_fu_28554_p1 = $signed(add_ln813_4554_fu_28548_p2);

assign sext_ln813_2078_fu_28564_p1 = $signed(add_ln813_4555_fu_28558_p2);

assign sext_ln813_2079_fu_28616_p1 = $signed(add_ln813_4565_fu_28610_p2);

assign sext_ln813_2080_fu_29100_p1 = $signed(add_ln813_4658_fu_29094_p2);

assign sext_ln813_2081_fu_29170_p1 = $signed(add_ln813_4671_fu_29164_p2);

assign sext_ln813_fu_29276_p1 = $signed(add_ln813_4691_fu_29270_p2);

assign sext_ln818_759_fu_25935_p1 = $signed(mult_V_2494_fu_25925_p4);

assign sext_ln818_760_fu_25983_p1 = $signed(mult_V_2495_fu_25973_p4);

assign sext_ln818_761_fu_26149_p1 = $signed(mult_V_2502_fu_26139_p4);

assign sext_ln818_762_fu_26333_p1 = $signed(mult_V_2509_fu_26323_p4);

assign sext_ln818_763_fu_26514_p1 = $signed(mult_V_2517_fu_26504_p4);

assign sext_ln818_764_fu_27711_p1 = $signed(mult_V_2569_fu_27701_p4);

assign sext_ln818_765_fu_27827_p1 = $signed(mult_V_2574_fu_27817_p4);

assign sext_ln818_fu_26528_p1 = $signed(mult_V_2518_fu_26518_p4);

assign shl_ln1273_829_fu_25440_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign shl_ln1273_829_fu_25440_p3 = {{shl_ln1273_829_fu_25440_p1}, {4'd0}};

assign shl_ln1273_830_fu_25452_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign shl_ln1273_830_fu_25452_p3 = {{shl_ln1273_830_fu_25452_p1}, {2'd0}};

assign shl_ln1273_831_fu_25502_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign shl_ln1273_831_fu_25502_p3 = {{shl_ln1273_831_fu_25502_p1}, {1'd0}};

assign shl_ln1273_832_fu_25554_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;

assign shl_ln1273_832_fu_25554_p3 = {{shl_ln1273_832_fu_25554_p1}, {5'd0}};

assign shl_ln1273_833_fu_25594_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;

assign shl_ln1273_833_fu_25594_p3 = {{shl_ln1273_833_fu_25594_p1}, {4'd0}};

assign shl_ln1273_834_fu_25632_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;

assign shl_ln1273_834_fu_25632_p3 = {{shl_ln1273_834_fu_25632_p1}, {5'd0}};

assign shl_ln1273_835_fu_25666_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;

assign shl_ln1273_835_fu_25666_p3 = {{shl_ln1273_835_fu_25666_p1}, {3'd0}};

assign shl_ln1273_836_fu_25729_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign shl_ln1273_836_fu_25729_p3 = {{shl_ln1273_836_fu_25729_p1}, {5'd0}};

assign shl_ln1273_837_fu_25779_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign shl_ln1273_837_fu_25779_p3 = {{shl_ln1273_837_fu_25779_p1}, {1'd0}};

assign shl_ln1273_838_fu_25807_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign shl_ln1273_838_fu_25807_p3 = {{shl_ln1273_838_fu_25807_p1}, {4'd0}};

assign shl_ln1273_839_fu_25847_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_839_fu_25847_p3 = {{shl_ln1273_839_fu_25847_p1}, {5'd0}};

assign shl_ln1273_840_fu_25887_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_840_fu_25887_p3 = {{shl_ln1273_840_fu_25887_p1}, {2'd0}};

assign shl_ln1273_841_fu_25939_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_841_fu_25939_p3 = {{shl_ln1273_841_fu_25939_p1}, {3'd0}};

assign shl_ln1273_842_fu_25951_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_842_fu_25951_p3 = {{shl_ln1273_842_fu_25951_p1}, {1'd0}};

assign shl_ln1273_843_fu_25987_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign shl_ln1273_843_fu_25987_p3 = {{shl_ln1273_843_fu_25987_p1}, {4'd0}};

assign shl_ln1273_844_fu_26025_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;

assign shl_ln1273_844_fu_26025_p3 = {{shl_ln1273_844_fu_26025_p1}, {5'd0}};

assign shl_ln1273_845_fu_26097_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign shl_ln1273_845_fu_26097_p3 = {{shl_ln1273_845_fu_26097_p1}, {5'd0}};

assign shl_ln1273_846_fu_26121_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign shl_ln1273_846_fu_26121_p3 = {{shl_ln1273_846_fu_26121_p1}, {3'd0}};

assign shl_ln1273_847_fu_26169_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign shl_ln1273_847_fu_26169_p3 = {{shl_ln1273_847_fu_26169_p1}, {4'd0}};

assign shl_ln1273_848_fu_26211_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign shl_ln1273_848_fu_26211_p3 = {{shl_ln1273_848_fu_26211_p1}, {2'd0}};

assign shl_ln1273_849_fu_26253_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign shl_ln1273_849_fu_26253_p3 = {{shl_ln1273_849_fu_26253_p1}, {4'd0}};

assign shl_ln1273_850_fu_26281_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign shl_ln1273_850_fu_26281_p3 = {{shl_ln1273_850_fu_26281_p1}, {5'd0}};

assign shl_ln1273_851_fu_26305_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign shl_ln1273_851_fu_26305_p3 = {{shl_ln1273_851_fu_26305_p1}, {3'd0}};

assign shl_ln1273_852_fu_26366_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign shl_ln1273_852_fu_26366_p3 = {{shl_ln1273_852_fu_26366_p1}, {5'd0}};

assign shl_ln1273_853_fu_26406_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign shl_ln1273_853_fu_26406_p3 = {{shl_ln1273_853_fu_26406_p1}, {1'd0}};

assign shl_ln1273_854_fu_26462_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_854_fu_26462_p3 = {{shl_ln1273_854_fu_26462_p1}, {5'd0}};

assign shl_ln1273_855_fu_26486_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_855_fu_26486_p3 = {{shl_ln1273_855_fu_26486_p1}, {3'd0}};

assign shl_ln1273_856_fu_26548_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln1273_856_fu_26548_p3 = {{shl_ln1273_856_fu_26548_p1}, {1'd0}};

assign shl_ln1273_857_fu_26585_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign shl_ln1273_857_fu_26585_p3 = {{shl_ln1273_857_fu_26585_p1}, {5'd0}};

assign shl_ln1273_858_fu_26619_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign shl_ln1273_858_fu_26619_p3 = {{shl_ln1273_858_fu_26619_p1}, {4'd0}};

assign shl_ln1273_859_fu_26637_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;

assign shl_ln1273_859_fu_26637_p3 = {{shl_ln1273_859_fu_26637_p1}, {1'd0}};

assign shl_ln1273_860_fu_26705_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln1273_860_fu_26705_p3 = {{shl_ln1273_860_fu_26705_p1}, {5'd0}};

assign shl_ln1273_861_fu_26742_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln1273_861_fu_26742_p3 = {{shl_ln1273_861_fu_26742_p1}, {5'd0}};

assign shl_ln1273_862_fu_26776_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln1273_862_fu_26776_p3 = {{shl_ln1273_862_fu_26776_p1}, {3'd0}};

assign shl_ln1273_863_fu_26804_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln1273_863_fu_26804_p3 = {{shl_ln1273_863_fu_26804_p1}, {2'd0}};

assign shl_ln1273_864_fu_26877_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign shl_ln1273_864_fu_26877_p3 = {{shl_ln1273_864_fu_26877_p1}, {5'd0}};

assign shl_ln1273_865_fu_26948_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_865_fu_26948_p3 = {{shl_ln1273_865_fu_26948_p1}, {4'd0}};

assign shl_ln1273_866_fu_26976_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_866_fu_26976_p3 = {{shl_ln1273_866_fu_26976_p1}, {5'd0}};

assign shl_ln1273_867_fu_27026_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_867_fu_27026_p3 = {{shl_ln1273_867_fu_27026_p1}, {1'd0}};

assign shl_ln1273_868_fu_27070_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign shl_ln1273_868_fu_27070_p3 = {{shl_ln1273_868_fu_27070_p1}, {3'd0}};

assign shl_ln1273_869_fu_27110_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign shl_ln1273_869_fu_27110_p3 = {{shl_ln1273_869_fu_27110_p1}, {5'd0}};

assign shl_ln1273_870_fu_27134_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign shl_ln1273_870_fu_27134_p3 = {{shl_ln1273_870_fu_27134_p1}, {4'd0}};

assign shl_ln1273_871_fu_27146_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;

assign shl_ln1273_871_fu_27146_p3 = {{shl_ln1273_871_fu_27146_p1}, {2'd0}};

assign shl_ln1273_872_fu_27248_p3 = {{p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9}, {5'd0}};

assign shl_ln1273_873_fu_27305_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_873_fu_27305_p3 = {{shl_ln1273_873_fu_27305_p1}, {4'd0}};

assign shl_ln1273_874_fu_27317_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_874_fu_27317_p3 = {{shl_ln1273_874_fu_27317_p1}, {1'd0}};

assign shl_ln1273_875_fu_27345_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_875_fu_27345_p3 = {{shl_ln1273_875_fu_27345_p1}, {5'd0}};

assign shl_ln1273_876_fu_27353_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln1273_876_fu_27353_p3 = {{shl_ln1273_876_fu_27353_p1}, {3'd0}};

assign shl_ln1273_877_fu_27406_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign shl_ln1273_877_fu_27406_p3 = {{shl_ln1273_877_fu_27406_p1}, {5'd0}};

assign shl_ln1273_878_fu_27430_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign shl_ln1273_878_fu_27430_p3 = {{shl_ln1273_878_fu_27430_p1}, {4'd0}};

assign shl_ln1273_879_fu_27442_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign shl_ln1273_879_fu_27442_p3 = {{shl_ln1273_879_fu_27442_p1}, {1'd0}};

assign shl_ln1273_880_fu_27480_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign shl_ln1273_880_fu_27480_p3 = {{shl_ln1273_880_fu_27480_p1}, {2'd0}};

assign shl_ln1273_881_fu_27548_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign shl_ln1273_881_fu_27548_p3 = {{shl_ln1273_881_fu_27548_p1}, {5'd0}};

assign shl_ln1273_882_fu_27588_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign shl_ln1273_882_fu_27588_p3 = {{shl_ln1273_882_fu_27588_p1}, {3'd0}};

assign shl_ln1273_883_fu_27625_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign shl_ln1273_883_fu_27625_p3 = {{shl_ln1273_883_fu_27625_p1}, {5'd0}};

assign shl_ln1273_884_fu_27665_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign shl_ln1273_884_fu_27665_p3 = {{shl_ln1273_884_fu_27665_p1}, {3'd0}};

assign shl_ln1273_885_fu_27683_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;

assign shl_ln1273_885_fu_27683_p3 = {{shl_ln1273_885_fu_27683_p1}, {1'd0}};

assign shl_ln1273_886_fu_27747_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign shl_ln1273_886_fu_27747_p3 = {{shl_ln1273_886_fu_27747_p1}, {5'd0}};

assign shl_ln1273_887_fu_27787_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign shl_ln1273_887_fu_27787_p3 = {{shl_ln1273_887_fu_27787_p1}, {3'd0}};

assign shl_ln1273_888_fu_27799_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign shl_ln1273_888_fu_27799_p3 = {{shl_ln1273_888_fu_27799_p1}, {1'd0}};

assign shl_ln1273_889_fu_27831_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;

assign shl_ln1273_889_fu_27831_p3 = {{shl_ln1273_889_fu_27831_p1}, {2'd0}};

assign shl_ln1273_890_fu_27871_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign shl_ln1273_890_fu_27871_p3 = {{shl_ln1273_890_fu_27871_p1}, {5'd0}};

assign shl_ln1273_891_fu_27941_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign shl_ln1273_891_fu_27941_p3 = {{shl_ln1273_891_fu_27941_p1}, {2'd0}};

assign shl_ln1273_892_fu_27988_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign shl_ln1273_892_fu_27988_p3 = {{shl_ln1273_892_fu_27988_p1}, {5'd0}};

assign shl_ln1273_893_fu_28028_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign shl_ln1273_893_fu_28028_p3 = {{shl_ln1273_893_fu_28028_p1}, {1'd0}};

assign shl_ln1273_894_fu_28064_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign shl_ln1273_894_fu_28064_p3 = {{shl_ln1273_894_fu_28064_p1}, {2'd0}};

assign shl_ln1273_895_fu_28102_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;

assign shl_ln1273_895_fu_28102_p3 = {{shl_ln1273_895_fu_28102_p1}, {4'd0}};

assign shl_ln1273_896_fu_28140_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;

assign shl_ln1273_896_fu_28140_p3 = {{shl_ln1273_896_fu_28140_p1}, {5'd0}};

assign shl_ln1273_897_fu_28208_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign shl_ln1273_897_fu_28208_p3 = {{shl_ln1273_897_fu_28208_p1}, {5'd0}};

assign shl_ln1273_898_fu_28232_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign shl_ln1273_898_fu_28232_p3 = {{shl_ln1273_898_fu_28232_p1}, {4'd0}};

assign shl_ln1273_s_fu_25400_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;

assign shl_ln1273_s_fu_25400_p3 = {{shl_ln1273_s_fu_25400_p1}, {5'd0}};

assign shl_ln_fu_25328_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;

assign shl_ln_fu_25328_p3 = {{shl_ln_fu_25328_p1}, {5'd0}};

assign sub_ln1273_1844_fu_26631_p2 = ($signed(21'd0) - $signed(sext_ln1273_1453_fu_26627_p1));

assign sub_ln1273_1851_fu_26816_p2 = ($signed(19'd0) - $signed(sext_ln1273_1457_fu_26812_p1));

assign sub_ln1273_1877_fu_27677_p2 = ($signed(20'd0) - $signed(sext_ln1273_1474_fu_27673_p1));

assign sub_ln1273_fu_25480_p2 = ($signed(21'd0) - $signed(sext_ln1273_1421_fu_25448_p1));

endmodule //kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s
