WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh'.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=types.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/types.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/weights.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=biases.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/biases.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=images.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/images.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=mlp_tb.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=nn_fpga_top' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Nov 25 01:22:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/hls_data.json outdir=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip srcdir=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/misc
INFO: Copied 46 verilog file(s) to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/verilog
INFO: Copied 38 vhdl file(s) to /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/vhdl
Generating 8 subcores in /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/subcore_prj:
impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/verilog
INFO: Generating nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip via file impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: Done generating nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip via file impl/misc/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip via file impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: Done generating nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip via file impl/misc/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Found 1 unique subcore IP: xilinx.com:ip:floating_point:7.1
INFO: Copied 8 subcore files: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip/nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip/nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip/nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip/nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip/nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip/nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.xci /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip/nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip.xci
INFO: Import ports from HDL: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/hdl/vhdl/nn_fpga_top.vhd (nn_fpga_top)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add data interface image_idx
INFO: Add data interface led_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/component.xml
INFO: Created IP archive /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip/xilinx_com_hls_nn_fpga_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:22:52 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Nov 25 01:23:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module nn_fpga_top
## set language verilog
## set family artix7
## set device xc7a35t
## set package -cpg236
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:nn_fpga_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 1
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project final_nn_fpga_tanh
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "nn_fpga_top"
# dict set report_options funcmodules {nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1 nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2 nn_fpga_top_exp_generic_double_s nn_fpga_top_generic_tanh_float_s nn_fpga_top_my_tanh nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2}
# dict set report_options bindmodules {nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R nn_fpga_top_flow_control_loop_pipe_sequential_init nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1 nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R nn_fpga_top_mul_13s_71s_71_5_1 nn_fpga_top_mul_43ns_36ns_79_3_1 nn_fpga_top_mul_49ns_44ns_93_5_1 nn_fpga_top_mul_50ns_50ns_99_5_1 nn_fpga_top_sparsemux_9_3_64_1_1 nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1 nn_fpga_top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud nn_fpga_top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1 nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1 nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1 nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1 nn_fpga_top_fpext_32ns_64_2_no_dsp_1 nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1 nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1 nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1 nn_fpga_top_ctlz_16_16_1_1 nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1 nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R nn_fpga_top_mul_4ns_11ns_13_1_1 nn_fpga_top_B1_ROM_AUTO_1R nn_fpga_top_output_RAM_AUTO_1R1W nn_fpga_top_image_RAM_AUTO_1R1W nn_fpga_top_h1_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
# create_bd_design bd_0
Wrote  : </home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
INFO: [BD 5-409] No interface pins to be made external for /hls_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports'
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.980 ; gain = 74.676 ; free physical = 740 ; free virtual = 22928
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-11-25 01:23:26 IST
# if { $has_subcore } { report_ip_status }
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 25 01:23:26 2025
| Host         : unnath-popos running 64-bit Pop!_OS 24.04 LTS
| Command      : report_ip_status
---------------------------------------------------------------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 9 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                                     | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                                   |            |                     | Log       |                    | Version |                       | License    |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_0_hls_inst_0                                   | Up-to-date | No changes required | Change    | Nn_fpga_top        | 1.0     | 1.0 (Rev. 2114363002) | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     | available |                    | 2114363 |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1_ip     | Up-to-date | No changes required |  *(1)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip        | Up-to-date | No changes required |  *(2)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1_ip | Up-to-date | No changes required |  *(3)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip        | Up-to-date | No changes required |  *(4)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1_ip      | Up-to-date | No changes required |  *(5)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1_ip      | Up-to-date | No changes required |  *(6)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_fpext_32ns_64_2_no_dsp_1_ip           | Up-to-date | No changes required |  *(7)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1_ip         | Up-to-date | No changes required |  *(8)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xc7a35tcpg236-1      |
|                                                   |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                   |            |                     |           |                    | 20)     |                       |            |                      |
+---------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(2) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(3) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(4) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(5) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(6) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(7) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(8) /home/unnath/software/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt


# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov 25 01:23:26 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Nov 25 01:23:26 2025] Launched synth_1...
Run output will be captured here: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/synth_1/runme.log
[Tue Nov 25 01:23:26 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Nov 25 01:25:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43089
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165365
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.754 ; gain = 441.680 ; free physical = 1797 ; free virtual = 20575
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-165292-unnath-popos/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-165292-unnath-popos/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.691 ; gain = 519.617 ; free physical = 1719 ; free virtual = 20494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.504 ; gain = 537.430 ; free physical = 1717 ; free virtual = 20492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.504 ; gain = 537.430 ; free physical = 1717 ; free virtual = 20492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.504 ; gain = 0.000 ; free physical = 1717 ; free virtual = 20492
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/nn_fpga_top.xdc]
Finished Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/nn_fpga_top.xdc]
Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.430 ; gain = 0.000 ; free physical = 1720 ; free virtual = 20503
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2259.465 ; gain = 0.000 ; free physical = 1720 ; free virtual = 20503
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2259.465 ; gain = 586.391 ; free physical = 1737 ; free virtual = 20524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.434 ; gain = 594.359 ; free physical = 1737 ; free virtual = 20524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.434 ; gain = 594.359 ; free physical = 1736 ; free virtual = 20524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.434 ; gain = 594.359 ; free physical = 1735 ; free virtual = 20523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2267.434 ; gain = 594.359 ; free physical = 1753 ; free virtual = 20534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.434 ; gain = 671.359 ; free physical = 1680 ; free virtual = 20463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.434 ; gain = 671.359 ; free physical = 1680 ; free virtual = 20463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2354.449 ; gain = 681.375 ; free physical = 1672 ; free virtual = 20455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.262 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2537.262 ; gain = 815.227 ; free physical = 1527 ; free virtual = 20303
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2537.270 ; gain = 864.188 ; free physical = 1527 ; free virtual = 20303
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.270 ; gain = 0.000 ; free physical = 1527 ; free virtual = 20303
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.270 ; gain = 0.000 ; free physical = 1689 ; free virtual = 20468
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 48692622
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2537.297 ; gain = 960.621 ; free physical = 1689 ; free virtual = 20469
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1602.299; main = 1602.299; forked = 246.231
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3260.238; main = 2537.266; forked = 992.801
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:25:35 2025...
[Tue Nov 25 01:25:56 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 1700.980 ; gain = 0.000 ; free physical = 3324 ; free virtual = 22073
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-11-25 01:25:56 IST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1854.000 ; gain = 0.000 ; free physical = 3122 ; free virtual = 21884
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/nn_fpga_top.xdc]
Finished Parsing XDC File [/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/nn_fpga_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.605 ; gain = 0.000 ; free physical = 3056 ; free virtual = 21798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-11-25 01:25:59 IST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/nn_fpga_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/nn_fpga_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/nn_fpga_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/nn_fpga_top_power_synth.rpt -xpe ./nn_fpga_top_power.xpe
Command: report_power -file ./report/nn_fpga_top_power_synth.rpt -xpe ./nn_fpga_top_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/nn_fpga_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/nn_fpga_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/nn_fpga_top_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7a35tcpg236-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 23.80% | OK     |
#  | FD                                                        | 50%       | 11.13% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 3.97%  | OK     |
#  | MUXF7                                                     | 15%       | 0.01%  | OK     |
#  | DSP                                                       | 80%       | 44.44% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 46.00% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 45.22% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 390       | 65     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.40   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/report/nn_fpga_top_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 3 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-11-25 01:26:08 IST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-11-25 01:26:08 IST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-11-25 01:26:08 IST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-11-25 01:26:08 IST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-11-25 01:26:08 IST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-11-25 01:26:08 IST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-11-25 01:26:08 IST
HLS EXTRACTION: synth area_totals:  0 20800 41600 90 100 0 0
HLS EXTRACTION: synth area_current: 0 4951 4630 40 46 0 365 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 20800 LUT 4951 AVAIL_FF 41600 FF 4630 AVAIL_DSP 90 DSP 40 AVAIL_BRAM 100 BRAM 46 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 365 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/report/verilog/nn_fpga_top_export.rpt


Implementation tool: Xilinx Vivado v.2025.1
Project:             final_nn_fpga_tanh
Solution:            hls
Device target:       xc7a35t-cpg236-1
Report date:         Tue Nov 25 01:26:08 IST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4951
FF:            4630
DSP:             40
BRAM:            46
URAM:             0
LATCH:            0
SRL:            365
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.572
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-11-25 01:26:08 IST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2798.680 ; gain = 0.000 ; free physical = 2436 ; free virtual = 21180
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Nov 25 01:26:08 2025] Launched impl_1...
Run output will be captured here: /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/runme.log
[Tue Nov 25 01:26:08 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Nov 25 01:26:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43089
Command: open_checkpoint /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1690.773 ; gain = 0.000 ; free physical = 1771 ; free virtual = 20528
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1765.523 ; gain = 2.000 ; free physical = 1672 ; free virtual = 20421
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.195 ; gain = 0.000 ; free physical = 1188 ; free virtual = 19930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2338.230 ; gain = 848.629 ; free physical = 1188 ; free virtual = 19930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/unnath/software/Xilinx/2025.1/Vivado/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2496.508 ; gain = 149.406 ; free physical = 1185 ; free virtual = 19935

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 188231cf8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2496.508 ; gain = 0.000 ; free physical = 1184 ; free virtual = 19936

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 188231cf8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19626

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 188231cf8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19626
Phase 1 Initialization | Checksum: 188231cf8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19626

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 188231cf8

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 871 ; free virtual = 19625

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 188231cf8

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 863 ; free virtual = 19618
Phase 2 Timer Update And Timing Data Collection | Checksum: 188231cf8

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2733.289 ; gain = 0.000 ; free physical = 863 ; free virtual = 19618

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17f49dfb2

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2789.316 ; gain = 56.027 ; free physical = 862 ; free virtual = 19617
Retarget | Checksum: 17f49dfb2
INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 88 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f4cc6603

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2789.316 ; gain = 56.027 ; free physical = 861 ; free virtual = 19616
Constant propagation | Checksum: 1f4cc6603
INFO: [Opt 31-389] Phase Constant propagation created 305 cells and removed 1028 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.316 ; gain = 0.000 ; free physical = 861 ; free virtual = 19616
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.316 ; gain = 0.000 ; free physical = 861 ; free virtual = 19615
Phase 5 Sweep | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2789.316 ; gain = 56.027 ; free physical = 860 ; free virtual = 19615
Sweep | Checksum: 1926ed6e0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19612
BUFG optimization | Checksum: 1926ed6e0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19612
Shift Register Optimization | Checksum: 1926ed6e0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1926ed6e0

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611
Post Processing Netlist | Checksum: 1926ed6e0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 856 ; free virtual = 19611

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2821.332 ; gain = 0.000 ; free physical = 857 ; free virtual = 19611
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611
Phase 9 Finalization | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              24  |              88  |                                              0  |
|  Constant propagation         |             305  |            1028  |                                              0  |
|  Sweep                        |               0  |             100  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11aad2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.332 ; gain = 88.043 ; free physical = 857 ; free virtual = 19611

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 1 Total Ports: 54
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 23200d964

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396
Ending Power Optimization Task | Checksum: 23200d964

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 315.336 ; free physical = 652 ; free virtual = 19396

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23200d964

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396
Ending Netlist Obfuscation Task | Checksum: 237fd1a35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 652 ; free virtual = 19396
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 789.566 ; free physical = 652 ; free virtual = 19396
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 628 ; free virtual = 19381
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 613 ; free virtual = 19370
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15b660a77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 613 ; free virtual = 19370
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 613 ; free virtual = 19370

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a82676a5

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182619ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19378

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182619ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19378
Phase 1 Placer Initialization | Checksum: 182619ff6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19378

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e078bcfa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 614 ; free virtual = 19373

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 138091ff1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 644 ; free virtual = 19403

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 138091ff1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 644 ; free virtual = 19403

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1154eaf46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 645 ; free virtual = 19403

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1154eaf46

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19406

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 345 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 160 nets or LUTs. Breaked 0 LUT, combined 160 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 646 ; free virtual = 19404

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            160  |                   160  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            160  |                   160  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1a4c72892

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19407
Phase 2.5 Global Place Phase2 | Checksum: 1a4013897

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19407
Phase 2 Global Placement | Checksum: 1a4013897

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 649 ; free virtual = 19407

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4194fb3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 651 ; free virtual = 19409

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9a47f08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 642 ; free virtual = 19409

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207bd1c27

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 642 ; free virtual = 19409

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d27f2a36

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 642 ; free virtual = 19409

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19373c189

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 634 ; free virtual = 19403

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1913cd50f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cdcb0b34

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403
Phase 3 Detail Placement | Checksum: 1cdcb0b34

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4da8b91

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.888 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b3dfb424

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21ed29d3e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 635 ; free virtual = 19403
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4da8b91

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.888. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405
Phase 4.1 Post Commit Optimization | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405
Phase 4.3 Placer Reporting | Checksum: 2353c519a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 640 ; free virtual = 19408

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 640 ; free virtual = 19408
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 265bd6020

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19405
Ending Placer Task | Checksum: 172bc9c06

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19405
74 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19405
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 644 ; free virtual = 19406
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 648 ; free virtual = 19410
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 646 ; free virtual = 19410
Wrote PlaceDB: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19411
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19412
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 638 ; free virtual = 19412
Write Physdb Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 637 ; free virtual = 19412
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 641 ; free virtual = 19416
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.888 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 641 ; free virtual = 19418
Wrote PlaceDB: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19423
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19423
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19423
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19424
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19425
Write Physdb Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 636 ; free virtual = 19425
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7d108ad4 ConstDB: 0 ShapeSum: 552ab4db RouteDB: a0815c57
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "image_idx[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "image_idx[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 9e7030b1 | NumContArr: cc17237d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2efd94968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 682 ; free virtual = 19451

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2efd94968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 682 ; free virtual = 19451

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2efd94968

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 682 ; free virtual = 19451
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bf4c1d0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 679 ; free virtual = 19448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.082  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2962b2cf1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 679 ; free virtual = 19444

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9475
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9475
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a18910ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19438

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a18910ff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19438

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25d133b46

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19437
Phase 4 Initial Routing | Checksum: 25d133b46

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 672 ; free virtual = 19437

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.032  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409
Phase 5 Rip-up And Reroute | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409
Phase 6 Delay and Skew Optimization | Checksum: 2ec57070d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.032  | TNS=0.000  | WHS=0.070  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409
Phase 7 Post Hold Fix | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 629 ; free virtual = 19409

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.42677 %
  Global Horizontal Routing Utilization  = 2.99141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 628 ; free virtual = 19409

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2de1b8908

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 619 ; free virtual = 19406

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c236c5db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2c236c5db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.032  | TNS=0.000  | WHS=0.070  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2c236c5db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397
Total Elapsed time in route_design: 11.96 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1193633fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1193633fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.668 ; gain = 0.000 ; free physical = 618 ; free virtual = 19397
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3193.840 ; gain = 57.172 ; free physical = 499 ; free virtual = 19277
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 499 ; free virtual = 19279
Wrote PlaceDB: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19281
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19281
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19282
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19283
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19283
Write Physdb Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3193.840 ; gain = 0.000 ; free physical = 491 ; free virtual = 19283
INFO: [Common 17-1381] The checkpoint '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:26:56 2025...
[Tue Nov 25 01:27:16 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.84 ; elapsed = 00:01:08 . Memory (MB): peak = 2798.715 ; gain = 0.000 ; free physical = 2546 ; free virtual = 21478
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-11-25 01:27:16 IST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2798.715 ; gain = 0.000 ; free physical = 2570 ; free virtual = 21487
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.680 ; gain = 2.000 ; free physical = 2531 ; free virtual = 21451
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.836 ; gain = 0.000 ; free physical = 2438 ; free virtual = 21359
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.836 ; gain = 0.000 ; free physical = 2438 ; free virtual = 21359
Read PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2946.836 ; gain = 0.000 ; free physical = 2425 ; free virtual = 21346
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.836 ; gain = 0.000 ; free physical = 2425 ; free virtual = 21346
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2948.836 ; gain = 2.000 ; free physical = 2425 ; free virtual = 21346
Read Physdb Files: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2948.836 ; gain = 2.000 ; free physical = 2425 ; free virtual = 21346
Restored from archive | CPU: 0.350000 secs | Memory: 11.593300 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2948.836 ; gain = 2.000 ; free physical = 2425 ; free virtual = 21346
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2948.836 ; gain = 0.000 ; free physical = 2425 ; free virtual = 21346
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-11-25 01:27:18 IST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/nn_fpga_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/nn_fpga_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/nn_fpga_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/nn_fpga_top_power_routed.rpt -xpe ./nn_fpga_top_power.xpe
Command: report_power -file ./report/nn_fpga_top_power_routed.rpt -xpe ./nn_fpga_top_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_route_status -file ./report/nn_fpga_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/nn_fpga_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/nn_fpga_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/nn_fpga_top_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7a35tcpg236-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 20.49% | OK     |
#  | FD                                                        | 50%       | 10.36% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.51%  | OK     |
#  | MUXF7                                                     | 15%       | 0.01%  | OK     |
#  | DSP                                                       | 80%       | 44.44% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 46.00% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 45.22% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 390       | 62     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.35   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/report/nn_fpga_top_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 3 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-11-25 01:27:23 IST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-11-25 01:27:23 IST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-11-25 01:27:23 IST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-11-25 01:27:23 IST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-11-25 01:27:23 IST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-11-25 01:27:23 IST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-11-25 01:27:23 IST
HLS EXTRACTION: impl area_totals:  8150 20800 41600 90 100 0 0
HLS EXTRACTION: impl area_current: 1477 4262 4308 40 46 0 225 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 8150 SLICE 1477 AVAIL_LUT 20800 LUT 4262 AVAIL_FF 41600 FF 4308 AVAIL_DSP 90 DSP 40 AVAIL_BRAM 100 BRAM 46 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 225 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/impl/report/verilog/nn_fpga_top_export.rpt


Implementation tool: Xilinx Vivado v.2025.1
Project:             final_nn_fpga_tanh
Solution:            hls
Device target:       xc7a35t-cpg236-1
Report date:         Tue Nov 25 01:27:23 IST 2025

#=== Post-Implementation Resource usage ===
SLICE:         1477
LUT:           4262
FF:            4308
DSP:             40
BRAM:            46
URAM:             0
LATCH:            0
SRL:            225
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.572
CP achieved post-implementation: 7.966
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-11-25 01:27:23 IST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=2.033527, worst hold slack (WHS)=0.070447, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-11-25 01:27:23 IST
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 01:27:23 2025...
INFO: [HLS 200-802] Generated output file final_nn_fpga_tanh/nn_fpga_top.zip
INFO: [HLS 200-112] Total CPU user time: 208.9 seconds. Total CPU system time: 11.15 seconds. Total elapsed time: 307.05 seconds; peak allocated memory: 299.805 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 5m 10s
