INFO: [VRFC 10-163] Analyzing VHDL file "D:/HANIN/ROB307/crossbarZynq/axiCrossBar/axiCrossBar.srcs/sim_1/new/design_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_tb'
