INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sim_1/new/Regs_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_tb
