
---------- Begin Simulation Statistics ----------
final_tick                               2542207812500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225229                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.63                       # Real time elapsed on the host
host_tick_rate                              654822858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195509                       # Number of instructions simulated
sim_ops                                       4195509                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012198                       # Number of seconds simulated
sim_ticks                                 12197967500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.500759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361337                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               794134                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2760                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122649                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            877459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46380                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          287633                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           241253                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1092560                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73456                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30705                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195509                       # Number of instructions committed
system.cpu.committedOps                       4195509                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.811553                       # CPI: cycles per instruction
system.cpu.discardedOps                        319162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623036                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1483297                       # DTB hits
system.cpu.dtb.data_misses                       9322                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420913                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       878754                       # DTB read hits
system.cpu.dtb.read_misses                       8241                       # DTB read misses
system.cpu.dtb.write_accesses                  202123                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604543                       # DTB write hits
system.cpu.dtb.write_misses                      1081                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18179                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3734233                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1191120                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693614                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17121548                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172071                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1003433                       # ITB accesses
system.cpu.itb.fetch_acv                          925                       # ITB acv
system.cpu.itb.fetch_hits                      995609                       # ITB hits
system.cpu.itb.fetch_misses                      7824                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4232     69.40%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6098                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14442                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5147                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11257720000     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9393500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                20056500      0.16%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               915057000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12202227000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899035                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944628                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8175428000     67.00%     67.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4026799000     33.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24382423                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85383      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541226     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839179     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592454     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195509                       # Class of committed instruction
system.cpu.quiesceCycles                        13512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7260875                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22823454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22823454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22823454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22823454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117043.353846                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117043.353846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117043.353846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117043.353846                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13062472                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13062472                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13062472                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13062472                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66987.035897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66987.035897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66987.035897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66987.035897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22473957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22473957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117051.859375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117051.859375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12862975                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12862975                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66994.661458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66994.661458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.285373                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539702055000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.285373                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205336                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205336                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131095                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34911                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89014                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34596                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28972                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28972                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89604                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41385                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11427584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11427584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6725568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6726009                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18164857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160376                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002737                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052248                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159937     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160376                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837408021                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378523750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475096750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5730688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4502528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10233216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5730688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5730688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469806794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369121167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838927961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469806794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469806794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183170188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183170188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183170188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469806794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369121167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022098149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000218236250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7480                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7480                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123706                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2139                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039754000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4839091500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13662.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32412.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105750                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81954                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123706                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.488290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.078190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.303773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35269     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24685     29.69%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10100     12.15%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4741      5.70%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2438      2.93%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1479      1.78%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          963      1.16%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          621      0.75%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2835      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.959492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.358327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.643934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1337     17.87%     17.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5656     75.61%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.16%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            75      1.00%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7480                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6657     89.00%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      0.99%     89.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              519      6.94%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.33%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.64%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7480                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7779072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10233216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7917184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12197962500                       # Total gap between requests
system.mem_ctrls.avgGap                      43011.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7779072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416908800.585015475750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366424324.380270719528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637735098.080889225006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123706                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582267250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256824250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299524612250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28838.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32079.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2421261.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319722060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169917330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569600640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314244000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5338654200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188310720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7862975190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.613555                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    435334000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11355473500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273911820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145564815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496387080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320236560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5269120470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246865440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7714612425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.450646                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    588630500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11202177000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12190767500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1703011                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1703011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1703011                       # number of overall hits
system.cpu.icache.overall_hits::total         1703011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89605                       # number of overall misses
system.cpu.icache.overall_misses::total         89605                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512913000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512913000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512913000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512913000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049986                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049986                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049986                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049986                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61524.613582                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61524.613582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61524.613582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61524.613582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89014                       # number of writebacks
system.cpu.icache.writebacks::total             89014                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423309000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423309000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049986                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049986                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049986                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049986                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60524.624742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60524.624742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60524.624742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60524.624742                       # average overall mshr miss latency
system.cpu.icache.replacements                  89014                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1703011                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1703011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89605                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049986                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049986                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61524.613582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61524.613582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049986                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60524.624742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60524.624742                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.845980                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89092                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.717000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.845980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3674836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3674836                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339283                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339283                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106057                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106057                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106057                       # number of overall misses
system.cpu.dcache.overall_misses::total        106057                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794264000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794264000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794264000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794264000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445340                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445340                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445340                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073379                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073379                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073379                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64062.381550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64062.381550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64062.381550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64062.381550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34735                       # number of writebacks
system.cpu.dcache.writebacks::total             34735                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69482                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69482                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4419547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4419547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4419547500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4419547500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63607.085288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63607.085288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63607.085288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63607.085288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103838.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69328                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66891.688824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66891.688824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21598500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66675.062350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66675.062350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199986.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473493000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473493000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61572.563062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61572.563062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719407500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719407500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59320.596860                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59320.596860                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64125500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64125500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72294.813980                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72294.813980                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71294.813980                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71294.813980                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542207812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.229491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401150                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.210449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.229491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3005652                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3005652                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552073588500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 661743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   661736                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.68                       # Real time elapsed on the host
host_tick_rate                              647814628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7726665                       # Number of instructions simulated
sim_ops                                       7726665                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007564                       # Number of seconds simulated
sim_ticks                                  7564126000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.080016                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  177018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               464858                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12404                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69621                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            476692                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              24553                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          188476                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           163923                       # Number of indirect misses.
system.cpu.branchPred.lookups                  645232                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   80825                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19289                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2791723                       # Number of instructions committed
system.cpu.committedOps                       2791723                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.366427                       # CPI: cycles per instruction
system.cpu.discardedOps                        261544                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   353634                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       878551                       # DTB hits
system.cpu.dtb.data_misses                       2277                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   236459                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       546275                       # DTB read hits
system.cpu.dtb.read_misses                       1810                       # DTB read misses
system.cpu.dtb.write_accesses                  117175                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332276                       # DTB write hits
system.cpu.dtb.write_misses                       467                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205071                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2404217                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            718769                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383112                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10460395                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.186344                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  590515                       # ITB accesses
system.cpu.itb.fetch_acv                          322                       # ITB acv
system.cpu.itb.fetch_hits                      588564                       # ITB hits
system.cpu.itb.fetch_misses                      1951                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   185      3.51%      3.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.71% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4347     82.38%     86.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.64%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.82%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5277                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7336                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1832     38.96%     38.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2822     60.02%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4702                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1829     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1829     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3706                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5129571500     67.79%     67.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71527500      0.95%     68.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9709000      0.13%     68.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2356262000     31.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7567070000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998362                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.648122                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.788175                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 266                      
system.cpu.kern.mode_good::user                   261                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               481                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 261                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  11                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.553015                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.454545                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706507                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5846461000     77.26%     77.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1508545000     19.94%     97.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            212064000      2.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      185                       # number of times the context was actually changed
system.cpu.numCycles                         14981579                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108391      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1699619     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4393      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57923      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470109     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295524     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35252      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34872      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40168      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2791723                       # Class of committed instruction
system.cpu.quiesceCycles                       146673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4521184                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          175                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231059                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2980198410                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2980198410                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2980198410                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2980198410                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118177.429217                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118177.429217                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118177.429217                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118177.429217                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           182                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1717891931                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1717891931                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1717891931                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1717891931                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68121.656396                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68121.656396                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68121.656396                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68121.656396                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7611968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7611968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115332.848485                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115332.848485                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4311968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4311968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65332.848485                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65332.848485                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2972586442                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2972586442                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118184.893527                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118184.893527                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1713579963                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1713579963                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68128.974356                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68128.974356                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80695                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38885                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67220                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9351                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10344                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10344                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12744                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 324083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8603456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8603456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2352320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2354912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12568096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116936                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001462                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038213                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116765     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     171      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116936                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2492500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           665858797                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126607000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          357306250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4301376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1473408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5774784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4301376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4301376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2488640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2488640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         568654726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         194788929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763443655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    568654726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        568654726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      329005625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            329005625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      329005625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        568654726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        194788929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1092449280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000400868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6463                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6463                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248926                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99112                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106040                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3631                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   937                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1338086750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  433000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2961836750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15451.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34201.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       127                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62271                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73707                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    452                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.188903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.222690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.415902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22483     40.36%     40.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16750     30.07%     70.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7121     12.78%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3164      5.68%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1743      3.13%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          961      1.72%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          591      1.06%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          422      0.76%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2476      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.398731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.957461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1576     24.38%     24.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              43      0.67%     25.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            121      1.87%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           686     10.61%     37.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3360     51.99%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           410      6.34%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           128      1.98%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            68      1.05%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            31      0.48%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      0.25%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6463                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.262884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          6015     93.07%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           389      6.02%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            35      0.54%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.19%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6463                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5542400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  232384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6726272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5774784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6786560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       732.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       889.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    897.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7564126000                       # Total gap between requests
system.mem_ctrls.avgGap                      38539.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4075520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1466880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6726272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 538795889.967988371849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193925907.632950574160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 889233204.206275820732                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2146242250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    815594500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190459908500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31933.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35426.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1796113.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220583160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117219960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           330589140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286739820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     596815440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3086184060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        306208800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4944340380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.656533                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    769090250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6543816250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177343320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94229850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           287870520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261955260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     596815440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3190761390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        218184480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4827160260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.164972                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    539543500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6773468750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               207000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131326410                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1485500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              690500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               60500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     805809.278351                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    288571.530735                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1363500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9787612500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     78163500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1026461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1026461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1026461                       # number of overall hits
system.cpu.icache.overall_hits::total         1026461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67221                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67221                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67221                       # number of overall misses
system.cpu.icache.overall_misses::total         67221                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4406330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4406330500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4406330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4406330500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1093682                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1093682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1093682                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1093682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061463                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061463                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061463                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061463                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65549.909998                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65549.909998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65549.909998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65549.909998                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67220                       # number of writebacks
system.cpu.icache.writebacks::total             67220                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67221                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67221                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67221                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67221                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4339109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4339109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4339109500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4339109500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061463                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64549.909998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64549.909998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64549.909998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64549.909998                       # average overall mshr miss latency
system.cpu.icache.replacements                  67220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1026461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1026461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67221                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67221                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4406330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4406330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1093682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1093682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65549.909998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65549.909998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67221                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67221                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4339109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4339109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64549.909998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64549.909998                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1143401                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.009833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998552                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2254585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2254585                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       814141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           814141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       814141                       # number of overall hits
system.cpu.dcache.overall_hits::total          814141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33854                       # number of overall misses
system.cpu.dcache.overall_misses::total         33854                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2241545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2241545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2241545000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2241545000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       847995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       847995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       847995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       847995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039922                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66212.116737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66212.116737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66212.116737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66212.116737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13733                       # number of writebacks
system.cpu.dcache.writebacks::total             13733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1517075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1517075500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1517075500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1517075500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138572500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138572500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67064.917554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67064.917554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67064.917554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67064.917554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94912.671233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94912.671233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23018                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       512605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          512605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1024524500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1024524500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72723.204145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72723.204145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    897005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    897005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138572500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138572500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73117.500815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73117.500815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189825.342466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189825.342466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1217020500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1217020500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61571.410503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61571.410503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9413                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    620070000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    620070000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59892.784700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59892.784700                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6631                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          417                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          417                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059166                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059166                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77159.472422                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77159.472422                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          416                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          416                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     31741000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31741000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76300.480769                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76300.480769                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6916                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6916                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6916                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6916                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9865776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.893608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              832953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.180740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.893608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1746940                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1746940                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3190429385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   443492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.29                       # Real time elapsed on the host
host_tick_rate                              361819281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   782449840                       # Number of instructions simulated
sim_ops                                     782449840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.638356                       # Number of seconds simulated
sim_ticks                                638355796500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.713087                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19318762                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22538871                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2092                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4236894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21951911                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             783737                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1832083                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1048346                       # Number of indirect misses.
system.cpu.branchPred.lookups                31860464                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4075964                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       319530                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   774723175                       # Number of instructions committed
system.cpu.committedOps                     774723175                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.647143                       # CPI: cycles per instruction
system.cpu.discardedOps                      11507432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                172886323                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    174421498                       # DTB hits
system.cpu.dtb.data_misses                       4592                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                123725336                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    124424492                       # DTB read hits
system.cpu.dtb.read_misses                       3909                       # DTB read misses
system.cpu.dtb.write_accesses                49160987                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49997006                       # DTB write hits
system.cpu.dtb.write_misses                       683                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              509329                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          583598744                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         131911952                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         51842367                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       600723098                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607112                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               114723661                       # ITB accesses
system.cpu.itb.fetch_acv                          247                       # ITB acv
system.cpu.itb.fetch_hits                   114695087                       # ITB hits
system.cpu.itb.fetch_misses                     28574                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13800     82.39%     82.75% # number of callpals executed
system.cpu.kern.callpal::rdps                    1446      8.63%     91.39% # number of callpals executed
system.cpu.kern.callpal::rti                     1213      7.24%     98.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.76% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16750                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      47099                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4373     27.89%     27.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     27.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     653      4.16%     32.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10640     67.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15681                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4334     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      653      6.99%     53.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4334     46.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9336                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             626033868000     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29162000      0.00%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               902260500      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10429819500      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         637395110000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991082                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.407331                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.595370                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1153                      
system.cpu.kern.mode_good::user                  1151                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1270                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1151                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.907874                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.950928                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20415402500      3.20%      3.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         616898601500     96.78%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             81003000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1276080086                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48854795      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               548365462     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5208258      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                505269      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              121608440     15.70%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49917916      6.44%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12336      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9093      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               241254      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                774723175                       # Class of committed instruction
system.cpu.quiesceCycles                       631507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       675356988                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7542                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5479962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10959860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2033171490                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2033171490                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2033171490                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2033171490                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117830.860041                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117830.860041                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117830.860041                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117830.860041                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             5                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1169463373                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1169463373                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1169463373                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1169463373                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67775.333121                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67775.333121                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67775.333121                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67775.333121                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4821485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4821485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123627.820513                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123627.820513                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2871485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2871485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73627.820513                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73627.820513                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2028350005                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2028350005                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117817.727986                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117817.727986                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1166591888                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1166591888                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67762.075279                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67762.075279                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5327807                       # Transaction distribution
system.membus.trans_dist::WriteReq               1203                       # Transaction distribution
system.membus.trans_dist::WriteResp              1203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       225870                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5051320                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202708                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135320                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135320                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5051320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        276042                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15147888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15147888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1233973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1237269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16419669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    646180352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    646180352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39678528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39685177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               686967481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6109                       # Total snoops (count)
system.membus.snoopTraffic                     390976                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5481550                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001376                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037067                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5474008     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7542      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5481550                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3443000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32499617648                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2226254500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26669482500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      322895872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26324672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          349220672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    322895872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     322895872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14455680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14455680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5045248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          411323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5456573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       225870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             225870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         505824297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41238244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547062741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    505824297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        505824297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22645177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22645177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22645177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        505824297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41238244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            569707918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5231995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4887195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    408625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000641328250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       323204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       323204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15660756                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4912887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5456573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5269838                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5456573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5269838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160751                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37843                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            868603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            153838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            531401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            218562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            299720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           224889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           302465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           384126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           420758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           251646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           743315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            847270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            184453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            108806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            535363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            284829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            331457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           212741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           299150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           355991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           417520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           242367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           736715                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56218148750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26479110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155514811250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10615.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29365.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4498618                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4252335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5456573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5269838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5124833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 311330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 323532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 325329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 323689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 326073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 323485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 323621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 323985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 323562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 323503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 323461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 323155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 323282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 323334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    203                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1776879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.194450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.501808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.579729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       426917     24.03%     24.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       409828     23.06%     47.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       240690     13.55%     60.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158548      8.92%     69.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       111998      6.30%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        90235      5.08%     80.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61241      3.45%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47050      2.65%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       230372     12.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1776879                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       323204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.385401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.101564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.191981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2530      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28345      8.77%      9.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        288338     89.21%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2790      0.86%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           591      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           233      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           120      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            68      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            49      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            34      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            24      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        323204                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       323204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        297163     91.94%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24431      7.56%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1554      0.48%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            45      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        323204                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338932608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10288064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334847936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               349220672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337269632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       530.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       524.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  638355129000                       # Total gap between requests
system.mem_ctrls.avgGap                      59512.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    312780480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26152000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334847936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 489978287.523860573769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40967748.931531794369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 200.515137015757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 524547498.175651073456                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5045248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       411323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5269838                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 140994067500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14520445250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       298500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15516847208750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27945.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35301.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    149250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2944463.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6236475840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3314776905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19465446420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14035290660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50391260400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     228977078610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52305822720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       374726151555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.017700                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 133744656000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21316100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 483295040500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6450361680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3428478900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18346722660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13275744120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50391260400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     226057883460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      54764092320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372714543540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.866467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 140308212250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21316100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 476731484250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18419                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18419                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1714500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2093000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89911490                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              693500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1017500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    132122.180368                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       200500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    638033796000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    110978195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        110978195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    110978195                       # number of overall hits
system.cpu.icache.overall_hits::total       110978195                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5051319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5051319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5051319                       # number of overall misses
system.cpu.icache.overall_misses::total       5051319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 314273667000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 314273667000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 314273667000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 314273667000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    116029514                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    116029514                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    116029514                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    116029514                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043535                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043535                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043535                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62216.159185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62216.159185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62216.159185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62216.159185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5051320                       # number of writebacks
system.cpu.icache.writebacks::total           5051320                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5051319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5051319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5051319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5051319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 309222347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 309222347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 309222347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 309222347000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043535                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043535                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61216.158987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61216.158987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61216.158987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61216.158987                       # average overall mshr miss latency
system.cpu.icache.replacements                5051320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    110978195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       110978195                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5051319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5051319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 314273667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 314273667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    116029514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    116029514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62216.159185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62216.159185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5051319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5051319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 309222347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 309222347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61216.158987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61216.158987                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           116037027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5051832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.969296                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         237110348                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        237110348                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    168832242                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        168832242                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    168832242                       # number of overall hits
system.cpu.dcache.overall_hits::total       168832242                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       552350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         552350                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       552350                       # number of overall misses
system.cpu.dcache.overall_misses::total        552350                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36901123500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36901123500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36901123500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36901123500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    169384592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    169384592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    169384592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    169384592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003261                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003261                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003261                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003261                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66807.501584                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66807.501584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66807.501584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66807.501584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       208654                       # number of writebacks
system.cpu.dcache.writebacks::total            208654                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142508                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142508                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       409842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       409842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       409842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       409842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1648                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1648                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27499071500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27499071500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27499071500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27499071500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87656500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87656500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002420                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67096.762899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67096.762899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67096.762899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67096.762899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53189.623786                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53189.623786                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 411323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    119165240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       119165240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       309596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        309596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21403131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21403131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    119474836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    119474836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69132.454877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69132.454877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35078                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35078                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       274518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       274518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18784152500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18784152500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87656500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87656500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68425.941104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68425.941104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196980.898876                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196980.898876                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49667002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49667002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15497992000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15497992000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49909756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49909756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63842.375409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63842.375409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1203                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1203                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8714919000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8714919000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64400.394608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64400.394608                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10702                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10702                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1486                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1486                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    111860500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    111860500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.121923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.121923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75276.244953                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75276.244953                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1485                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1485                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    110313500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    110313500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.121841                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.121841                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74285.185185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74285.185185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12165                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12165                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12165                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12165                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 638355796500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           169316661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            412347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            410.616934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          599                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         339229213                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        339229213                       # Number of data accesses

---------- End Simulation Statistics   ----------
