/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire [7:0] _01_;
  wire [18:0] _02_;
  reg [8:0] _03_;
  wire [9:0] _04_;
  wire [15:0] celloutsig_0_0z;
  wire [28:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [12:0] celloutsig_0_24z;
  wire [25:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = { celloutsig_0_48z[5:4], celloutsig_0_20z } + celloutsig_0_9z[16:11];
  assign celloutsig_1_8z = celloutsig_1_2z[3:1] + celloutsig_1_2z[23:21];
  assign celloutsig_1_15z = _00_ + celloutsig_1_13z[10:2];
  assign celloutsig_1_18z = { celloutsig_1_15z[4:0], celloutsig_1_12z } + { celloutsig_1_15z[5:1], celloutsig_1_12z };
  assign celloutsig_0_15z = { celloutsig_0_9z[8:7], celloutsig_0_8z, _01_[2:0] } + celloutsig_0_9z[11:4];
  assign celloutsig_0_16z = { _01_[1:0], celloutsig_0_8z, celloutsig_0_6z } + { celloutsig_0_11z[2], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_24z = in_data[12:0] + { celloutsig_0_19z, celloutsig_0_12z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 9'h000;
    else _03_ <= celloutsig_0_2z[15:7];
  reg [2:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 3'h0;
    else _13_ <= { celloutsig_0_2z[10:9], celloutsig_0_3z };
  assign _01_[2:0] = _13_;
  reg [9:0] _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 10'h000;
    else _14_ <= { celloutsig_1_1z[5:0], celloutsig_1_6z, celloutsig_1_5z };
  assign { _00_, _04_[0] } = _14_;
  reg [2:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 3'h0;
    else _15_ <= celloutsig_0_0z[14:12];
  assign _02_[13:11] = _15_;
  assign celloutsig_1_0z = in_data[189:181] & in_data[110:102];
  assign celloutsig_1_1z = celloutsig_1_0z[8:2] & in_data[126:120];
  assign celloutsig_1_2z = { celloutsig_1_0z[6:0], celloutsig_1_0z, celloutsig_1_0z } & { in_data[125:117], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_0z[8:6] & celloutsig_1_2z[19:17];
  assign celloutsig_1_9z = in_data[118:104] & { celloutsig_1_0z[3:2], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_0z[9:7] & celloutsig_0_1z[3:1];
  assign celloutsig_0_9z = celloutsig_0_2z[22:5] & in_data[47:30];
  assign celloutsig_0_10z = { celloutsig_0_2z[25:2], _02_[13:11], celloutsig_0_3z, celloutsig_0_3z } & in_data[53:25];
  assign celloutsig_0_11z = _02_[13:11] & celloutsig_0_9z[15:13];
  assign celloutsig_0_21z = { celloutsig_0_2z[11:1], _02_[13:11], celloutsig_0_8z, celloutsig_0_4z } & { celloutsig_0_16z[3:2], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_22z = celloutsig_0_1z[12:0] & { celloutsig_0_21z[9:0], celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_2z[8:4] === celloutsig_0_1z[13:9];
  assign celloutsig_1_5z = { 1'h1, celloutsig_1_1z } === { celloutsig_1_2z[22:18], celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[169:168], celloutsig_1_8z } === in_data[131:127];
  assign celloutsig_1_19z = { celloutsig_1_1z[3], celloutsig_1_15z } === { celloutsig_1_1z[6:1], celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[87:72] % { 1'h1, in_data[82:68] };
  assign celloutsig_0_39z = celloutsig_0_2z[10:4] % { 1'h1, celloutsig_0_9z[2:0], celloutsig_0_11z };
  assign celloutsig_1_6z = { 1'h1, celloutsig_1_5z, celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[1:0] };
  assign celloutsig_0_1z = in_data[94:81] % { 1'h1, celloutsig_0_0z[14:2] };
  assign celloutsig_0_18z = { celloutsig_0_11z[2:1], celloutsig_0_15z } % { 1'h1, celloutsig_0_15z[6:1], celloutsig_0_12z };
  assign celloutsig_0_2z = { celloutsig_0_0z[14:5], celloutsig_0_0z } % { 1'h1, in_data[38:14] };
  assign celloutsig_0_4z = in_data[84:81] | celloutsig_0_1z[7:4];
  assign celloutsig_0_48z = { celloutsig_0_22z[12:5], celloutsig_0_39z, _01_[2:0] } | { celloutsig_0_24z[9:4], celloutsig_0_8z, _03_ };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_5z } | celloutsig_1_2z[18:15];
  assign celloutsig_0_6z = { celloutsig_0_0z[10:1], celloutsig_0_3z } | { celloutsig_0_1z[10:5], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_2z[19:17] | celloutsig_0_9z[12:10];
  assign celloutsig_0_19z = celloutsig_0_10z[11:2] | { celloutsig_0_0z[14:9], celloutsig_0_4z };
  assign celloutsig_0_20z = in_data[93:90] | { celloutsig_0_18z[6], _02_[13:11] };
  assign celloutsig_1_13z[10:1] = celloutsig_1_9z[11:2] & { celloutsig_1_9z[3], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z };
  assign _01_[7:3] = { celloutsig_0_9z[8:7], celloutsig_0_8z };
  assign { _02_[18:14], _02_[10:0] } = { celloutsig_0_10z[7:3], celloutsig_0_6z };
  assign _04_[9:1] = _00_;
  assign celloutsig_1_13z[0] = celloutsig_1_9z[1];
  assign { out_data[133:128], out_data[96], out_data[49:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
