#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 15 23:07:25 2016
# Process ID: 25085
# Current directory: /media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1
# Command line: vivado -log exam_design_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source exam_design_wrapper.tcl
# Log file: /media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1/exam_design_wrapper.vds
# Journal file: /media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source exam_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/Home/Development/ect_ua/UserRepository/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:BinToBCD16:1.0'. The one found in IP location '/media/psf/Home/Development/ect_ua/UserRepository/Repository/BCD16bit/BCD16bit.srcs/sources_1/imports/6' will take precedence over the same IP in location /media/psf/Home/Development/ect_ua/UserRepository/Repository/Binary_to_BCD16/Binary_to_BCD16.srcs/sources_1/imports
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:hw:1.0'. The one found in IP location '/media/psf/Home/Development/ect_ua/UserRepository/Repository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs' will take precedence over the same IP in location /media/psf/Home/Development/ect_ua/UserRepository/Repository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:Unroll_ROM_last:1.0'. The one found in IP location '/media/psf/Home/Development/ect_ua/UserRepository/Repository/ROM_Reader/rom_reader/rom_reader.srcs/sources_1/imports/edia/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new' will take precedence over the same IP in location /media/psf/Home/Development/ect_ua/UserRepository/Repository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new
Command: synth_design -top exam_design_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1032.590 ; gain = 188.438 ; free physical = 4908 ; free virtual = 7213
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'exam_design_wrapper' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'exam_design' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:14' bound to instance 'exam_design_i' of component 'exam_design' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'exam_design' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:28]
INFO: [Synth 8-3491] module 'exam_design_EightDisplayControl_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_EightDisplayControl_0_0/synth/exam_design_EightDisplayControl_0_0.vhd:56' bound to instance 'EightDisplayControl_0' of component 'exam_design_EightDisplayControl_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:148]
INFO: [Synth 8-638] synthesizing module 'exam_design_EightDisplayControl_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_EightDisplayControl_0_0/synth/exam_design_EightDisplayControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'EightDisplayControl' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/ua.pt/eightdisplaycontrol_v1_0/disp.vhd:2' bound to instance 'U0' of component 'EightDisplayControl' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_EightDisplayControl_0_0/synth/exam_design_EightDisplayControl_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/ua.pt/eightdisplaycontrol_v1_0/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/ua.pt/eightdisplaycontrol_v1_0/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (1#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/ua.pt/eightdisplaycontrol_v1_0/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (2#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/ua.pt/eightdisplaycontrol_v1_0/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'exam_design_EightDisplayControl_0_0' (3#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_EightDisplayControl_0_0/synth/exam_design_EightDisplayControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'exam_design_ROM_Reader1_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_0/synth/exam_design_ROM_Reader1_0_0.vhd:59' bound to instance 'ROM_Reader1_0' of component 'exam_design_ROM_Reader1_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:162]
INFO: [Synth 8-638] synthesizing module 'exam_design_ROM_Reader1_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_0/synth/exam_design_ROM_Reader1_0_0.vhd:70]
	Parameter data_width bound to: 4 - type: integer 
	Parameter address_bits bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ROM_Reader1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/rom_reader1_v1_0/edia/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new/ROM_reader_top.vhd:6' bound to instance 'U0' of component 'ROM_Reader1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_0/synth/exam_design_ROM_Reader1_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ROM_Reader1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/rom_reader1_v1_0/edia/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new/ROM_reader_top.vhd:17]
	Parameter data_width bound to: 4 - type: integer 
	Parameter address_bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM_Reader1' (4#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/rom_reader1_v1_0/edia/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new/ROM_reader_top.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'exam_design_ROM_Reader1_0_0' (5#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_0/synth/exam_design_ROM_Reader1_0_0.vhd:70]
INFO: [Synth 8-3491] module 'exam_design_ROM_Reader1_0_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_1/synth/exam_design_ROM_Reader1_0_1.vhd:59' bound to instance 'ROM_Reader1_1' of component 'exam_design_ROM_Reader1_0_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:171]
INFO: [Synth 8-638] synthesizing module 'exam_design_ROM_Reader1_0_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_1/synth/exam_design_ROM_Reader1_0_1.vhd:70]
	Parameter data_width bound to: 4 - type: integer 
	Parameter address_bits bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ROM_Reader1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/rom_reader1_v1_0/edia/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new/ROM_reader_top.vhd:6' bound to instance 'U0' of component 'ROM_Reader1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_1/synth/exam_design_ROM_Reader1_0_1.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'exam_design_ROM_Reader1_0_1' (6#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_ROM_Reader1_0_1/synth/exam_design_ROM_Reader1_0_1.vhd:70]
INFO: [Synth 8-3491] module 'exam_design_blk_mem_gen_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_0_0/synth/exam_design_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'exam_design_blk_mem_gen_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:180]
INFO: [Synth 8-638] synthesizing module 'exam_design_blk_mem_gen_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_0_0/synth/exam_design_blk_mem_gen_0_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'U0' of component 'blk_mem_gen_v8_3_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_0_0/synth/exam_design_blk_mem_gen_0_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_top' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_input_block' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_input_block' (7#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_generic_cstr' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_width' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_wrapper_init' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:96243]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:102011]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000010000000000000001000000000000000000000000000000010000000100000000000000010000000000000000000000010000000100000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:102054]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_wrapper_init' (8#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:96243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_width' (9#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_generic_cstr' (10#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_output_block' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_output_block' (11#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_top' (12#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (13#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (14#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'exam_design_blk_mem_gen_0_0' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_0_0/synth/exam_design_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-3491] module 'exam_design_blk_mem_gen_1_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_1_0/synth/exam_design_blk_mem_gen_1_0.vhd:59' bound to instance 'blk_mem_gen_1' of component 'exam_design_blk_mem_gen_1_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:186]
INFO: [Synth 8-638] synthesizing module 'exam_design_blk_mem_gen_1_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_1_0/synth/exam_design_blk_mem_gen_1_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'U0' of component 'blk_mem_gen_v8_3_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_1_0/synth/exam_design_blk_mem_gen_1_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_top__parameterized0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_generic_cstr__parameterized0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_width__parameterized0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_wrapper_init__parameterized0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:96243]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exam_design_blk_mem_gen_1_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:102011]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000010000000100000001000000010000000000000000000000010000000100000000000000010000000100000001 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:102054]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_wrapper_init__parameterized0' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:96243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_prim_width__parameterized0' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_generic_cstr__parameterized0' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_blk_mem_gen_top__parameterized0' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized1' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'exam_design_blk_mem_gen_1_0' (16#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_blk_mem_gen_1_0/synth/exam_design_blk_mem_gen_1_0.vhd:67]
INFO: [Synth 8-3491] module 'exam_design_iterative_sorter_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_0/synth/exam_design_iterative_sorter_0_0.vhd:56' bound to instance 'iterative_sorter_0' of component 'exam_design_iterative_sorter_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:192]
INFO: [Synth 8-638] synthesizing module 'exam_design_iterative_sorter_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_0/synth/exam_design_iterative_sorter_0_0.vhd:66]
	Parameter how_many_words bound to: 4 - type: integer 
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'iterative_sorter' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/iterative_sorter_v1_0/iterative_sorter.vhd:7' bound to instance 'U0' of component 'iterative_sorter' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_0/synth/exam_design_iterative_sorter_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'iterative_sorter' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/iterative_sorter_v1_0/iterative_sorter.vhd:17]
	Parameter how_many_words bound to: 4 - type: integer 
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/iterative_sorter_v1_0/iterative_sorter.vhd:48]
WARNING: [Synth 8-614] signal 'N_MyAr' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/iterative_sorter_v1_0/iterative_sorter.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'iterative_sorter' (17#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/iterative_sorter_v1_0/iterative_sorter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'exam_design_iterative_sorter_0_0' (18#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_0/synth/exam_design_iterative_sorter_0_0.vhd:66]
INFO: [Synth 8-3491] module 'exam_design_iterative_sorter_0_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_1/synth/exam_design_iterative_sorter_0_1.vhd:56' bound to instance 'iterative_sorter_1' of component 'exam_design_iterative_sorter_0_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:200]
INFO: [Synth 8-638] synthesizing module 'exam_design_iterative_sorter_0_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_1/synth/exam_design_iterative_sorter_0_1.vhd:66]
	Parameter how_many_words bound to: 4 - type: integer 
	Parameter word_length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'iterative_sorter' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/iterative_sorter_v1_0/iterative_sorter.vhd:7' bound to instance 'U0' of component 'iterative_sorter' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_1/synth/exam_design_iterative_sorter_0_1.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'exam_design_iterative_sorter_0_1' (19#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_iterative_sorter_0_1/synth/exam_design_iterative_sorter_0_1.vhd:66]
INFO: [Synth 8-3491] module 'exam_design_mux2p_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_mux2p_0_0/synth/exam_design_mux2p_0_0.vhd:56' bound to instance 'mux2p_0' of component 'exam_design_mux2p_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:208]
INFO: [Synth 8-638] synthesizing module 'exam_design_mux2p_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_mux2p_0_0/synth/exam_design_mux2p_0_0.vhd:65]
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mux' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/mux2p_v1_0/mux.vhd:7' bound to instance 'U0' of component 'mux' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_mux2p_0_0/synth/exam_design_mux2p_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mux' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/mux2p_v1_0/mux.vhd:15]
	Parameter data_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'port0' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/mux2p_v1_0/mux.vhd:19]
WARNING: [Synth 8-614] signal 'port1' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/mux2p_v1_0/mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mux' (20#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/mux2p_v1_0/mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'exam_design_mux2p_0_0' (21#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_mux2p_0_0/synth/exam_design_mux2p_0_0.vhd:65]
INFO: [Synth 8-3491] module 'exam_design_smart_mux_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/synth/exam_design_smart_mux_0_0.vhd:56' bound to instance 'smart_mux_0' of component 'exam_design_smart_mux_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:215]
INFO: [Synth 8-638] synthesizing module 'exam_design_smart_mux_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/synth/exam_design_smart_mux_0_0.vhd:64]
	Parameter data_width bound to: 4 - type: integer 
	Parameter addres_bits bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'smart_mux' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/smart_mux_v1_0/sources_1/new/smart_mux.vhd:6' bound to instance 'U0' of component 'smart_mux' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/synth/exam_design_smart_mux_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'smart_mux' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/smart_mux_v1_0/sources_1/new/smart_mux.vhd:14]
	Parameter data_width bound to: 4 - type: integer 
	Parameter addres_bits bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'smart_mux' (22#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/user.org/smart_mux_v1_0/sources_1/new/smart_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'exam_design_smart_mux_0_0' (23#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/synth/exam_design_smart_mux_0_0.vhd:64]
INFO: [Synth 8-3491] module 'exam_design_xlslice_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_0/synth/exam_design_xlslice_0_0.vhd:59' bound to instance 'xlslice_0' of component 'exam_design_xlslice_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:221]
INFO: [Synth 8-638] synthesizing module 'exam_design_xlslice_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_0/synth/exam_design_xlslice_0_0.vhd:66]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_0/synth/exam_design_xlslice_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice' (24#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'exam_design_xlslice_0_0' (25#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_0/synth/exam_design_xlslice_0_0.vhd:66]
INFO: [Synth 8-3491] module 'exam_design_xlslice_0_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_1/synth/exam_design_xlslice_0_1.vhd:59' bound to instance 'xlslice_1' of component 'exam_design_xlslice_0_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:226]
INFO: [Synth 8-638] synthesizing module 'exam_design_xlslice_0_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_1/synth/exam_design_xlslice_0_1.vhd:66]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_1/synth/exam_design_xlslice_0_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (25#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'exam_design_xlslice_0_1' (26#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_xlslice_0_1/synth/exam_design_xlslice_0_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'exam_design' (27#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'exam_design_wrapper' (28#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/hdl/exam_design_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1270.055 ; gain = 425.902 ; free physical = 4657 ; free virtual = 6962
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[35] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[34] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[33] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[32] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[31] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[30] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[29] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[28] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[26] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[25] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[24] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[23] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[22] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[21] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[20] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[19] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[17] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[16] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[15] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[14] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[13] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[12] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[11] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[10] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[8] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[7] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[6] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[5] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[4] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[3] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[2] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[1] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[35] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[34] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[33] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[32] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[31] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[30] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[29] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[28] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[26] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[25] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[24] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[23] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[22] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[21] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[20] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[19] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[17] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[16] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[15] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[14] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[13] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[12] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[11] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[10] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[8] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[7] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[6] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[5] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[4] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[3] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[2] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[1] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[35] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[34] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[33] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[32] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[31] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[30] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[29] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[28] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[26] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[25] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[24] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[23] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[22] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[21] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[20] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[19] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[17] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[16] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[15] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[14] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[13] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[12] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[11] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[10] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[8] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[7] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[6] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[5] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[4] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[3] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[2] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[1] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[35] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[34] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[33] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[32] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1270.055 ; gain = 425.902 ; free physical = 4657 ; free virtual = 6962
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc] for cell 'exam_design_i/smart_mux_0/U0'
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:10]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports clk]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/sources_1/bd/exam_design/ip/exam_design_smart_mux_0_0/constrs_1/imports/xdc/Nexys4_Master.xdc] for cell 'exam_design_i/smart_mux_0/U0'
Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exam_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exam_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exam_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exam_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1312.234 ; gain = 0.000 ; free physical = 4652 ; free virtual = 6957
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25702 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:03 ; elapsed = 00:03:09 . Memory (MB): peak = 1312.238 ; gain = 468.086 ; free physical = 4651 ; free virtual = 6956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:03 ; elapsed = 00:03:09 . Memory (MB): peak = 1312.238 ; gain = 468.086 ; free physical = 4651 ; free virtual = 6956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for exam_design_i/smart_mux_0/U0. (constraint file  {/media/psf/Home/Development/ect_ua/UserRepository/Exames/P1 13 Abril 2015/project/project.runs/synth_1/dont_touch.xdc}, line 47).
Applied set_property DONT_TOUCH = true for exam_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/EightDisplayControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/ROM_Reader1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/ROM_Reader1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/iterative_sorter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/iterative_sorter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/mux2p_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/smart_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exam_design_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:09 . Memory (MB): peak = 1312.238 ; gain = 468.086 ; free physical = 4651 ; free virtual = 6956
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_in_N" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_N" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_cycle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:09 . Memory (MB): peak = 1320.246 ; gain = 476.094 ; free physical = 4639 ; free virtual = 6944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 24    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module ROM_Reader1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module iterative_sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module smart_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1320.250 ; gain = 476.098 ; free physical = 4639 ; free virtual = 6944
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1320.250 ; gain = 476.098 ; free physical = 4641 ; free virtual = 6946
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:04 ; elapsed = 00:03:10 . Memory (MB): peak = 1320.250 ; gain = 476.098 ; free physical = 4641 ; free virtual = 6946

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4623 ; free virtual = 6928
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4623 ; free virtual = 6928

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4620 ; free virtual = 6925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4620 ; free virtual = 6925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/C_S_reg[1] ) is unused and will be removed from module exam_design_ROM_Reader1_0_0.
INFO: [Synth 8-3332] Sequential element (\B[2] ) is unused and will be removed from module exam_design_ROM_Reader1_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/C_S_reg[1] ) is unused and will be removed from module exam_design_ROM_Reader1_0_1.
INFO: [Synth 8-3332] Sequential element (\B[2] ) is unused and will be removed from module exam_design_ROM_Reader1_0_1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:15 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:03:20 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     5|
|3     |LUT1       |    21|
|4     |LUT2       |     6|
|5     |LUT3       |    34|
|6     |LUT4       |    21|
|7     |LUT5       |    28|
|8     |LUT6       |   104|
|9     |MUXF7      |     4|
|10    |RAMB18E1   |     1|
|11    |RAMB18E1_1 |     1|
|12    |FDRE       |   103|
|13    |IBUF       |     5|
|14    |OBUF       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                  |Module                                                           |Cells |
+------+------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                       |                                                                 |   349|
|2     |  exam_design_i                           |exam_design                                                      |   328|
|3     |    EightDisplayControl_0                 |exam_design_EightDisplayControl_0_0                              |    66|
|4     |      U0                                  |EightDisplayControl                                              |    66|
|5     |    ROM_Reader1_0                         |exam_design_ROM_Reader1_0_0                                      |    47|
|6     |      U0                                  |ROM_Reader1_1                                                    |    44|
|7     |    ROM_Reader1_1                         |exam_design_ROM_Reader1_0_1                                      |    47|
|8     |      U0                                  |ROM_Reader1                                                      |    44|
|9     |    blk_mem_gen_0                         |exam_design_blk_mem_gen_0_0                                      |     1|
|10    |      U0                                  |blk_mem_gen_v8_3_1                                               |     1|
|11    |        inst_blk_mem_gen                  |blk_mem_gen_v8_3_1_synth                                         |     1|
|12    |          \gnativebmg.native_blk_mem_gen  |blk_mem_gen_v8_3_1_blk_mem_gen_top                               |     1|
|13    |            \valid.cstr                   |blk_mem_gen_v8_3_1_blk_mem_gen_generic_cstr                      |     1|
|14    |              \ramloop[0].ram.r           |blk_mem_gen_v8_3_1_blk_mem_gen_prim_width                        |     1|
|15    |                \prim_init.ram            |blk_mem_gen_v8_3_1_blk_mem_gen_prim_wrapper_init                 |     1|
|16    |    blk_mem_gen_1                         |exam_design_blk_mem_gen_1_0                                      |     1|
|17    |      U0                                  |blk_mem_gen_v8_3_1__parameterized1                               |     1|
|18    |        inst_blk_mem_gen                  |blk_mem_gen_v8_3_1_synth__parameterized0                         |     1|
|19    |          \gnativebmg.native_blk_mem_gen  |blk_mem_gen_v8_3_1_blk_mem_gen_top__parameterized0               |     1|
|20    |            \valid.cstr                   |blk_mem_gen_v8_3_1_blk_mem_gen_generic_cstr__parameterized0      |     1|
|21    |              \ramloop[0].ram.r           |blk_mem_gen_v8_3_1_blk_mem_gen_prim_width__parameterized0        |     1|
|22    |                \prim_init.ram            |blk_mem_gen_v8_3_1_blk_mem_gen_prim_wrapper_init__parameterized0 |     1|
|23    |    iterative_sorter_0                    |exam_design_iterative_sorter_0_0                                 |    73|
|24    |      U0                                  |iterative_sorter_0                                               |    73|
|25    |    iterative_sorter_1                    |exam_design_iterative_sorter_0_1                                 |    73|
|26    |      U0                                  |iterative_sorter                                                 |    73|
|27    |    mux2p_0                               |exam_design_mux2p_0_0                                            |    16|
|28    |      U0                                  |mux                                                              |    16|
|29    |    smart_mux_0                           |exam_design_smart_mux_0_0                                        |     4|
|30    |      U0                                  |smart_mux                                                        |     4|
|31    |    xlslice_0                             |exam_design_xlslice_0_0                                          |     0|
|32    |    xlslice_1                             |exam_design_xlslice_0_1                                          |     0|
+------+------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:08 ; elapsed = 00:03:11 . Memory (MB): peak = 1336.266 ; gain = 325.949 ; free physical = 4621 ; free virtual = 6926
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 1336.266 ; gain = 492.113 ; free physical = 4621 ; free virtual = 6926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 4 inverter(s) to 46 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 130 Warnings, 86 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 1336.266 ; gain = 406.645 ; free physical = 4622 ; free virtual = 6927
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1368.277 ; gain = 0.000 ; free physical = 4620 ; free virtual = 6925
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 23:10:57 2016...
