#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002575e450e10 .scope module, "tb_signal_generator" "tb_signal_generator" 2 3964;
 .timescale -9 -12;
P_000002575e3f97b0 .param/l "PERIOD" 0 2 3967, +C4<00000000000000000000000000001010>;
v000002575e4135c0_0 .var "clk", 0 0;
v000002575e413660_0 .var "rst_n", 0 0;
v000002575e413700_0 .net "wave", 4 0, v000002575e413480_0;  1 drivers
v000002575e3fb830_0 .var "wave_choise", 1 0;
S_000002575e3fb410 .scope module, "u_signal_generator" "signal_generator" 2 3991, 2 3914 0, S_000002575e450e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "wave_choise";
    .port_info 3 /OUTPUT 5 "wave";
v000002575e4139c0_0 .net "clk", 0 0, v000002575e4135c0_0;  1 drivers
v000002575e413be0_0 .var "cnt", 4 0;
v000002575e413340_0 .var "flag", 0 0;
v000002575e4133e0_0 .net "rst_n", 0 0, v000002575e413660_0;  1 drivers
v000002575e413480_0 .var "wave", 4 0;
v000002575e413520_0 .net "wave_choise", 1 0, v000002575e3fb830_0;  1 drivers
E_000002575e3f9270/0 .event negedge, v000002575e4133e0_0;
E_000002575e3f9270/1 .event posedge, v000002575e4139c0_0;
E_000002575e3f9270 .event/or E_000002575e3f9270/0, E_000002575e3f9270/1;
    .scope S_000002575e3fb410;
T_0 ;
    %wait E_000002575e3f9270;
    %load/vec4 v000002575e4133e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002575e413480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002575e413520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002575e413480_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000002575e413be0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.9, 5;
    %load/vec4 v000002575e413be0_0;
    %pad/u 32;
    %pushi/vec4 19, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 20, 0, 6;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %pad/s 5;
    %assign/vec4 v000002575e413480_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000002575e413480_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %load/vec4 v000002575e413480_0;
    %addi 1, 0, 5;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v000002575e413480_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000002575e413340_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %load/vec4 v000002575e413480_0;
    %addi 1, 0, 5;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v000002575e413480_0;
    %subi 1, 0, 5;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v000002575e413480_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002575e3fb410;
T_1 ;
    %wait E_000002575e3f9270;
    %load/vec4 v000002575e4133e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002575e413be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002575e413340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002575e413520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000002575e413be0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_1.4, 9;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_1.5, 9;
T_1.4 ; End of true expr.
    %load/vec4 v000002575e413be0_0;
    %addi 1, 0, 5;
    %jmp/0 T_1.5, 9;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v000002575e413be0_0, 0;
    %load/vec4 v000002575e413520_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000002575e413480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.10, 4;
    %load/vec4 v000002575e413340_0;
    %nor/r;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002575e413340_0, 0;
T_1.8 ;
    %load/vec4 v000002575e413480_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.13, 4;
    %load/vec4 v000002575e413340_0;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002575e413340_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002575e413340_0, 0;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002575e450e10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575e4135c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002575e413660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002575e3fb830_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_000002575e450e10;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000002575e4135c0_0;
    %inv;
    %store/vec4 v000002575e4135c0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002575e450e10;
T_4 ;
    %vpi_call 2 3986 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 3987 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002575e413660_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002575e450e10;
T_5 ;
    %delay 20000, 0;
    %delay 520000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002575e3fb830_0, 0, 2;
    %delay 520000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002575e3fb830_0, 0, 2;
    %delay 520000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002575e3fb830_0, 0, 2;
    %delay 520000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002575e3fb830_0, 0, 2;
    %delay 520000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002575e3fb830_0, 0, 2;
    %delay 520000, 0;
    %vpi_call 2 4008 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_HDLbits.v";
