Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 15:24:45 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.470        0.000                      0                   18        0.324        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.470        0.000                      0                   18        0.324        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 2.067ns (58.509%)  route 1.466ns (41.491%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.585     6.244    U_fnd_controller/U_Clk_Divider/r_counter[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.900 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.900    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.137    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.471 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.871     8.342    U_fnd_controller/U_Clk_Divider/data0[14]
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.331     8.673 r  U_fnd_controller/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.673    U_fnd_controller/U_Clk_Divider/r_counter_0[14]
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    U_fnd_controller/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.923ns (56.727%)  route 1.467ns (43.273%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.585     6.244    U_fnd_controller/U_Clk_Divider/r_counter[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.900 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.900    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.137    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.359 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.873     8.231    U_fnd_controller/U_Clk_Divider/data0[13]
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.299     8.530 r  U_fnd_controller/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.530    U_fnd_controller/U_Clk_Divider/r_counter_0[13]
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.077    15.144    U_fnd_controller/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.766ns (23.404%)  route 2.507ns (76.596%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.078    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3/O
                         net (fo=17, routed)          1.088     8.289    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3_n_0
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.413 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.413    U_fnd_controller/U_Clk_Divider/r_counter_0[16]
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.079    15.146    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.809ns (56.484%)  route 1.394ns (43.516%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.585     6.244    U_fnd_controller/U_Clk_Divider/r_counter[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.900 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.900    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.236 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.808     8.044    U_fnd_controller/U_Clk_Divider/data0[9]
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.299     8.343 r  U_fnd_controller/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.343    U_fnd_controller/U_Clk_Divider/r_counter_0[9]
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    U_fnd_controller/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.766ns (24.795%)  route 2.323ns (75.205%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.078    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.904     8.106    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.230 r  U_fnd_controller/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.230    U_fnd_controller/U_Clk_Divider/r_counter_0[6]
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.029    15.099    U_fnd_controller/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.766ns (24.803%)  route 2.322ns (75.197%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.078    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.903     8.105    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.124     8.229 r  U_fnd_controller/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.229    U_fnd_controller/U_Clk_Divider/r_counter_0[8]
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.031    15.101    U_fnd_controller/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.907ns (60.569%)  route 1.241ns (39.431%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.585     6.244    U_fnd_controller/U_Clk_Divider/r_counter[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.900 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.900    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.327 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.656     7.983    U_fnd_controller/U_Clk_Divider/data0[12]
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.306     8.289 r  U_fnd_controller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.289    U_fnd_controller/U_Clk_Divider/r_counter_0[12]
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.081    15.162    U_fnd_controller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.715ns (55.077%)  route 1.399ns (44.923%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.585     6.244    U_fnd_controller/U_Clk_Divider/r_counter[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.900 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.900    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.139 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.814     7.952    U_fnd_controller/U_Clk_Divider/data0[7]
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.302     8.254 r  U_fnd_controller/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.254    U_fnd_controller/U_Clk_Divider/r_counter_0[7]
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.079    15.184    U_fnd_controller/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.766ns (24.831%)  route 2.319ns (75.169%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           1.419     7.078    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.202 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.900     8.101    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I1_O)        0.124     8.225 r  U_fnd_controller/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.225    U_fnd_controller/U_Clk_Divider/r_counter_0[10]
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.079    15.160    U_fnd_controller/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.943ns (63.507%)  route 1.116ns (36.493%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518     5.658 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.585     6.244    U_fnd_controller/U_Clk_Divider/r_counter[1]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.900 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.900    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.137    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.376 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.522     7.898    U_fnd_controller/U_Clk_Divider/data0[15]
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.302     8.200 r  U_fnd_controller/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.200    U_fnd_controller/U_Clk_Divider/r_counter_0[15]
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.081    15.148    U_fnd_controller/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (54.027%)  route 0.197ns (45.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.070     1.849    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.894 r  U_fnd_controller/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.894    U_fnd_controller/U_Clk_Divider/r_counter_0[9]
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     1.570    U_fnd_controller/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.079%)  route 0.281ns (54.921%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.155     1.934    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.979 r  U_fnd_controller/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.979    U_fnd_controller/U_Clk_Divider/r_counter_0[10]
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.121     1.618    U_fnd_controller/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.079%)  route 0.281ns (54.921%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.155     1.934    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.979 r  U_fnd_controller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.979    U_fnd_controller/U_Clk_Divider/r_counter_0[12]
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.121     1.618    U_fnd_controller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.254ns (45.209%)  route 0.308ns (54.791%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.156     1.785    U_fnd_controller/U_Clk_Divider/r_counter[2]
    SLICE_X60Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.152     1.982    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.045     2.027 r  U_fnd_controller/U_Clk_Divider/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.027    U_fnd_controller/U_Clk_Divider/r_counter_0[1]
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.586    U_fnd_controller/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.600%)  route 0.367ns (61.400%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.241     2.020    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.045     2.065 r  U_fnd_controller/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.065    U_fnd_controller/U_Clk_Divider/r_counter_0[11]
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.120     1.617    U_fnd_controller/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.234ns (40.055%)  route 0.350ns (59.945%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.224     2.002    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.048     2.050 r  U_fnd_controller/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.050    U_fnd_controller/U_Clk_Divider/r_counter_0[14]
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.107     1.585    U_fnd_controller/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.745%)  route 0.350ns (60.255%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 f  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.224     2.002    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.045     2.047 r  U_fnd_controller/U_Clk_Divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     2.047    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_clk_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.091     1.569    U_fnd_controller/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.381ns (62.538%)  route 0.228ns (37.462%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.116     1.745    U_fnd_controller/U_Clk_Divider/r_counter[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.855 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/O[1]
                         net (fo=1, routed)           0.112     1.967    U_fnd_controller/U_Clk_Divider/data0[2]
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.107     2.074 r  U_fnd_controller/U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.074    U_fnd_controller/U_Clk_Divider/r_counter_0[2]
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.586    U_fnd_controller/U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.231ns (35.972%)  route 0.411ns (64.028%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.127     1.734    U_fnd_controller/U_Clk_Divider/r_counter[8]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.285     2.063    U_fnd_controller/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.108 r  U_fnd_controller/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.108    U_fnd_controller/U_Clk_Divider/r_counter_0[7]
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.619    U_fnd_controller/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.383ns (62.735%)  route 0.228ns (37.265%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.061     1.689    U_fnd_controller/U_Clk_Divider/r_counter[15]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.800 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.967    U_fnd_controller/U_Clk_Divider/data0[15]
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.108     2.075 r  U_fnd_controller/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.075    U_fnd_controller/U_Clk_Divider/r_counter_0[15]
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]_0
    SLICE_X60Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121     1.585    U_fnd_controller/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C



