# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Avalon_MM_Master_Arbiter/Development/Testbench/Avalon_MM_Master_Arbiter_tb.mpf
# Loading project Avalon_MM_Master_Arbiter_tb
# Compile of avma_avm_arbiter_pkg.vhd was successful.
# Compile of avma_avm_arbiter_ent.vhd was successful.
# Compile of avma_avalon_mm_master_arbiter_top.vhd was successful.
# Compile of avalon_master_0_stimuli.vhd was successful.
# Compile of avalon_master_1_stimuli.vhd was successful.
# Compile of avalon_master_2_stimuli.vhd was successful.
# Compile of avalon_master_3_stimuli.vhd was successful.
# Compile of avalon_master_4_stimuli.vhd was successful.
# Compile of avalon_master_5_stimuli.vhd was successful.
# Compile of avalon_master_6_stimuli.vhd was successful.
# Compile of avalon_master_7_stimuli.vhd was successful.
# Compile of avalon_slave_stimulli_pkg.vhd was successful.
# Compile of avalon_slave_stimulli_write.vhd was successful.
# Compile of avalon_slave_stimulli_read.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 17:41:07 on Nov 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avma_avm_arbiter_pkg(body)
# Loading work.avalon_slave_stimulli_pkg
# Loading ieee.math_real(body)
# Loading work.testbench_top(rtl)
# Loading work.avma_avalon_mm_master_arbiter_top(rtl)
# Loading work.avma_avm_arbiter_ent(rtl)
# Loading work.avalon_master_0_stimuli(rtl)
# ** Fatal: (vsim-3348) Port length (64) does not match actual length (256) for port "/testbench_top/avalon_master_0_stimuli_inst/avalon_mm_readdata_i".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/avalon_master_0_stimuli_inst File: D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Avalon_MM_Master_Arbiter/Development/Testbench/avalon_master_0_stimuli.vhd Line: 13
# FATAL ERROR while loading design
# Error loading design
# End time: 17:41:08 on Nov 03,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of avma_avm_arbiter_pkg.vhd was successful.
# Compile of avma_avm_arbiter_ent.vhd was successful.
# Compile of avma_avalon_mm_master_arbiter_top.vhd was successful.
# Compile of avalon_master_0_stimuli.vhd was successful.
# Compile of avalon_master_1_stimuli.vhd was successful.
# Compile of avalon_master_2_stimuli.vhd was successful.
# Compile of avalon_master_3_stimuli.vhd was successful.
# Compile of avalon_master_4_stimuli.vhd was successful.
# Compile of avalon_master_5_stimuli.vhd was successful.
# Compile of avalon_master_6_stimuli.vhd was successful.
# Compile of avalon_master_7_stimuli.vhd was successful.
# Compile of avalon_slave_stimulli_pkg.vhd was successful.
# Compile of avalon_slave_stimulli_write.vhd was successful.
# Compile of avalon_slave_stimulli_read.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 17:41:54 on Nov 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avma_avm_arbiter_pkg(body)
# Loading work.avalon_slave_stimulli_pkg
# Loading ieee.math_real(body)
# Loading work.testbench_top(rtl)
# Loading work.avma_avalon_mm_master_arbiter_top(rtl)
# Loading work.avma_avm_arbiter_ent(rtl)
# Loading work.avalon_master_0_stimuli(rtl)
# ** Fatal: (vsim-3348) Port length (28) does not match actual length (26) for port "/testbench_top/avalon_master_0_stimuli_inst/avalon_mm_address_o".
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/avalon_master_0_stimuli_inst File: D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Avalon_MM_Master_Arbiter/Development/Testbench/avalon_master_0_stimuli.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# End time: 17:41:55 on Nov 03,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of avma_avm_arbiter_pkg.vhd was successful.
# Compile of avma_avm_arbiter_ent.vhd was successful.
# Compile of avma_avalon_mm_master_arbiter_top.vhd was successful.
# Compile of avalon_master_0_stimuli.vhd was successful.
# Compile of avalon_master_1_stimuli.vhd was successful.
# Compile of avalon_master_2_stimuli.vhd was successful.
# Compile of avalon_master_3_stimuli.vhd was successful.
# Compile of avalon_master_4_stimuli.vhd was successful.
# Compile of avalon_master_5_stimuli.vhd was successful.
# Compile of avalon_master_6_stimuli.vhd was successful.
# Compile of avalon_master_7_stimuli.vhd was successful.
# Compile of avalon_slave_stimulli_pkg.vhd was successful.
# Compile of avalon_slave_stimulli_write.vhd was successful.
# Compile of avalon_slave_stimulli_read.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 15 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 17:42:19 on Nov 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.avma_avm_arbiter_pkg(body)
# Loading work.avalon_slave_stimulli_pkg
# Loading ieee.math_real(body)
# Loading work.testbench_top(rtl)
# Loading work.avma_avalon_mm_master_arbiter_top(rtl)
# Loading work.avma_avm_arbiter_ent(rtl)
# Loading work.avalon_master_0_stimuli(rtl)
# Loading work.avalon_master_1_stimuli(rtl)
# Loading work.avalon_master_2_stimuli(rtl)
# Loading work.avalon_master_3_stimuli(rtl)
# Loading work.avalon_master_4_stimuli(rtl)
# Loading work.avalon_master_5_stimuli(rtl)
# Loading work.avalon_master_6_stimuli(rtl)
# Loading work.avalon_master_7_stimuli(rtl)
# Loading work.avalon_slave_stimulli_read(rtl)
# Loading work.avalon_slave_stimulli_write(rtl)
restart
run
do D:/rfranca/Development/GitHub/SimuCam_Development_DLR2/FPGA_Developments/Avalon_MM_Master_Arbiter/Development/Testbench/wave.do
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_0_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 7
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_0_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 8
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_1_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 13
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_1_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 14
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_2_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 19
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_2_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 20
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_3_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 25
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_3_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 26
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_4_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 31
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_4_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 32
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_5_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 37
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_5_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 38
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_6_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 43
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_6_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 44
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_7_write_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 49
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avm_7_writedata_i'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 50
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avs_write_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 57
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avs_writedata_o'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 58
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_0_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 91
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_1_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 92
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_2_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 93
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_3_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 94
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_4_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 95
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_5_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 96
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_6_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 97
# ** Error: (vish-4014) No objects found matching '/testbench_top/avma_avalon_mm_master_arbiter_top_inst/avma_avm_arbiter_ent_inst/s_master_avm_7_wr_flag'.
# Executing ONERROR command at macro D:\rfranca\Development\GitHub\SimuCam_Development_DLR2\FPGA_Developments\Avalon_MM_Master_Arbiter\Development\Testbench\wave.do line 98
restart
run
# End time: 17:44:15 on Nov 03,2021, Elapsed time: 0:01:56
# Errors: 78, Warnings: 0
