Command: /home/users7/rk366163/526LSP24/Lab2/./simv -l Lab2.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP1_Full64; Runtime version U-2023.03-SP1_Full64;  Feb 12 16:07 2024
VCD+ Writer U-2023.03-SP1_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
                   0 a= 0 b= 0 ci= 0 s= 0 cout= 0,
                  10 a= 0 b= 0 ci= 1 s= 1 cout= 0,
                  20 a= 0 b= 1 ci= 0 s= 1 cout= 0,
                  30 a= 0 b= 1 ci= 1 s= 0 cout= 1,
                  40 a= 1 b= 0 ci= 0 s= 1 cout= 0,
                  50 a= 1 b= 0 ci= 1 s= 0 cout= 1,
                  60 a= 1 b= 1 ci= 0 s= 0 cout= 1,
                  70 a= 1 b= 1 ci= 1 s= 1 cout= 1,
$finish called from file "full_adder_tb.v", line 23.
$finish at simulation time                   80
           V C S   S i m u l a t i o n   R e p o r t 
Time: 80 ns
CPU Time:      0.190 seconds;       Data structure size:   0.0Mb
Mon Feb 12 16:07:42 2024
