EDA Netlist Writer report for fourBitAdder
Sun Sep  7 00:08:36 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sun Sep  7 00:08:36 2025 ;
; Revision Name             ; fourBitAdder                          ;
; Top-level Entity Name     ; fourBitAdder                          ;
; Family                    ; Cyclone V                             ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sun Sep  7 00:08:35 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off fourBitAdder -c fourBitAdder --vector_source="D:/Josue/Engenharia de Computacao/Quinto Periodo/PSD/fourBitAdder/Waveform.vwf" --testbench_file="D:/Josue/Engenharia de Computacao/Quinto Periodo/PSD/fourBitAdder/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (201005): Ignoring output pin "cout" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "s" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "s[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "s[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "s[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "s[0]" in vector source file when writing test bench files
Info (201000): Generated Verilog Test Bench File D:/Josue/Engenharia de Computacao/Quinto Periodo/PSD/fourBitAdder/simulation/qsim/Waveform.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4741 megabytes
    Info: Processing ended: Sun Sep  7 00:08:36 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


