# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CED_LAB4_2_4.srcs/sources_1/new/main.v" \
"../../../../CED_LAB4_2_4.srcs/sim_1/imports/new/main_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
