###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin2.ecn.purdue.edu)
#  Generated on:      Wed Apr 29 22:26:39 2015
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][1] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][1] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                 100.000
= Required Time                99.883
- Arrival Time                 20.047
= Slack Time                   79.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.836 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.322 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   80.935 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.644 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.707 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   81.903 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   81.979 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.783 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.314 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.448 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.160 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   85.925 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.422 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.096 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.798 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.729 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.435 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.205 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.689 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.368 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.790 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.007 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.154 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.498 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.760 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.600 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   93.918 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.184 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.497 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.684 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   94.837 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.101 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.503 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.751 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.254 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.044 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.591 |   97.426 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.881 |   97.716 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   97.905 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   97.988 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.510 | 
     | MINC0/SHA1/C0/add_397/U20                          | A v -> Y ^   | AOI21X1 | 0.279 | 0.251 |  18.925 |   98.761 | 
     | MINC0/SHA1/C0/add_397/U375                         | A ^ -> Y v   | XNOR2X1 | 0.387 | 0.384 |  19.309 |   99.145 | 
     | MINC0/SHA1/C0/U628                                 | A v -> Y ^   | NAND2X1 | 0.234 | 0.276 |  19.585 |   99.421 | 
     | MINC0/SHA1/C0/U655                                 | C ^ -> Y v   | OAI21X1 | 0.356 | 0.128 |  19.714 |   99.549 | 
     | MINC0/SHA1/C0/U2474                                | B v -> Y ^   | OAI22X1 | 0.440 | 0.197 |  19.911 |   99.746 | 
     | MINC0/SHA1/C0/U1341                                | A ^ -> Y v   | INVX1   | 0.158 | 0.136 |  20.047 |   99.882 | 
     | MINC0/SHA1/C0/\h_reg[4][1]                         | D v          | DFFSR   | 0.158 | 0.000 |  20.047 |   99.883 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.835 | 
     | MINC0/SHA1/C0/\h_reg[4][1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.835 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][1] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][1] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.191
+ Phase Shift                 100.000
= Required Time                99.809
- Arrival Time                 19.932
= Slack Time                   79.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.877 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.363 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   80.976 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.686 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.749 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   81.945 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.020 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.824 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.356 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.490 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.202 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   85.966 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.463 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.138 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   87.840 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   88.771 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.476 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.246 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.731 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.410 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.831 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.049 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.196 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.539 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.802 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.641 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.412 | 0.342 |  14.106 |   93.983 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.326 | 0.322 |  14.428 |   94.305 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.321 | 0.344 |  14.772 |   94.650 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.332 | 0.283 |  15.055 |   94.933 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.183 | 0.160 |  15.216 |   95.093 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.183 | 0.158 |  15.373 |   95.250 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.714 | 0.620 |  15.993 |   95.871 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y ^   | XNOR2X1 | 0.728 | 0.597 |  16.590 |   96.467 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.863 | 0.760 |  17.350 |   97.227 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B ^ -> Y v   | NOR2X1  | 0.384 | 0.487 |  17.838 |   97.715 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U48    | A v -> Y ^   | OAI21X1 | 0.213 | 0.185 |  18.023 |   97.900 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U46    | C ^ -> Y v   | AOI21X1 | 0.512 | 0.471 |  18.494 |   98.371 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U22    | B v -> Y ^   | OAI21X1 | 0.239 | 0.250 |  18.743 |   98.620 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U20    | C ^ -> Y v   | AOI21X1 | 0.304 | 0.294 |  19.037 |   98.914 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U312   | A v -> Y ^   | XNOR2X1 | 0.205 | 0.235 |  19.272 |   99.149 | 
     | MINC0/SHA1/C0/U1805                                | A ^ -> Y v   | NAND2X1 | 0.316 | 0.113 |  19.385 |   99.262 | 
     | MINC0/SHA1/C0/U600                                 | B v -> Y ^   | NAND2X1 | 0.244 | 0.262 |  19.646 |   99.523 | 
     | MINC0/SHA1/C0/U1806                                | D ^ -> Y v   | OAI22X1 | 0.433 | 0.117 |  19.764 |   99.641 | 
     | MINC0/SHA1/C0/U886                                 | A v -> Y ^   | INVX1   | 0.175 | 0.168 |  19.931 |   99.809 | 
     | MINC0/SHA1/C0/\h_reg[0][1]                         | D ^          | DFFSR   | 0.175 | 0.000 |  19.932 |   99.809 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.877 | 
     | MINC0/SHA1/C0/\h_reg[0][1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.877 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][2] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time                99.881
- Arrival Time                 19.972
= Slack Time                   79.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.909 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.395 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.008 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.717 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.780 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   81.976 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.052 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.856 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.387 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.521 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.233 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   85.998 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.495 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.169 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.871 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.802 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.508 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.278 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.762 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.441 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.863 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.080 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.227 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.571 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.833 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.673 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.412 | 0.342 |  14.106 |   94.015 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.326 | 0.322 |  14.428 |   94.337 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.321 | 0.344 |  14.773 |   94.681 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.332 | 0.283 |  15.056 |   94.964 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.183 | 0.160 |  15.216 |   95.124 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.183 | 0.158 |  15.373 |   95.282 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.714 | 0.620 |  15.994 |   95.902 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y v   | XNOR2X1 | 0.635 | 0.628 |  16.622 |   96.530 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.863 | 0.829 |  17.450 |   97.359 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B v -> Y ^   | NOR2X1  | 0.392 | 0.382 |  17.832 |   97.741 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U47    | A ^ -> Y v   | NOR2X1  | 0.303 | 0.338 |  18.171 |   98.079 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U45    | A v -> Y ^   | NAND2X1 | 0.391 | 0.367 |  18.538 |   98.446 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U33    | A ^ -> Y v   | NOR2X1  | 0.237 | 0.279 |  18.817 |   98.725 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U32    | B v -> Y ^   | AOI21X1 | 0.286 | 0.197 |  19.013 |   98.922 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U19    | A ^ -> Y v   | XOR2X1  | 0.155 | 0.228 |  19.241 |   99.150 | 
     | MINC0/SHA1/C0/U1815                                | A v -> Y ^   | NAND2X1 | 0.292 | 0.172 |  19.413 |   99.321 | 
     | MINC0/SHA1/C0/U781                                 | C ^ -> Y v   | OAI21X1 | 0.408 | 0.191 |  19.604 |   99.512 | 
     | MINC0/SHA1/C0/U1817                                | B v -> Y ^   | OAI22X1 | 0.459 | 0.225 |  19.829 |   99.737 | 
     | MINC0/SHA1/C0/U887                                 | A ^ -> Y v   | INVX1   | 0.166 | 0.143 |  19.972 |   99.881 | 
     | MINC0/SHA1/C0/\h_reg[0][2]                         | D v          | DFFSR   | 0.166 | 0.000 |  19.972 |   99.881 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.909 | 
     | MINC0/SHA1/C0/\h_reg[0][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.909 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][5] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][5] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time                99.881
- Arrival Time                 19.965
= Slack Time                   79.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.916 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.402 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.015 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.725 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.788 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   81.984 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.059 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.863 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.395 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.529 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.241 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.005 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.502 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.176 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   87.878 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   88.809 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.515 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.285 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.770 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.449 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.870 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.088 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.235 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.578 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.841 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.680 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   93.999 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.264 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.577 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.764 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   94.917 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.182 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.584 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.832 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.334 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.124 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.428 | 0.426 |  17.634 |   97.550 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.277 | 0.291 |  17.925 |   97.841 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.167 | 0.181 |  18.106 |   98.022 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.155 | 0.080 |  18.187 |   98.103 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.478 | 0.511 |  18.697 |   98.613 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U64    | A v -> Y ^   | AOI21X1 | 0.276 | 0.251 |  18.948 |   98.864 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U53    | A ^ -> Y v   | XOR2X1  | 0.251 | 0.290 |  19.238 |   99.154 | 
     | MINC0/SHA1/C0/U1844                                | A v -> Y ^   | NAND2X1 | 0.267 | 0.189 |  19.427 |   99.343 | 
     | MINC0/SHA1/C0/U590                                 | C ^ -> Y v   | OAI21X1 | 0.406 | 0.185 |  19.612 |   99.528 | 
     | MINC0/SHA1/C0/U1846                                | B v -> Y ^   | OAI22X1 | 0.444 | 0.210 |  19.822 |   99.738 | 
     | MINC0/SHA1/C0/U760                                 | A ^ -> Y v   | INVX1   | 0.164 | 0.143 |  19.965 |   99.881 | 
     | MINC0/SHA1/C0/\h_reg[0][5]                         | D v          | DFFSR   | 0.164 | 0.000 |  19.965 |   99.881 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.916 | 
     | MINC0/SHA1/C0/\h_reg[0][5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.916 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][0] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][0] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.190
+ Phase Shift                 100.000
= Required Time                99.810
- Arrival Time                 19.890
= Slack Time                   79.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.920 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.406 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.019 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.729 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.792 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   81.988 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.063 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.867 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.399 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.533 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.245 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.009 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.506 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.181 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   87.883 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   88.814 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.519 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.289 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.774 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.453 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.874 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.092 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.239 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.582 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.845 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.684 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U101 | A v -> Y ^   | OAI21X1 | 0.412 | 0.342 |  14.106 |   94.026 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U371 | A ^ -> Y ^   | XNOR2X1 | 0.326 | 0.322 |  14.428 |   94.348 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U79  | A ^ -> Y v   | NOR2X1  | 0.321 | 0.344 |  14.772 |   94.693 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U76  | A v -> Y ^   | OAI21X1 | 0.332 | 0.283 |  15.055 |   94.976 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U48  | B ^ -> Y v   | AOI21X1 | 0.183 | 0.160 |  15.216 |   95.136 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U46  | C v -> Y ^   | OAI21X1 | 0.183 | 0.158 |  15.373 |   95.293 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U44  | C ^ -> Y v   | AOI21X1 | 0.714 | 0.620 |  15.993 |   95.914 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U376 | A v -> Y ^   | XNOR2X1 | 0.728 | 0.597 |  16.590 |   96.510 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.863 | 0.760 |  17.350 |   97.270 | 
     | FC706_N1098                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U51    | B ^ -> Y v   | NOR2X1  | 0.384 | 0.487 |  17.838 |   97.758 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U48    | A v -> Y ^   | OAI21X1 | 0.213 | 0.185 |  18.023 |   97.943 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U46    | C ^ -> Y v   | AOI21X1 | 0.512 | 0.471 |  18.494 |   98.414 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U10    | B v -> Y ^   | OAI21X1 | 0.239 | 0.250 |  18.743 |   98.663 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U8     | C ^ -> Y v   | AOI21X1 | 0.265 | 0.236 |  18.979 |   98.899 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U372   | A v -> Y ^   | XNOR2X1 | 0.250 | 0.257 |  19.236 |   99.157 | 
     | MINC0/SHA1/C0/U591                                 | A ^ -> Y v   | NAND2X1 | 0.367 | 0.154 |  19.390 |   99.310 | 
     | MINC0/SHA1/C0/U537                                 | B v -> Y ^   | NAND2X1 | 0.193 | 0.225 |  19.615 |   99.535 | 
     | MINC0/SHA1/C0/U5065                                | B ^ -> Y v   | OAI22X1 | 0.437 | 0.112 |  19.727 |   99.647 | 
     | MINC0/SHA1/C0/U897                                 | A v -> Y ^   | INVX1   | 0.170 | 0.162 |  19.889 |   99.809 | 
     | MINC0/SHA1/C0/\h_reg[0][0]                         | D ^          | DFFSR   | 0.170 | 0.000 |  19.890 |   99.810 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.920 | 
     | MINC0/SHA1/C0/\h_reg[0][0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.920 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][6] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][6] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                 100.000
= Required Time                99.880
- Arrival Time                 19.904
= Slack Time                   79.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.976 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.462 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.075 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.785 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.848 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.044 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.119 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.923 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.455 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.589 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.301 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.065 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.562 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.237 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.939 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.870 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.575 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.345 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.830 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.509 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.930 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.148 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.295 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.638 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.901 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.740 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.059 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.324 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.637 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.824 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   94.977 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.242 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.644 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.892 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.394 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.184 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.428 | 0.426 |  17.635 |   97.611 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.277 | 0.291 |  17.925 |   97.901 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.167 | 0.181 |  18.106 |   98.082 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.155 | 0.080 |  18.187 |   98.163 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.478 | 0.511 |  18.697 |   98.673 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U76    | A v -> Y ^   | AOI21X1 | 0.277 | 0.249 |  18.947 |   98.923 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U63    | A ^ -> Y v   | XOR2X1  | 0.248 | 0.289 |  19.235 |   99.211 | 
     | MINC0/SHA1/C0/U1854                                | A v -> Y ^   | NAND2X1 | 0.251 | 0.176 |  19.411 |   99.387 | 
     | MINC0/SHA1/C0/U468                                 | B ^ -> Y v   | NAND2X1 | 0.233 | 0.177 |  19.587 |   99.563 | 
     | MINC0/SHA1/C0/U1855                                | B v -> Y ^   | OAI22X1 | 0.449 | 0.167 |  19.755 |   99.731 | 
     | MINC0/SHA1/C0/U894                                 | A ^ -> Y v   | INVX1   | 0.169 | 0.149 |  19.904 |   99.880 | 
     | MINC0/SHA1/C0/\h_reg[0][6]                         | D v          | DFFSR   | 0.169 | 0.000 |  19.904 |   99.880 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.976 | 
     | MINC0/SHA1/C0/\h_reg[0][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.976 | 
     +---------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][3] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][3] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time                99.811
- Arrival Time                 19.815
= Slack Time                   79.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   79.996 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.483 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.096 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.805 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.868 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.064 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.140 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.943 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.475 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.609 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.321 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.085 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.583 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.257 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.959 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.890 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.596 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.366 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.850 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.529 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.951 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.168 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.315 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.659 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.921 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.761 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.079 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.345 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.658 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.845 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   94.997 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.262 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.664 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.912 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.415 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.204 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.428 | 0.426 |  17.635 |   97.631 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.277 | 0.291 |  17.925 |   97.922 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.167 | 0.181 |  18.106 |   98.103 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.155 | 0.080 |  18.187 |   98.183 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.478 | 0.511 |  18.697 |   98.694 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U42    | A v -> Y ^   | AOI21X1 | 0.277 | 0.252 |  18.950 |   98.946 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U328   | A ^ -> Y ^   | XOR2X1  | 0.238 | 0.251 |  19.200 |   99.197 | 
     | MINC0/SHA1/C0/U1825                                | A ^ -> Y v   | NAND2X1 | 0.290 | 0.092 |  19.293 |   99.289 | 
     | MINC0/SHA1/C0/U269                                 | B v -> Y ^   | NAND2X1 | 0.258 | 0.251 |  19.544 |   99.540 | 
     | MINC0/SHA1/C0/U1826                                | D ^ -> Y v   | OAI22X1 | 0.431 | 0.116 |  19.659 |   99.656 | 
     | MINC0/SHA1/C0/U893                                 | A v -> Y ^   | INVX1   | 0.164 | 0.155 |  19.814 |   99.811 | 
     | MINC0/SHA1/C0/\h_reg[0][3]                         | D ^          | DFFSR   | 0.164 | 0.000 |  19.815 |   99.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -79.996 | 
     | MINC0/SHA1/C0/\h_reg[0][3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -79.996 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][4] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][4] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time                99.811
- Arrival Time                 19.807
= Slack Time                   80.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.004 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.490 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.103 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.813 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.876 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.072 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.147 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.951 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.483 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.617 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.329 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.093 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.590 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.265 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   87.967 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   88.898 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.603 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.373 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.858 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.537 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.958 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.176 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.323 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.666 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.929 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.769 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.087 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.353 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.665 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.852 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.005 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.270 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.672 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.920 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.422 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.212 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.428 | 0.426 |  17.634 |   97.639 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.277 | 0.291 |  17.925 |   97.929 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.167 | 0.181 |  18.106 |   98.110 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.155 | 0.080 |  18.187 |   98.191 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.478 | 0.511 |  18.697 |   98.701 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U54    | A v -> Y ^   | AOI21X1 | 0.275 | 0.249 |  18.947 |   98.951 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U368   | A ^ -> Y ^   | XNOR2X1 | 0.266 | 0.269 |  19.215 |   99.219 | 
     | MINC0/SHA1/C0/U1834                                | A ^ -> Y v   | NAND2X1 | 0.336 | 0.129 |  19.344 |   99.348 | 
     | MINC0/SHA1/C0/U386                                 | B v -> Y ^   | NAND2X1 | 0.168 | 0.200 |  19.544 |   99.548 | 
     | MINC0/SHA1/C0/U1835                                | D ^ -> Y v   | OAI22X1 | 0.431 | 0.110 |  19.654 |   99.658 | 
     | MINC0/SHA1/C0/U896                                 | A v -> Y ^   | INVX1   | 0.163 | 0.153 |  19.807 |   99.811 | 
     | MINC0/SHA1/C0/\h_reg[0][4]                         | D ^          | DFFSR   | 0.163 | 0.000 |  19.807 |   99.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.004 | 
     | MINC0/SHA1/C0/\h_reg[0][4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.004 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][4] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][4] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.188
+ Phase Shift                 100.000
= Required Time                99.812
- Arrival Time                 19.799
= Slack Time                   80.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.012 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.499 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.112 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.821 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.884 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.080 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.156 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.959 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.491 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.625 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.337 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.101 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.599 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.273 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.975 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.906 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.612 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.382 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.866 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.545 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.967 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.184 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.331 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.675 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.937 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.777 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.095 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.361 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.674 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.861 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.013 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.278 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.680 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.928 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.431 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.220 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.591 |   97.603 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.881 |   97.893 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.082 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.165 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.687 | 
     | MINC0/SHA1/C0/add_397/U54                          | A v -> Y ^   | AOI21X1 | 0.276 | 0.246 |  18.921 |   98.933 | 
     | MINC0/SHA1/C0/add_397/U312                         | A ^ -> Y ^   | XNOR2X1 | 0.155 | 0.196 |  19.117 |   99.129 | 
     | MINC0/SHA1/C0/U2497                                | A ^ -> Y v   | NAND2X1 | 0.353 | 0.136 |  19.253 |   99.265 | 
     | MINC0/SHA1/C0/U645                                 | B v -> Y ^   | NAND2X1 | 0.245 | 0.268 |  19.521 |   99.534 | 
     | MINC0/SHA1/C0/U2498                                | D ^ -> Y v   | OAI22X1 | 0.437 | 0.126 |  19.647 |   99.659 | 
     | MINC0/SHA1/C0/U1321                                | A v -> Y ^   | INVX1   | 0.162 | 0.152 |  19.799 |   99.811 | 
     | MINC0/SHA1/C0/\h_reg[4][4]                         | D ^          | DFFSR   | 0.162 | 0.000 |  19.799 |   99.812 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.012 | 
     | MINC0/SHA1/C0/\h_reg[4][4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.012 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][7] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][7] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time                99.881
- Arrival Time                 19.866
= Slack Time                   80.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.015 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.501 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.114 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.823 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.886 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.082 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.158 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.962 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.494 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.627 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.340 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.104 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.601 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.275 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   87.977 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   88.908 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.614 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.384 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.869 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.548 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.969 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.186 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.334 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.677 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.940 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.779 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.097 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.363 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.676 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.863 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.016 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.280 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.682 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.930 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.433 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.223 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U91    | B v -> Y ^   | NOR2X1  | 0.428 | 0.426 |  17.634 |   97.649 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U87    | B ^ -> Y v   | NOR2X1  | 0.277 | 0.291 |  17.925 |   97.940 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U85    | B v -> Y ^   | NAND2X1 | 0.167 | 0.181 |  18.106 |   98.121 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U84    | B ^ -> Y v   | OAI21X1 | 0.155 | 0.080 |  18.187 |   98.201 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/FE_OFC | A v -> Y v   | BUFX2   | 0.478 | 0.511 |  18.697 |   98.712 | 
     | 9679_n1                                            |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U327   | A v -> Y ^   | INVX2   | 0.184 | 0.190 |  18.888 |   98.902 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U329   | A ^ -> Y v   | XOR2X1  | 0.231 | 0.257 |  19.144 |   99.159 | 
     | MINC0/SHA1/C0/U1864                                | A v -> Y ^   | NAND2X1 | 0.257 | 0.175 |  19.319 |   99.334 | 
     | MINC0/SHA1/C0/U1865                                | C ^ -> Y v   | OAI21X1 | 0.411 | 0.189 |  19.508 |   99.522 | 
     | MINC0/SHA1/C0/U1866                                | B v -> Y ^   | OAI22X1 | 0.445 | 0.213 |  19.721 |   99.735 | 
     | MINC0/SHA1/C0/U844                                 | A ^ -> Y v   | INVX1   | 0.166 | 0.145 |  19.866 |   99.881 | 
     | MINC0/SHA1/C0/\h_reg[0][7]                         | D v          | DFFSR   | 0.166 | 0.000 |  19.866 |   99.881 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.015 | 
     | MINC0/SHA1/C0/\h_reg[0][7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.015 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][0] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][0] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time                99.813
- Arrival Time                 19.798
= Slack Time                   80.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.015 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.501 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.114 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.824 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.887 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.083 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.158 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.962 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.494 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.628 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.340 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.104 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.601 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.276 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.978 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.909 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.615 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.385 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.869 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.548 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.970 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.187 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.334 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.677 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.940 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.780 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.098 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.364 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.676 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.864 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.016 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.281 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.683 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.931 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.433 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.223 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.590 |   97.606 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.880 |   97.896 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.085 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.168 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.689 | 
     | MINC0/SHA1/C0/add_397/U8                           | A v -> Y ^   | AOI21X1 | 0.275 | 0.247 |  18.922 |   98.937 | 
     | MINC0/SHA1/C0/add_397/U370                         | A ^ -> Y ^   | XNOR2X1 | 0.220 | 0.240 |  19.161 |   99.176 | 
     | MINC0/SHA1/C0/U2465                                | A ^ -> Y v   | NAND2X1 | 0.304 | 0.100 |  19.261 |   99.276 | 
     | MINC0/SHA1/C0/U759                                 | B v -> Y ^   | NAND2X1 | 0.268 | 0.270 |  19.531 |   99.546 | 
     | MINC0/SHA1/C0/U2466                                | D ^ -> Y v   | OAI22X1 | 0.432 | 0.123 |  19.653 |   99.669 | 
     | MINC0/SHA1/C0/U1340                                | A v -> Y ^   | INVX1   | 0.156 | 0.144 |  19.797 |   99.813 | 
     | MINC0/SHA1/C0/\h_reg[4][0]                         | D ^          | DFFSR   | 0.156 | 0.000 |  19.798 |   99.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.015 | 
     | MINC0/SHA1/C0/\h_reg[4][0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.015 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][6] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][6] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                 100.000
= Required Time                99.883
- Arrival Time                 19.854
= Slack Time                   80.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.029 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.516 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.129 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.838 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.901 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.097 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.173 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.976 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.508 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.642 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.354 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.119 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.616 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.290 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   87.992 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.923 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.629 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.399 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.883 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.562 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.984 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.201 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.348 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.692 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.954 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.794 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.112 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.378 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.691 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.878 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.030 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.295 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.697 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.945 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.448 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.238 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.591 |   97.620 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.881 |   97.910 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.099 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.182 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.704 | 
     | MINC0/SHA1/C0/add_397/U76                          | A v -> Y ^   | AOI21X1 | 0.274 | 0.245 |  18.920 |   98.949 | 
     | MINC0/SHA1/C0/add_397/U63                          | A ^ -> Y v   | XOR2X1  | 0.163 | 0.230 |  19.150 |   99.180 | 
     | MINC0/SHA1/C0/U2515                                | A v -> Y ^   | NAND2X1 | 0.269 | 0.156 |  19.306 |   99.336 | 
     | MINC0/SHA1/C0/U644                                 | C ^ -> Y v   | OAI21X1 | 0.420 | 0.198 |  19.504 |   99.533 | 
     | MINC0/SHA1/C0/U2517                                | B v -> Y ^   | OAI22X1 | 0.442 | 0.215 |  19.719 |   99.748 | 
     | MINC0/SHA1/C0/U898                                 | A ^ -> Y v   | INVX1   | 0.157 | 0.135 |  19.853 |   99.883 | 
     | MINC0/SHA1/C0/\h_reg[4][6]                         | D v          | DFFSR   | 0.157 | 0.000 |  19.854 |   99.883 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.029 | 
     | MINC0/SHA1/C0/\h_reg[4][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.029 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][2] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][2] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.191
+ Phase Shift                 100.000
= Required Time                99.809
- Arrival Time                 19.766
= Slack Time                   80.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.042 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.529 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.142 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.851 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.914 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.110 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.186 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   82.989 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.521 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.655 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.367 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.131 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.629 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.303 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   88.005 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.936 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.642 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.412 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.896 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.575 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   91.997 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.214 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.361 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.705 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   92.967 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.807 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.125 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.391 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.704 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.891 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.043 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.308 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.710 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.958 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.461 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.250 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.590 |   97.633 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.881 |   97.923 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.112 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.195 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.717 | 
     | MINC0/SHA1/C0/add_397/U32                          | A v -> Y ^   | AOI21X1 | 0.280 | 0.252 |  18.926 |   98.968 | 
     | MINC0/SHA1/C0/add_397/U333                         | A ^ -> Y ^   | XNOR2X1 | 0.200 | 0.227 |  19.153 |   99.195 | 
     | MINC0/SHA1/C0/U2481                                | A ^ -> Y v   | NAND2X1 | 0.339 | 0.127 |  19.279 |   99.322 | 
     | MINC0/SHA1/C0/U378                                 | B v -> Y ^   | NAND2X1 | 0.181 | 0.204 |  19.484 |   99.526 | 
     | MINC0/SHA1/C0/U2482                                | D ^ -> Y v   | OAI22X1 | 0.429 | 0.111 |  19.595 |   99.638 | 
     | MINC0/SHA1/C0/U855                                 | A v -> Y ^   | INVX1   | 0.176 | 0.171 |  19.766 |   99.808 | 
     | MINC0/SHA1/C0/\h_reg[4][2]                         | D ^          | DFFSR   | 0.176 | 0.000 |  19.766 |   99.809 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.042 | 
     | MINC0/SHA1/C0/\h_reg[4][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.042 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][3] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time                99.881
- Arrival Time                 19.801
= Slack Time                   80.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.079 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.566 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.179 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.888 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.951 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.147 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.223 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.026 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.558 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.692 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.404 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.169 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.666 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.340 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   88.042 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.973 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.679 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.449 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.933 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.612 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.034 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.251 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.398 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.742 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.004 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.844 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.162 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.428 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.741 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.928 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.080 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.345 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.747 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   95.995 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.498 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.287 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.590 |   97.670 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.881 |   97.960 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.149 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.232 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.754 | 
     | MINC0/SHA1/C0/add_397/U42                          | A v -> Y ^   | AOI21X1 | 0.273 | 0.245 |  18.919 |   98.998 | 
     | MINC0/SHA1/C0/add_397/U367                         | A ^ -> Y v   | XNOR2X1 | 0.164 | 0.230 |  19.149 |   99.229 | 
     | MINC0/SHA1/C0/U2489                                | A v -> Y ^   | NAND2X1 | 0.303 | 0.180 |  19.330 |   99.409 | 
     | MINC0/SHA1/C0/U661                                 | C ^ -> Y v   | OAI21X1 | 0.353 | 0.128 |  19.457 |   99.537 | 
     | MINC0/SHA1/C0/U2490                                | B v -> Y ^   | OAI22X1 | 0.445 | 0.197 |  19.655 |   99.734 | 
     | MINC0/SHA1/C0/U1315                                | A ^ -> Y v   | INVX1   | 0.167 | 0.146 |  19.801 |   99.881 | 
     | MINC0/SHA1/C0/\h_reg[4][3]                         | D v          | DFFSR   | 0.167 | 0.000 |  19.801 |   99.881 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.079 | 
     | MINC0/SHA1/C0/\h_reg[4][3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.079 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][5] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][5] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                 100.000
= Required Time                99.882
- Arrival Time                 19.793
= Slack Time                   80.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.089 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.575 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.188 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   81.897 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   81.960 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.156 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.232 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.035 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.567 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.701 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.413 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.178 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.675 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.349 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   88.051 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   88.982 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.688 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.458 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   90.942 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.621 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.043 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.260 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.407 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.751 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.013 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.853 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.171 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.437 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.750 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   94.937 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.090 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.354 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.756 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   96.004 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.507 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.297 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.590 |   97.679 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.880 |   97.969 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.158 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.241 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.763 | 
     | MINC0/SHA1/C0/add_397/U64                          | A v -> Y ^   | AOI21X1 | 0.275 | 0.245 |  18.920 |   99.008 | 
     | MINC0/SHA1/C0/add_397/U331                         | A ^ -> Y v   | XNOR2X1 | 0.149 | 0.220 |  19.139 |   99.228 | 
     | MINC0/SHA1/C0/U2505                                | A v -> Y ^   | NAND2X1 | 0.311 | 0.180 |  19.319 |   99.408 | 
     | MINC0/SHA1/C0/U662                                 | C ^ -> Y v   | OAI21X1 | 0.358 | 0.135 |  19.454 |   99.542 | 
     | MINC0/SHA1/C0/U2506                                | B v -> Y ^   | OAI22X1 | 0.443 | 0.198 |  19.652 |   99.741 | 
     | MINC0/SHA1/C0/U784                                 | A ^ -> Y v   | INVX1   | 0.162 | 0.141 |  19.793 |   99.882 | 
     | MINC0/SHA1/C0/\h_reg[4][5]                         | D v          | DFFSR   | 0.162 | 0.000 |  19.793 |   99.882 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.089 | 
     | MINC0/SHA1/C0/\h_reg[4][5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.089 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][7] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][7] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time                99.881
- Arrival Time                 19.664
= Slack Time                   80.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.217 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   80.703 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.316 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.026 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.089 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.285 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.360 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.164 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   83.696 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   84.830 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.542 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.306 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   86.803 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   87.478 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   88.180 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   89.111 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   89.816 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.586 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.071 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   91.750 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.171 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.389 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.536 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   92.879 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.142 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   93.981 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.300 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.565 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   94.878 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   95.065 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.218 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.483 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   95.885 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U92  | A v -> Y ^   | OAI21X1 | 0.275 | 0.248 |  15.916 |   96.133 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U336 | A ^ -> Y v   | XNOR2X1 | 0.568 | 0.502 |  16.418 |   96.635 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.817 | 0.790 |  17.208 |   97.425 | 
     | FC712_N1094                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U91                          | B v -> Y ^   | NOR2X1  | 0.388 | 0.382 |  17.591 |   97.808 | 
     | MINC0/SHA1/C0/add_397/U87                          | B ^ -> Y v   | NOR2X1  | 0.287 | 0.290 |  17.881 |   98.098 | 
     | MINC0/SHA1/C0/add_397/U85                          | B v -> Y ^   | NAND2X1 | 0.174 | 0.189 |  18.070 |   98.287 | 
     | MINC0/SHA1/C0/add_397/U84                          | B ^ -> Y v   | OAI21X1 | 0.154 | 0.083 |  18.153 |   98.370 | 
     | MINC0/SHA1/C0/add_397/FE_OFC9678_n1                | A v -> Y v   | BUFX2   | 0.488 | 0.522 |  18.674 |   98.891 | 
     | MINC0/SHA1/C0/add_397/U75                          | A v -> Y v   | XNOR2X1 | 0.179 | 0.289 |  18.964 |   99.181 | 
     | MINC0/SHA1/C0/U2525                                | A v -> Y ^   | NAND2X1 | 0.260 | 0.156 |  19.120 |   99.337 | 
     | MINC0/SHA1/C0/U2526                                | C ^ -> Y v   | OAI21X1 | 0.409 | 0.185 |  19.305 |   99.522 | 
     | MINC0/SHA1/C0/U2527                                | B v -> Y ^   | OAI22X1 | 0.440 | 0.210 |  19.515 |   99.732 | 
     | MINC0/SHA1/C0/U712                                 | A ^ -> Y v   | INVX1   | 0.168 | 0.148 |  19.663 |   99.880 | 
     | MINC0/SHA1/C0/\h_reg[4][7]                         | D v          | DFFSR   | 0.168 | 0.000 |  19.664 |   99.881 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.217 | 
     | MINC0/SHA1/C0/\h_reg[4][7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.217 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][8] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][8] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 19.196
= Slack Time                   80.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.595 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.081 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.694 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.404 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.467 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.663 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.738 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.542 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.074 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.208 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.920 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.684 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.181 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.855 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   88.558 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   89.489 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.194 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   90.964 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.449 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.128 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.549 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.767 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.914 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.257 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.520 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   94.359 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.678 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   94.943 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   95.256 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   95.443 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.596 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.861 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   96.263 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.266 | 0.238 |  15.906 |   96.501 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.591 | 0.474 |  16.381 |   96.976 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.881 | 0.748 |  17.129 |   97.724 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U113   | B ^ -> Y v   | NOR2X1  | 0.416 | 0.530 |  17.658 |   98.253 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U110   | A v -> Y ^   | OAI21X1 | 0.277 | 0.244 |  17.902 |   98.497 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U397   | A ^ -> Y v   | INVX1   | 0.212 | 0.215 |  18.118 |   98.713 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U96    | A v -> Y ^   | OAI21X1 | 0.214 | 0.164 |  18.282 |   98.877 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U94    | C ^ -> Y v   | AOI21X1 | 0.280 | 0.225 |  18.507 |   99.102 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U83    | A v -> Y ^   | XOR2X1  | 0.358 | 0.329 |  18.836 |   99.431 | 
     | MINC0/SHA1/C0/U1875                                | A ^ -> Y v   | AOI22X1 | 0.368 | 0.176 |  19.012 |   99.607 | 
     | MINC0/SHA1/C0/U1876                                | C v -> Y ^   | OAI21X1 | 0.334 | 0.184 |  19.196 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][8]                         | D ^          | DFFSR   | 0.334 | 0.000 |  19.196 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.595 | 
     | MINC0/SHA1/C0/\h_reg[0][8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.595 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][9] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][9] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 19.138
= Slack Time                   80.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.653 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.139 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.752 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.462 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.524 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.721 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.796 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.600 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.132 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.266 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   85.978 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.742 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.239 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   87.913 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   88.615 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   89.546 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.252 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.022 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.507 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.186 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.607 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.825 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   92.972 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.315 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.578 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   94.417 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.736 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   95.001 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   95.314 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   95.501 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.654 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   95.918 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   96.321 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.266 | 0.238 |  15.906 |   96.559 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.591 | 0.474 |  16.381 |   97.033 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.881 | 0.748 |  17.129 |   97.781 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U113   | B ^ -> Y v   | NOR2X1  | 0.416 | 0.530 |  17.658 |   98.311 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U110   | A v -> Y ^   | OAI21X1 | 0.277 | 0.244 |  17.902 |   98.555 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U397   | A ^ -> Y v   | INVX1   | 0.212 | 0.215 |  18.118 |   98.770 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U346   | A v -> Y ^   | INVX1   | 0.130 | 0.132 |  18.249 |   98.902 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U104   | C ^ -> Y v   | AOI21X1 | 0.280 | 0.205 |  18.455 |   99.108 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U93    | A v -> Y ^   | XOR2X1  | 0.401 | 0.353 |  18.808 |   99.461 | 
     | MINC0/SHA1/C0/U1885                                | A ^ -> Y v   | AOI22X1 | 0.285 | 0.170 |  18.977 |   99.630 | 
     | MINC0/SHA1/C0/U1886                                | C v -> Y ^   | OAI21X1 | 0.333 | 0.161 |  19.138 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][9]                         | D ^          | DFFSR   | 0.333 | 0.000 |  19.138 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.653 | 
     | MINC0/SHA1/C0/\h_reg[0][9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.653 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][8] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][8] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 19.018
= Slack Time                   80.777
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.777 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.263 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.876 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.585 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.648 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.844 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.920 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.724 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.256 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.389 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.102 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.866 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.363 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.037 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   88.739 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   89.670 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.376 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.146 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.631 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.309 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.731 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.948 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.095 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.439 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.701 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   94.541 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.859 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   95.125 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   95.438 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   95.625 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.778 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   96.042 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   96.444 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.266 | 0.238 |  15.906 |   96.683 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.591 | 0.474 |  16.380 |   97.157 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.881 | 0.748 |  17.129 |   97.905 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U113                         | B ^ -> Y v   | NOR2X1  | 0.417 | 0.512 |  17.640 |   98.417 | 
     | MINC0/SHA1/C0/add_397/U110                         | A v -> Y ^   | OAI21X1 | 0.267 | 0.235 |  17.875 |   98.652 | 
     | MINC0/SHA1/C0/add_397/U400                         | A ^ -> Y v   | INVX1   | 0.200 | 0.203 |  18.079 |   98.856 | 
     | MINC0/SHA1/C0/add_397/U96                          | A v -> Y ^   | OAI21X1 | 0.210 | 0.158 |  18.237 |   99.014 | 
     | MINC0/SHA1/C0/add_397/U94                          | C ^ -> Y v   | AOI21X1 | 0.270 | 0.233 |  18.470 |   99.246 | 
     | MINC0/SHA1/C0/add_397/U83                          | A v -> Y ^   | XOR2X1  | 0.175 | 0.209 |  18.679 |   99.456 | 
     | MINC0/SHA1/C0/U2535                                | A ^ -> Y v   | AOI22X1 | 0.355 | 0.143 |  18.822 |   99.599 | 
     | MINC0/SHA1/C0/U2536                                | C v -> Y ^   | OAI21X1 | 0.259 | 0.195 |  19.017 |   99.794 | 
     | MINC0/SHA1/C0/\h_reg[4][8]                         | D ^          | DFFSR   | 0.259 | 0.000 |  19.018 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.777 | 
     | MINC0/SHA1/C0/\h_reg[4][8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.777 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][9] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][9] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 18.983
= Slack Time                   80.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   80.812 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.299 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.912 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.621 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.684 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.880 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.956 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.759 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.291 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.425 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.137 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.901 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.399 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.073 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   88.775 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   89.706 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.412 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.182 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.666 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.345 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.767 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.984 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.131 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.475 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.737 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   94.577 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U175 | A v -> Y ^   | OAI21X1 | 0.409 | 0.318 |  14.083 |   94.895 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U381 | A ^ -> Y ^   | XOR2X1  | 0.237 | 0.266 |  14.348 |   95.161 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U144 | B ^ -> Y v   | NOR2X1  | 0.350 | 0.313 |  14.661 |   95.474 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U140 | A v -> Y ^   | NOR2X1  | 0.234 | 0.187 |  14.848 |   95.661 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.164 | 0.153 |  15.001 |   95.813 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.324 | 0.265 |  15.266 |   96.078 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U330 | A ^ -> Y v   | INVX2   | 0.446 | 0.402 |  15.668 |   96.480 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U116 | A v -> Y ^   | OAI21X1 | 0.266 | 0.238 |  15.906 |   96.719 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U334 | A ^ -> Y ^   | XNOR2X1 | 0.591 | 0.474 |  16.380 |   97.193 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.881 | 0.748 |  17.129 |   97.941 | 
     | FC713_N1092                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U113                         | B ^ -> Y v   | NOR2X1  | 0.417 | 0.512 |  17.640 |   98.453 | 
     | MINC0/SHA1/C0/add_397/U110                         | A v -> Y ^   | OAI21X1 | 0.267 | 0.235 |  17.875 |   98.688 | 
     | MINC0/SHA1/C0/add_397/U400                         | A ^ -> Y v   | INVX1   | 0.200 | 0.203 |  18.079 |   98.891 | 
     | MINC0/SHA1/C0/add_397/U348                         | A v -> Y ^   | INVX1   | 0.136 | 0.138 |  18.217 |   99.029 | 
     | MINC0/SHA1/C0/add_397/U104                         | C ^ -> Y v   | AOI21X1 | 0.274 | 0.223 |  18.440 |   99.252 | 
     | MINC0/SHA1/C0/add_397/U93                          | A v -> Y ^   | XOR2X1  | 0.159 | 0.199 |  18.639 |   99.452 | 
     | MINC0/SHA1/C0/U2544                                | A ^ -> Y v   | AOI22X1 | 0.374 | 0.159 |  18.798 |   99.611 | 
     | MINC0/SHA1/C0/U2545                                | C v -> Y ^   | OAI21X1 | 0.246 | 0.184 |  18.983 |   99.795 | 
     | MINC0/SHA1/C0/\h_reg[4][9]                         | D ^          | DFFSR   | 0.246 | 0.000 |  18.983 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -80.812 | 
     | MINC0/SHA1/C0/\h_reg[4][9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.812 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][10] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][10] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                 100.000
= Required Time                99.790
- Arrival Time                 18.964
= Slack Time                   80.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |  -0.000 |   80.826 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.313 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   81.926 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.635 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.698 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   82.894 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   82.970 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.773 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.305 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.439 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.151 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   86.916 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.413 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.087 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   88.789 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   89.720 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.426 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.196 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.680 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.359 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.781 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   92.998 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.145 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.489 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   93.964 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.206 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   94.438 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.956 |   94.783 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   94.899 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.220 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U190 | A ^ -> Y v   | AOI21X1 | 0.343 | 0.259 |  14.652 |   95.478 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U452 | A v -> Y ^   | INVX2   | 0.306 | 0.303 |  14.954 |   95.781 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U169 | B ^ -> Y v   | AOI21X1 | 0.236 | 0.216 |  15.171 |   95.997 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U156 | A v -> Y v   | XOR2X1  | 0.468 | 0.426 |  15.597 |   96.424 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.789 | 0.774 |  16.371 |   97.198 | 
     | FC717_N1087                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U171   | A v -> Y ^   | NAND2X1 | 0.354 | 0.473 |  16.844 |   97.671 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U331   | A ^ -> Y v   | INVX1   | 0.179 | 0.175 |  17.019 |   97.846 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U155   | B v -> Y ^   | AOI21X1 | 0.205 | 0.174 |  17.194 |   98.020 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U127   | A ^ -> Y v   | OAI21X1 | 0.150 | 0.127 |  17.320 |   98.147 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U125   | C v -> Y ^   | AOI21X1 | 0.299 | 0.196 |  17.516 |   98.343 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U367   | A ^ -> Y v   | INVX1   | 0.569 | 0.510 |  18.026 |   98.852 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U116   | B v -> Y ^   | AOI21X1 | 0.264 | 0.221 |  18.247 |   99.073 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U103   | A ^ -> Y ^   | XOR2X1  | 0.330 | 0.308 |  18.555 |   99.382 | 
     | MINC0/SHA1/C0/U1895                                | A ^ -> Y v   | AOI22X1 | 0.396 | 0.200 |  18.755 |   99.581 | 
     | MINC0/SHA1/C0/U1896                                | C v -> Y ^   | OAI21X1 | 0.347 | 0.209 |  18.963 |   99.790 | 
     | MINC0/SHA1/C0/\h_reg[0][10]                        | D ^          | DFFSR   | 0.347 | 0.001 |  18.964 |   99.790 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -80.826 | 
     | MINC0/SHA1/C0/\h_reg[0][10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -80.826 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][10] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][10] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.206
+ Phase Shift                 100.000
= Required Time                99.794
- Arrival Time                 18.777
= Slack Time                   81.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |  -0.000 |   81.017 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.504 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.117 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.826 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   82.889 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.085 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.161 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   83.964 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.496 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.630 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.342 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.106 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.604 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.278 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   88.980 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   89.911 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.617 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.387 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.871 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.550 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   92.972 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.189 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.336 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.680 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   93.942 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   94.782 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U189 | A v -> Y ^   | OAI21X1 | 0.407 | 0.314 |  14.078 |   95.095 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.289 | 0.297 |  14.375 |   95.393 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U385 | A ^ -> Y v   | NOR2X1  | 0.386 | 0.388 |  14.763 |   95.781 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U149 | B v -> Y ^   | OAI21X1 | 0.212 | 0.217 |  14.980 |   95.997 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U147 | C ^ -> Y v   | AOI21X1 | 0.227 | 0.231 |  15.211 |   96.228 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U367 | A v -> Y v   | XOR2X1  | 0.496 | 0.445 |  15.656 |   96.673 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.825 | 0.785 |  16.441 |   97.458 | 
     | FC715_N1089                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U147                         | A v -> Y ^   | NAND2X1 | 0.362 | 0.494 |  16.935 |   97.952 | 
     | MINC0/SHA1/C0/add_397/U423                         | A ^ -> Y v   | INVX2   | 0.171 | 0.150 |  17.084 |   98.102 | 
     | MINC0/SHA1/C0/add_397/U129                         | B v -> Y ^   | AOI21X1 | 0.147 | 0.123 |  17.208 |   98.225 | 
     | MINC0/SHA1/C0/add_397/U127                         | C ^ -> Y v   | OAI21X1 | 0.169 | 0.128 |  17.335 |   98.353 | 
     | MINC0/SHA1/C0/add_397/U125                         | C v -> Y ^   | AOI21X1 | 0.288 | 0.194 |  17.530 |   98.547 | 
     | MINC0/SHA1/C0/add_397/U385                         | A ^ -> Y v   | INVX1   | 0.522 | 0.471 |  18.001 |   99.018 | 
     | MINC0/SHA1/C0/add_397/U116                         | B v -> Y ^   | AOI21X1 | 0.261 | 0.222 |  18.223 |   99.241 | 
     | MINC0/SHA1/C0/add_397/U103                         | A ^ -> Y ^   | XOR2X1  | 0.169 | 0.204 |  18.427 |   99.444 | 
     | MINC0/SHA1/C0/U2554                                | A ^ -> Y v   | AOI22X1 | 0.352 | 0.139 |  18.566 |   99.584 | 
     | MINC0/SHA1/C0/U2555                                | C v -> Y ^   | OAI21X1 | 0.270 | 0.209 |  18.776 |   99.793 | 
     | MINC0/SHA1/C0/\h_reg[4][10]                        | D ^          | DFFSR   | 0.270 | 0.001 |  18.777 |   99.794 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.017 | 
     | MINC0/SHA1/C0/\h_reg[4][10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.017 | 
     +----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][11] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][11] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 18.656
= Slack Time                   81.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |  -0.000 |   81.135 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.621 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.234 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.944 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.007 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.203 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.278 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.082 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.614 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.748 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.460 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.224 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.721 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.395 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   89.097 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   90.028 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.734 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.504 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   91.989 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.668 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.089 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.307 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.454 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.797 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.272 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.514 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   94.747 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.956 |   95.091 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.208 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.528 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U190 | A ^ -> Y v   | AOI21X1 | 0.343 | 0.259 |  14.652 |   95.787 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U452 | A v -> Y ^   | INVX2   | 0.306 | 0.303 |  14.954 |   96.089 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U169 | B ^ -> Y v   | AOI21X1 | 0.236 | 0.216 |  15.171 |   96.306 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U156 | A v -> Y v   | XOR2X1  | 0.468 | 0.426 |  15.597 |   96.732 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.789 | 0.774 |  16.371 |   97.506 | 
     | FC717_N1087                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U171   | A v -> Y ^   | NAND2X1 | 0.354 | 0.473 |  16.844 |   97.979 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U331   | A ^ -> Y v   | INVX1   | 0.179 | 0.175 |  17.019 |   98.154 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U155   | B v -> Y ^   | AOI21X1 | 0.205 | 0.174 |  17.194 |   98.329 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U127   | A ^ -> Y v   | OAI21X1 | 0.150 | 0.127 |  17.320 |   98.455 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U125   | C v -> Y ^   | AOI21X1 | 0.299 | 0.196 |  17.516 |   98.651 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U367   | A ^ -> Y v   | INVX1   | 0.569 | 0.510 |  18.026 |   99.161 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U115   | A v -> Y ^   | XNOR2X1 | 0.250 | 0.290 |  18.316 |   99.451 | 
     | MINC0/SHA1/C0/U1905                                | A ^ -> Y v   | AOI22X1 | 0.361 | 0.159 |  18.475 |   99.610 | 
     | MINC0/SHA1/C0/U1906                                | C v -> Y ^   | OAI21X1 | 0.334 | 0.181 |  18.656 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][11]                        | D ^          | DFFSR   | 0.334 | 0.000 |  18.656 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.135 | 
     | MINC0/SHA1/C0/\h_reg[0][11] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.135 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][14] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][14] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 18.609
= Slack Time                   81.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.183 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.669 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.282 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   82.991 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.054 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.250 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.326 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.130 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.662 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.795 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.508 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.272 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.769 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   88.443 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.145 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.076 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.782 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.552 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.037 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.715 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.137 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.354 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.501 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.845 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.320 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.562 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   94.795 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.139 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.255 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.576 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   95.868 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.085 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.462 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.150 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   97.646 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   97.833 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.153 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.384 | 0.319 |  17.290 |   98.472 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.538 | 0.502 |  17.792 |   98.974 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U163   | A v -> Y ^   | OAI21X1 | 0.294 | 0.252 |  18.044 |   99.227 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U148   | A ^ -> Y ^   | XNOR2X1 | 0.199 | 0.227 |  18.272 |   99.454 | 
     | MINC0/SHA1/C0/U1935                                | A ^ -> Y v   | AOI22X1 | 0.355 | 0.149 |  18.420 |   99.603 | 
     | MINC0/SHA1/C0/U1936                                | C v -> Y ^   | OAI21X1 | 0.330 | 0.188 |  18.608 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][14]                        | D ^          | DFFSR   | 0.330 | 0.000 |  18.609 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.183 | 
     | MINC0/SHA1/C0/\h_reg[0][14] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.183 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][13] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][13] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 18.595
= Slack Time                   81.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.196 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.682 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.295 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.005 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.068 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.264 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.339 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.143 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.675 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.809 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.521 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.285 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.782 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.457 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   89.159 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   90.090 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.796 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.566 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.050 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.729 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.151 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.368 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.515 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.858 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.333 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.575 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   94.808 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.956 |   95.153 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.269 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.589 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   95.881 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.902 |   96.099 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.475 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.164 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   97.659 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   97.846 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.167 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.384 | 0.319 |  17.290 |   98.486 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.538 | 0.502 |  17.792 |   98.988 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U149   | A v -> Y ^   | OAI21X1 | 0.298 | 0.255 |  18.047 |   99.243 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U136   | A ^ -> Y ^   | XNOR2X1 | 0.154 | 0.198 |  18.245 |   99.441 | 
     | MINC0/SHA1/C0/U1925                                | A ^ -> Y v   | AOI22X1 | 0.369 | 0.159 |  18.404 |   99.600 | 
     | MINC0/SHA1/C0/U1926                                | C v -> Y ^   | OAI21X1 | 0.329 | 0.191 |  18.595 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][13]                        | D ^          | DFFSR   | 0.329 | 0.000 |  18.595 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.196 | 
     | MINC0/SHA1/C0/\h_reg[0][13] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.196 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][12] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][12] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 18.593
= Slack Time                   81.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.198 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.685 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.298 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.007 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.070 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.266 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.342 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.145 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.677 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.811 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.523 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.287 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.785 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   88.459 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.161 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.092 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.798 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.568 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.052 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.731 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.153 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.370 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.517 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.861 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.336 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.577 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   94.810 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.155 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.271 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.592 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   95.883 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.101 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.477 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.166 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   97.661 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   97.848 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.169 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.384 | 0.319 |  17.290 |   98.488 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.538 | 0.502 |  17.792 |   98.990 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U137   | A v -> Y ^   | OAI21X1 | 0.296 | 0.254 |  18.046 |   99.244 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U123   | A ^ -> Y ^   | XNOR2X1 | 0.165 | 0.206 |  18.251 |   99.450 | 
     | MINC0/SHA1/C0/U1915                                | A ^ -> Y v   | AOI22X1 | 0.359 | 0.150 |  18.401 |   99.599 | 
     | MINC0/SHA1/C0/U1916                                | C v -> Y ^   | OAI21X1 | 0.332 | 0.191 |  18.592 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][12]                        | D ^          | DFFSR   | 0.332 | 0.000 |  18.593 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.198 | 
     | MINC0/SHA1/C0/\h_reg[0][12] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.198 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][11] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][11] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 18.565
= Slack Time                   81.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.230 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.716 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.329 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.039 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.102 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.298 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.373 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.177 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.709 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   85.843 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.555 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.319 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   87.816 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.491 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   89.193 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   90.124 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   90.830 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.600 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.084 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.763 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.185 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.402 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.549 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   93.892 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U195 | A ^ -> Y v   | AOI21X1 | 0.347 | 0.263 |  12.925 |   94.155 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.970 | 0.840 |  13.764 |   94.995 | 
     | FC739_n2                                           |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U189 | A v -> Y ^   | OAI21X1 | 0.407 | 0.314 |  14.078 |   95.308 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.289 | 0.297 |  14.375 |   95.606 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U385 | A ^ -> Y v   | NOR2X1  | 0.386 | 0.388 |  14.763 |   95.993 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U149 | B v -> Y ^   | OAI21X1 | 0.212 | 0.217 |  14.980 |   96.210 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U147 | C ^ -> Y v   | AOI21X1 | 0.227 | 0.231 |  15.211 |   96.441 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U367 | A v -> Y v   | XOR2X1  | 0.496 | 0.445 |  15.656 |   96.886 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.825 | 0.785 |  16.441 |   97.671 | 
     | FC715_N1089                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U147                         | A v -> Y ^   | NAND2X1 | 0.362 | 0.494 |  16.935 |   98.165 | 
     | MINC0/SHA1/C0/add_397/U423                         | A ^ -> Y v   | INVX2   | 0.171 | 0.150 |  17.084 |   98.314 | 
     | MINC0/SHA1/C0/add_397/U129                         | B v -> Y ^   | AOI21X1 | 0.147 | 0.123 |  17.208 |   98.438 | 
     | MINC0/SHA1/C0/add_397/U127                         | C ^ -> Y v   | OAI21X1 | 0.169 | 0.128 |  17.335 |   98.566 | 
     | MINC0/SHA1/C0/add_397/U125                         | C v -> Y ^   | AOI21X1 | 0.288 | 0.194 |  17.530 |   98.760 | 
     | MINC0/SHA1/C0/add_397/U385                         | A ^ -> Y v   | INVX1   | 0.522 | 0.471 |  18.001 |   99.231 | 
     | MINC0/SHA1/C0/add_397/U115                         | A v -> Y ^   | XNOR2X1 | 0.167 | 0.230 |  18.231 |   99.461 | 
     | MINC0/SHA1/C0/U2564                                | A ^ -> Y v   | AOI22X1 | 0.364 | 0.150 |  18.381 |   99.612 | 
     | MINC0/SHA1/C0/U2565                                | C v -> Y ^   | OAI21X1 | 0.247 | 0.183 |  18.564 |   99.795 | 
     | MINC0/SHA1/C0/\h_reg[4][11]                        | D ^          | DFFSR   | 0.247 | 0.000 |  18.565 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.230 | 
     | MINC0/SHA1/C0/\h_reg[4][11] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.230 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][15] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][15] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 18.364
= Slack Time                   81.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.428 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   81.914 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.527 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.236 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.299 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.495 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.571 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.375 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   84.907 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.040 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.753 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.517 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.014 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   88.688 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.390 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.321 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.027 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.797 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.282 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   92.960 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.382 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.599 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.746 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.090 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.565 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.807 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.040 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.384 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.500 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.821 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.113 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.330 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.707 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.395 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   97.891 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   98.078 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.398 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U174   | A v -> Y ^   | OAI21X1 | 0.384 | 0.319 |  17.290 |   98.717 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U315   | A ^ -> Y v   | INVX1   | 0.538 | 0.502 |  17.792 |   99.219 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U162   | A v -> Y ^   | XOR2X1  | 0.178 | 0.240 |  18.032 |   99.459 | 
     | MINC0/SHA1/C0/U1945                                | A ^ -> Y v   | AOI22X1 | 0.355 | 0.147 |  18.179 |   99.607 | 
     | MINC0/SHA1/C0/U1946                                | C v -> Y ^   | OAI21X1 | 0.327 | 0.185 |  18.364 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][15]                        | D ^          | DFFSR   | 0.327 | 0.000 |  18.364 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.428 | 
     | MINC0/SHA1/C0/\h_reg[0][15] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.428 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][14] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][14] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.206
+ Phase Shift                 100.000
= Required Time                99.794
- Arrival Time                 18.273
= Slack Time                   81.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.521 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.007 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.620 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.330 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.393 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.589 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.664 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.468 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.000 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.134 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.846 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.610 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.107 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.782 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   89.484 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   90.415 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.120 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.891 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.375 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.054 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.476 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.693 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.840 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.183 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.658 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.900 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.133 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.956 |   95.478 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.594 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.914 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.206 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.902 |   96.424 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.800 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.489 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   97.983 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.162 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.437 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.303 |  17.219 |   98.740 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.295 | 0.293 |  17.512 |   99.033 | 
     | MINC0/SHA1/C0/add_397/U163                         | A v -> Y ^   | OAI21X1 | 0.246 | 0.218 |  17.730 |   99.251 | 
     | MINC0/SHA1/C0/add_397/U148                         | A ^ -> Y ^   | XNOR2X1 | 0.187 | 0.215 |  17.944 |   99.466 | 
     | MINC0/SHA1/C0/U2592                                | A ^ -> Y v   | AOI22X1 | 0.285 | 0.144 |  18.089 |   99.610 | 
     | MINC0/SHA1/C0/U2593                                | C v -> Y ^   | OAI21X1 | 0.266 | 0.184 |  18.272 |   99.793 | 
     | MINC0/SHA1/C0/\h_reg[4][14]                        | D ^          | DFFSR   | 0.266 | 0.001 |  18.273 |   99.794 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.521 | 
     | MINC0/SHA1/C0/\h_reg[4][14] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.521 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][12] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][12] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 18.266
= Slack Time                   81.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.529 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.015 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.628 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.337 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.400 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.596 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.672 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.476 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.007 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.141 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.853 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.618 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.115 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   88.789 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.491 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.422 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.128 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.898 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.382 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.061 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.483 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.700 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.847 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.191 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.666 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.908 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.141 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.485 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.601 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.922 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.214 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.902 |   96.431 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.807 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.496 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   97.991 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.170 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.444 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.303 |  17.219 |   98.747 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.295 | 0.293 |  17.512 |   99.040 | 
     | MINC0/SHA1/C0/add_397/U137                         | A v -> Y ^   | OAI21X1 | 0.239 | 0.213 |  17.725 |   99.254 | 
     | MINC0/SHA1/C0/add_397/U123                         | A ^ -> Y ^   | XNOR2X1 | 0.160 | 0.196 |  17.921 |   99.449 | 
     | MINC0/SHA1/C0/U2573                                | A ^ -> Y v   | AOI22X1 | 0.344 | 0.156 |  18.077 |   99.605 | 
     | MINC0/SHA1/C0/U2574                                | C v -> Y ^   | OAI21X1 | 0.256 | 0.189 |  18.266 |   99.794 | 
     | MINC0/SHA1/C0/\h_reg[4][12]                        | D ^          | DFFSR   | 0.256 | 0.000 |  18.266 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.529 | 
     | MINC0/SHA1/C0/\h_reg[4][12] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.529 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][13] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][13] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 18.238
= Slack Time                   81.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.557 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.044 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.657 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.366 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.429 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.625 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.701 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.504 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.036 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.170 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   86.882 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.646 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.144 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   88.818 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.520 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.451 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.157 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   91.927 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.411 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.090 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.512 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.729 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   93.876 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.220 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.695 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   94.936 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.169 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.514 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.630 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   95.951 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.242 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.460 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   96.836 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.525 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   98.020 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.198 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.473 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.303 |  17.219 |   98.776 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.295 | 0.293 |  17.512 |   99.069 | 
     | MINC0/SHA1/C0/add_397/U149                         | A v -> Y ^   | OAI21X1 | 0.227 | 0.206 |  17.717 |   99.275 | 
     | MINC0/SHA1/C0/add_397/U136                         | A ^ -> Y ^   | XNOR2X1 | 0.163 | 0.195 |  17.913 |   99.470 | 
     | MINC0/SHA1/C0/U2582                                | A ^ -> Y v   | AOI22X1 | 0.301 | 0.154 |  18.067 |   99.624 | 
     | MINC0/SHA1/C0/U2583                                | C v -> Y ^   | OAI21X1 | 0.251 | 0.171 |  18.237 |   99.795 | 
     | MINC0/SHA1/C0/\h_reg[4][13]                        | D ^          | DFFSR   | 0.251 | 0.000 |  18.238 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.557 | 
     | MINC0/SHA1/C0/\h_reg[4][13] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.557 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][15] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][15] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 18.045
= Slack Time                   81.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.749 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.236 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.849 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.558 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.621 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.817 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.893 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.696 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.228 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.362 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.074 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.838 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.335 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   89.010 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.712 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.643 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.349 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.119 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.603 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.282 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.704 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.921 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.068 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.411 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.887 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.128 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.361 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.706 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.822 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.142 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.434 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.902 |   96.652 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.028 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.717 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   98.211 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.390 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.665 | 
     | MINC0/SHA1/C0/add_397/U174                         | A v -> Y ^   | OAI21X1 | 0.373 | 0.303 |  17.219 |   98.968 | 
     | MINC0/SHA1/C0/add_397/U309                         | A ^ -> Y v   | INVX2   | 0.295 | 0.293 |  17.512 |   99.261 | 
     | MINC0/SHA1/C0/add_397/U162                         | A v -> Y ^   | XOR2X1  | 0.173 | 0.214 |  17.726 |   99.475 | 
     | MINC0/SHA1/C0/U2602                                | A ^ -> Y v   | AOI22X1 | 0.285 | 0.144 |  17.870 |   99.619 | 
     | MINC0/SHA1/C0/U2603                                | C v -> Y ^   | OAI21X1 | 0.258 | 0.175 |  18.045 |   99.794 | 
     | MINC0/SHA1/C0/\h_reg[4][15]                        | D ^          | DFFSR   | 0.258 | 0.000 |  18.045 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.749 | 
     | MINC0/SHA1/C0/\h_reg[4][15] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.749 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][17] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][17] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                 100.000
= Required Time                99.790
- Arrival Time                 17.972
= Slack Time                   81.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.819 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.305 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.918 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.627 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.690 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.887 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.962 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.766 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.298 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.432 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.144 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.908 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.405 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   89.079 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   89.781 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   90.712 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.418 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.188 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.673 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.352 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.773 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.991 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.138 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.481 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.956 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.198 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.431 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.956 |   95.775 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.892 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.212 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.504 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.902 |   96.721 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.098 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.786 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   98.282 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   98.469 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.790 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U308   | A v -> Y ^   | INVX2   | 0.238 | 0.240 |  17.211 |   99.030 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U192   | A ^ -> Y v   | AOI21X1 | 0.218 | 0.181 |  17.392 |   99.211 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U183   | A v -> Y ^   | XOR2X1  | 0.177 | 0.205 |  17.597 |   99.416 | 
     | MINC0/SHA1/C0/U1965                                | A ^ -> Y v   | AOI22X1 | 0.374 | 0.170 |  17.767 |   99.586 | 
     | MINC0/SHA1/C0/U1966                                | C v -> Y ^   | OAI21X1 | 0.346 | 0.204 |  17.971 |   99.790 | 
     | MINC0/SHA1/C0/\h_reg[0][17]                        | D ^          | DFFSR   | 0.346 | 0.000 |  17.972 |   99.790 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.819 | 
     | MINC0/SHA1/C0/\h_reg[0][17] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.819 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][18] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][18] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 17.968
= Slack Time                   81.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.827 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.313 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.926 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.635 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.698 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.894 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.970 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.774 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.306 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.439 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.152 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.916 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.413 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   89.087 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.789 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.720 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.426 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.196 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.681 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.359 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.781 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   93.998 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.145 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.489 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.964 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.206 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.439 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.783 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.899 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.220 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.512 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.729 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.106 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.794 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   98.289 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.468 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.742 | 
     | MINC0/SHA1/C0/add_397/U372                         | A v -> Y ^   | INVX1   | 0.295 | 0.276 |  17.192 |   99.019 | 
     | MINC0/SHA1/C0/add_397/U320                         | A ^ -> Y v   | INVX1   | 0.221 | 0.223 |  17.416 |   99.242 | 
     | MINC0/SHA1/C0/add_397/U319                         | A v -> Y ^   | XOR2X1  | 0.181 | 0.207 |  17.623 |   99.450 | 
     | MINC0/SHA1/C0/U2629                                | A ^ -> Y v   | AOI22X1 | 0.346 | 0.160 |  17.783 |   99.609 | 
     | MINC0/SHA1/C0/U2630                                | C v -> Y ^   | OAI21X1 | 0.252 | 0.185 |  17.968 |   99.794 | 
     | MINC0/SHA1/C0/\h_reg[4][18]                        | D ^          | DFFSR   | 0.252 | 0.000 |  17.968 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.827 | 
     | MINC0/SHA1/C0/\h_reg[4][18] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.827 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][16] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][16] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 17.957
= Slack Time                   81.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.834 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.320 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.933 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.643 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.706 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.902 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   83.977 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.781 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.313 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.447 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.159 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.923 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.420 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.260 |   89.095 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.962 |   89.797 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.893 |   90.728 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.433 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.203 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.688 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.367 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.788 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   94.006 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.153 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.496 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   94.971 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.213 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.446 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.956 |   95.791 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.907 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.227 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.519 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.902 |   96.737 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.113 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.802 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   98.297 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   98.484 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.805 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U308   | A v -> Y ^   | INVX2   | 0.238 | 0.240 |  17.211 |   99.045 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U184   | A ^ -> Y v   | AOI21X1 | 0.221 | 0.172 |  17.382 |   99.217 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U172   | A v -> Y ^   | XOR2X1  | 0.183 | 0.209 |  17.592 |   99.426 | 
     | MINC0/SHA1/C0/U1955                                | A ^ -> Y v   | AOI22X1 | 0.367 | 0.164 |  17.756 |   99.590 | 
     | MINC0/SHA1/C0/U1956                                | C v -> Y ^   | OAI21X1 | 0.338 | 0.201 |  17.956 |   99.790 | 
     | MINC0/SHA1/C0/\h_reg[0][16]                        | D ^          | DFFSR   | 0.338 | 0.000 |  17.957 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.834 | 
     | MINC0/SHA1/C0/\h_reg[0][16] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.834 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][17] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][17] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 17.925
= Slack Time                   81.870
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.870 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.356 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.969 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.679 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.742 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.938 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   84.013 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.817 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.349 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.483 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.195 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.959 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.456 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   89.131 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.833 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.764 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.470 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.240 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.724 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.403 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.825 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   94.042 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.189 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.532 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   95.007 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.249 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.482 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.827 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.943 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.263 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.555 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.773 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.149 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.838 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   98.332 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.511 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.786 | 
     | MINC0/SHA1/C0/add_397/U372                         | A v -> Y ^   | INVX1   | 0.295 | 0.276 |  17.192 |   99.062 | 
     | MINC0/SHA1/C0/add_397/U192                         | B ^ -> Y v   | AOI21X1 | 0.228 | 0.210 |  17.402 |   99.272 | 
     | MINC0/SHA1/C0/add_397/U183                         | A v -> Y ^   | XOR2X1  | 0.155 | 0.192 |  17.594 |   99.464 | 
     | MINC0/SHA1/C0/U2620                                | A ^ -> Y v   | AOI22X1 | 0.341 | 0.154 |  17.747 |   99.618 | 
     | MINC0/SHA1/C0/U2621                                | C v -> Y ^   | OAI21X1 | 0.247 | 0.177 |  17.925 |   99.795 | 
     | MINC0/SHA1/C0/\h_reg[4][17]                        | D ^          | DFFSR   | 0.247 | 0.000 |  17.925 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.870 | 
     | MINC0/SHA1/C0/\h_reg[4][17] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.870 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[4][16] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[4][16] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.205
+ Phase Shift                 100.000
= Required Time                99.795
- Arrival Time                 17.912
= Slack Time                   81.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.883 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.369 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   82.982 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.691 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.754 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   83.950 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   84.026 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.830 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.361 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.495 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.207 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   87.972 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.469 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   89.143 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.845 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.776 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.482 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.252 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.736 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.415 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.837 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   94.054 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.201 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.545 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   95.020 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.262 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.495 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.839 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   95.955 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.276 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.568 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.785 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.162 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.850 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_397/U206                         | B ^ -> Y v   | NOR2X1  | 0.390 | 0.495 |  16.462 |   98.345 | 
     | MINC0/SHA1/C0/add_397/U203                         | A v -> Y ^   | OAI21X1 | 0.210 | 0.179 |  16.641 |   98.524 | 
     | MINC0/SHA1/C0/add_397/U201                         | C ^ -> Y v   | AOI21X1 | 0.264 | 0.275 |  16.916 |   98.798 | 
     | MINC0/SHA1/C0/add_397/U372                         | A v -> Y ^   | INVX1   | 0.295 | 0.276 |  17.192 |   99.075 | 
     | MINC0/SHA1/C0/add_397/U184                         | B ^ -> Y v   | AOI21X1 | 0.226 | 0.208 |  17.400 |   99.283 | 
     | MINC0/SHA1/C0/add_397/U172                         | A v -> Y ^   | XOR2X1  | 0.161 | 0.194 |  17.595 |   99.477 | 
     | MINC0/SHA1/C0/U2611                                | A ^ -> Y v   | AOI22X1 | 0.330 | 0.144 |  17.738 |   99.621 | 
     | MINC0/SHA1/C0/U2612                                | C v -> Y ^   | OAI21X1 | 0.247 | 0.174 |  17.912 |   99.795 | 
     | MINC0/SHA1/C0/\h_reg[4][16]                        | D ^          | DFFSR   | 0.247 | 0.000 |  17.912 |   99.795 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.882 | 
     | MINC0/SHA1/C0/\h_reg[4][16] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.882 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MINC0/SHA1/C0/\h_reg[0][18] /CLK 
Endpoint:   MINC0/SHA1/C0/\h_reg[0][18] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/C0/\state_reg[6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                 100.000
= Required Time                99.791
- Arrival Time                 17.795
= Slack Time                   81.996
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   81.996 | 
     | MINC0/SHA1/C0/\state_reg[6]                        | CLK ^ -> Q v | DFFSR   | 0.073 | 0.486 |   0.486 |   82.483 | 
     | MINC0/SHA1/C0/FE_OFC5338_state_6_                  | A v -> Y v   | BUFX2   | 0.702 | 0.613 |   1.099 |   83.096 | 
     | MINC0/SHA1/C0/U516                                 | A v -> Y ^   | INVX2   | 0.802 | 0.709 |   1.809 |   83.805 | 
     | MINC0/SHA1/C0/U1661                                | A ^ -> Y v   | NAND3X1 | 0.328 | 0.063 |   1.872 |   83.868 | 
     | MINC0/SHA1/C0/U1662                                | A v -> Y ^   | INVX2   | 0.188 | 0.196 |   2.068 |   84.064 | 
     | MINC0/SHA1/C0/U1663                                | B ^ -> Y v   | NAND2X1 | 0.100 | 0.076 |   2.143 |   84.140 | 
     | MINC0/SHA1/C0/FE_OFC1041_n1910                     | A v -> Y v   | BUFX2   | 0.978 | 0.804 |   2.947 |   84.943 | 
     | MINC0/SHA1/C0/U2286                                | A v -> Y ^   | INVX8   | 0.665 | 0.532 |   3.479 |   85.475 | 
     | MINC0/SHA1/C0/FE_OFC1040_n4709                     | A ^ -> Y ^   | BUFX2   | 0.165 | 1.134 |   4.613 |   86.609 | 
     | MINC0/SHA1/C0/FE_OFC10353_n4709                    | A ^ -> Y ^   | BUFX4   | 0.954 | 0.712 |   5.325 |   87.321 | 
     | MINC0/SHA1/C0/U4630                                | D ^ -> Y v   | AOI22X1 | 0.813 | 0.764 |   6.089 |   88.085 | 
     | MINC0/SHA1/C0/U4632                                | B v -> Y ^   | NAND3X1 | 0.365 | 0.497 |   6.586 |   88.583 | 
     | MINC0/SHA1/C0/FE_OFC855_n4272                      | A ^ -> Y ^   | BUFX2   | 0.821 | 0.674 |   7.261 |   89.257 | 
     | MINC0/SHA1/C0/FE_OFC10331_n4272                    | A ^ -> Y ^   | BUFX4   | 0.739 | 0.702 |   7.963 |   89.959 | 
     | MINC0/SHA1/C0/U4633                                | B ^ -> Y v   | NOR2X1  | 0.598 | 0.931 |   8.894 |   90.890 | 
     | MINC0/SHA1/C0/U4634                                | B v -> Y ^   | NAND2X1 | 0.780 | 0.706 |   9.599 |   91.596 | 
     | MINC0/SHA1/C0/U4635                                | B ^ -> Y v   | NOR2X1  | 0.759 | 0.770 |  10.369 |   92.366 | 
     | MINC0/SHA1/C0/U4653                                | B v -> Y ^   | NAND3X1 | 0.431 | 0.485 |  10.854 |   92.850 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.791 | 0.679 |  11.533 |   93.529 | 
     | FC801_n4869                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U305 | B ^ -> Y v   | NOR2X1  | 0.312 | 0.422 |  11.954 |   93.951 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U291 | B v -> Y ^   | NOR2X1  | 0.247 | 0.217 |  12.172 |   94.168 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U290 | A ^ -> Y v   | AOI21X1 | 0.186 | 0.147 |  12.319 |   94.315 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U288 | C v -> Y ^   | OAI21X1 | 0.417 | 0.343 |  12.662 |   94.659 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U386 | A ^ -> Y v   | INVX2   | 0.517 | 0.475 |  13.137 |   95.134 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U281 | A v -> Y ^   | OAI21X1 | 0.281 | 0.242 |  13.379 |   95.375 | 
     | MINC0/SHA1/C0/add_2_root_add_0_root_add_389_4/U266 | A ^ -> Y ^   | XNOR2X1 | 0.210 | 0.233 |  13.612 |   95.608 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U354 | B ^ -> Y ^   | OR2X2   | 0.158 | 0.345 |  13.957 |   95.953 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U241 | A ^ -> Y v   | AOI21X1 | 0.132 | 0.116 |  14.073 |   96.069 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U239 | C v -> Y ^   | OAI21X1 | 0.405 | 0.320 |  14.393 |   96.390 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U448 | A ^ -> Y v   | INVX2   | 0.294 | 0.292 |  14.685 |   96.681 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U214 | A v -> Y ^   | OAI21X1 | 0.243 | 0.217 |  14.903 |   96.899 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/U201 | A ^ -> Y ^   | XNOR2X1 | 0.439 | 0.377 |  15.279 |   97.275 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.802 | 0.689 |  15.968 |   97.964 | 
     | FC721_N1083                                        |              |         |       |       |         |          | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U206   | B ^ -> Y v   | NOR2X1  | 0.385 | 0.495 |  16.463 |   98.459 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U203   | A v -> Y ^   | OAI21X1 | 0.220 | 0.187 |  16.650 |   98.646 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U201   | C ^ -> Y v   | AOI21X1 | 0.317 | 0.321 |  16.971 |   98.967 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U308   | A v -> Y ^   | INVX2   | 0.238 | 0.240 |  17.211 |   99.207 | 
     | MINC0/SHA1/C0/add_0_root_add_0_root_add_393/U191   | A ^ -> Y ^   | XNOR2X1 | 0.182 | 0.212 |  17.423 |   99.419 | 
     | MINC0/SHA1/C0/U1975                                | A ^ -> Y v   | AOI22X1 | 0.385 | 0.181 |  17.604 |   99.600 | 
     | MINC0/SHA1/C0/U1976                                | C v -> Y ^   | OAI21X1 | 0.333 | 0.191 |  17.795 |   99.791 | 
     | MINC0/SHA1/C0/\h_reg[0][18]                        | D ^          | DFFSR   | 0.333 | 0.000 |  17.795 |   99.791 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -81.996 | 
     | MINC0/SHA1/C0/\h_reg[0][18] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -81.996 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][0] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][0] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.123
+ Phase Shift                 100.000
= Required Time                99.877
- Arrival Time                 17.794
= Slack Time                   82.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.082 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.573 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.143 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.505 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.865 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.904 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.601 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.118 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.352 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.074 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.428 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.015 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.671 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.473 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.945 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.564 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.183 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.706 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.208 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.723 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.903 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.074 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.235 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.518 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.365 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.802 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.055 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.314 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.504 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.646 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.933 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.374 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 0.826 | 0.649 |  14.941 |   97.023 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.180 | 0.439 |  15.379 |   97.462 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.188 | 0.163 |  15.542 |   97.625 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.193 | 0.149 |  15.691 |   97.774 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.303 | 0.302 |  15.993 |   98.075 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.159 | 0.165 |  16.157 |   98.240 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.500 | 0.466 |  16.623 |   98.706 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U8     | A ^ -> Y v   | AOI21X1 | 0.290 | 0.219 |  16.842 |   98.925 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U358   | A v -> Y v   | XNOR2X1 | 0.225 | 0.277 |  17.119 |   99.201 | 
     | MINC0/SHA2/C0/U321                                 | A v -> Y ^   | NAND2X1 | 0.208 | 0.173 |  17.292 |   99.374 | 
     | MINC0/SHA2/C0/U552                                 | B ^ -> Y v   | NAND2X1 | 0.214 | 0.160 |  17.452 |   99.534 | 
     | MINC0/SHA2/C0/U4964                                | B v -> Y ^   | OAI22X1 | 0.368 | 0.159 |  17.610 |   99.693 | 
     | MINC0/SHA2/C0/U1190                                | A ^ -> Y v   | INVX1   | 0.188 | 0.183 |  17.794 |   99.876 | 
     | MINC0/SHA2/C0/\h_reg[0][0]                         | D v          | DFFSR   | 0.188 | 0.001 |  17.794 |   99.877 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.082 | 
     | MINC0/SHA2/C0/\h_reg[0][0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.082 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][1] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][1] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                 100.000
= Required Time                99.883
- Arrival Time                 17.783
= Slack Time                   82.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.101 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.592 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.161 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.523 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.883 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.922 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.619 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.136 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.370 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.092 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.446 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.033 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.690 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.492 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.964 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.583 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.201 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.724 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.227 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.741 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.921 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.092 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.253 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.536 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.383 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.820 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.073 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.332 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.522 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.664 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.951 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.392 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 0.826 | 0.649 |  14.941 |   97.041 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.180 | 0.439 |  15.379 |   97.480 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.188 | 0.163 |  15.542 |   97.643 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.193 | 0.149 |  15.691 |   97.792 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.303 | 0.302 |  15.993 |   98.093 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.159 | 0.165 |  16.157 |   98.258 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.500 | 0.466 |  16.623 |   98.724 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U20    | A ^ -> Y v   | AOI21X1 | 0.275 | 0.201 |  16.824 |   98.925 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U369   | A v -> Y v   | XNOR2X1 | 0.257 | 0.294 |  17.119 |   99.219 | 
     | MINC0/SHA2/C0/U1692                                | A v -> Y ^   | NAND2X1 | 0.242 | 0.184 |  17.303 |   99.403 | 
     | MINC0/SHA2/C0/U551                                 | B ^ -> Y v   | NAND2X1 | 0.222 | 0.169 |  17.472 |   99.573 | 
     | MINC0/SHA2/C0/U1693                                | B v -> Y ^   | OAI22X1 | 0.373 | 0.166 |  17.638 |   99.738 | 
     | MINC0/SHA2/C0/U801                                 | A ^ -> Y v   | INVX1   | 0.156 | 0.145 |  17.782 |   99.883 | 
     | MINC0/SHA2/C0/\h_reg[0][1]                         | D v          | DFFSR   | 0.156 | 0.000 |  17.783 |   99.883 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.101 | 
     | MINC0/SHA2/C0/\h_reg[0][1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.101 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][2] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                 100.000
= Required Time                99.884
- Arrival Time                 17.776
= Slack Time                   82.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.109 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.600 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.169 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.532 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.891 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.930 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.627 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.144 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.269 |   85.378 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.991 |   87.100 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.454 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.041 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.698 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.500 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.972 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.591 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.209 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.732 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.235 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.749 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.929 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.101 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.261 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.544 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.391 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.828 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.081 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.340 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.530 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.672 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.960 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.400 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 0.826 | 0.649 |  14.941 |   97.049 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.180 | 0.439 |  15.379 |   97.488 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.188 | 0.163 |  15.542 |   97.651 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.193 | 0.149 |  15.691 |   97.800 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.303 | 0.302 |  15.993 |   98.101 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.159 | 0.165 |  16.157 |   98.266 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.500 | 0.466 |  16.623 |   98.732 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U32    | A ^ -> Y v   | AOI21X1 | 0.276 | 0.204 |  16.827 |   98.936 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U19    | A v -> Y v   | XOR2X1  | 0.217 | 0.267 |  17.094 |   99.203 | 
     | MINC0/SHA2/C0/U1701                                | A v -> Y ^   | NAND2X1 | 0.225 | 0.183 |  17.278 |   99.386 | 
     | MINC0/SHA2/C0/U550                                 | B ^ -> Y v   | NAND2X1 | 0.220 | 0.170 |  17.448 |   99.556 | 
     | MINC0/SHA2/C0/U1702                                | B v -> Y ^   | OAI22X1 | 0.404 | 0.194 |  17.642 |   99.750 | 
     | MINC0/SHA2/C0/U803                                 | A ^ -> Y v   | INVX1   | 0.151 | 0.134 |  17.775 |   99.884 | 
     | MINC0/SHA2/C0/\h_reg[0][2]                         | D v          | DFFSR   | 0.151 | 0.000 |  17.776 |   99.884 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.109 | 
     | MINC0/SHA2/C0/\h_reg[0][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.109 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][3] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 100.000
= Required Time                99.869
- Arrival Time                 17.757
= Slack Time                   82.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.112 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.603 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.173 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.535 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.895 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.934 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.631 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.148 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.382 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.104 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.458 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.045 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.701 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.503 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.975 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.594 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.213 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.736 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.238 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.753 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.933 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.104 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.265 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.548 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.395 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.832 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.085 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.344 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.534 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.676 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.963 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.404 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 0.826 | 0.649 |  14.941 |   97.053 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.180 | 0.439 |  15.379 |   97.492 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.188 | 0.163 |  15.542 |   97.655 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.193 | 0.149 |  15.691 |   97.804 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.303 | 0.302 |  15.993 |   98.105 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.159 | 0.165 |  16.157 |   98.270 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.500 | 0.466 |  16.623 |   98.736 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U42    | A ^ -> Y v   | AOI21X1 | 0.290 | 0.219 |  16.842 |   98.955 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U368   | A v -> Y v   | XNOR2X1 | 0.137 | 0.215 |  17.057 |   99.169 | 
     | MINC0/SHA2/C0/U1710                                | A v -> Y ^   | NAND2X1 | 0.192 | 0.130 |  17.187 |   99.299 | 
     | MINC0/SHA2/C0/U513                                 | B ^ -> Y v   | NAND2X1 | 0.222 | 0.184 |  17.371 |   99.483 | 
     | MINC0/SHA2/C0/U1711                                | B v -> Y ^   | OAI22X1 | 0.366 | 0.161 |  17.531 |   99.644 | 
     | MINC0/SHA2/C0/U800                                 | A ^ -> Y v   | INVX1   | 0.224 | 0.224 |  17.756 |   99.868 | 
     | MINC0/SHA2/C0/\h_reg[0][3]                         | D v          | DFFSR   | 0.224 | 0.001 |  17.757 |   99.869 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.112 | 
     | MINC0/SHA2/C0/\h_reg[0][3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.112 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][2] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][2] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.134
+ Phase Shift                 100.000
= Required Time                99.866
- Arrival Time                 17.739
= Slack Time                   82.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.127 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.618 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.188 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.550 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.910 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.949 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.645 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.163 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.397 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.119 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.473 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.060 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.716 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.518 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.990 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.609 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.228 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.751 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.253 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.768 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.948 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.119 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.280 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.562 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.410 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.847 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.100 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.359 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.549 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.691 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.978 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.418 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y v   | XOR2X1  | 0.720 | 0.651 |  14.942 |   97.070 | 
     | MINC0/SHA2/C0/add_397/U374                         | A v -> Y v   | OR2X2   | 0.162 | 0.327 |  15.270 |   97.397 | 
     | MINC0/SHA2/C0/add_397/U128                         | B v -> Y ^   | NAND2X1 | 0.241 | 0.207 |  15.477 |   97.604 | 
     | MINC0/SHA2/C0/add_397/U126                         | A ^ -> Y v   | NOR2X1  | 0.186 | 0.215 |  15.691 |   97.819 | 
     | MINC0/SHA2/C0/add_397/U125                         | B v -> Y ^   | AOI21X1 | 0.311 | 0.243 |  15.935 |   98.062 | 
     | MINC0/SHA2/C0/add_397/U84                          | A ^ -> Y v   | OAI21X1 | 0.159 | 0.112 |  16.047 |   98.174 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A v -> Y v   | BUFX2   | 0.479 | 0.512 |  16.559 |   98.686 | 
     | MINC0/SHA2/C0/add_397/U32                          | A v -> Y ^   | AOI21X1 | 0.272 | 0.250 |  16.810 |   98.937 | 
     | MINC0/SHA2/C0/add_397/U328                         | A ^ -> Y v   | XNOR2X1 | 0.149 | 0.219 |  17.028 |   99.156 | 
     | MINC0/SHA2/C0/U2370                                | A v -> Y ^   | NAND2X1 | 0.240 | 0.146 |  17.174 |   99.302 | 
     | MINC0/SHA2/C0/U519                                 | B ^ -> Y v   | NAND2X1 | 0.210 | 0.171 |  17.346 |   99.473 | 
     | MINC0/SHA2/C0/U2371                                | B v -> Y ^   | OAI22X1 | 0.366 | 0.155 |  17.500 |   99.628 | 
     | MINC0/SHA2/C0/U1192                                | A ^ -> Y v   | INVX1   | 0.236 | 0.237 |  17.738 |   99.865 | 
     | MINC0/SHA2/C0/\h_reg[4][2]                         | D v          | DFFSR   | 0.236 | 0.002 |  17.739 |   99.866 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.127 | 
     | MINC0/SHA2/C0/\h_reg[4][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.127 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][5] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][5] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time                99.813
- Arrival Time                 17.679
= Slack Time                   82.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.134 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.625 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.194 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.557 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.916 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.955 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.652 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.169 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.403 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.125 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.479 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.066 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.723 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.525 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.997 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.616 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.234 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.757 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.260 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.775 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.954 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.126 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.286 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.569 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.417 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.854 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.106 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.366 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.555 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.698 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.985 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.425 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 0.826 | 0.649 |  14.941 |   97.074 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.180 | 0.439 |  15.379 |   97.513 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.188 | 0.163 |  15.542 |   97.676 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.193 | 0.149 |  15.691 |   97.825 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.303 | 0.302 |  15.993 |   98.127 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.159 | 0.165 |  16.157 |   98.291 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.500 | 0.466 |  16.623 |   98.757 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U64    | A ^ -> Y v   | AOI21X1 | 0.276 | 0.203 |  16.826 |   98.960 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U353   | A v -> Y ^   | XNOR2X1 | 0.127 | 0.178 |  17.005 |   99.138 | 
     | MINC0/SHA2/C0/U1728                                | A ^ -> Y v   | NAND2X1 | 0.279 | 0.137 |  17.141 |   99.275 | 
     | MINC0/SHA2/C0/U354                                 | B v -> Y ^   | NAND2X1 | 0.257 | 0.243 |  17.385 |   99.519 | 
     | MINC0/SHA2/C0/U1729                                | D ^ -> Y v   | OAI22X1 | 0.371 | 0.143 |  17.528 |   99.662 | 
     | MINC0/SHA2/C0/U792                                 | A v -> Y ^   | INVX1   | 0.156 | 0.151 |  17.679 |   99.812 | 
     | MINC0/SHA2/C0/\h_reg[0][5]                         | D ^          | DFFSR   | 0.156 | 0.000 |  17.679 |   99.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.134 | 
     | MINC0/SHA2/C0/\h_reg[0][5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.134 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][1] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][1] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.191
+ Phase Shift                 100.000
= Required Time                99.809
- Arrival Time                 17.674
= Slack Time                   82.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.135 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.627 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.196 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.558 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.918 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.957 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.654 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.171 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.405 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.127 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.481 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.068 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.725 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.527 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   89.999 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.618 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.236 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.759 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.261 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.776 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.956 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.127 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.288 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.571 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.418 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.855 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.108 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.367 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.557 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.699 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.986 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.427 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y v   | XOR2X1  | 0.720 | 0.651 |  14.942 |   97.078 | 
     | MINC0/SHA2/C0/add_397/U374                         | A v -> Y v   | OR2X2   | 0.162 | 0.327 |  15.270 |   97.405 | 
     | MINC0/SHA2/C0/add_397/U128                         | B v -> Y ^   | NAND2X1 | 0.241 | 0.207 |  15.477 |   97.612 | 
     | MINC0/SHA2/C0/add_397/U126                         | A ^ -> Y v   | NOR2X1  | 0.186 | 0.215 |  15.692 |   97.827 | 
     | MINC0/SHA2/C0/add_397/U125                         | B v -> Y ^   | AOI21X1 | 0.311 | 0.243 |  15.935 |   98.070 | 
     | MINC0/SHA2/C0/add_397/U84                          | A ^ -> Y v   | OAI21X1 | 0.159 | 0.112 |  16.047 |   98.183 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A v -> Y v   | BUFX2   | 0.479 | 0.512 |  16.559 |   98.695 | 
     | MINC0/SHA2/C0/add_397/U20                          | A v -> Y ^   | AOI21X1 | 0.275 | 0.253 |  16.812 |   98.948 | 
     | MINC0/SHA2/C0/add_397/U7                           | A ^ -> Y ^   | XOR2X1  | 0.135 | 0.183 |  16.996 |   99.131 | 
     | MINC0/SHA2/C0/U2362                                | A ^ -> Y v   | NAND2X1 | 0.309 | 0.126 |  17.122 |   99.257 | 
     | MINC0/SHA2/C0/U518                                 | B v -> Y ^   | NAND2X1 | 0.251 | 0.253 |  17.375 |   99.511 | 
     | MINC0/SHA2/C0/U2363                                | D ^ -> Y v   | OAI22X1 | 0.373 | 0.127 |  17.502 |   99.638 | 
     | MINC0/SHA2/C0/U1191                                | A v -> Y ^   | INVX1   | 0.173 | 0.171 |  17.673 |   99.809 | 
     | MINC0/SHA2/C0/\h_reg[4][1]                         | D ^          | DFFSR   | 0.173 | 0.001 |  17.674 |   99.809 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.135 | 
     | MINC0/SHA2/C0/\h_reg[4][1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.135 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][4] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][4] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time                99.813
- Arrival Time                 17.674
= Slack Time                   82.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.140 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.631 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.200 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.563 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.922 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.961 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.658 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.175 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.409 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.131 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.485 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.072 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.729 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.531 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   90.003 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.622 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.240 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.763 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.266 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.780 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.960 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.132 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.292 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.575 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.422 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.859 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.112 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.371 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.561 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.703 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   95.991 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.431 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y v   | XOR2X1  | 0.720 | 0.651 |  14.942 |   97.082 | 
     | MINC0/SHA2/C0/add_397/U374                         | A v -> Y v   | OR2X2   | 0.162 | 0.327 |  15.270 |   97.409 | 
     | MINC0/SHA2/C0/add_397/U128                         | B v -> Y ^   | NAND2X1 | 0.241 | 0.207 |  15.477 |   97.616 | 
     | MINC0/SHA2/C0/add_397/U126                         | A ^ -> Y v   | NOR2X1  | 0.186 | 0.215 |  15.692 |   97.831 | 
     | MINC0/SHA2/C0/add_397/U125                         | B v -> Y ^   | AOI21X1 | 0.311 | 0.243 |  15.935 |   98.074 | 
     | MINC0/SHA2/C0/add_397/U84                          | A ^ -> Y v   | OAI21X1 | 0.159 | 0.112 |  16.047 |   98.187 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A v -> Y v   | BUFX2   | 0.479 | 0.512 |  16.559 |   98.699 | 
     | MINC0/SHA2/C0/add_397/U54                          | A v -> Y ^   | AOI21X1 | 0.280 | 0.253 |  16.813 |   98.952 | 
     | MINC0/SHA2/C0/add_397/U41                          | A ^ -> Y ^   | XOR2X1  | 0.135 | 0.184 |  16.997 |   99.136 | 
     | MINC0/SHA2/C0/U2387                                | A ^ -> Y v   | NAND2X1 | 0.321 | 0.134 |  17.131 |   99.270 | 
     | MINC0/SHA2/C0/U564                                 | C v -> Y ^   | OAI21X1 | 0.306 | 0.273 |  17.403 |   99.543 | 
     | MINC0/SHA2/C0/U2389                                | D ^ -> Y v   | OAI22X1 | 0.357 | 0.119 |  17.523 |   99.662 | 
     | MINC0/SHA2/C0/U1194                                | A v -> Y ^   | INVX1   | 0.155 | 0.151 |  17.673 |   99.813 | 
     | MINC0/SHA2/C0/\h_reg[4][4]                         | D ^          | DFFSR   | 0.155 | 0.000 |  17.674 |   99.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.140 | 
     | MINC0/SHA2/C0/\h_reg[4][4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.140 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][6] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][6] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.193
+ Phase Shift                 100.000
= Required Time                99.807
- Arrival Time                 17.656
= Slack Time                   82.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.151 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.642 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.211 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.574 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.934 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.973 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.669 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.186 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.420 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.142 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.497 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.084 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.740 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.542 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   90.014 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.633 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.251 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.775 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.277 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.792 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.972 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.143 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.304 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.586 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.434 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.871 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.123 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.383 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.573 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.715 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   96.002 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.442 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y v   | XOR2X1  | 0.720 | 0.651 |  14.942 |   97.093 | 
     | MINC0/SHA2/C0/add_397/U374                         | A v -> Y v   | OR2X2   | 0.162 | 0.327 |  15.270 |   97.421 | 
     | MINC0/SHA2/C0/add_397/U128                         | B v -> Y ^   | NAND2X1 | 0.241 | 0.207 |  15.477 |   97.628 | 
     | MINC0/SHA2/C0/add_397/U126                         | A ^ -> Y v   | NOR2X1  | 0.186 | 0.215 |  15.692 |   97.842 | 
     | MINC0/SHA2/C0/add_397/U125                         | B v -> Y ^   | AOI21X1 | 0.311 | 0.243 |  15.935 |   98.086 | 
     | MINC0/SHA2/C0/add_397/U84                          | A ^ -> Y v   | OAI21X1 | 0.159 | 0.112 |  16.047 |   98.198 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A v -> Y v   | BUFX2   | 0.479 | 0.512 |  16.559 |   98.710 | 
     | MINC0/SHA2/C0/add_397/U76                          | A v -> Y ^   | AOI21X1 | 0.276 | 0.246 |  16.805 |   98.956 | 
     | MINC0/SHA2/C0/add_397/U326                         | A ^ -> Y ^   | XNOR2X1 | 0.132 | 0.182 |  16.987 |   99.138 | 
     | MINC0/SHA2/C0/U2405                                | A ^ -> Y v   | NAND2X1 | 0.289 | 0.108 |  17.095 |   99.246 | 
     | MINC0/SHA2/C0/U396                                 | B v -> Y ^   | NAND2X1 | 0.246 | 0.248 |  17.343 |   99.494 | 
     | MINC0/SHA2/C0/U2406                                | D ^ -> Y v   | OAI22X1 | 0.363 | 0.128 |  17.471 |   99.622 | 
     | MINC0/SHA2/C0/U1196                                | A v -> Y ^   | INVX1   | 0.184 | 0.185 |  17.655 |   99.806 | 
     | MINC0/SHA2/C0/\h_reg[4][6]                         | D ^          | DFFSR   | 0.184 | 0.001 |  17.656 |   99.807 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.151 | 
     | MINC0/SHA2/C0/\h_reg[4][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.151 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][0] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][0] /D  (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.186
+ Phase Shift                 100.000
= Required Time                99.814
- Arrival Time                 17.662
= Slack Time                   82.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.152 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.643 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.212 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.575 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.934 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.973 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.670 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.187 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.421 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.143 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.497 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.084 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.741 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.543 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   90.015 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.634 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.252 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.775 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.278 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.793 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.972 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.144 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.304 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.587 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.435 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.872 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.124 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.383 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.573 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.716 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   96.003 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.443 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y v   | XOR2X1  | 0.720 | 0.651 |  14.942 |   97.094 | 
     | MINC0/SHA2/C0/add_397/U374                         | A v -> Y v   | OR2X2   | 0.162 | 0.327 |  15.270 |   97.421 | 
     | MINC0/SHA2/C0/add_397/U128                         | B v -> Y ^   | NAND2X1 | 0.241 | 0.207 |  15.477 |   97.628 | 
     | MINC0/SHA2/C0/add_397/U126                         | A ^ -> Y v   | NOR2X1  | 0.186 | 0.215 |  15.691 |   97.843 | 
     | MINC0/SHA2/C0/add_397/U125                         | B v -> Y ^   | AOI21X1 | 0.311 | 0.243 |  15.935 |   98.087 | 
     | MINC0/SHA2/C0/add_397/U84                          | A ^ -> Y v   | OAI21X1 | 0.159 | 0.112 |  16.047 |   98.199 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A v -> Y v   | BUFX2   | 0.479 | 0.512 |  16.559 |   98.711 | 
     | MINC0/SHA2/C0/add_397/U8                           | A v -> Y ^   | AOI21X1 | 0.273 | 0.252 |  16.811 |   98.963 | 
     | MINC0/SHA2/C0/add_397/U313                         | A ^ -> Y ^   | XNOR2X1 | 0.157 | 0.199 |  17.010 |   99.162 | 
     | MINC0/SHA2/C0/U2354                                | A ^ -> Y v   | NAND2X1 | 0.299 | 0.118 |  17.128 |   99.280 | 
     | MINC0/SHA2/C0/U514                                 | B v -> Y ^   | NAND2X1 | 0.235 | 0.254 |  17.382 |   99.533 | 
     | MINC0/SHA2/C0/U2355                                | D ^ -> Y v   | OAI22X1 | 0.383 | 0.135 |  17.517 |   99.669 | 
     | MINC0/SHA2/C0/U1213                                | A v -> Y ^   | INVX1   | 0.152 | 0.145 |  17.662 |   99.813 | 
     | MINC0/SHA2/C0/\h_reg[4][0]                         | D ^          | DFFSR   | 0.152 | 0.000 |  17.662 |   99.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.152 | 
     | MINC0/SHA2/C0/\h_reg[4][0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.152 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[4][3] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][3] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time                99.881
- Arrival Time                 17.705
= Slack Time                   82.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.176 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.667 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.237 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.599 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.959 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   83.998 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.694 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.212 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.270 |   85.446 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.992 |   87.168 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.522 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.109 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.765 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.567 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   90.039 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.658 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.277 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.800 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.302 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.817 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   92.997 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.168 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.329 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.611 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.459 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.896 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.149 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.408 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.598 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.740 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   96.027 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.468 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y v   | XOR2X1  | 0.720 | 0.651 |  14.942 |   97.119 | 
     | MINC0/SHA2/C0/add_397/U374                         | A v -> Y v   | OR2X2   | 0.162 | 0.327 |  15.270 |   97.446 | 
     | MINC0/SHA2/C0/add_397/U128                         | B v -> Y ^   | NAND2X1 | 0.241 | 0.207 |  15.477 |   97.653 | 
     | MINC0/SHA2/C0/add_397/U126                         | A ^ -> Y v   | NOR2X1  | 0.186 | 0.215 |  15.692 |   97.868 | 
     | MINC0/SHA2/C0/add_397/U125                         | B v -> Y ^   | AOI21X1 | 0.311 | 0.243 |  15.935 |   98.111 | 
     | MINC0/SHA2/C0/add_397/U84                          | A ^ -> Y v   | OAI21X1 | 0.159 | 0.112 |  16.047 |   98.223 | 
     | MINC0/SHA2/C0/add_397/FE_OFC9388_n1                | A v -> Y v   | BUFX2   | 0.479 | 0.512 |  16.559 |   98.736 | 
     | MINC0/SHA2/C0/add_397/U42                          | A v -> Y ^   | AOI21X1 | 0.279 | 0.255 |  16.814 |   98.991 | 
     | MINC0/SHA2/C0/add_397/U31                          | A ^ -> Y v   | XOR2X1  | 0.236 | 0.281 |  17.095 |   99.271 | 
     | MINC0/SHA2/C0/U2378                                | A v -> Y ^   | NAND2X1 | 0.236 | 0.173 |  17.268 |   99.444 | 
     | MINC0/SHA2/C0/U569                                 | C ^ -> Y v   | OAI21X1 | 0.235 | 0.116 |  17.384 |   99.561 | 
     | MINC0/SHA2/C0/U2379                                | B v -> Y ^   | OAI22X1 | 0.386 | 0.167 |  17.551 |   99.727 | 
     | MINC0/SHA2/C0/U765                                 | A ^ -> Y v   | INVX1   | 0.165 | 0.154 |  17.705 |   99.881 | 
     | MINC0/SHA2/C0/\h_reg[4][3]                         | D v          | DFFSR   | 0.165 | 0.000 |  17.705 |   99.881 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.176 | 
     | MINC0/SHA2/C0/\h_reg[4][3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.176 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MINC0/SHA2/C0/\h_reg[0][6] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][6] /D  (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/C0/\state_reg[5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                 100.000
= Required Time                99.883
- Arrival Time                 17.704
= Slack Time                   82.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^        |         | 0.000 |       |   0.000 |   82.179 | 
     | MINC0/SHA2/C0/\state_reg[5]                        | CLK ^ -> Q v | DFFSR   | 0.080 | 0.491 |   0.491 |   82.670 | 
     | MINC0/SHA2/C0/FE_OFC1727_state_5_                  | A v -> Y v   | BUFX2   | 0.621 | 0.569 |   1.060 |   83.239 | 
     | MINC0/SHA2/C0/U401                                 | A v -> Y ^   | INVX2   | 0.334 | 0.363 |   1.423 |   83.602 | 
     | MINC0/SHA2/C0/U802                                 | B ^ -> Y ^   | AND2X2  | 0.372 | 0.360 |   1.783 |   83.961 | 
     | MINC0/SHA2/C0/U1544                                | A ^ -> Y v   | NAND3X1 | 0.252 | 0.039 |   1.822 |   84.000 | 
     | MINC0/SHA2/C0/FE_OFC349_n1707                      | A v -> Y v   | BUFX2   | 0.761 | 0.697 |   2.518 |   84.697 | 
     | MINC0/SHA2/C0/FE_OFC350_n1707                      | A v -> Y v   | BUFX4   | 0.215 | 0.517 |   3.035 |   85.214 | 
     | MINC0/SHA2/C0/U311                                 | A v -> Y ^   | INVX8   | 0.368 | 0.234 |   3.269 |   85.448 | 
     | MINC0/SHA2/C0/U3968                                | B ^ -> Y v   | AOI22X1 | 0.817 | 1.722 |   4.991 |   87.170 | 
     | MINC0/SHA2/C0/U3969                                | C v -> Y ^   | NAND3X1 | 0.367 | 0.354 |   5.346 |   87.524 | 
     | MINC0/SHA2/C0/FE_OFC161_n3376                      | A ^ -> Y ^   | BUFX2   | 0.656 | 0.587 |   5.933 |   88.111 | 
     | MINC0/SHA2/C0/FE_OFC10167_n3376                    | A ^ -> Y ^   | BUFX4   | 0.733 | 0.656 |   6.589 |   88.768 | 
     | MINC0/SHA2/C0/U3970                                | A ^ -> Y v   | NOR2X1  | 0.446 | 0.802 |   7.391 |   89.570 | 
     | MINC0/SHA2/C0/U3971                                | B v -> Y ^   | NAND2X1 | 0.494 | 0.472 |   7.863 |   90.042 | 
     | MINC0/SHA2/C0/U3972                                | B ^ -> Y v   | NOR2X1  | 0.666 | 0.619 |   8.482 |   90.661 | 
     | MINC0/SHA2/C0/U3989                                | C v -> Y ^   | NAND3X1 | 0.680 | 0.618 |   9.100 |   91.279 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX2   | 0.417 | 0.523 |   9.624 |   91.802 | 
     | FC43_n4760                                         |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A ^ -> Y ^   | BUFX4   | 0.597 | 0.502 |  10.126 |   92.305 | 
     | FC10151_n4760                                      |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U216 | B ^ -> Y v   | NOR2X1  | 0.267 | 0.515 |  10.641 |   92.820 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U200 | A v -> Y ^   | NOR2X1  | 0.260 | 0.180 |  10.821 |   93.000 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U199 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.171 |  10.992 |   93.171 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U197 | C v -> Y ^   | OAI21X1 | 0.191 | 0.161 |  11.153 |   93.332 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U195 | C ^ -> Y v   | AOI21X1 | 0.276 | 0.282 |  11.435 |   93.614 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/FE_O | A v -> Y v   | BUFX2   | 0.988 | 0.848 |  12.283 |   94.462 | 
     | FC27_n2                                            |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U189 | B v -> Y ^   | OAI21X1 | 0.384 | 0.437 |  12.720 |   94.899 | 
     | MINC0/SHA2/C0/add_2_root_add_0_root_add_389_4/U174 | A ^ -> Y ^   | XNOR2X1 | 0.221 | 0.253 |  12.972 |   95.151 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U154 | A ^ -> Y v   | NOR2X1  | 0.239 | 0.259 |  13.232 |   95.411 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U140 | B v -> Y ^   | NOR2X1  | 0.232 | 0.190 |  13.422 |   95.600 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U139 | B ^ -> Y v   | AOI21X1 | 0.185 | 0.142 |  13.564 |   95.743 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U137 | C v -> Y ^   | OAI21X1 | 0.349 | 0.287 |  13.851 |   96.030 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U421 | A ^ -> Y v   | INVX2   | 0.489 | 0.440 |  14.291 |   96.470 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_389_4/U359 | A v -> Y ^   | XOR2X1  | 0.826 | 0.649 |  14.941 |   97.119 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U386   | A ^ -> Y ^   | OR2X2   | 0.180 | 0.439 |  15.379 |   97.558 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U128   | B ^ -> Y v   | NAND2X1 | 0.188 | 0.163 |  15.542 |   97.721 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U127   | A v -> Y ^   | OAI21X1 | 0.193 | 0.149 |  15.691 |   97.870 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U125   | C ^ -> Y v   | AOI21X1 | 0.303 | 0.302 |  15.993 |   98.172 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U84    | B v -> Y ^   | OAI21X1 | 0.159 | 0.165 |  16.157 |   98.336 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/FE_OFC | A ^ -> Y ^   | BUFX2   | 0.500 | 0.466 |  16.623 |   98.802 | 
     | 10132_n1                                           |              |         |       |       |         |          | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U76    | A ^ -> Y v   | AOI21X1 | 0.275 | 0.198 |  16.821 |   99.000 | 
     | MINC0/SHA2/C0/add_0_root_add_0_root_add_393/U63    | A v -> Y v   | XOR2X1  | 0.126 | 0.204 |  17.025 |   99.203 | 
     | MINC0/SHA2/C0/U1737                                | A v -> Y ^   | NAND2X1 | 0.312 | 0.226 |  17.251 |   99.430 | 
     | MINC0/SHA2/C0/U563                                 | C ^ -> Y v   | OAI21X1 | 0.250 | 0.132 |  17.383 |   99.561 | 
     | MINC0/SHA2/C0/U1738                                | B v -> Y ^   | OAI22X1 | 0.372 | 0.173 |  17.555 |   99.734 | 
     | MINC0/SHA2/C0/U791                                 | A ^ -> Y v   | INVX1   | 0.159 | 0.148 |  17.703 |   99.882 | 
     | MINC0/SHA2/C0/\h_reg[0][6]                         | D v          | DFFSR   | 0.159 | 0.000 |  17.704 |   99.883 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |       |       |       |       |  Time   |   Time   | 
     |----------------------------+-------+-------+-------+-------+---------+----------| 
     |                            | clk ^ |       | 0.000 |       |   0.000 |  -82.179 | 
     | MINC0/SHA2/C0/\h_reg[0][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -82.179 | 
     +---------------------------------------------------------------------------------+ 

