Analysis & Synthesis report for 3216proj
Sun Mar 27 13:17:15 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: ip:ip1|altpll:altpll_component
 12. Parameter Settings for User Entity Instance: display_480p:comb_28
 13. Parameter Settings for User Entity Instance: rom_sync:spaceship_mem
 14. Parameter Settings for User Entity Instance: sprite:ship
 15. Parameter Settings for Inferred Entity Instance: DoubleDigitDisplay:comb_94|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: DoubleDigitDisplay:comb_94|lpm_divide:Mod1
 17. Parameter Settings for Inferred Entity Instance: DoubleDigitDisplay:comb_94|lpm_divide:Div0
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_8"
 20. Port Connectivity Checks: "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_5"
 21. Port Connectivity Checks: "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_3"
 22. Port Connectivity Checks: "DoubleDigitDisplay:comb_94"
 23. Port Connectivity Checks: "sprite:ship"
 24. Port Connectivity Checks: "display_480p:comb_28"
 25. Port Connectivity Checks: "ip:ip1"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 27 13:17:15 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; 3216proj                                    ;
; Top-level Entity Name              ; Top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 312                                         ;
;     Total combinational functions  ; 273                                         ;
;     Dedicated logic registers      ; 130                                         ;
; Total registers                    ; 130                                         ;
; Total pins                         ; 91                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; Top                ; 3216proj           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Top.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv                     ;         ;
; ip.sv                            ; yes             ; User Wizard-Generated File   ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/ip.sv                      ;         ;
; display_480p.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv            ;         ;
; rom_sync.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv                ;         ;
; sprite.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv                  ;         ;
; color_mapper.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                 ;         ;
; db/ip_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/ip_altpll.v             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                               ;         ;
; db/lpm_divide_lll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/lpm_divide_lll.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/alt_u_div_ihe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_oll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/lpm_divide_oll.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/alt_u_div_ohe.tdf       ;         ;
; db/lpm_divide_8sl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/lpm_divide_8sl.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_uee.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/alt_u_div_uee.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimated Total logic elements              ; 312                                                                      ;
;                                             ;                                                                          ;
; Total combinational functions               ; 273                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                          ;
;     -- 4 input functions                    ; 133                                                                      ;
;     -- 3 input functions                    ; 35                                                                       ;
;     -- <=2 input functions                  ; 105                                                                      ;
;                                             ;                                                                          ;
; Logic elements by mode                      ;                                                                          ;
;     -- normal mode                          ; 189                                                                      ;
;     -- arithmetic mode                      ; 84                                                                       ;
;                                             ;                                                                          ;
; Total registers                             ; 130                                                                      ;
;     -- Dedicated logic registers            ; 130                                                                      ;
;     -- I/O registers                        ; 0                                                                        ;
;                                             ;                                                                          ;
; I/O pins                                    ; 91                                                                       ;
;                                             ;                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                        ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 1                                                                        ;
;     -- PLLs                                 ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; ip:ip1|altpll:altpll_component|ip_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 115                                                                      ;
; Total fan-out                               ; 1247                                                                     ;
; Average fan-out                             ; 2.12                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                             ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Top                                      ; 273 (25)            ; 130 (30)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 91   ; 0            ; 0          ; |Top                                                                                                                            ; Top                 ; work         ;
;    |DoubleDigitDisplay:comb_94|           ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94                                                                                                 ; DoubleDigitDisplay  ; work         ;
;       |SevenSegDecoder:comb_3|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_3                                                                          ; SevenSegDecoder     ; work         ;
;       |lpm_divide:Div0|                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_8sl:auto_generated|  ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Div0|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl      ; work         ;
;             |sign_div_unsign_akh:divider| ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_uee:divider|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Div0|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee       ; work         ;
;       |lpm_divide:Mod0|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lll:auto_generated|  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Mod0|lpm_divide_lll:auto_generated                                                   ; lpm_divide_lll      ; work         ;
;             |sign_div_unsign_klh:divider| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                |alt_u_div_ihe:divider|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|DoubleDigitDisplay:comb_94|lpm_divide:Mod0|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;    |color_mapper:comb_104|                ; 2 (2)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|color_mapper:comb_104                                                                                                      ; color_mapper        ; work         ;
;    |display_480p:comb_28|                 ; 75 (75)             ; 67 (67)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|display_480p:comb_28                                                                                                       ; display_480p        ; work         ;
;    |ip:ip1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|ip:ip1                                                                                                                     ; ip                  ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|ip:ip1|altpll:altpll_component                                                                                             ; altpll              ; work         ;
;          |ip_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|ip:ip1|altpll:altpll_component|ip_altpll:auto_generated                                                                    ; ip_altpll           ; work         ;
;    |rom_sync:spaceship_mem|               ; 67 (67)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|rom_sync:spaceship_mem                                                                                                     ; rom_sync            ; work         ;
;    |sprite:ship|                          ; 84 (84)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|sprite:ship                                                                                                                ; sprite              ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+-----------------------------------------+--------------------------------------------+
; Register name                           ; Reason for Removal                         ;
+-----------------------------------------+--------------------------------------------+
; sprite:ship|state[3..31]                ; Stuck at GND due to stuck port data_in     ;
; rom_sync:spaceship_mem|data[0]          ; Merged with rom_sync:spaceship_mem|data[2] ;
; color_mapper:comb_104|color[2,3]        ; Merged with color_mapper:comb_104|color[0] ;
; color_mapper:comb_104|color[6,7]        ; Merged with color_mapper:comb_104|color[4] ;
; color_mapper:comb_104|color[10,11]      ; Merged with color_mapper:comb_104|color[8] ;
; color_mapper:comb_104|color[4]          ; Merged with color_mapper:comb_104|color[0] ;
; color_mapper:comb_104|color[5]          ; Merged with color_mapper:comb_104|color[1] ;
; display_480p:comb_28|sx[0]              ; Merged with display_480p:comb_28|x[0]      ;
; sprite:ship|pos[9..305]                 ; Lost fanout                                ;
; Total Number of Removed Registers = 336 ;                                            ;
+-----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 130   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 306 bits  ; 1224 LEs      ; 306 LEs              ; 918 LEs                ; Yes        ; |Top|sprite:ship|pos[293]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ip:ip1|altpll:altpll_component ;
+-------------------------------+----------------------+----------------------+
; Parameter Name                ; Value                ; Type                 ;
+-------------------------------+----------------------+----------------------+
; OPERATION_MODE                ; NORMAL               ; Untyped              ;
; PLL_TYPE                      ; AUTO                 ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                  ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                 ; Untyped              ;
; SCAN_CHAIN                    ; LONG                 ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0               ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                    ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                   ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                    ; Untyped              ;
; LOCK_HIGH                     ; 1                    ; Untyped              ;
; LOCK_LOW                      ; 1                    ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                    ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                    ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                  ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                  ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                  ; Untyped              ;
; SKIP_VCO                      ; OFF                  ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                    ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                 ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0              ; Untyped              ;
; BANDWIDTH                     ; 0                    ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                 ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                    ; Untyped              ;
; DOWN_SPREAD                   ; 0                    ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                  ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                  ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                    ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                    ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                    ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                    ; Untyped              ;
; CLK0_DIVIDE_BY                ; 2                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                    ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                    ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                   ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                   ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                  ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                  ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED               ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED               ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED               ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                    ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                    ; Untyped              ;
; DPA_DIVIDER                   ; 0                    ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                    ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                    ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                    ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                    ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                   ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                   ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                    ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                    ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                    ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                    ; Untyped              ;
; VCO_MIN                       ; 0                    ; Untyped              ;
; VCO_MAX                       ; 0                    ; Untyped              ;
; VCO_CENTER                    ; 0                    ; Untyped              ;
; PFD_MIN                       ; 0                    ; Untyped              ;
; PFD_MAX                       ; 0                    ; Untyped              ;
; M_INITIAL                     ; 0                    ; Untyped              ;
; M                             ; 0                    ; Untyped              ;
; N                             ; 1                    ; Untyped              ;
; M2                            ; 1                    ; Untyped              ;
; N2                            ; 1                    ; Untyped              ;
; SS                            ; 1                    ; Untyped              ;
; C0_HIGH                       ; 0                    ; Untyped              ;
; C1_HIGH                       ; 0                    ; Untyped              ;
; C2_HIGH                       ; 0                    ; Untyped              ;
; C3_HIGH                       ; 0                    ; Untyped              ;
; C4_HIGH                       ; 0                    ; Untyped              ;
; C5_HIGH                       ; 0                    ; Untyped              ;
; C6_HIGH                       ; 0                    ; Untyped              ;
; C7_HIGH                       ; 0                    ; Untyped              ;
; C8_HIGH                       ; 0                    ; Untyped              ;
; C9_HIGH                       ; 0                    ; Untyped              ;
; C0_LOW                        ; 0                    ; Untyped              ;
; C1_LOW                        ; 0                    ; Untyped              ;
; C2_LOW                        ; 0                    ; Untyped              ;
; C3_LOW                        ; 0                    ; Untyped              ;
; C4_LOW                        ; 0                    ; Untyped              ;
; C5_LOW                        ; 0                    ; Untyped              ;
; C6_LOW                        ; 0                    ; Untyped              ;
; C7_LOW                        ; 0                    ; Untyped              ;
; C8_LOW                        ; 0                    ; Untyped              ;
; C9_LOW                        ; 0                    ; Untyped              ;
; C0_INITIAL                    ; 0                    ; Untyped              ;
; C1_INITIAL                    ; 0                    ; Untyped              ;
; C2_INITIAL                    ; 0                    ; Untyped              ;
; C3_INITIAL                    ; 0                    ; Untyped              ;
; C4_INITIAL                    ; 0                    ; Untyped              ;
; C5_INITIAL                    ; 0                    ; Untyped              ;
; C6_INITIAL                    ; 0                    ; Untyped              ;
; C7_INITIAL                    ; 0                    ; Untyped              ;
; C8_INITIAL                    ; 0                    ; Untyped              ;
; C9_INITIAL                    ; 0                    ; Untyped              ;
; C0_MODE                       ; BYPASS               ; Untyped              ;
; C1_MODE                       ; BYPASS               ; Untyped              ;
; C2_MODE                       ; BYPASS               ; Untyped              ;
; C3_MODE                       ; BYPASS               ; Untyped              ;
; C4_MODE                       ; BYPASS               ; Untyped              ;
; C5_MODE                       ; BYPASS               ; Untyped              ;
; C6_MODE                       ; BYPASS               ; Untyped              ;
; C7_MODE                       ; BYPASS               ; Untyped              ;
; C8_MODE                       ; BYPASS               ; Untyped              ;
; C9_MODE                       ; BYPASS               ; Untyped              ;
; C0_PH                         ; 0                    ; Untyped              ;
; C1_PH                         ; 0                    ; Untyped              ;
; C2_PH                         ; 0                    ; Untyped              ;
; C3_PH                         ; 0                    ; Untyped              ;
; C4_PH                         ; 0                    ; Untyped              ;
; C5_PH                         ; 0                    ; Untyped              ;
; C6_PH                         ; 0                    ; Untyped              ;
; C7_PH                         ; 0                    ; Untyped              ;
; C8_PH                         ; 0                    ; Untyped              ;
; C9_PH                         ; 0                    ; Untyped              ;
; L0_HIGH                       ; 1                    ; Untyped              ;
; L1_HIGH                       ; 1                    ; Untyped              ;
; G0_HIGH                       ; 1                    ; Untyped              ;
; G1_HIGH                       ; 1                    ; Untyped              ;
; G2_HIGH                       ; 1                    ; Untyped              ;
; G3_HIGH                       ; 1                    ; Untyped              ;
; E0_HIGH                       ; 1                    ; Untyped              ;
; E1_HIGH                       ; 1                    ; Untyped              ;
; E2_HIGH                       ; 1                    ; Untyped              ;
; E3_HIGH                       ; 1                    ; Untyped              ;
; L0_LOW                        ; 1                    ; Untyped              ;
; L1_LOW                        ; 1                    ; Untyped              ;
; G0_LOW                        ; 1                    ; Untyped              ;
; G1_LOW                        ; 1                    ; Untyped              ;
; G2_LOW                        ; 1                    ; Untyped              ;
; G3_LOW                        ; 1                    ; Untyped              ;
; E0_LOW                        ; 1                    ; Untyped              ;
; E1_LOW                        ; 1                    ; Untyped              ;
; E2_LOW                        ; 1                    ; Untyped              ;
; E3_LOW                        ; 1                    ; Untyped              ;
; L0_INITIAL                    ; 1                    ; Untyped              ;
; L1_INITIAL                    ; 1                    ; Untyped              ;
; G0_INITIAL                    ; 1                    ; Untyped              ;
; G1_INITIAL                    ; 1                    ; Untyped              ;
; G2_INITIAL                    ; 1                    ; Untyped              ;
; G3_INITIAL                    ; 1                    ; Untyped              ;
; E0_INITIAL                    ; 1                    ; Untyped              ;
; E1_INITIAL                    ; 1                    ; Untyped              ;
; E2_INITIAL                    ; 1                    ; Untyped              ;
; E3_INITIAL                    ; 1                    ; Untyped              ;
; L0_MODE                       ; BYPASS               ; Untyped              ;
; L1_MODE                       ; BYPASS               ; Untyped              ;
; G0_MODE                       ; BYPASS               ; Untyped              ;
; G1_MODE                       ; BYPASS               ; Untyped              ;
; G2_MODE                       ; BYPASS               ; Untyped              ;
; G3_MODE                       ; BYPASS               ; Untyped              ;
; E0_MODE                       ; BYPASS               ; Untyped              ;
; E1_MODE                       ; BYPASS               ; Untyped              ;
; E2_MODE                       ; BYPASS               ; Untyped              ;
; E3_MODE                       ; BYPASS               ; Untyped              ;
; L0_PH                         ; 0                    ; Untyped              ;
; L1_PH                         ; 0                    ; Untyped              ;
; G0_PH                         ; 0                    ; Untyped              ;
; G1_PH                         ; 0                    ; Untyped              ;
; G2_PH                         ; 0                    ; Untyped              ;
; G3_PH                         ; 0                    ; Untyped              ;
; E0_PH                         ; 0                    ; Untyped              ;
; E1_PH                         ; 0                    ; Untyped              ;
; E2_PH                         ; 0                    ; Untyped              ;
; E3_PH                         ; 0                    ; Untyped              ;
; M_PH                          ; 0                    ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                  ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                  ; Untyped              ;
; CLK0_COUNTER                  ; G0                   ; Untyped              ;
; CLK1_COUNTER                  ; G0                   ; Untyped              ;
; CLK2_COUNTER                  ; G0                   ; Untyped              ;
; CLK3_COUNTER                  ; G0                   ; Untyped              ;
; CLK4_COUNTER                  ; G0                   ; Untyped              ;
; CLK5_COUNTER                  ; G0                   ; Untyped              ;
; CLK6_COUNTER                  ; E0                   ; Untyped              ;
; CLK7_COUNTER                  ; E1                   ; Untyped              ;
; CLK8_COUNTER                  ; E2                   ; Untyped              ;
; CLK9_COUNTER                  ; E3                   ; Untyped              ;
; L0_TIME_DELAY                 ; 0                    ; Untyped              ;
; L1_TIME_DELAY                 ; 0                    ; Untyped              ;
; G0_TIME_DELAY                 ; 0                    ; Untyped              ;
; G1_TIME_DELAY                 ; 0                    ; Untyped              ;
; G2_TIME_DELAY                 ; 0                    ; Untyped              ;
; G3_TIME_DELAY                 ; 0                    ; Untyped              ;
; E0_TIME_DELAY                 ; 0                    ; Untyped              ;
; E1_TIME_DELAY                 ; 0                    ; Untyped              ;
; E2_TIME_DELAY                 ; 0                    ; Untyped              ;
; E3_TIME_DELAY                 ; 0                    ; Untyped              ;
; M_TIME_DELAY                  ; 0                    ; Untyped              ;
; N_TIME_DELAY                  ; 0                    ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                   ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                   ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                   ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                   ; Untyped              ;
; ENABLE0_COUNTER               ; L0                   ; Untyped              ;
; ENABLE1_COUNTER               ; L0                   ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                    ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000            ; Untyped              ;
; LOOP_FILTER_C                 ; 5                    ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                 ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                 ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                 ; Untyped              ;
; VCO_POST_SCALE                ; 0                    ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                    ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10               ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED          ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK0                     ; PORT_USED            ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED          ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED          ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED          ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED            ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED          ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED          ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED          ; Untyped              ;
; PORT_ARESET                   ; PORT_USED            ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED          ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED            ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED          ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED          ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED          ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED          ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY    ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY    ; Untyped              ;
; M_TEST_SOURCE                 ; 5                    ; Untyped              ;
; C0_TEST_SOURCE                ; 5                    ; Untyped              ;
; C1_TEST_SOURCE                ; 5                    ; Untyped              ;
; C2_TEST_SOURCE                ; 5                    ; Untyped              ;
; C3_TEST_SOURCE                ; 5                    ; Untyped              ;
; C4_TEST_SOURCE                ; 5                    ; Untyped              ;
; C5_TEST_SOURCE                ; 5                    ; Untyped              ;
; C6_TEST_SOURCE                ; 5                    ; Untyped              ;
; C7_TEST_SOURCE                ; 5                    ; Untyped              ;
; C8_TEST_SOURCE                ; 5                    ; Untyped              ;
; C9_TEST_SOURCE                ; 5                    ; Untyped              ;
; CBXI_PARAMETER                ; ip_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                 ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                    ; Untyped              ;
; WIDTH_CLOCK                   ; 5                    ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                    ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                  ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10               ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED               ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                  ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                  ; IGNORE_CASCADE       ;
+-------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_480p:comb_28 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; CORDW          ; 16    ; Signed Integer                           ;
; H_RES          ; 640   ; Signed Integer                           ;
; V_RES          ; 480   ; Signed Integer                           ;
; H_FP           ; 16    ; Signed Integer                           ;
; H_SYNC         ; 96    ; Signed Integer                           ;
; H_BP           ; 48    ; Signed Integer                           ;
; V_FP           ; 10    ; Signed Integer                           ;
; V_SYNC         ; 2     ; Signed Integer                           ;
; V_BP           ; 33    ; Signed Integer                           ;
; H_POL          ; 0     ; Signed Integer                           ;
; V_POL          ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_sync:spaceship_mem ;
+----------------+---------------+------------------------------------+
; Parameter Name ; Value         ; Type                               ;
+----------------+---------------+------------------------------------+
; WIDTH          ; 4             ; Signed Integer                     ;
; DEPTH          ; 306           ; Signed Integer                     ;
; INIT_F         ; spaceship.mem ; String                             ;
; ADDRW          ; 9             ; Signed Integer                     ;
+----------------+---------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite:ship ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 17    ; Signed Integer                  ;
; HEIGHT         ; 18    ; Signed Integer                  ;
; SCALE_X        ; 4     ; Signed Integer                  ;
; SCALE_Y        ; 4     ; Signed Integer                  ;
; COLR_BITS      ; 4     ; Signed Integer                  ;
; CORDW          ; 16    ; Signed Integer                  ;
; ADDRW          ; 306   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DoubleDigitDisplay:comb_94|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DoubleDigitDisplay:comb_94|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 7              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DoubleDigitDisplay:comb_94|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; ip:ip1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_8"                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_5"                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_3"                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DoubleDigitDisplay:comb_94"                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number       ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "number[9..4]" will be connected to GND.                       ;
; dispUnit     ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; dispTens     ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; dispHundreds ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite:ship"                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rst         ; Input  ; Info     ; Stuck at GND                                                                        ;
; spry[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; spry[15..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; spry[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; spry[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; spry[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; spry[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; spry[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pos[305..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drawing     ; Output ; Info     ; Explicitly unconnected                                                              ;
; done        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_480p:comb_28"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rst   ; Input  ; Info     ; Stuck at GND                                                                        ;
; frame ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ip:ip1"                  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 91                          ;
; cycloneiii_ff         ; 130                         ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 9                           ;
;     plain             ; 105                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 276                         ;
;     arith             ; 84                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 60                          ;
;         3 data inputs ; 22                          ;
;     normal            ; 192                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 133                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 27 13:17:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3216proj -c 3216proj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at Top.sv(138): truncated literal to match 11 bits File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 138
Info (12021): Found 3 design units, including 3 entities, in source file top.sv
    Info (12023): Found entity 1: Top File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 6
    Info (12023): Found entity 2: DoubleDigitDisplay File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 160
    Info (12023): Found entity 3: SevenSegDecoder File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file ip.sv
    Info (12023): Found entity 1: ip File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/ip.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file display_480p.sv
    Info (12023): Found entity 1: display_480p File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_sync.sv
    Info (12023): Found entity 1: rom_sync File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite.sv
    Info (12023): Found entity 1: sprite File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at Top.sv(74): instance has no name File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 74
Critical Warning (10846): Verilog HDL Instantiation warning at Top.sv(162): instance has no name File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 162
Critical Warning (10846): Verilog HDL Instantiation warning at Top.sv(163): instance has no name File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
Critical Warning (10846): Verilog HDL Instantiation warning at Top.sv(164): instance has no name File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 164
Critical Warning (10846): Verilog HDL Instantiation warning at Top.sv(127): instance has no name File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 127
Critical Warning (10846): Verilog HDL Instantiation warning at Top.sv(136): instance has no name File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 136
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Top.sv(108): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 108
Warning (10034): Output port "LEDR[9..1]" at Top.sv(30) has no driver File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
Warning (10034): Output port "GSENSOR_CS_N" at Top.sv(36) has no driver File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 36
Warning (10034): Output port "GSENSOR_SCLK" at Top.sv(38) has no driver File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 38
Info (12128): Elaborating entity "ip" for hierarchy "ip:ip1" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "ip:ip1|altpll:altpll_component" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/ip.sv Line: 104
Info (12130): Elaborated megafunction instantiation "ip:ip1|altpll:altpll_component" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/ip.sv Line: 104
Info (12133): Instantiated megafunction "ip:ip1|altpll:altpll_component" with the following parameter: File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/ip.sv Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_altpll.v
    Info (12023): Found entity 1: ip_altpll File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/ip_altpll.v Line: 31
Info (12128): Elaborating entity "ip_altpll" for hierarchy "ip:ip1|altpll:altpll_component|ip_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "display_480p" for hierarchy "display_480p:comb_28" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 74
Warning (10230): Verilog HDL assignment warning at display_480p.sv(66): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 66
Warning (10230): Verilog HDL assignment warning at display_480p.sv(67): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 67
Warning (10230): Verilog HDL assignment warning at display_480p.sv(69): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 69
Warning (10230): Verilog HDL assignment warning at display_480p.sv(72): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 72
Warning (10230): Verilog HDL assignment warning at display_480p.sv(73): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 73
Warning (10230): Verilog HDL assignment warning at display_480p.sv(82): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 82
Warning (10230): Verilog HDL assignment warning at display_480p.sv(83): truncated value with size 32 to match size of target (16) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/display_480p.sv Line: 83
Info (12128): Elaborating entity "rom_sync" for hierarchy "rom_sync:spaceship_mem" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 99
Info (10648): Verilog HDL Display System Task info at rom_sync.sv(15): Creating rom_sync from init file 'spaceship.mem'. File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv Line: 15
Warning (10030): Net "memory.data_a" at rom_sync.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv Line: 11
Warning (10030): Net "memory.waddr_a" at rom_sync.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv Line: 11
Warning (10030): Net "memory.we_a" at rom_sync.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv Line: 11
Info (12128): Elaborating entity "sprite" for hierarchy "sprite:ship" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 126
Warning (10230): Verilog HDL assignment warning at sprite.sv(60): truncated value with size 32 to match size of target (5) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv Line: 60
Warning (10230): Verilog HDL assignment warning at sprite.sv(64): truncated value with size 32 to match size of target (2) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv Line: 64
Warning (10230): Verilog HDL assignment warning at sprite.sv(69): truncated value with size 32 to match size of target (5) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv Line: 69
Warning (10230): Verilog HDL assignment warning at sprite.sv(72): truncated value with size 32 to match size of target (2) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv Line: 72
Warning (10230): Verilog HDL assignment warning at sprite.sv(91): truncated value with size 32 to match size of target (4) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/sprite.sv Line: 91
Info (12128): Elaborating entity "DoubleDigitDisplay" for hierarchy "DoubleDigitDisplay:comb_94" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 127
Info (12128): Elaborating entity "SevenSegDecoder" for hierarchy "DoubleDigitDisplay:comb_94|SevenSegDecoder:comb_3" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 162
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:comb_104" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 136
Info (10648): Verilog HDL Display System Task info at color_mapper.sv(7): Creating rom_sync from init file 'color_map.mem'. File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 7
Warning (10230): Verilog HDL assignment warning at color_mapper.sv(13): truncated value with size 16 to match size of target (12) File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 13
Warning (10030): Net "memory.data_a" at color_mapper.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 4
Warning (10030): Net "memory.waddr_a" at color_mapper.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 4
Warning (10030): Net "memory.we_a" at color_mapper.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 4
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (306) in the Memory Initialization File "C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/3216proj.ram0_rom_sync_2f7a0e8a.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "rom_sync:spaceship_mem|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/rom_sync.sv Line: 11
    Info (276013): RAM logic "color_mapper:comb_104|memory" is uninferred because MIF is not supported for the selected family File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/color_mapper.sv Line: 4
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DoubleDigitDisplay:comb_94|Mod0" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DoubleDigitDisplay:comb_94|Mod1" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DoubleDigitDisplay:comb_94|Div0" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
Info (12130): Elaborated megafunction instantiation "DoubleDigitDisplay:comb_94|lpm_divide:Mod0" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 162
Info (12133): Instantiated megafunction "DoubleDigitDisplay:comb_94|lpm_divide:Mod0" with the following parameter: File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 162
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/lpm_divide_lll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/alt_u_div_ihe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "DoubleDigitDisplay:comb_94|lpm_divide:Mod1" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
Info (12133): Instantiated megafunction "DoubleDigitDisplay:comb_94|lpm_divide:Mod1" with the following parameter: File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf
    Info (12023): Found entity 1: lpm_divide_oll File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/lpm_divide_oll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/alt_u_div_ohe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "DoubleDigitDisplay:comb_94|lpm_divide:Div0" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
Info (12133): Instantiated megafunction "DoubleDigitDisplay:comb_94|lpm_divide:Div0" with the following parameter: File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 163
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/lpm_divide_8sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/db/alt_u_div_uee.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 39
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 19
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 20
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 20
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 20
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 20
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 21
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 22
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 23
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 24
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 30
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 36
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 297 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/output_files/3216proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 27
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 33
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 37
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/Top.sv Line: 37
Info (21057): Implemented 407 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 315 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 4799 megabytes
    Info: Processing ended: Sun Mar 27 13:17:15 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/stani/Documents/York University/Courses/2021-2022/Winter/EECS 3216 - Digital Systems Engineering - Modelling, Implementation and Validation/3216proj/output_files/3216proj.map.smsg.


