SYSCFG:
  MEMRMP:
    FB_MODE:
      Normal: [ 0, "Flash Bank 1 mapped at 0x0800 0000 (and aliased @0x0000 0000(1)) and Flash Bank 2 mapped at offset" ]
      Inverted: [ 1, "Flash Bank 2 mapped at 0x0800 0000 (and aliased @0x0000 0000(1)) and Flash Bank 1 mapped at offset" ]
    MEM_MODE:
      MainFlash: [ 0, "Main Flash memory mapped at 0x00000000" ]
      SystemFlash: [ 1, "System Flash memory mapped at 0x00000000" ]
      FMC: [ 2, "FMC bank 1 (NOR/PSRAM 1 and 2) mapped at 0x00000000" ]
      SRAM1: [ 3, "SRAM1 mapped at 0x00000000" ]
      OCTOSPI1: [ 4, "OCTOSPI1 memory mapped at 0x00000000" ]
      OCTOSPI2: [ 5, "OCTOSPI2 memory mapped at 0x00000000" ]

  CFGR1:
    FPU_IE?:
      Disabled: [ 0, "Interrupt disabled" ]
      Enabled: [ 1, "Interrupt enabled" ]
    I2C?_FMP:
      Disabled: [ 0, "Fm+ mode is not enabled on I2Cx pins selected through AF selection bits" ]
      Enabled: [ 1, "Fm+ mode is enabled on I2Cx pins selected through AF selection bits" ]
    I2C_PB?_FMP:
      Disabled: [ 0, "PBx pin operates in standard mode" ]
      Enabled: [ 1, "Fm+ mode enabled on PB7 pin, and the Speed control is bypassed" ]
    ANASWVDD:
      VDDA: [ 0, "I/O analog switches supplied by VDDA or booster when booster is ON" ]
      VDD: [ 1, "I/O analog switches supplied by VDD" ]
    BOOSTEN:
      Disabled: [ 0, "I/O analog switches are supplied by VDDA voltage. This is the recommended configuration when using the ADC in high VDDA voltage operation" ]
      Enabled: [ 1, "I/O analog switches are supplied by a dedicated voltage booster (supplied by VDD). This is the recommended configuration when using the ADC in low VDDA voltage operation" ]
    FWDIS:
      Disabled: [ 1, "Firewall protection disabled" ]
      Enabled: [ 0, "Firewall protection enabled" ]


  EXTICR1:
    EXTI3:
      PA3: [ 0b0000, "PA3 pin" ]
      PB3: [ 0b0001, "PB3 pin" ]
      PC3: [ 0b0010, "PC3 pin" ]
      PD3: [ 0b0011, "PD3 pin" ]
      PE3: [ 0b0100, "PE3 pin" ]
      PF3: [ 0b0101, "PF3 pin" ]
      PG3: [ 0b0110, "PG3 pin" ]
      PH3: [ 0b0111, "PH3 pin" ]
      PI3: [ 0b1000, "PI3 pin" ]
    EXTI2:
      PA2: [ 0b0000, "PA2 pin" ]
      PB2: [ 0b0001, "PB2 pin" ]
      PC2: [ 0b0010, "PC2 pin" ]
      PD2: [ 0b0011, "PD2 pin" ]
      PE2: [ 0b0100, "PE2 pin" ]
      PF2: [ 0b0101, "PF2 pin" ]
      PG2: [ 0b0110, "PG2 pin" ]
      PH2: [ 0b0111, "PH2 pin" ]
      PI2: [ 0b1000, "PI2 pin" ]
    EXTI1:
      PA1: [ 0b0000, "PA1 pin" ]
      PB1: [ 0b0001, "PB1 pin" ]
      PC1: [ 0b0010, "PC1 pin" ]
      PD1: [ 0b0011, "PD1 pin" ]
      PE1: [ 0b0100, "PE1 pin" ]
      PF1: [ 0b0101, "PF1 pin" ]
      PG1: [ 0b0110, "PG1 pin" ]
      PH1: [ 0b0111, "PH1 pin" ]
      PI1: [ 0b1000, "PI1 pin" ]
    EXTI0:
      PA0: [ 0b0000, "PA0 pin" ]
      PB0: [ 0b0001, "PB0 pin" ]
      PC0: [ 0b0010, "PC0 pin" ]
      PD0: [ 0b0011, "PD0 pin" ]
      PE0: [ 0b0100, "PE0 pin" ]
      PF0: [ 0b0101, "PF0 pin" ]
      PG0: [ 0b0110, "PG0 pin" ]
      PH0: [ 0b0111, "PH0 pin" ]
      PI0: [ 0b1000, "PI0 pin" ]

  EXTICR2:
    EXTI7:
      PA7: [ 0b0000, "PA7 pin" ]
      PB7: [ 0b0001, "PB7 pin" ]
      PC7: [ 0b0010, "PC7 pin" ]
      PD7: [ 0b0011, "PD7 pin" ]
      PE7: [ 0b0100, "PE7 pin" ]
      PF7: [ 0b0101, "PF7 pin" ]
      PG7: [ 0b0110, "PG7 pin" ]
      PH7: [ 0b0111, "PH7 pin" ]
      PI7: [ 0b1000, "PI7 pin" ]
    EXTI6:
      PA6: [ 0b0000, "PA6 pin" ]
      PB6: [ 0b0001, "PB6 pin" ]
      PC6: [ 0b0010, "PC6 pin" ]
      PD6: [ 0b0011, "PD6 pin" ]
      PE6: [ 0b0100, "PE6 pin" ]
      PF6: [ 0b0101, "PF6 pin" ]
      PG6: [ 0b0110, "PG6 pin" ]
      PH6: [ 0b0111, "PH6 pin" ]
      PI6: [ 0b1000, "PI6 pin" ]
    EXTI5:
      PA5: [ 0b0000, "PA5 pin" ]
      PB5: [ 0b0001, "PB5 pin" ]
      PC5: [ 0b0010, "PC5 pin" ]
      PD5: [ 0b0011, "PD5 pin" ]
      PE5: [ 0b0100, "PE5 pin" ]
      PF5: [ 0b0101, "PF5 pin" ]
      PG5: [ 0b0110, "PG5 pin" ]
      PH5: [ 0b0111, "PH5 pin" ]
      PI5: [ 0b1000, "PI5 pin" ]
    EXTI4:
      PA4: [ 0b0000, "PA4 pin" ]
      PB4: [ 0b0001, "PB4 pin" ]
      PC4: [ 0b0010, "PC4 pin" ]
      PD4: [ 0b0011, "PD4 pin" ]
      PE4: [ 0b0100, "PE4 pin" ]
      PF4: [ 0b0101, "PF4 pin" ]
      PG4: [ 0b0110, "PG4 pin" ]
      PH4: [ 0b0111, "PH4 pin" ]
      PI4: [ 0b1000, "PI4 pin" ]

  EXTICR3:
    EXTI11:
      PA11: [ 0b0000, "PA11 pin" ]
      PB11: [ 0b0001, "PB11 pin" ]
      PC11: [ 0b0010, "PC11 pin" ]
      PD11: [ 0b0011, "PD11 pin" ]
      PE11: [ 0b0100, "PE11 pin" ]
      PF11: [ 0b0101, "PF11 pin" ]
      PG11: [ 0b0110, "PG11 pin" ]
      PH11: [ 0b0111, "PH11 pin" ]
      PI11: [ 0b1000, "PI11 pin" ]
    EXTI10:
      PA10: [ 0b0000, "PA10 pin" ]
      PB10: [ 0b0001, "PB10 pin" ]
      PC10: [ 0b0010, "PC10 pin" ]
      PD10: [ 0b0011, "PD10 pin" ]
      PE10: [ 0b0100, "PE10 pin" ]
      PF10: [ 0b0101, "PF10 pin" ]
      PG10: [ 0b0110, "PG10 pin" ]
      PH10: [ 0b0111, "PH10 pin" ]
      PI10: [ 0b1000, "PI10 pin" ]
    EXTI9:
      PA9: [ 0b0000, "PA9 pin" ]
      PB9: [ 0b0001, "PB9 pin" ]
      PC9: [ 0b0010, "PC9 pin" ]
      PD9: [ 0b0011, "PD9 pin" ]
      PE9: [ 0b0100, "PE9 pin" ]
      PF9: [ 0b0101, "PF9 pin" ]
      PG9: [ 0b0110, "PG9 pin" ]
      PH9: [ 0b0111, "PH9 pin" ]
      PI9: [ 0b1000, "PI9 pin" ]
    EXTI8:
      PA8: [ 0b0000, "PA8 pin" ]
      PB8: [ 0b0001, "PB8 pin" ]
      PC8: [ 0b0010, "PC8 pin" ]
      PD8: [ 0b0011, "PD8 pin" ]
      PE8: [ 0b0100, "PE8 pin" ]
      PF8: [ 0b0101, "PF8 pin" ]
      PG8: [ 0b0110, "PG8 pin" ]
      PH8: [ 0b0111, "PH8 pin" ]
      PI8: [ 0b1000, "PI8 pin" ]

  EXTICR4:
    EXTI15:
      PA15: [ 0b0000, "PA15 pin" ]
      PB15: [ 0b0001, "PB15 pin" ]
      PC15: [ 0b0010, "PC15 pin" ]
      PD15: [ 0b0011, "PD15 pin" ]
      PE15: [ 0b0100, "PE15 pin" ]
      PF15: [ 0b0101, "PF15 pin" ]
      PG15: [ 0b0110, "PG15 pin" ]
      PH15: [ 0b0111, "PH15 pin" ]
    EXTI14:
      PA14: [ 0b0000, "PA14 pin" ]
      PB14: [ 0b0001, "PB14 pin" ]
      PC14: [ 0b0010, "PC14 pin" ]
      PD14: [ 0b0011, "PD14 pin" ]
      PE14: [ 0b0100, "PE14 pin" ]
      PF14: [ 0b0101, "PF14 pin" ]
      PG14: [ 0b0110, "PG14 pin" ]
      PH14: [ 0b0111, "PH14 pin" ]
    EXTI13:
      PA13: [ 0b0000, "PA13 pin" ]
      PB13: [ 0b0001, "PB13 pin" ]
      PC13: [ 0b0010, "PC13 pin" ]
      PD13: [ 0b0011, "PD13 pin" ]
      PE13: [ 0b0100, "PE13 pin" ]
      PF13: [ 0b0101, "PF13 pin" ]
      PG13: [ 0b0110, "PG13 pin" ]
      PH13: [ 0b0111, "PH13 pin" ]
    EXTI12:
      PA12: [ 0b0000, "PA12 pin" ]
      PB12: [ 0b0001, "PB12 pin" ]
      PC12: [ 0b0010, "PC12 pin" ]
      PD12: [ 0b0011, "PD12 pin" ]
      PE12: [ 0b0100, "PE12 pin" ]
      PF12: [ 0b0101, "PF12 pin" ]
      PG12: [ 0b0110, "PG12 pin" ]
      PH12: [ 0b0111, "PH12 pin" ]

  SCSR:
    SRAM2BS:
      NotBusy: [ 0, "No SRAM2 erase operation is on going" ]
      Busy: [ 1, "SRAM2 erase operation is on going" ]
    SRAM2ER:
      Erase: [ 1, "Setting this bit starts a hardware SRAM2 erase operation" ]

  CFGR2:
    SPF:
      Cleared: [ 0, "No SRAM2 parity error detected" ]
      Set: [ 1, "SRAM2 parity error detected" ]
    ECCL:
      Disconnected: [ 0, "ECC error disconnected from TIM1/8/15/16/17 Break input" ]
      Connected: [ 1, "ECC error connected to TIM1/8/15/16/17 Break input" ]
    PVDL:
      Disconnected: [ 0, "PVD interrupt disconnected from TIM1/8/15/16/17 Break input. PVDE and PLS[2:0] bits can be programmed by the application" ]
      Connected: [ 1, "PVD interrupt connected to TIM1/8/15/16/17 Break input, PVDE and PLS[2:0] bits are read only" ]
    SPL:
      Disconnected: [ 0, "SRAM2 parity error signal disconnected from TIM1/8/15/16/17 Break inputs" ]
      Connected: [ 1, "SRAM2 parity error signal connected to TIM1/8/15/16/17 Break inputs" ]
    CLL:
      Disconnected: [ 0, "Cortex®-M4 LOCKUP output disconnected from TIM1/8/15/16/17 Break inputs" ]
      Connected: [ 1, "Cortex®-M4 LOCKUP output connected to TIM1/8/15/16/17 Break inputs" ]

  SWPR:
    P*WP:
      Disabled: [ 0, "Write protection of SRAM2 page x is disabled" ]
      Enabled: [ 1, "Write protection of SRAM2 page x is enabled" ]

  SKR:
    KEY:
      Key1: [ 0xCA, "1. Write 0xCA into Key[7:0]" ]
      Key2: [ 0x53, "2. Write 0x53 into Key[7:0]" ]

  SWPR2:
    P*WP:
      Disabled: [ 0, "Write protection of SRAM2 page x is disabled" ]
      Enabled: [ 1, "Write protection of SRAM2 page x is enabled" ]
