// Seed: 858142489
module module_0;
  always id_1 = id_1;
  assign module_2.type_6 = 0;
  wire id_2;
endmodule
module module_1;
  tri1 id_1, id_2;
  assign id_1 = -1;
  wor   id_3;
  uwire id_4;
  module_0 modCall_1 ();
  always id_3 = id_2;
  id_5 :
  assert property (@(id_4 or posedge id_2) -1);
  assign id_3 = id_2;
  tri id_6 = id_3;
  always id_2 = -1 == 1;
endmodule
module module_2 (
    input tri1 id_0
);
  assign id_2 = id_0 & id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
