<!-- README.md - Premium Professional Portfolio for Shiva -->


<h1 align="center">Hi, I'm Shiva Yadav ğŸ‘‹</h1>
<h3 align="center">Electronics Engineer | RTL Design, VLSI & FPGA Enthusiast</h3>


<p align="center">
<img src="/mnt/data/136f9b74-7773-4e1d-92dd-c90b8a4732e6.png" alt="resume-image" width="140" style="border-radius:50%;" />
</p>


<p align="center">
ğŸ“ Surat, Gujarat â€¢ ğŸ“§ shivayadawv8889@gmail.com â€¢ <a href="https://www.linkedin.com/in/shivaaydav">LinkedIn</a> â€¢ <a href="https://github.com/Shivaaaydv">GitHub</a>
</p>


---


## ğŸ”” Quick Links
- ğŸ”— Portfolio: `https://github.com/Shivaaaydv`
- ğŸ“„ Resume (image above)
- ğŸ“« Email: shivayadawv8889@gmail.com


---


## ğŸ§‘â€ğŸ’» About Me
Final-year ECE student with a strong foundation in **RTL Design, FPGA prototyping, CMOS Logic, and Functional Verification** using Verilog/SystemVerilog. Designed and verified **4-bit ALU, Traffic Light Controller, and Sequential Circuits** with complete testbenches. Completed specialized training in **VLSI Physical Design & RTL Design**.


Actively seeking roles in **RTL Design, Digital Design, FPGA Engineering, and Verification**.


---


## ğŸ”§ Tech Stack & Badges
<p align="center">
<img src="https://img.shields.io/badge/Verilog-%2300599C.svg?style=for-the-badge&logo=verilog&logoColor=white" />
<img src="https://img.shields.io/badge/SystemVerilog-%23D16C06.svg?style=for-the-badge" />
<img src="https://img.shields.io/badge/Vivado-%23F68212.svg?style=for-the-badge&logo=xilinx&logoColor=white" />
<img src="https://img.shields.io/badge/ModelSim-%2300A0FF.svg?style=for-the-badge" />
<img src="https://img.shields.io/badge/OpenLane-%2300C2FF.svg?style=for-the-badge" />
<img src="https://img.shields.io/badge/GTKWave-%23FFDD00.svg?style=for-the-badge" />
<img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
<img src="https://img.shields.io/badge/Python-FFD43B?style=for-the-badge&logo=python&logoColor=blue"/>
</p>


---


## ğŸ›  Tools & Software
- **Simulation:** ModelSim, Icarus Verilog, GTKWave
- **FPGA:** Xilinx Vivado
- **VLSI Flow:** OpenLane, Microwind, DSCH
- **Editors:** VS Code
- **Other:** Linux, Testbench writing


---


## ğŸ’¼ Internship Experience
**VLSI Physical Design Intern â€“ SVNIT, Surat (Junâ€“Jul 2025)**
- Designed Encoders & Flip-Flops using Verilog
- Executed RTLâ†’GDSII flow in OpenLane (synthesis, floorplanning, place & route)
- Performed PPA analysis and validation


**VLSI Design Intern â€“ Indo German Tool Room, Ahmedabad (Janâ€“Feb 2025)**
- Designed & simulated circuits using Microwind & DSCH


---


## ğŸ“‚ Projects Highlights
- **4-bit ALU (Verilog)** â€” RTL implementation, testbench, FPGA synthesis
- **Traffic Light Controller (FSM)** â€” Sequential design & verification
- **I2C Behavioral Design (Verilog)** â€” Protocol implementation & testbench
- **Flip-Flops & Sequential Kits** â€” D/T/JK/SR flip-flops with timing analysis


---
