0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.sim/sim_1/behav/xsim/glbl.v,1551548678,verilog,,,,glbl,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/alu_core_1.vhd,1551553300,vhdl,,,,alu_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1.vhd,1551553435,vhdl,,,,computer_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1_TB.vhd,1551559776,vhdl,,,,computer_core_1_tb,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/control_unit_core_1.vhd,1551553710,vhdl,,,,control_unit_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/cpu_core_1.vhd,1551553430,vhdl,,,,cpu_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/data_path_core_1.vhd,1551553659,vhdl,,,,data_path_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/instructions_core_1.vhd,1551551992,vhdl,C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd,,,instructions_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/memory_core_1.vhd,1551557633,vhdl,,,,memory_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rom_128x8_sync_core_1.vhd,1551556639,vhdl,,,,rom_128x8_sync_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/rw_96x8_sync_core_1.vhd,1551548678,vhdl,,,,rw_96x8_sync_core_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/ip/ila_1/sim/ila_1.vhd,1551557226,vhdl,,,,ila_1,,,,,,,,
C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/new/stack.vhd,1551548678,vhdl,,,,stack_1,,,,,,,,
