Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Nov 28 02:01:00 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -pb hweval_montgomery_timing_summary_routed.pb -rpx hweval_montgomery_timing_summary_routed.rpx -warn_on_violation
| Design       : hweval_montgomery
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.280        0.000                      0                25212        0.021        0.000                      0                25212        4.500        0.000                       0                 10129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.280        0.000                      0                25212        0.021        0.000                      0                25212        4.500        0.000                       0                 10129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[880]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 1.944ns (20.301%)  route 7.632ns (79.699%))
  Logic Levels:           12  (LUT3=1 LUT5=11)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 15.416 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          1.604    15.367    montgomery_instance/multi/adder_M/genblk1[24].adder_i/carries_23
    SLICE_X86Y84         LUT3 (Prop_lut3_I1_O)        0.124    15.491 r  montgomery_instance/multi/adder_M/genblk1[24].adder_i/result[880]_i_1__0/O
                         net (fo=1, routed)           0.000    15.491    montgomery_instance/multi/adder_M/genblk1[24].adder_i_n_21
    SLICE_X86Y84         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[880]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.540    15.416    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[880]/C
                         clock pessimism              0.310    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)        0.081    15.772    montgomery_instance/multi/adder_M/result_reg[880]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[1006]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 2.068ns (21.758%)  route 7.436ns (78.242%))
  Logic Levels:           13  (LUT5=13)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          0.475    14.238    montgomery_instance/multi/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X82Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.362 r  montgomery_instance/multi/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=64, routed)          0.934    15.296    montgomery_instance/multi/adder_M/genblk1[27].adder_i/carries_25
    SLICE_X67Y62         LUT5 (Prop_lut5_I2_O)        0.124    15.420 r  montgomery_instance/multi/adder_M/genblk1[27].adder_i/result[1006]_i_1__0/O
                         net (fo=1, routed)           0.000    15.420    montgomery_instance/multi/adder_M/genblk1[27].adder_i_n_2
    SLICE_X67Y62         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[1006]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.537    15.413    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X67Y62         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[1006]/C
                         clock pessimism              0.310    15.723    
                         clock uncertainty           -0.035    15.688    
    SLICE_X67Y62         FDRE (Setup_fdre_C_D)        0.029    15.717    montgomery_instance/multi/adder_M/result_reg[1006]
  -------------------------------------------------------------------
                         required time                         15.717    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[977]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 2.068ns (21.765%)  route 7.433ns (78.235%))
  Logic Levels:           13  (LUT5=13)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          0.475    14.238    montgomery_instance/multi/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X82Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.362 r  montgomery_instance/multi/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=64, routed)          0.931    15.293    montgomery_instance/multi/adder_M/genblk1[27].adder_i/carries_25
    SLICE_X67Y62         LUT5 (Prop_lut5_I2_O)        0.124    15.417 r  montgomery_instance/multi/adder_M/genblk1[27].adder_i/result[977]_i_1__0/O
                         net (fo=1, routed)           0.000    15.417    montgomery_instance/multi/adder_M/genblk1[27].adder_i_n_31
    SLICE_X67Y62         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[977]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.537    15.413    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X67Y62         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[977]/C
                         clock pessimism              0.310    15.723    
                         clock uncertainty           -0.035    15.688    
    SLICE_X67Y62         FDRE (Setup_fdre_C_D)        0.031    15.719    montgomery_instance/multi/adder_M/result_reg[977]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -15.417    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[881]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 1.937ns (20.243%)  route 7.632ns (79.757%))
  Logic Levels:           12  (LUT3=1 LUT5=11)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 15.416 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          1.604    15.367    montgomery_instance/multi/adder_M/genblk1[24].adder_i/carries_23
    SLICE_X86Y84         LUT3 (Prop_lut3_I1_O)        0.117    15.484 r  montgomery_instance/multi/adder_M/genblk1[24].adder_i/result[881]_i_1__0/O
                         net (fo=1, routed)           0.000    15.484    montgomery_instance/multi/adder_M/genblk1[24].adder_i_n_20
    SLICE_X86Y84         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[881]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.540    15.416    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[881]/C
                         clock pessimism              0.310    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X86Y84         FDRE (Setup_fdre_C_D)        0.118    15.809    montgomery_instance/multi/adder_M/result_reg[881]
  -------------------------------------------------------------------
                         required time                         15.809    
                         arrival time                         -15.484    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[940]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 2.068ns (21.851%)  route 7.396ns (78.149%))
  Logic Levels:           13  (LUT3=1 LUT5=12)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 15.415 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          0.475    14.238    montgomery_instance/multi/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X82Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.362 r  montgomery_instance/multi/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=64, routed)          0.894    15.256    montgomery_instance/multi/adder_M/genblk1[26].adder_i/carries_25
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.124    15.380 r  montgomery_instance/multi/adder_M/genblk1[26].adder_i/result[940]_i_1__0/O
                         net (fo=1, routed)           0.000    15.380    montgomery_instance/multi/adder_M/genblk1[26].adder_i_n_33
    SLICE_X83Y66         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[940]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.539    15.415    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[940]/C
                         clock pessimism              0.310    15.725    
                         clock uncertainty           -0.035    15.690    
    SLICE_X83Y66         FDRE (Setup_fdre_C_D)        0.029    15.719    montgomery_instance/multi/adder_M/result_reg[940]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -15.380    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[878]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.944ns (20.572%)  route 7.506ns (79.428%))
  Logic Levels:           12  (LUT3=1 LUT5=11)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 15.416 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          1.478    15.241    montgomery_instance/multi/adder_M/genblk1[24].adder_i/carries_23
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.124    15.365 r  montgomery_instance/multi/adder_M/genblk1[24].adder_i/result[878]_i_1__0/O
                         net (fo=1, routed)           0.000    15.365    montgomery_instance/multi/adder_M/genblk1[24].adder_i_n_23
    SLICE_X87Y84         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[878]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.540    15.416    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[878]/C
                         clock pessimism              0.310    15.726    
                         clock uncertainty           -0.035    15.691    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)        0.032    15.723    montgomery_instance/multi/adder_M/result_reg[878]
  -------------------------------------------------------------------
                         required time                         15.723    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[864]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 1.944ns (20.472%)  route 7.552ns (79.528%))
  Logic Levels:           12  (LUT3=1 LUT5=11)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.414ns = ( 15.414 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          1.524    15.287    montgomery_instance/multi/adder_M/genblk1[24].adder_i/carries_23
    SLICE_X86Y82         LUT3 (Prop_lut3_I1_O)        0.124    15.411 r  montgomery_instance/multi/adder_M/genblk1[24].adder_i/result[864]_i_1__0/O
                         net (fo=1, routed)           0.000    15.411    montgomery_instance/multi/adder_M/genblk1[24].adder_i_n_37
    SLICE_X86Y82         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[864]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.538    15.414    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[864]/C
                         clock pessimism              0.310    15.724    
                         clock uncertainty           -0.035    15.689    
    SLICE_X86Y82         FDRE (Setup_fdre_C_D)        0.081    15.770    montgomery_instance/multi/adder_M/result_reg[864]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -15.411    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[968]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.068ns (21.923%)  route 7.365ns (78.077%))
  Logic Levels:           13  (LUT3=1 LUT5=12)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          0.475    14.238    montgomery_instance/multi/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X82Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.362 r  montgomery_instance/multi/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=64, routed)          0.863    15.225    montgomery_instance/multi/adder_M/genblk1[26].adder_i/carries_25
    SLICE_X87Y63         LUT3 (Prop_lut3_I1_O)        0.124    15.349 r  montgomery_instance/multi/adder_M/genblk1[26].adder_i/result[968]_i_1__0/O
                         net (fo=1, routed)           0.000    15.349    montgomery_instance/multi/adder_M/genblk1[26].adder_i_n_5
    SLICE_X87Y63         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[968]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.541    15.417    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X87Y63         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[968]/C
                         clock pessimism              0.310    15.727    
                         clock uncertainty           -0.035    15.692    
    SLICE_X87Y63         FDRE (Setup_fdre_C_D)        0.032    15.724    montgomery_instance/multi/adder_M/result_reg[968]
  -------------------------------------------------------------------
                         required time                         15.724    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[962]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.068ns (21.934%)  route 7.360ns (78.066%))
  Logic Levels:           13  (LUT3=1 LUT5=12)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          0.475    14.238    montgomery_instance/multi/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X82Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.362 r  montgomery_instance/multi/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=64, routed)          0.858    15.220    montgomery_instance/multi/adder_M/genblk1[26].adder_i/carries_25
    SLICE_X89Y63         LUT3 (Prop_lut3_I1_O)        0.124    15.344 r  montgomery_instance/multi/adder_M/genblk1[26].adder_i/result[962]_i_1__0/O
                         net (fo=1, routed)           0.000    15.344    montgomery_instance/multi/adder_M/genblk1[26].adder_i_n_11
    SLICE_X89Y63         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[962]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.541    15.417    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X89Y63         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[962]/C
                         clock pessimism              0.310    15.727    
                         clock uncertainty           -0.035    15.692    
    SLICE_X89Y63         FDRE (Setup_fdre_C_D)        0.029    15.721    montgomery_instance/multi/adder_M/result_reg[962]
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_M/result_reg[941]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 2.062ns (21.802%)  route 7.396ns (78.198%))
  Logic Levels:           13  (LUT3=1 LUT5=12)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 15.415 - 10.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.729     5.916    montgomery_instance/multi/adder_M/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           1.768     8.140    montgomery_instance/multi/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X71Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.264 r  montgomery_instance/multi/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.320     8.584    montgomery_instance/multi/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  montgomery_instance/multi/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.175     8.882    montgomery_instance/multi/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.006 r  montgomery_instance/multi/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.301     9.307    montgomery_instance/multi/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X74Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.431 r  montgomery_instance/multi/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.337     9.768    montgomery_instance/multi/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.892 r  montgomery_instance/multi/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.249    10.141    montgomery_instance/multi/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X78Y28         LUT5 (Prop_lut5_I2_O)        0.124    10.265 r  montgomery_instance/multi/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=74, routed)          1.262    11.526    montgomery_instance/multi/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    11.650 r  montgomery_instance/multi/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          0.230    11.880    montgomery_instance/multi/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X87Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  montgomery_instance/multi/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.433    12.437    montgomery_instance/multi/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.561 r  montgomery_instance/multi/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.245    12.806    montgomery_instance/multi/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X87Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.930 r  montgomery_instance/multi/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=74, routed)          0.709    13.639    montgomery_instance/multi/adder_M/genblk1[23].adder_i/carries_19_alias
    SLICE_X83Y60         LUT5 (Prop_lut5_I2_O)        0.124    13.763 r  montgomery_instance/multi/adder_M/genblk1[23].adder_i/result[935]_i_2_comp_2/O
                         net (fo=81, routed)          0.475    14.238    montgomery_instance/multi/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X82Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.362 r  montgomery_instance/multi/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=64, routed)          0.894    15.256    montgomery_instance/multi/adder_M/genblk1[26].adder_i/carries_25
    SLICE_X83Y66         LUT3 (Prop_lut3_I1_O)        0.118    15.374 r  montgomery_instance/multi/adder_M/genblk1[26].adder_i/result[941]_i_1__0/O
                         net (fo=1, routed)           0.000    15.374    montgomery_instance/multi/adder_M/genblk1[26].adder_i_n_32
    SLICE_X83Y66         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       1.539    15.415    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X83Y66         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[941]/C
                         clock pessimism              0.310    15.725    
                         clock uncertainty           -0.035    15.690    
    SLICE_X83Y66         FDRE (Setup_fdre_C_D)        0.075    15.765    montgomery_instance/multi/adder_M/result_reg[941]
  -------------------------------------------------------------------
                         required time                         15.765    
                         arrival time                         -15.374    
  -------------------------------------------------------------------
                         slack                                  0.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 in_a_reg[798]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[798]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.557     1.755    clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  in_a_reg[798]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.896 r  in_a_reg[798]/Q
                         net (fo=1, routed)           0.200     2.096    montgomery_instance/multi/in_a_reg_reg[1023]_0[798]
    SLICE_X39Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.141 r  montgomery_instance/multi/in_a_reg[798]_i_1/O
                         net (fo=1, routed)           0.000     2.141    montgomery_instance/multi/p_1_in[798]
    SLICE_X39Y49         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.830     2.285    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[798]/C
                         clock pessimism             -0.257     2.028    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091     2.119    montgomery_instance/multi/in_a_reg_reg[798]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 in_a_reg[1012]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[1012]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.061%)  route 0.193ns (50.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.542     1.740    clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  in_a_reg[1012]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.881 r  in_a_reg[1012]/Q
                         net (fo=1, routed)           0.193     2.074    montgomery_instance/multi/in_a_reg_reg[1023]_0[1012]
    SLICE_X49Y76         LUT4 (Prop_lut4_I2_O)        0.045     2.119 r  montgomery_instance/multi/in_a_reg[1012]_i_1/O
                         net (fo=1, routed)           0.000     2.119    montgomery_instance/multi/p_1_in[1012]
    SLICE_X49Y76         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[1012]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.809     2.264    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[1012]/C
                         clock pessimism             -0.262     2.002    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.091     2.093    montgomery_instance/multi/in_a_reg_reg[1012]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/adder_B/result_reg[616]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/regC_Q_reg[615]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.470%)  route 0.198ns (51.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.556     1.754    montgomery_instance/multi/adder_B/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  montgomery_instance/multi/adder_B/result_reg[616]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.895 r  montgomery_instance/multi/adder_B/result_reg[616]/Q
                         net (fo=2, routed)           0.198     2.093    montgomery_instance/multi/adder_B/genblk1[17].adder_i/result[4]
    SLICE_X53Y51         LUT5 (Prop_lut5_I0_O)        0.045     2.138 r  montgomery_instance/multi/adder_B/genblk1[17].adder_i/S00_i_15__34/O
                         net (fo=2, routed)           0.000     2.138    montgomery_instance/multi/adder_B_n_1425
    SLICE_X53Y51         FDRE                                         r  montgomery_instance/multi/regC_Q_reg[615]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.821     2.276    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  montgomery_instance/multi/regC_Q_reg[615]/C
                         clock pessimism             -0.262     2.014    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.091     2.105    montgomery_instance/multi/regC_Q_reg[615]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/adder_B/genblk1[19].adder_i/S0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/adder_B/result_reg[708]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.378%)  route 0.233ns (55.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.562     1.760    montgomery_instance/multi/adder_B/genblk1[19].adder_i/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  montgomery_instance/multi/adder_B/genblk1[19].adder_i/S0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  montgomery_instance/multi/adder_B/genblk1[19].adder_i/S0_reg[24]/Q
                         net (fo=1, routed)           0.233     2.134    montgomery_instance/multi/adder_B/genblk1[19].adder_i/S0[24]
    SLICE_X42Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.179 r  montgomery_instance/multi/adder_B/genblk1[19].adder_i/result[708]_i_1/O
                         net (fo=1, routed)           0.000     2.179    montgomery_instance/multi/adder_B/genblk1[19].adder_i_n_85
    SLICE_X42Y51         FDRE                                         r  montgomery_instance/multi/adder_B/result_reg[708]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.825     2.280    montgomery_instance/multi/adder_B/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  montgomery_instance/multi/adder_B/result_reg[708]/C
                         clock pessimism             -0.257     2.023    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     2.144    montgomery_instance/multi/adder_B/result_reg[708]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 in_a_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.869%)  route 0.229ns (55.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.555     1.753    clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  in_a_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  in_a_reg[251]/Q
                         net (fo=1, routed)           0.229     2.122    montgomery_instance/multi/in_a_reg_reg[1023]_0[251]
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.045     2.167 r  montgomery_instance/multi/in_a_reg[251]_i_1/O
                         net (fo=1, routed)           0.000     2.167    montgomery_instance/multi/p_1_in[251]
    SLICE_X50Y29         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.814     2.269    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[251]/C
                         clock pessimism             -0.262     2.007    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     2.128    montgomery_instance/multi/in_a_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/adder_M/result_reg[600]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/regC_sub_reg[600]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.283%)  route 0.254ns (57.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.584     1.782    montgomery_instance/multi/adder_M/clk_IBUF_BUFG
    SLICE_X87Y50         FDRE                                         r  montgomery_instance/multi/adder_M/result_reg[600]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  montgomery_instance/multi/adder_M/result_reg[600]/Q
                         net (fo=2, routed)           0.254     2.177    montgomery_instance/multi/adder_M/Q[599]
    SLICE_X82Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.222 r  montgomery_instance/multi/adder_M/regC_sub[600]_i_1/O
                         net (fo=1, routed)           0.000     2.222    montgomery_instance/multi/adder_M_n_1458
    SLICE_X82Y48         FDRE                                         r  montgomery_instance/multi/regC_sub_reg[600]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.859     2.314    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X82Y48         FDRE                                         r  montgomery_instance/multi/regC_sub_reg[600]/C
                         clock pessimism             -0.257     2.057    
    SLICE_X82Y48         FDRE (Hold_fdre_C_D)         0.120     2.177    montgomery_instance/multi/regC_sub_reg[600]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 in_a_reg[718]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[718]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.128%)  route 0.217ns (53.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.563     1.761    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  in_a_reg[718]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  in_a_reg[718]/Q
                         net (fo=1, routed)           0.217     2.119    montgomery_instance/multi/in_a_reg_reg[1023]_0[718]
    SLICE_X44Y50         LUT4 (Prop_lut4_I2_O)        0.045     2.164 r  montgomery_instance/multi/in_a_reg[718]_i_1/O
                         net (fo=1, routed)           0.000     2.164    montgomery_instance/multi/p_1_in[718]
    SLICE_X44Y50         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[718]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.825     2.280    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[718]/C
                         clock pessimism             -0.257     2.023    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091     2.114    montgomery_instance/multi/in_a_reg_reg[718]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/regC_sub_reg[746]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.039%)  route 0.261ns (64.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.555     1.753    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  montgomery_instance/multi/regC_sub_reg[746]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.894 r  montgomery_instance/multi/regC_sub_reg[746]/Q
                         net (fo=4, routed)           0.261     2.155    p_0_in[746]
    SLICE_X43Y49         FDRE                                         r  in_b_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.830     2.285    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  in_b_reg[746]/C
                         clock pessimism             -0.257     2.028    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075     2.103    in_b_reg[746]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/in_a_reg_reg[740]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/multi/in_a_reg_reg[739]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.675%)  route 0.250ns (57.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.563     1.761    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[740]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  montgomery_instance/multi/in_a_reg_reg[740]/Q
                         net (fo=1, routed)           0.250     2.152    montgomery_instance/multi/in_a_reg_reg_n_0_[740]
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.045     2.197 r  montgomery_instance/multi/in_a_reg[739]_i_1/O
                         net (fo=1, routed)           0.000     2.197    montgomery_instance/multi/p_1_in[739]
    SLICE_X42Y52         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[739]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.825     2.280    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  montgomery_instance/multi/in_a_reg_reg[739]/C
                         clock pessimism             -0.257     2.023    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     2.144    montgomery_instance/multi/in_a_reg_reg[739]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 montgomery_instance/multi/regC_sub_reg[694]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[694]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.236%)  route 0.265ns (58.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.552     1.750    montgomery_instance/multi/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  montgomery_instance/multi/regC_sub_reg[694]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  montgomery_instance/multi/regC_sub_reg[694]/Q
                         net (fo=4, routed)           0.265     2.156    montgomery_instance/multi/Q[694]
    SLICE_X46Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.201 r  montgomery_instance/multi/in_a[694]_i_1/O
                         net (fo=1, routed)           0.000     2.201    montgomery_instance_n_1357
    SLICE_X46Y49         FDRE                                         r  in_a_reg[694]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=10177, routed)       0.830     2.285    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  in_a_reg[694]/C
                         clock pessimism             -0.257     2.028    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.120     2.148    in_a_reg[694]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y21     montgomery_instance/multi/adder_M/genblk1[16].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y31     montgomery_instance/multi/adder_M/genblk1[22].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y19     montgomery_instance/multi/adder_B/genblk1[16].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y25     montgomery_instance/multi/adder_B/genblk1[22].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y15     montgomery_instance/multi/adder_M/genblk1[13].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y38     montgomery_instance/multi/adder_M/genblk1[26].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y33     montgomery_instance/multi/adder_B/genblk1[26].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y15     montgomery_instance/multi/adder_B/genblk1[13].adder_i/S10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y23     montgomery_instance/multi/adder_M/genblk1[17].adder_i/S10/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y72    montgomery_instance/multi/adder_M/genblk1[22].adder_i/S0_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y77    montgomery_instance/multi/adder_M/genblk1[22].adder_i/S0_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y72    montgomery_instance/multi/adder_M/genblk1[22].adder_i/S0_reg[20]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y13    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y13    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[20]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y13    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[21]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y14    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[22]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y13    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[23]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y14    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[26]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y13    montgomery_instance/multi/adder_M/genblk1[3].adder_i/S0_reg[27]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X38Y84    in_a_reg[1000]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y84    in_a_reg[1003]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X52Y77    in_a_reg[1012]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X52Y77    in_a_reg[1014]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y7     montgomery_instance/multi/adder_M/adder_0/S0_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X29Y7     montgomery_instance/multi/adder_M/adder_0/S0_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X91Y49    montgomery_instance/multi/adder_M/genblk1[16].adder_i/S0_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X91Y49    montgomery_instance/multi/adder_M/genblk1[16].adder_i/S0_reg[23]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X84Y72    montgomery_instance/multi/adder_M/genblk1[22].adder_i/S0_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X83Y73    montgomery_instance/multi/adder_M/genblk1[22].adder_i/S0_reg[10]/C



