0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1743502463,verilog,,C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,,clk_wiz_0,,,../../../../lab17_FIFO.ip_user_files/ipstatic,,,,,
C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1743502463,verilog,,C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../lab17_FIFO.ip_user_files/ipstatic,,,,,
C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1743503560,verilog,,,,fifo_generator_0,,,../../../../lab17_FIFO.ip_user_files/ipstatic,,,,,
C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA_2025/logtel/lab17_FIFO/lab17_FIFO.srcs/sim_1/new/fifo_tb.vhd,1743504441,vhdl,,,,fifo_tb,,,,,,,,
