# Simulation results
/sim_build

# Vivado .jou files & log outputs
/*.jou
/*.log

# Simulation __pycache__
/sim/__pycache__

# Verification output
/a.out

# Xilinx configuration data
/.Xil

# Clock information
clockInfo.txt