
Firmware_Drugstore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001838  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000830  20000000  00001838  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  20000830  00002068  00020830  2**2
                  ALLOC
  3 .stack        00002000  200008e8  00002120  00020830  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020830  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020858  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001581b  00000000  00000000  000208b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001286  00000000  00000000  000360cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000143d  00000000  00000000  00037352  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000398  00000000  00000000  0003878f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000002d0  00000000  00000000  00038b27  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014d41  00000000  00000000  00038df7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000641a  00000000  00000000  0004db38  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00074c3d  00000000  00000000  00053f52  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000091c  00000000  00000000  000c8b90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200028e8 	.word	0x200028e8
       4:	0000058d 	.word	0x0000058d
       8:	00000589 	.word	0x00000589
       c:	00000589 	.word	0x00000589
	...
      2c:	00000589 	.word	0x00000589
	...
      38:	00000589 	.word	0x00000589
      3c:	00000589 	.word	0x00000589
      40:	00000589 	.word	0x00000589
      44:	00000589 	.word	0x00000589
      48:	00000589 	.word	0x00000589
      4c:	00000589 	.word	0x00000589
      50:	00001319 	.word	0x00001319
      54:	00000589 	.word	0x00000589
      58:	00000589 	.word	0x00000589
      5c:	00000589 	.word	0x00000589
      60:	00000589 	.word	0x00000589
      64:	00000589 	.word	0x00000589
      68:	00000589 	.word	0x00000589
      6c:	00000589 	.word	0x00000589
      70:	000010b5 	.word	0x000010b5
      74:	00000589 	.word	0x00000589
      78:	00000589 	.word	0x00000589
      7c:	00000589 	.word	0x00000589
      80:	00000589 	.word	0x00000589
      84:	00000589 	.word	0x00000589
      88:	00000fdd 	.word	0x00000fdd
      8c:	00000589 	.word	0x00000589
      90:	00000589 	.word	0x00000589
      94:	00000589 	.word	0x00000589
      98:	00000589 	.word	0x00000589
      9c:	00000589 	.word	0x00000589
      a0:	00000589 	.word	0x00000589
      a4:	00000589 	.word	0x00000589
      a8:	00000589 	.word	0x00000589
      ac:	00000589 	.word	0x00000589
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000830 	.word	0x20000830
      d4:	00000000 	.word	0x00000000
      d8:	00001838 	.word	0x00001838

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000834 	.word	0x20000834
     108:	00001838 	.word	0x00001838
     10c:	00001838 	.word	0x00001838
     110:	00000000 	.word	0x00000000

00000114 <read_rtc_register>:
// 	write_rtc_register(SQW_REGISTER, 0x8F);			//1Hz Output	
	
}

uint8_t read_rtc_register(const uint8_t rtc_register)
{
     114:	b510      	push	{r4, lr}
	senddata[0] = rtc_register;
     116:	4b07      	ldr	r3, [pc, #28]	; (134 <read_rtc_register+0x20>)
     118:	7018      	strb	r0, [r3, #0]
	
	i2c_write(senddata,1,I2C_ADDRESS_AB1805);
     11a:	2269      	movs	r2, #105	; 0x69
     11c:	2101      	movs	r1, #1
     11e:	0018      	movs	r0, r3
     120:	4b05      	ldr	r3, [pc, #20]	; (138 <read_rtc_register+0x24>)
     122:	4798      	blx	r3
	i2c_read(recievedata,1,I2C_ADDRESS_AB1805);
     124:	4c05      	ldr	r4, [pc, #20]	; (13c <read_rtc_register+0x28>)
     126:	2269      	movs	r2, #105	; 0x69
     128:	2101      	movs	r1, #1
     12a:	0020      	movs	r0, r4
     12c:	4b04      	ldr	r3, [pc, #16]	; (140 <read_rtc_register+0x2c>)
     12e:	4798      	blx	r3
	
	return recievedata[0]; 
     130:	7820      	ldrb	r0, [r4, #0]
}
     132:	bd10      	pop	{r4, pc}
     134:	200008a8 	.word	0x200008a8
     138:	00000851 	.word	0x00000851
     13c:	20000860 	.word	0x20000860
     140:	000008c9 	.word	0x000008c9

00000144 <write_rtc_register>:

uint8_t write_rtc_register(const uint8_t rtc_register, const uint8_t data)
{
     144:	b510      	push	{r4, lr}
	senddata[0] = rtc_register;
     146:	4b05      	ldr	r3, [pc, #20]	; (15c <write_rtc_register+0x18>)
     148:	7018      	strb	r0, [r3, #0]
	senddata[1] = data;
     14a:	7059      	strb	r1, [r3, #1]
	
	i2c_write(senddata,2,I2C_ADDRESS_AB1805);
     14c:	2269      	movs	r2, #105	; 0x69
     14e:	2102      	movs	r1, #2
     150:	0018      	movs	r0, r3
     152:	4b03      	ldr	r3, [pc, #12]	; (160 <write_rtc_register+0x1c>)
     154:	4798      	blx	r3
	
	return true;
}
     156:	2001      	movs	r0, #1
     158:	bd10      	pop	{r4, pc}
     15a:	46c0      	nop			; (mov r8, r8)
     15c:	200008a8 	.word	0x200008a8
     160:	00000851 	.word	0x00000851

00000164 <InitAB1805>:
#include "Includes/AB1805.h"
#include "Includes/settings.h"


void InitAB1805()
{
     164:	b510      	push	{r4, lr}
// 	write_rtc_register(CAL_RC_LOW_REGISTER,0x7E);
// 	//recievedata[4]=read_rtc_register(CAL_RC_LOW_REGISTER);
	
	
	//Control 1 Register set WRTC (write RTC enable)
	write_rtc_register(CONTROL1_REGISTER, 0x01);
     166:	2101      	movs	r1, #1
     168:	2010      	movs	r0, #16
     16a:	4c0c      	ldr	r4, [pc, #48]	; (19c <InitAB1805+0x38>)
     16c:	47a0      	blx	r4
	
	//OUT1S = FOUT/nIRQ (nAIRQ if AIE is set, else OUT)
	write_rtc_register(CONTROL2_REGISTER,0x03);
     16e:	2103      	movs	r1, #3
     170:	2011      	movs	r0, #17
     172:	47a0      	blx	r4
	
	//Enable Alarm Interrupt
	write_rtc_register(INT_MASK_REGISTER, 0xE4);
     174:	21e4      	movs	r1, #228	; 0xe4
     176:	2012      	movs	r0, #18
     178:	47a0      	blx	r4
	
	//Alarm Repeat Function (Once per Minute) RPT = 0b110 
	write_rtc_register(TIMER_CONTROL_REGISTER, 0x3B);
     17a:	213b      	movs	r1, #59	; 0x3b
     17c:	2018      	movs	r0, #24
     17e:	47a0      	blx	r4
	
	//Enable Oscillator Register (Key 0xA1)
	write_rtc_register(CONFIG_KEY_REGISTER,0xA1);
     180:	21a1      	movs	r1, #161	; 0xa1
     182:	201f      	movs	r0, #31
     184:	47a0      	blx	r4
// 	//Enable RC Oscillator
// 	write_rtc_register(OSC_CONTROL_REGISTER,0x80);
	
	//Enable RC Oscillator and Autocalibration and Autocalibration Interrupt Enable (11100001)
	//OSEL, ACAL, ACAL, AOS, FOS, PWGT, OFIE, ACIE
	write_rtc_register(OSC_CONTROL_REGISTER, 0xE1);
     186:	21e1      	movs	r1, #225	; 0xe1
     188:	201c      	movs	r0, #28
     18a:	47a0      	blx	r4
	
	//Enable AFCTRL REG (Key 0x9D)
	write_rtc_register(CONFIG_KEY_REGISTER,0x9D);
     18c:	219d      	movs	r1, #157	; 0x9d
     18e:	201f      	movs	r0, #31
     190:	47a0      	blx	r4
	//Enable Autocalibration Filter
	write_rtc_register(AFCTRL_REGISTER, 0xA0);
     192:	21a0      	movs	r1, #160	; 0xa0
     194:	2026      	movs	r0, #38	; 0x26
     196:	47a0      	blx	r4
	
// 	//1Hz to Output Pin
// 	write_rtc_register(CONTROL2_REGISTER, 0x01);	//SQW Mode Selected on PIN FOUT/nIRQ (11)
// 	write_rtc_register(SQW_REGISTER, 0x8F);			//1Hz Output	
	
}
     198:	bd10      	pop	{r4, pc}
     19a:	46c0      	nop			; (mov r8, r8)
     19c:	00000145 	.word	0x00000145

000001a0 <get_second>:
{
	return (read_rtc_register(rtc_register) & register_mask);
}

uint8_t get_second(void)
{
     1a0:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     1a2:	2001      	movs	r0, #1
     1a4:	4b02      	ldr	r3, [pc, #8]	; (1b0 <get_second+0x10>)
     1a6:	4798      	blx	r3
}

uint8_t get_second(void)
{
	return get_rtc_data(SECOND_REGISTER, SECOND_MASK);
     1a8:	237f      	movs	r3, #127	; 0x7f
     1aa:	4018      	ands	r0, r3
}
     1ac:	bd10      	pop	{r4, pc}
     1ae:	46c0      	nop			; (mov r8, r8)
     1b0:	00000115 	.word	0x00000115

000001b4 <get_minute>:

uint8_t get_minute(void)
{
     1b4:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     1b6:	2002      	movs	r0, #2
     1b8:	4b02      	ldr	r3, [pc, #8]	; (1c4 <get_minute+0x10>)
     1ba:	4798      	blx	r3
	return get_rtc_data(SECOND_REGISTER, SECOND_MASK);
}

uint8_t get_minute(void)
{
	return get_rtc_data(MINUTE_REGISTER, MINUTE_MASK);
     1bc:	237f      	movs	r3, #127	; 0x7f
     1be:	4018      	ands	r0, r3
}
     1c0:	bd10      	pop	{r4, pc}
     1c2:	46c0      	nop			; (mov r8, r8)
     1c4:	00000115 	.word	0x00000115

000001c8 <get_hour>:

uint8_t get_hour(void)
{
     1c8:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     1ca:	2003      	movs	r0, #3
     1cc:	4b02      	ldr	r3, [pc, #8]	; (1d8 <get_hour+0x10>)
     1ce:	4798      	blx	r3
	return get_rtc_data(MINUTE_REGISTER, MINUTE_MASK);
}

uint8_t get_hour(void)
{
	return get_rtc_data(HOUR_REGISTER, HOUR_24_MASK);
     1d0:	233f      	movs	r3, #63	; 0x3f
     1d2:	4018      	ands	r0, r3
}
     1d4:	bd10      	pop	{r4, pc}
     1d6:	46c0      	nop			; (mov r8, r8)
     1d8:	00000115 	.word	0x00000115

000001dc <get_day>:

uint8_t get_day(void)
{
     1dc:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     1de:	2007      	movs	r0, #7
     1e0:	4b02      	ldr	r3, [pc, #8]	; (1ec <get_day+0x10>)
     1e2:	4798      	blx	r3
	return get_rtc_data(HOUR_REGISTER, HOUR_24_MASK);
}

uint8_t get_day(void)
{
	return get_rtc_data(DAY_REGISTER, DAY_MASK);
     1e4:	2307      	movs	r3, #7
     1e6:	4018      	ands	r0, r3
}
     1e8:	bd10      	pop	{r4, pc}
     1ea:	46c0      	nop			; (mov r8, r8)
     1ec:	00000115 	.word	0x00000115

000001f0 <get_date>:

uint8_t get_date(void)
{
     1f0:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     1f2:	2004      	movs	r0, #4
     1f4:	4b02      	ldr	r3, [pc, #8]	; (200 <get_date+0x10>)
     1f6:	4798      	blx	r3
	return get_rtc_data(DAY_REGISTER, DAY_MASK);
}

uint8_t get_date(void)
{
	return get_rtc_data(DATE_REGISTER, DATE_MASK);
     1f8:	233f      	movs	r3, #63	; 0x3f
     1fa:	4018      	ands	r0, r3
}
     1fc:	bd10      	pop	{r4, pc}
     1fe:	46c0      	nop			; (mov r8, r8)
     200:	00000115 	.word	0x00000115

00000204 <get_month>:

uint8_t get_month(void)
{
     204:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     206:	2005      	movs	r0, #5
     208:	4b02      	ldr	r3, [pc, #8]	; (214 <get_month+0x10>)
     20a:	4798      	blx	r3
	return get_rtc_data(DATE_REGISTER, DATE_MASK);
}

uint8_t get_month(void)
{
	return get_rtc_data(MONTH_REGISTER, MONTH_MASK);
     20c:	231f      	movs	r3, #31
     20e:	4018      	ands	r0, r3
}
     210:	bd10      	pop	{r4, pc}
     212:	46c0      	nop			; (mov r8, r8)
     214:	00000115 	.word	0x00000115

00000218 <get_year>:

uint8_t get_year(void)
{
     218:	b510      	push	{r4, lr}
	return true;
}

uint8_t get_rtc_data(const uint8_t rtc_register, const uint8_t register_mask)
{
	return (read_rtc_register(rtc_register) & register_mask);
     21a:	2006      	movs	r0, #6
     21c:	4b01      	ldr	r3, [pc, #4]	; (224 <get_year+0xc>)
     21e:	4798      	blx	r3
}

uint8_t get_year(void)
{
	return get_rtc_data(YEAR_REGISTER, YEAR_MASK);
}
     220:	bd10      	pop	{r4, pc}
     222:	46c0      	nop			; (mov r8, r8)
     224:	00000115 	.word	0x00000115

00000228 <set_second>:
	_date = get_date();
	_month = get_month();
	_year = get_year();
}

void set_second(const uint8_t value) {
     228:	b510      	push	{r4, lr}
	_seconds = value % MAX_SECOND;
     22a:	2160      	movs	r1, #96	; 0x60
     22c:	4b05      	ldr	r3, [pc, #20]	; (244 <set_second+0x1c>)
     22e:	4798      	blx	r3
     230:	b2c9      	uxtb	r1, r1
     232:	4b05      	ldr	r3, [pc, #20]	; (248 <set_second+0x20>)
     234:	7019      	strb	r1, [r3, #0]
	write_rtc_register(SECOND_REGISTER, _seconds);
     236:	7819      	ldrb	r1, [r3, #0]
     238:	b2c9      	uxtb	r1, r1
     23a:	2001      	movs	r0, #1
     23c:	4b03      	ldr	r3, [pc, #12]	; (24c <set_second+0x24>)
     23e:	4798      	blx	r3
}
     240:	bd10      	pop	{r4, pc}
     242:	46c0      	nop			; (mov r8, r8)
     244:	0000146d 	.word	0x0000146d
     248:	200008e4 	.word	0x200008e4
     24c:	00000145 	.word	0x00000145

00000250 <set_minute>:

void set_minute(const uint8_t value) {
     250:	b510      	push	{r4, lr}
	_minutes = value % MAX_MINUTE;
     252:	2160      	movs	r1, #96	; 0x60
     254:	4b05      	ldr	r3, [pc, #20]	; (26c <set_minute+0x1c>)
     256:	4798      	blx	r3
     258:	b2c9      	uxtb	r1, r1
     25a:	4b05      	ldr	r3, [pc, #20]	; (270 <set_minute+0x20>)
     25c:	7019      	strb	r1, [r3, #0]
	write_rtc_register(MINUTE_REGISTER, _minutes);
     25e:	7819      	ldrb	r1, [r3, #0]
     260:	b2c9      	uxtb	r1, r1
     262:	2002      	movs	r0, #2
     264:	4b03      	ldr	r3, [pc, #12]	; (274 <set_minute+0x24>)
     266:	4798      	blx	r3
}
     268:	bd10      	pop	{r4, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	0000146d 	.word	0x0000146d
     270:	200008e3 	.word	0x200008e3
     274:	00000145 	.word	0x00000145

00000278 <set_hour>:

void set_hour(const uint8_t value) {
     278:	b510      	push	{r4, lr}
	_hour = value % MAX_HOURS;
     27a:	2124      	movs	r1, #36	; 0x24
     27c:	4b05      	ldr	r3, [pc, #20]	; (294 <set_hour+0x1c>)
     27e:	4798      	blx	r3
     280:	b2c9      	uxtb	r1, r1
     282:	4b05      	ldr	r3, [pc, #20]	; (298 <set_hour+0x20>)
     284:	7019      	strb	r1, [r3, #0]
	write_rtc_register(HOUR_REGISTER, _hour);
     286:	7819      	ldrb	r1, [r3, #0]
     288:	b2c9      	uxtb	r1, r1
     28a:	2003      	movs	r0, #3
     28c:	4b03      	ldr	r3, [pc, #12]	; (29c <set_hour+0x24>)
     28e:	4798      	blx	r3
}
     290:	bd10      	pop	{r4, pc}
     292:	46c0      	nop			; (mov r8, r8)
     294:	0000146d 	.word	0x0000146d
     298:	2000085d 	.word	0x2000085d
     29c:	00000145 	.word	0x00000145

000002a0 <set_day>:

void set_day(const uint8_t value) {
     2a0:	b510      	push	{r4, lr}
	_day = value % MAX_DAY;
     2a2:	2307      	movs	r3, #7
     2a4:	4018      	ands	r0, r3
     2a6:	4b04      	ldr	r3, [pc, #16]	; (2b8 <set_day+0x18>)
     2a8:	7018      	strb	r0, [r3, #0]
	write_rtc_register(DAY_REGISTER, _day);
     2aa:	7819      	ldrb	r1, [r3, #0]
     2ac:	b2c9      	uxtb	r1, r1
     2ae:	2007      	movs	r0, #7
     2b0:	4b02      	ldr	r3, [pc, #8]	; (2bc <set_day+0x1c>)
     2b2:	4798      	blx	r3
}
     2b4:	bd10      	pop	{r4, pc}
     2b6:	46c0      	nop			; (mov r8, r8)
     2b8:	20000857 	.word	0x20000857
     2bc:	00000145 	.word	0x00000145

000002c0 <set_date>:

void set_date(const uint8_t value) {
     2c0:	b510      	push	{r4, lr}
	_date = value % MAX_DATE;
     2c2:	2132      	movs	r1, #50	; 0x32
     2c4:	4b05      	ldr	r3, [pc, #20]	; (2dc <set_date+0x1c>)
     2c6:	4798      	blx	r3
     2c8:	b2c9      	uxtb	r1, r1
     2ca:	4b05      	ldr	r3, [pc, #20]	; (2e0 <set_date+0x20>)
     2cc:	7019      	strb	r1, [r3, #0]
	write_rtc_register(DATE_REGISTER, _date);
     2ce:	7819      	ldrb	r1, [r3, #0]
     2d0:	b2c9      	uxtb	r1, r1
     2d2:	2004      	movs	r0, #4
     2d4:	4b03      	ldr	r3, [pc, #12]	; (2e4 <set_date+0x24>)
     2d6:	4798      	blx	r3
}
     2d8:	bd10      	pop	{r4, pc}
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	0000146d 	.word	0x0000146d
     2e0:	20000851 	.word	0x20000851
     2e4:	00000145 	.word	0x00000145

000002e8 <set_month>:

void set_month(const uint8_t value) {
     2e8:	b510      	push	{r4, lr}
	_month = value % MAX_MONTH;
     2ea:	2113      	movs	r1, #19
     2ec:	4b05      	ldr	r3, [pc, #20]	; (304 <set_month+0x1c>)
     2ee:	4798      	blx	r3
     2f0:	b2c9      	uxtb	r1, r1
     2f2:	4b05      	ldr	r3, [pc, #20]	; (308 <set_month+0x20>)
     2f4:	7019      	strb	r1, [r3, #0]
	write_rtc_register(MONTH_REGISTER, _month);
     2f6:	7819      	ldrb	r1, [r3, #0]
     2f8:	b2c9      	uxtb	r1, r1
     2fa:	2005      	movs	r0, #5
     2fc:	4b03      	ldr	r3, [pc, #12]	; (30c <set_month+0x24>)
     2fe:	4798      	blx	r3
}
     300:	bd10      	pop	{r4, pc}
     302:	46c0      	nop			; (mov r8, r8)
     304:	0000146d 	.word	0x0000146d
     308:	200008ca 	.word	0x200008ca
     30c:	00000145 	.word	0x00000145

00000310 <set_year>:

void set_year(const uint8_t value) {
     310:	b510      	push	{r4, lr}
     312:	0001      	movs	r1, r0
	_year = value % MAX_YEAR;
     314:	4b02      	ldr	r3, [pc, #8]	; (320 <set_year+0x10>)
     316:	7018      	strb	r0, [r3, #0]
	write_rtc_register(YEAR_REGISTER, value);
     318:	2006      	movs	r0, #6
     31a:	4b02      	ldr	r3, [pc, #8]	; (324 <set_year+0x14>)
     31c:	4798      	blx	r3
}
     31e:	bd10      	pop	{r4, pc}
     320:	20000850 	.word	0x20000850
     324:	00000145 	.word	0x00000145

00000328 <set_datetime>:

void set_datetime(uint8_t year, uint8_t month, uint8_t date, uint8_t day, uint8_t hour, uint8_t minutes, uint8_t seconds) {
     328:	b5f0      	push	{r4, r5, r6, r7, lr}
     32a:	b083      	sub	sp, #12
     32c:	000f      	movs	r7, r1
     32e:	9200      	str	r2, [sp, #0]
     330:	9301      	str	r3, [sp, #4]
     332:	ab08      	add	r3, sp, #32
     334:	781e      	ldrb	r6, [r3, #0]
     336:	ab09      	add	r3, sp, #36	; 0x24
     338:	781d      	ldrb	r5, [r3, #0]
     33a:	ab0a      	add	r3, sp, #40	; 0x28
     33c:	781c      	ldrb	r4, [r3, #0]
	set_year(year);
     33e:	4b0b      	ldr	r3, [pc, #44]	; (36c <set_datetime+0x44>)
     340:	4798      	blx	r3
	set_month(month);
     342:	0038      	movs	r0, r7
     344:	4b0a      	ldr	r3, [pc, #40]	; (370 <set_datetime+0x48>)
     346:	4798      	blx	r3
	set_date(date);
     348:	9800      	ldr	r0, [sp, #0]
     34a:	4b0a      	ldr	r3, [pc, #40]	; (374 <set_datetime+0x4c>)
     34c:	4798      	blx	r3
	set_day(day);
     34e:	9801      	ldr	r0, [sp, #4]
     350:	4b09      	ldr	r3, [pc, #36]	; (378 <set_datetime+0x50>)
     352:	4798      	blx	r3
	set_hour(hour);
     354:	0030      	movs	r0, r6
     356:	4b09      	ldr	r3, [pc, #36]	; (37c <set_datetime+0x54>)
     358:	4798      	blx	r3
	set_minute(minutes);
     35a:	0028      	movs	r0, r5
     35c:	4b08      	ldr	r3, [pc, #32]	; (380 <set_datetime+0x58>)
     35e:	4798      	blx	r3
	set_second(seconds);
     360:	0020      	movs	r0, r4
     362:	4b08      	ldr	r3, [pc, #32]	; (384 <set_datetime+0x5c>)
     364:	4798      	blx	r3
}
     366:	b003      	add	sp, #12
     368:	bdf0      	pop	{r4, r5, r6, r7, pc}
     36a:	46c0      	nop			; (mov r8, r8)
     36c:	00000311 	.word	0x00000311
     370:	000002e9 	.word	0x000002e9
     374:	000002c1 	.word	0x000002c1
     378:	000002a1 	.word	0x000002a1
     37c:	00000279 	.word	0x00000279
     380:	00000251 	.word	0x00000251
     384:	00000229 	.word	0x00000229

00000388 <set_seconds_alarm>:
uint8_t get_month_alarm(void) {
	_alarm_month = get_rtc_data(MONTH_ALARM_REGISTER, MONTH_ALARM_MASK);
	return _alarm_month;
}

void set_seconds_alarm(uint8_t value) {
     388:	b510      	push	{r4, lr}
	_alarm_seconds = value % MAX_SECOND;
     38a:	2160      	movs	r1, #96	; 0x60
     38c:	4b05      	ldr	r3, [pc, #20]	; (3a4 <set_seconds_alarm+0x1c>)
     38e:	4798      	blx	r3
     390:	b2c9      	uxtb	r1, r1
     392:	4b05      	ldr	r3, [pc, #20]	; (3a8 <set_seconds_alarm+0x20>)
     394:	7019      	strb	r1, [r3, #0]
	write_rtc_register(SECOND_ALARM_REGISTER, _alarm_seconds);
     396:	7819      	ldrb	r1, [r3, #0]
     398:	b2c9      	uxtb	r1, r1
     39a:	2009      	movs	r0, #9
     39c:	4b03      	ldr	r3, [pc, #12]	; (3ac <set_seconds_alarm+0x24>)
     39e:	4798      	blx	r3
}
     3a0:	bd10      	pop	{r4, pc}
     3a2:	46c0      	nop			; (mov r8, r8)
     3a4:	0000146d 	.word	0x0000146d
     3a8:	200008e1 	.word	0x200008e1
     3ac:	00000145 	.word	0x00000145

000003b0 <set_minutes_alarm>:

void set_minutes_alarm(uint8_t value) {
     3b0:	b510      	push	{r4, lr}
	_alarm_minutes = value % MAX_MINUTE;
     3b2:	2160      	movs	r1, #96	; 0x60
     3b4:	4b05      	ldr	r3, [pc, #20]	; (3cc <set_minutes_alarm+0x1c>)
     3b6:	4798      	blx	r3
     3b8:	b2c9      	uxtb	r1, r1
     3ba:	4b05      	ldr	r3, [pc, #20]	; (3d0 <set_minutes_alarm+0x20>)
     3bc:	7019      	strb	r1, [r3, #0]
	write_rtc_register(MINUTE_ALARM_REGISTER, _alarm_minutes);
     3be:	7819      	ldrb	r1, [r3, #0]
     3c0:	b2c9      	uxtb	r1, r1
     3c2:	200a      	movs	r0, #10
     3c4:	4b03      	ldr	r3, [pc, #12]	; (3d4 <set_minutes_alarm+0x24>)
     3c6:	4798      	blx	r3
}
     3c8:	bd10      	pop	{r4, pc}
     3ca:	46c0      	nop			; (mov r8, r8)
     3cc:	0000146d 	.word	0x0000146d
     3d0:	200008e2 	.word	0x200008e2
     3d4:	00000145 	.word	0x00000145

000003d8 <set_hour_alarm>:

void set_hour_alarm(uint8_t value) {
     3d8:	b510      	push	{r4, lr}
	_alarm_hour = value % MAX_HOURS;
     3da:	2124      	movs	r1, #36	; 0x24
     3dc:	4b05      	ldr	r3, [pc, #20]	; (3f4 <set_hour_alarm+0x1c>)
     3de:	4798      	blx	r3
     3e0:	b2c9      	uxtb	r1, r1
     3e2:	4b05      	ldr	r3, [pc, #20]	; (3f8 <set_hour_alarm+0x20>)
     3e4:	7019      	strb	r1, [r3, #0]
	write_rtc_register(HOUR_ALARM_REGISTER, _alarm_hour);
     3e6:	7819      	ldrb	r1, [r3, #0]
     3e8:	b2c9      	uxtb	r1, r1
     3ea:	200b      	movs	r0, #11
     3ec:	4b03      	ldr	r3, [pc, #12]	; (3fc <set_hour_alarm+0x24>)
     3ee:	4798      	blx	r3
}
     3f0:	bd10      	pop	{r4, pc}
     3f2:	46c0      	nop			; (mov r8, r8)
     3f4:	0000146d 	.word	0x0000146d
     3f8:	20000855 	.word	0x20000855
     3fc:	00000145 	.word	0x00000145

00000400 <set_day_alarm>:

void set_day_alarm(uint8_t value) {
     400:	b510      	push	{r4, lr}
	_alarm_day = value % MAX_DAY;
     402:	2307      	movs	r3, #7
     404:	4018      	ands	r0, r3
     406:	4b04      	ldr	r3, [pc, #16]	; (418 <set_day_alarm+0x18>)
     408:	7018      	strb	r0, [r3, #0]
	write_rtc_register(DAY_ALARM_REGISTER, _alarm_day);
     40a:	7819      	ldrb	r1, [r3, #0]
     40c:	b2c9      	uxtb	r1, r1
     40e:	200e      	movs	r0, #14
     410:	4b02      	ldr	r3, [pc, #8]	; (41c <set_day_alarm+0x1c>)
     412:	4798      	blx	r3
}
     414:	bd10      	pop	{r4, pc}
     416:	46c0      	nop			; (mov r8, r8)
     418:	20000854 	.word	0x20000854
     41c:	00000145 	.word	0x00000145

00000420 <set_date_alarm>:

void set_date_alarm(uint8_t value) {
     420:	b510      	push	{r4, lr}
	_alarm_date = value % MAX_DATE;
     422:	2132      	movs	r1, #50	; 0x32
     424:	4b05      	ldr	r3, [pc, #20]	; (43c <set_date_alarm+0x1c>)
     426:	4798      	blx	r3
     428:	b2c9      	uxtb	r1, r1
     42a:	4b05      	ldr	r3, [pc, #20]	; (440 <set_date_alarm+0x20>)
     42c:	7019      	strb	r1, [r3, #0]
	write_rtc_register(DATE_ALARM_REGISTER, _alarm_date);
     42e:	7819      	ldrb	r1, [r3, #0]
     430:	b2c9      	uxtb	r1, r1
     432:	200c      	movs	r0, #12
     434:	4b03      	ldr	r3, [pc, #12]	; (444 <set_date_alarm+0x24>)
     436:	4798      	blx	r3
}
     438:	bd10      	pop	{r4, pc}
     43a:	46c0      	nop			; (mov r8, r8)
     43c:	0000146d 	.word	0x0000146d
     440:	2000085c 	.word	0x2000085c
     444:	00000145 	.word	0x00000145

00000448 <set_month_alarm>:

void set_month_alarm(uint8_t value) {
     448:	b510      	push	{r4, lr}
	_alarm_month = value % MAX_MONTH;
     44a:	2113      	movs	r1, #19
     44c:	4b05      	ldr	r3, [pc, #20]	; (464 <set_month_alarm+0x1c>)
     44e:	4798      	blx	r3
     450:	b2c9      	uxtb	r1, r1
     452:	4b05      	ldr	r3, [pc, #20]	; (468 <set_month_alarm+0x20>)
     454:	7019      	strb	r1, [r3, #0]
	write_rtc_register(MONTH_ALARM_REGISTER, _alarm_month);
     456:	7819      	ldrb	r1, [r3, #0]
     458:	b2c9      	uxtb	r1, r1
     45a:	200d      	movs	r0, #13
     45c:	4b03      	ldr	r3, [pc, #12]	; (46c <set_month_alarm+0x24>)
     45e:	4798      	blx	r3
}
     460:	bd10      	pop	{r4, pc}
     462:	46c0      	nop			; (mov r8, r8)
     464:	0000146d 	.word	0x0000146d
     468:	200008c8 	.word	0x200008c8
     46c:	00000145 	.word	0x00000145

00000470 <get_date_string>:

	
void get_date_string(void)
{
     470:	b5f0      	push	{r4, r5, r6, r7, lr}
     472:	4647      	mov	r7, r8
     474:	b480      	push	{r7}
	_date = get_date();
     476:	4b36      	ldr	r3, [pc, #216]	; (550 <get_date_string+0xe0>)
     478:	4798      	blx	r3
     47a:	4e36      	ldr	r6, [pc, #216]	; (554 <get_date_string+0xe4>)
     47c:	7030      	strb	r0, [r6, #0]
	Value2String(((_date & 0xF0) >> 4),(uint8_t*)&DateString[0],1);
     47e:	7830      	ldrb	r0, [r6, #0]
     480:	4c35      	ldr	r4, [pc, #212]	; (558 <get_date_string+0xe8>)
     482:	0900      	lsrs	r0, r0, #4
     484:	2201      	movs	r2, #1
     486:	0021      	movs	r1, r4
     488:	4d34      	ldr	r5, [pc, #208]	; (55c <get_date_string+0xec>)
     48a:	47a8      	blx	r5
	Value2String(_date & 0x0F,(uint8_t*)&DateString[1],1);
     48c:	7830      	ldrb	r0, [r6, #0]
     48e:	1c61      	adds	r1, r4, #1
     490:	260f      	movs	r6, #15
     492:	4030      	ands	r0, r6
     494:	2201      	movs	r2, #1
     496:	47a8      	blx	r5
	DateString[2] = '.';
     498:	232e      	movs	r3, #46	; 0x2e
     49a:	4698      	mov	r8, r3
     49c:	70a3      	strb	r3, [r4, #2]
	
	_month = get_month();
     49e:	4b30      	ldr	r3, [pc, #192]	; (560 <get_date_string+0xf0>)
     4a0:	4798      	blx	r3
     4a2:	4f30      	ldr	r7, [pc, #192]	; (564 <get_date_string+0xf4>)
     4a4:	7038      	strb	r0, [r7, #0]
	Value2String(((_month & 0xF0) >> 4),(uint8_t*)&DateString[3],1);
     4a6:	7838      	ldrb	r0, [r7, #0]
     4a8:	1ce1      	adds	r1, r4, #3
     4aa:	0900      	lsrs	r0, r0, #4
     4ac:	2201      	movs	r2, #1
     4ae:	47a8      	blx	r5
	Value2String(_month & 0x0F,(uint8_t*)&DateString[4],1);
     4b0:	7838      	ldrb	r0, [r7, #0]
     4b2:	1d21      	adds	r1, r4, #4
     4b4:	4030      	ands	r0, r6
     4b6:	2201      	movs	r2, #1
     4b8:	47a8      	blx	r5
	DateString[5] = '.';
     4ba:	4643      	mov	r3, r8
     4bc:	7163      	strb	r3, [r4, #5]
	
	_year = get_year();
     4be:	4b2a      	ldr	r3, [pc, #168]	; (568 <get_date_string+0xf8>)
     4c0:	4798      	blx	r3
     4c2:	4f2a      	ldr	r7, [pc, #168]	; (56c <get_date_string+0xfc>)
     4c4:	7038      	strb	r0, [r7, #0]
	Value2String(((_year & 0xF0) >> 4),(uint8_t*)&DateString[6],1);
     4c6:	7838      	ldrb	r0, [r7, #0]
     4c8:	1da1      	adds	r1, r4, #6
     4ca:	0900      	lsrs	r0, r0, #4
     4cc:	2201      	movs	r2, #1
     4ce:	47a8      	blx	r5
	Value2String(_year & 0x0F,(uint8_t*)&DateString[7],1);
     4d0:	7838      	ldrb	r0, [r7, #0]
     4d2:	1de1      	adds	r1, r4, #7
     4d4:	4030      	ands	r0, r6
     4d6:	2201      	movs	r2, #1
     4d8:	47a8      	blx	r5
	DateString[8] = '/';
     4da:	232f      	movs	r3, #47	; 0x2f
     4dc:	7223      	strb	r3, [r4, #8]
	
	_hour = get_hour();
     4de:	4b24      	ldr	r3, [pc, #144]	; (570 <get_date_string+0x100>)
     4e0:	4798      	blx	r3
     4e2:	4f24      	ldr	r7, [pc, #144]	; (574 <get_date_string+0x104>)
     4e4:	7038      	strb	r0, [r7, #0]
	Value2String(((_hour & 0xF0) >> 4),(uint8_t*)&DateString[9],1);
     4e6:	7838      	ldrb	r0, [r7, #0]
     4e8:	0021      	movs	r1, r4
     4ea:	3109      	adds	r1, #9
     4ec:	0900      	lsrs	r0, r0, #4
     4ee:	2201      	movs	r2, #1
     4f0:	47a8      	blx	r5
	Value2String(_hour & 0x0F,(uint8_t*)&DateString[10],1);
     4f2:	7838      	ldrb	r0, [r7, #0]
     4f4:	0021      	movs	r1, r4
     4f6:	310a      	adds	r1, #10
     4f8:	4030      	ands	r0, r6
     4fa:	2201      	movs	r2, #1
     4fc:	47a8      	blx	r5
	DateString[11] = ':';
     4fe:	233a      	movs	r3, #58	; 0x3a
     500:	4698      	mov	r8, r3
     502:	72e3      	strb	r3, [r4, #11]
	
	_minutes = get_minute();
     504:	4b1c      	ldr	r3, [pc, #112]	; (578 <get_date_string+0x108>)
     506:	4798      	blx	r3
     508:	4f1c      	ldr	r7, [pc, #112]	; (57c <get_date_string+0x10c>)
     50a:	7038      	strb	r0, [r7, #0]
	Value2String(((_minutes & 0xF0) >> 4),(uint8_t*)&DateString[12],1);
     50c:	7838      	ldrb	r0, [r7, #0]
     50e:	0021      	movs	r1, r4
     510:	310c      	adds	r1, #12
     512:	0900      	lsrs	r0, r0, #4
     514:	2201      	movs	r2, #1
     516:	47a8      	blx	r5
	Value2String(_minutes & 0x0F,(uint8_t*)&DateString[13],1);
     518:	7838      	ldrb	r0, [r7, #0]
     51a:	0021      	movs	r1, r4
     51c:	310d      	adds	r1, #13
     51e:	4030      	ands	r0, r6
     520:	2201      	movs	r2, #1
     522:	47a8      	blx	r5
	DateString[14] = ':';
     524:	4643      	mov	r3, r8
     526:	73a3      	strb	r3, [r4, #14]
	
	_seconds = get_second();
     528:	4b15      	ldr	r3, [pc, #84]	; (580 <get_date_string+0x110>)
     52a:	4798      	blx	r3
     52c:	4f15      	ldr	r7, [pc, #84]	; (584 <get_date_string+0x114>)
     52e:	7038      	strb	r0, [r7, #0]
	Value2String(((_seconds & 0xF0) >> 4),(uint8_t*)&DateString[15],1);
     530:	7838      	ldrb	r0, [r7, #0]
     532:	0021      	movs	r1, r4
     534:	310f      	adds	r1, #15
     536:	0900      	lsrs	r0, r0, #4
     538:	2201      	movs	r2, #1
     53a:	47a8      	blx	r5
	Value2String(_seconds & 0x0F,(uint8_t*)&DateString[16],1);
     53c:	7838      	ldrb	r0, [r7, #0]
     53e:	0021      	movs	r1, r4
     540:	3110      	adds	r1, #16
     542:	4030      	ands	r0, r6
     544:	2201      	movs	r2, #1
     546:	47a8      	blx	r5
     548:	bc04      	pop	{r2}
     54a:	4690      	mov	r8, r2
     54c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     54e:	46c0      	nop			; (mov r8, r8)
     550:	000001f1 	.word	0x000001f1
     554:	20000851 	.word	0x20000851
     558:	200008cc 	.word	0x200008cc
     55c:	00000d19 	.word	0x00000d19
     560:	00000205 	.word	0x00000205
     564:	200008ca 	.word	0x200008ca
     568:	00000219 	.word	0x00000219
     56c:	20000850 	.word	0x20000850
     570:	000001c9 	.word	0x000001c9
     574:	2000085d 	.word	0x2000085d
     578:	000001b5 	.word	0x000001b5
     57c:	200008e3 	.word	0x200008e3
     580:	000001a1 	.word	0x000001a1
     584:	200008e4 	.word	0x200008e4

00000588 <Dummy_Handler>:
     588:	e7fe      	b.n	588 <Dummy_Handler>
     58a:	46c0      	nop			; (mov r8, r8)

0000058c <Reset_Handler>:
     58c:	b570      	push	{r4, r5, r6, lr}
     58e:	4b2e      	ldr	r3, [pc, #184]	; (648 <Reset_Handler+0xbc>)
     590:	4a2e      	ldr	r2, [pc, #184]	; (64c <Reset_Handler+0xc0>)
     592:	429a      	cmp	r2, r3
     594:	d003      	beq.n	59e <Reset_Handler+0x12>
     596:	4b2e      	ldr	r3, [pc, #184]	; (650 <Reset_Handler+0xc4>)
     598:	4a2b      	ldr	r2, [pc, #172]	; (648 <Reset_Handler+0xbc>)
     59a:	429a      	cmp	r2, r3
     59c:	d304      	bcc.n	5a8 <Reset_Handler+0x1c>
     59e:	4b2d      	ldr	r3, [pc, #180]	; (654 <Reset_Handler+0xc8>)
     5a0:	4a2d      	ldr	r2, [pc, #180]	; (658 <Reset_Handler+0xcc>)
     5a2:	429a      	cmp	r2, r3
     5a4:	d310      	bcc.n	5c8 <Reset_Handler+0x3c>
     5a6:	e01e      	b.n	5e6 <Reset_Handler+0x5a>
     5a8:	4a2c      	ldr	r2, [pc, #176]	; (65c <Reset_Handler+0xd0>)
     5aa:	4b29      	ldr	r3, [pc, #164]	; (650 <Reset_Handler+0xc4>)
     5ac:	3303      	adds	r3, #3
     5ae:	1a9b      	subs	r3, r3, r2
     5b0:	089b      	lsrs	r3, r3, #2
     5b2:	3301      	adds	r3, #1
     5b4:	009b      	lsls	r3, r3, #2
     5b6:	2200      	movs	r2, #0
     5b8:	4823      	ldr	r0, [pc, #140]	; (648 <Reset_Handler+0xbc>)
     5ba:	4924      	ldr	r1, [pc, #144]	; (64c <Reset_Handler+0xc0>)
     5bc:	588c      	ldr	r4, [r1, r2]
     5be:	5084      	str	r4, [r0, r2]
     5c0:	3204      	adds	r2, #4
     5c2:	429a      	cmp	r2, r3
     5c4:	d1fa      	bne.n	5bc <Reset_Handler+0x30>
     5c6:	e7ea      	b.n	59e <Reset_Handler+0x12>
     5c8:	4a25      	ldr	r2, [pc, #148]	; (660 <Reset_Handler+0xd4>)
     5ca:	4b22      	ldr	r3, [pc, #136]	; (654 <Reset_Handler+0xc8>)
     5cc:	3303      	adds	r3, #3
     5ce:	1a9b      	subs	r3, r3, r2
     5d0:	089b      	lsrs	r3, r3, #2
     5d2:	3301      	adds	r3, #1
     5d4:	009b      	lsls	r3, r3, #2
     5d6:	2200      	movs	r2, #0
     5d8:	481f      	ldr	r0, [pc, #124]	; (658 <Reset_Handler+0xcc>)
     5da:	2100      	movs	r1, #0
     5dc:	1814      	adds	r4, r2, r0
     5de:	6021      	str	r1, [r4, #0]
     5e0:	3204      	adds	r2, #4
     5e2:	429a      	cmp	r2, r3
     5e4:	d1fa      	bne.n	5dc <Reset_Handler+0x50>
     5e6:	4a1f      	ldr	r2, [pc, #124]	; (664 <Reset_Handler+0xd8>)
     5e8:	21ff      	movs	r1, #255	; 0xff
     5ea:	4b1f      	ldr	r3, [pc, #124]	; (668 <Reset_Handler+0xdc>)
     5ec:	438b      	bics	r3, r1
     5ee:	6093      	str	r3, [r2, #8]
     5f0:	39fd      	subs	r1, #253	; 0xfd
     5f2:	2390      	movs	r3, #144	; 0x90
     5f4:	005b      	lsls	r3, r3, #1
     5f6:	4a1d      	ldr	r2, [pc, #116]	; (66c <Reset_Handler+0xe0>)
     5f8:	50d1      	str	r1, [r2, r3]
     5fa:	481d      	ldr	r0, [pc, #116]	; (670 <Reset_Handler+0xe4>)
     5fc:	78c3      	ldrb	r3, [r0, #3]
     5fe:	2403      	movs	r4, #3
     600:	43a3      	bics	r3, r4
     602:	2202      	movs	r2, #2
     604:	4313      	orrs	r3, r2
     606:	70c3      	strb	r3, [r0, #3]
     608:	78c3      	ldrb	r3, [r0, #3]
     60a:	260c      	movs	r6, #12
     60c:	43b3      	bics	r3, r6
     60e:	2108      	movs	r1, #8
     610:	430b      	orrs	r3, r1
     612:	70c3      	strb	r3, [r0, #3]
     614:	4b17      	ldr	r3, [pc, #92]	; (674 <Reset_Handler+0xe8>)
     616:	7b98      	ldrb	r0, [r3, #14]
     618:	2530      	movs	r5, #48	; 0x30
     61a:	43a8      	bics	r0, r5
     61c:	0005      	movs	r5, r0
     61e:	2020      	movs	r0, #32
     620:	4328      	orrs	r0, r5
     622:	7398      	strb	r0, [r3, #14]
     624:	7b98      	ldrb	r0, [r3, #14]
     626:	43b0      	bics	r0, r6
     628:	4301      	orrs	r1, r0
     62a:	7399      	strb	r1, [r3, #14]
     62c:	7b99      	ldrb	r1, [r3, #14]
     62e:	43a1      	bics	r1, r4
     630:	430a      	orrs	r2, r1
     632:	739a      	strb	r2, [r3, #14]
     634:	4a10      	ldr	r2, [pc, #64]	; (678 <Reset_Handler+0xec>)
     636:	6851      	ldr	r1, [r2, #4]
     638:	2380      	movs	r3, #128	; 0x80
     63a:	430b      	orrs	r3, r1
     63c:	6053      	str	r3, [r2, #4]
     63e:	4b0f      	ldr	r3, [pc, #60]	; (67c <Reset_Handler+0xf0>)
     640:	4798      	blx	r3
     642:	4b0f      	ldr	r3, [pc, #60]	; (680 <Reset_Handler+0xf4>)
     644:	4798      	blx	r3
     646:	e7fe      	b.n	646 <Reset_Handler+0xba>
     648:	20000000 	.word	0x20000000
     64c:	00001838 	.word	0x00001838
     650:	20000830 	.word	0x20000830
     654:	200008e8 	.word	0x200008e8
     658:	20000830 	.word	0x20000830
     65c:	20000004 	.word	0x20000004
     660:	20000834 	.word	0x20000834
     664:	e000ed00 	.word	0xe000ed00
     668:	00000000 	.word	0x00000000
     66c:	41007000 	.word	0x41007000
     670:	41005000 	.word	0x41005000
     674:	41004800 	.word	0x41004800
     678:	41004000 	.word	0x41004000
     67c:	0000164d 	.word	0x0000164d
     680:	0000097d 	.word	0x0000097d

00000684 <SystemInit>:
     684:	4a01      	ldr	r2, [pc, #4]	; (68c <SystemInit+0x8>)
     686:	4b02      	ldr	r3, [pc, #8]	; (690 <SystemInit+0xc>)
     688:	601a      	str	r2, [r3, #0]
     68a:	4770      	bx	lr
     68c:	000f4240 	.word	0x000f4240
     690:	20000000 	.word	0x20000000

00000694 <write_display_instruction>:

 //-----------------------------------------------------------------------------
 // Write Instruction to Display
 //-----------------------------------------------------------------------------
 void write_display_instruction(uint8_t cmd)
 {
     694:	b510      	push	{r4, lr}
	 REG_PORT_OUTCLR1 |= DISPLAY_RS_PIN;
     696:	4a04      	ldr	r2, [pc, #16]	; (6a8 <write_display_instruction+0x14>)
     698:	6813      	ldr	r3, [r2, #0]
     69a:	2180      	movs	r1, #128	; 0x80
     69c:	0109      	lsls	r1, r1, #4
     69e:	430b      	orrs	r3, r1
     6a0:	6013      	str	r3, [r2, #0]
	 spi_write(cmd);
     6a2:	4b02      	ldr	r3, [pc, #8]	; (6ac <write_display_instruction+0x18>)
     6a4:	4798      	blx	r3
 }
     6a6:	bd10      	pop	{r4, pc}
     6a8:	41004494 	.word	0x41004494
     6ac:	00000f15 	.word	0x00000f15

000006b0 <write_display_data>:

 //-----------------------------------------------------------------------------
 // Write Data to Display
 //-----------------------------------------------------------------------------
 void write_display_data(uint8_t data)
 {
     6b0:	b510      	push	{r4, lr}
	 REG_PORT_OUTSET1 |= DISPLAY_RS_PIN;
     6b2:	4a04      	ldr	r2, [pc, #16]	; (6c4 <write_display_data+0x14>)
     6b4:	6813      	ldr	r3, [r2, #0]
     6b6:	2180      	movs	r1, #128	; 0x80
     6b8:	0109      	lsls	r1, r1, #4
     6ba:	430b      	orrs	r3, r1
     6bc:	6013      	str	r3, [r2, #0]
	 spi_write(data);
     6be:	4b02      	ldr	r3, [pc, #8]	; (6c8 <write_display_data+0x18>)
     6c0:	4798      	blx	r3
	 
	 
 }
     6c2:	bd10      	pop	{r4, pc}
     6c4:	41004498 	.word	0x41004498
     6c8:	00000f15 	.word	0x00000f15

000006cc <Set_Page_Address>:

//-----------------------------------------------------------------------------
// Set page address 0~15
//-----------------------------------------------------------------------------
void Set_Page_Address(uint8_t add)
{
     6cc:	b510      	push	{r4, lr}
    add=0xb0|add;
    write_display_instruction(add);
     6ce:	23b0      	movs	r3, #176	; 0xb0
     6d0:	4318      	orrs	r0, r3
     6d2:	4b01      	ldr	r3, [pc, #4]	; (6d8 <Set_Page_Address+0xc>)
     6d4:	4798      	blx	r3
}
     6d6:	bd10      	pop	{r4, pc}
     6d8:	00000695 	.word	0x00000695

000006dc <Set_Column_Address>:

//-----------------------------------------------------------------------------
// Set Column address
//-----------------------------------------------------------------------------
void Set_Column_Address(uint8_t add)
{
     6dc:	b570      	push	{r4, r5, r6, lr}
     6de:	0004      	movs	r4, r0
    write_display_instruction((0x10|(add>>4)));
     6e0:	0900      	lsrs	r0, r0, #4
     6e2:	2310      	movs	r3, #16
     6e4:	4318      	orrs	r0, r3
     6e6:	4d03      	ldr	r5, [pc, #12]	; (6f4 <Set_Column_Address+0x18>)
     6e8:	47a8      	blx	r5
	write_display_instruction((0x0f&add));
     6ea:	200f      	movs	r0, #15
     6ec:	4020      	ands	r0, r4
     6ee:	47a8      	blx	r5
}
     6f0:	bd70      	pop	{r4, r5, r6, pc}
     6f2:	46c0      	nop			; (mov r8, r8)
     6f4:	00000695 	.word	0x00000695

000006f8 <Set_Contrast_Control_Register>:

//-----------------------------------------------------------------------------
//a(0-63) 32default   Vev=(1-(63-a)/162)Vref   2.1v
//-----------------------------------------------------------------------------
void Set_Contrast_Control_Register(uint8_t mod)
{
     6f8:	b570      	push	{r4, r5, r6, lr}
     6fa:	0005      	movs	r5, r0
    write_display_instruction(0x81);
     6fc:	2081      	movs	r0, #129	; 0x81
     6fe:	4c02      	ldr	r4, [pc, #8]	; (708 <Set_Contrast_Control_Register+0x10>)
     700:	47a0      	blx	r4
	write_display_instruction(mod);
     702:	0028      	movs	r0, r5
     704:	47a0      	blx	r4
}
     706:	bd70      	pop	{r4, r5, r6, pc}
     708:	00000695 	.word	0x00000695

0000070c <InitDisplay>:

 //-----------------------------------------------------------------------------
 // Init Display
 //-----------------------------------------------------------------------------
 void InitDisplay(void)
 {
     70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     70e:	464f      	mov	r7, r9
     710:	4646      	mov	r6, r8
     712:	b4c0      	push	{r6, r7}
	contrast_level = 14;
     714:	4b1d      	ldr	r3, [pc, #116]	; (78c <InitDisplay+0x80>)
     716:	4698      	mov	r8, r3
     718:	230e      	movs	r3, #14
     71a:	4642      	mov	r2, r8
     71c:	7013      	strb	r3, [r2, #0]
	
	RESET(); 
     71e:	20e2      	movs	r0, #226	; 0xe2
     720:	4c1b      	ldr	r4, [pc, #108]	; (790 <InitDisplay+0x84>)
     722:	47a0      	blx	r4
	REG_PORT_OUTSET1 |= DISPLAY_RESET_PIN;
     724:	4e1b      	ldr	r6, [pc, #108]	; (794 <InitDisplay+0x88>)
     726:	6833      	ldr	r3, [r6, #0]
     728:	2280      	movs	r2, #128	; 0x80
     72a:	00d2      	lsls	r2, r2, #3
     72c:	4691      	mov	r9, r2
     72e:	4313      	orrs	r3, r2
     730:	6033      	str	r3, [r6, #0]
	Delay_ms(200);
     732:	20c8      	movs	r0, #200	; 0xc8
     734:	4f18      	ldr	r7, [pc, #96]	; (798 <InitDisplay+0x8c>)
     736:	47b8      	blx	r7
	REG_PORT_OUTCLR1 |= DISPLAY_RESET_PIN;
     738:	4d18      	ldr	r5, [pc, #96]	; (79c <InitDisplay+0x90>)
     73a:	682b      	ldr	r3, [r5, #0]
     73c:	464a      	mov	r2, r9
     73e:	4313      	orrs	r3, r2
     740:	602b      	str	r3, [r5, #0]
	Delay_ms(200);
     742:	20c8      	movs	r0, #200	; 0xc8
     744:	47b8      	blx	r7
	REG_PORT_OUTSET1 |= DISPLAY_RESET_PIN;
     746:	6833      	ldr	r3, [r6, #0]
     748:	464a      	mov	r2, r9
     74a:	4313      	orrs	r3, r2
     74c:	6033      	str	r3, [r6, #0]

	Delay_ms(1000);
     74e:	20fa      	movs	r0, #250	; 0xfa
     750:	0080      	lsls	r0, r0, #2
     752:	47b8      	blx	r7
	REG_PORT_OUTCLR1 |= DISPLAY_SPI_CHIP_SELECT_PIN;
     754:	682b      	ldr	r3, [r5, #0]
     756:	2280      	movs	r2, #128	; 0x80
     758:	0292      	lsls	r2, r2, #10
     75a:	4313      	orrs	r3, r2
     75c:	602b      	str	r3, [r5, #0]
    CLEAR_ADC();
     75e:	20a0      	movs	r0, #160	; 0xa0
     760:	47a0      	blx	r4
    SET_SHL();
     762:	20c8      	movs	r0, #200	; 0xc8
     764:	47a0      	blx	r4
    CLEAR_BIAS();
     766:	20a2      	movs	r0, #162	; 0xa2
     768:	47a0      	blx	r4
// Set Power Control
// Power_Control   4 (internal converte ON) + 2 (internal regulor ON) + 1 (internal follower ON)
//-----------------------------------------------------------------------------
void Power_Control(uint8_t vol)
{
    write_display_instruction((0x28|vol));
     76a:	202f      	movs	r0, #47	; 0x2f
     76c:	47a0      	blx	r4
//            3  4.5       7  6.4
//
//-----------------------------------------------------------------------------
void Regulor_Resistor_Select(uint8_t r)
{
    write_display_instruction((0x20|r));
     76e:	2025      	movs	r0, #37	; 0x25
     770:	47a0      	blx	r4
    CLEAR_ADC();
    SET_SHL();
    CLEAR_BIAS();
    Power_Control(0x07);
    Regulor_Resistor_Select(0x05);
    Set_Contrast_Control_Register(contrast_level);
     772:	4643      	mov	r3, r8
     774:	7818      	ldrb	r0, [r3, #0]
     776:	b2c0      	uxtb	r0, r0
     778:	4b09      	ldr	r3, [pc, #36]	; (7a0 <InitDisplay+0x94>)
     77a:	4798      	blx	r3
//Specify DDRAM line for COM0 0~63
//-----------------------------------------------------------------------------
void Initial_Dispay_Line(uint8_t line)
{
    line|=0x40;
    write_display_instruction(line);
     77c:	2040      	movs	r0, #64	; 0x40
     77e:	47a0      	blx	r4
    CLEAR_BIAS();
    Power_Control(0x07);
    Regulor_Resistor_Select(0x05);
    Set_Contrast_Control_Register(contrast_level);
	Initial_Dispay_Line(0x00);
	DISPLAY_ON();
     780:	20af      	movs	r0, #175	; 0xaf
     782:	47a0      	blx	r4
 }
     784:	bc0c      	pop	{r2, r3}
     786:	4690      	mov	r8, r2
     788:	4699      	mov	r9, r3
     78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     78c:	200008c7 	.word	0x200008c7
     790:	00000695 	.word	0x00000695
     794:	41004498 	.word	0x41004498
     798:	00000e89 	.word	0x00000e89
     79c:	41004494 	.word	0x41004494
     7a0:	000006f9 	.word	0x000006f9

000007a4 <display_picture>:
	write_display_instruction(mod);
}


void display_picture(uint8_t pic[])
{
     7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     7a6:	464f      	mov	r7, r9
     7a8:	4646      	mov	r6, r8
     7aa:	b4c0      	push	{r6, r7}
     7ac:	0004      	movs	r4, r0
//Specify DDRAM line for COM0 0~63
//-----------------------------------------------------------------------------
void Initial_Dispay_Line(uint8_t line)
{
    line|=0x40;
    write_display_instruction(line);
     7ae:	2040      	movs	r0, #64	; 0x40
     7b0:	4b0d      	ldr	r3, [pc, #52]	; (7e8 <display_picture+0x44>)
     7b2:	4798      	blx	r3
{
	uint8_t i;
	uint8_t j;
	
	Initial_Dispay_Line(0x40);
	for (i=0;i<0x8;i++)
     7b4:	2700      	movs	r7, #0
	{
		Set_Page_Address(i);
     7b6:	4b0d      	ldr	r3, [pc, #52]	; (7ec <display_picture+0x48>)
     7b8:	4699      	mov	r9, r3
		Set_Column_Address(0x00);
     7ba:	4b0d      	ldr	r3, [pc, #52]	; (7f0 <display_picture+0x4c>)
     7bc:	4698      	mov	r8, r3
		for (j=0;j<0x80;j++)
		{
			write_display_data(pic[i*0x80+j]);
     7be:	4e0d      	ldr	r6, [pc, #52]	; (7f4 <display_picture+0x50>)
	uint8_t j;
	
	Initial_Dispay_Line(0x40);
	for (i=0;i<0x8;i++)
	{
		Set_Page_Address(i);
     7c0:	0038      	movs	r0, r7
     7c2:	47c8      	blx	r9
		Set_Column_Address(0x00);
     7c4:	2000      	movs	r0, #0
     7c6:	47c0      	blx	r8
     7c8:	0025      	movs	r5, r4
     7ca:	3580      	adds	r5, #128	; 0x80
		for (j=0;j<0x80;j++)
		{
			write_display_data(pic[i*0x80+j]);
     7cc:	7820      	ldrb	r0, [r4, #0]
     7ce:	47b0      	blx	r6
     7d0:	3401      	adds	r4, #1
	Initial_Dispay_Line(0x40);
	for (i=0;i<0x8;i++)
	{
		Set_Page_Address(i);
		Set_Column_Address(0x00);
		for (j=0;j<0x80;j++)
     7d2:	42ac      	cmp	r4, r5
     7d4:	d1fa      	bne.n	7cc <display_picture+0x28>
{
	uint8_t i;
	uint8_t j;
	
	Initial_Dispay_Line(0x40);
	for (i=0;i<0x8;i++)
     7d6:	3701      	adds	r7, #1
     7d8:	b2ff      	uxtb	r7, r7
     7da:	002c      	movs	r4, r5
     7dc:	2f08      	cmp	r7, #8
     7de:	d1ef      	bne.n	7c0 <display_picture+0x1c>
		for (j=0;j<0x80;j++)
		{
			write_display_data(pic[i*0x80+j]);
		}
	}
     7e0:	bc0c      	pop	{r2, r3}
     7e2:	4690      	mov	r8, r2
     7e4:	4699      	mov	r9, r3
     7e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     7e8:	00000695 	.word	0x00000695
     7ec:	000006cd 	.word	0x000006cd
     7f0:	000006dd 	.word	0x000006dd
     7f4:	000006b1 	.word	0x000006b1

000007f8 <InitI2C>:
//-----------------------------------------------------------------------------
// Init I2C Master Mode
//-----------------------------------------------------------------------------
void InitI2C()
{
	PM->APBCMASK.bit.SERCOM0_ = 1;
     7f8:	4a13      	ldr	r2, [pc, #76]	; (848 <InitI2C+0x50>)
     7fa:	6a11      	ldr	r1, [r2, #32]
     7fc:	2304      	movs	r3, #4
     7fe:	430b      	orrs	r3, r1
     800:	6213      	str	r3, [r2, #32]
	//Set I2C Mode to Master Mode
	SERCOM0->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_MODE(0x5);
     802:	4b12      	ldr	r3, [pc, #72]	; (84c <InitI2C+0x54>)
     804:	6819      	ldr	r1, [r3, #0]
     806:	2214      	movs	r2, #20
     808:	430a      	orrs	r2, r1
     80a:	601a      	str	r2, [r3, #0]
		
	//BAUD berechnung: fref/(2*fBaud) -1
	SERCOM0->I2CM.BAUD.reg |= SERCOM_I2CM_BAUD_BAUD(207); // = 9600 Baud
     80c:	68d9      	ldr	r1, [r3, #12]
     80e:	22cf      	movs	r2, #207	; 0xcf
     810:	430a      	orrs	r2, r1
     812:	60da      	str	r2, [r3, #12]
		
	//Enable Smart Mode
	SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
     814:	685a      	ldr	r2, [r3, #4]
     816:	2180      	movs	r1, #128	; 0x80
     818:	0049      	lsls	r1, r1, #1
     81a:	430a      	orrs	r2, r1
     81c:	605a      	str	r2, [r3, #4]
	while (SERCOM0->I2CM.SYNCBUSY.reg);
     81e:	001a      	movs	r2, r3
     820:	69d3      	ldr	r3, [r2, #28]
     822:	2b00      	cmp	r3, #0
     824:	d1fc      	bne.n	820 <InitI2C+0x28>
		
	//Enable I2C
	SERCOM0->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     826:	4a09      	ldr	r2, [pc, #36]	; (84c <InitI2C+0x54>)
     828:	6811      	ldr	r1, [r2, #0]
     82a:	3302      	adds	r3, #2
     82c:	430b      	orrs	r3, r1
     82e:	6013      	str	r3, [r2, #0]
	while (SERCOM0->I2CM.SYNCBUSY.reg);
     830:	69d3      	ldr	r3, [r2, #28]
     832:	2b00      	cmp	r3, #0
     834:	d1fc      	bne.n	830 <InitI2C+0x38>
		
	//Set Busstate to IDLE Mode
	SERCOM0->I2CM.STATUS.reg |= SERCOM_I2CM_STATUS_BUSSTATE(0x1);
     836:	4a05      	ldr	r2, [pc, #20]	; (84c <InitI2C+0x54>)
     838:	8b51      	ldrh	r1, [r2, #26]
     83a:	3310      	adds	r3, #16
     83c:	430b      	orrs	r3, r1
     83e:	8353      	strh	r3, [r2, #26]
	while (SERCOM0->I2CM.SYNCBUSY.reg);
     840:	69d3      	ldr	r3, [r2, #28]
     842:	2b00      	cmp	r3, #0
     844:	d1fc      	bne.n	840 <InitI2C+0x48>

}
     846:	4770      	bx	lr
     848:	40000400 	.word	0x40000400
     84c:	42000800 	.word	0x42000800

00000850 <i2c_write>:

//-----------------------------------------------------------------------------
// WRITE Data to Slave
//-----------------------------------------------------------------------------
void i2c_write(uint8_t *data, uint8_t size, uint8_t address)
{
     850:	b5f0      	push	{r4, r5, r6, r7, lr}
     852:	4647      	mov	r7, r8
     854:	b480      	push	{r7}
	//Send Slave Address and Write
	SERCOM0->I2CM.ADDR.reg = address<<1 | I2C_TRANSFER_WRITE;
     856:	0052      	lsls	r2, r2, #1
     858:	4b1a      	ldr	r3, [pc, #104]	; (8c4 <i2c_write+0x74>)
     85a:	625a      	str	r2, [r3, #36]	; 0x24
	
	while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     85c:	001c      	movs	r4, r3
     85e:	2201      	movs	r2, #1
     860:	7e23      	ldrb	r3, [r4, #24]
     862:	4213      	tst	r3, r2
     864:	d0fc      	beq.n	860 <i2c_write+0x10>

	//If no ACK from Slave send STOP
	if (SERCOM0->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     866:	4b17      	ldr	r3, [pc, #92]	; (8c4 <i2c_write+0x74>)
     868:	8b5b      	ldrh	r3, [r3, #26]
     86a:	075b      	lsls	r3, r3, #29
     86c:	d505      	bpl.n	87a <i2c_write+0x2a>
	{
		SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     86e:	4a15      	ldr	r2, [pc, #84]	; (8c4 <i2c_write+0x74>)
     870:	6853      	ldr	r3, [r2, #4]
     872:	24c0      	movs	r4, #192	; 0xc0
     874:	02a4      	lsls	r4, r4, #10
     876:	4323      	orrs	r3, r4
     878:	6053      	str	r3, [r2, #4]
	}
	
	//Send Data
	for (int i = 0; i < size; i++)
     87a:	2900      	cmp	r1, #0
     87c:	dd18      	ble.n	8b0 <i2c_write+0x60>
     87e:	2500      	movs	r5, #0
	{
		SERCOM0->I2CM.DATA.reg = SERCOM_I2CM_DATA_DATA(data[i]);
     880:	4a10      	ldr	r2, [pc, #64]	; (8c4 <i2c_write+0x74>)
     882:	2728      	movs	r7, #40	; 0x28

		while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     884:	2401      	movs	r4, #1
		
		//If no ACK send STOP
		if (SERCOM0->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     886:	2304      	movs	r3, #4
     888:	4698      	mov	r8, r3
		{
			SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     88a:	23c0      	movs	r3, #192	; 0xc0
     88c:	029b      	lsls	r3, r3, #10
     88e:	469c      	mov	ip, r3
	}
	
	//Send Data
	for (int i = 0; i < size; i++)
	{
		SERCOM0->I2CM.DATA.reg = SERCOM_I2CM_DATA_DATA(data[i]);
     890:	5d43      	ldrb	r3, [r0, r5]
     892:	55d3      	strb	r3, [r2, r7]

		while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB));
     894:	7e13      	ldrb	r3, [r2, #24]
     896:	4223      	tst	r3, r4
     898:	d0fc      	beq.n	894 <i2c_write+0x44>
		
		//If no ACK send STOP
		if (SERCOM0->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     89a:	8b53      	ldrh	r3, [r2, #26]
     89c:	4646      	mov	r6, r8
     89e:	4233      	tst	r3, r6
     8a0:	d003      	beq.n	8aa <i2c_write+0x5a>
		{
			SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8a2:	6853      	ldr	r3, [r2, #4]
     8a4:	4666      	mov	r6, ip
     8a6:	4333      	orrs	r3, r6
     8a8:	6053      	str	r3, [r2, #4]
	{
		SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
	}
	
	//Send Data
	for (int i = 0; i < size; i++)
     8aa:	3501      	adds	r5, #1
     8ac:	428d      	cmp	r5, r1
     8ae:	dbef      	blt.n	890 <i2c_write+0x40>
			SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	//Send STOP
	SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8b0:	4a04      	ldr	r2, [pc, #16]	; (8c4 <i2c_write+0x74>)
     8b2:	6853      	ldr	r3, [r2, #4]
     8b4:	21c0      	movs	r1, #192	; 0xc0
     8b6:	0289      	lsls	r1, r1, #10
     8b8:	430b      	orrs	r3, r1
     8ba:	6053      	str	r3, [r2, #4]

}
     8bc:	bc04      	pop	{r2}
     8be:	4690      	mov	r8, r2
     8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8c2:	46c0      	nop			; (mov r8, r8)
     8c4:	42000800 	.word	0x42000800

000008c8 <i2c_read>:

//-----------------------------------------------------------------------------
// READ Data from Slave
//-----------------------------------------------------------------------------
void i2c_read(uint8_t *data, uint8_t size, uint8_t address)
{
     8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	//Write Slave Address and Read
	SERCOM0->I2CM.ADDR.reg = address<<1 | I2C_TRANSFER_READ;
     8ca:	0052      	lsls	r2, r2, #1
     8cc:	2301      	movs	r3, #1
     8ce:	431a      	orrs	r2, r3
     8d0:	4b1b      	ldr	r3, [pc, #108]	; (940 <i2c_read+0x78>)
     8d2:	625a      	str	r2, [r3, #36]	; 0x24

	while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB));
     8d4:	001c      	movs	r4, r3
     8d6:	2202      	movs	r2, #2
     8d8:	7e23      	ldrb	r3, [r4, #24]
     8da:	4213      	tst	r3, r2
     8dc:	d0fc      	beq.n	8d8 <i2c_read+0x10>
	
	//If no ACK send STOP
	if (SERCOM0->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     8de:	4b18      	ldr	r3, [pc, #96]	; (940 <i2c_read+0x78>)
     8e0:	8b5b      	ldrh	r3, [r3, #26]
     8e2:	075b      	lsls	r3, r3, #29
     8e4:	d505      	bpl.n	8f2 <i2c_read+0x2a>
	{
		SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8e6:	4a16      	ldr	r2, [pc, #88]	; (940 <i2c_read+0x78>)
     8e8:	6853      	ldr	r3, [r2, #4]
     8ea:	24c0      	movs	r4, #192	; 0xc0
     8ec:	02a4      	lsls	r4, r4, #10
     8ee:	4323      	orrs	r3, r4
     8f0:	6053      	str	r3, [r2, #4]
	}
	
	//Clear ACKACT because Smart Mode is enabled
	SERCOM0->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     8f2:	4a13      	ldr	r2, [pc, #76]	; (940 <i2c_read+0x78>)
     8f4:	6854      	ldr	r4, [r2, #4]
     8f6:	4b13      	ldr	r3, [pc, #76]	; (944 <i2c_read+0x7c>)
     8f8:	4023      	ands	r3, r4
     8fa:	6053      	str	r3, [r2, #4]
	
	//Read Data from Slave
	for (int i = 0; i < size-1; i++)
     8fc:	1e4e      	subs	r6, r1, #1
     8fe:	2e00      	cmp	r6, #0
     900:	dd0a      	ble.n	918 <i2c_read+0x50>
     902:	2500      	movs	r5, #0
	{
		data[i] = SERCOM0->I2CM.DATA.reg;
     904:	2728      	movs	r7, #40	; 0x28
		while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB));
     906:	2402      	movs	r4, #2
	SERCOM0->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
	
	//Read Data from Slave
	for (int i = 0; i < size-1; i++)
	{
		data[i] = SERCOM0->I2CM.DATA.reg;
     908:	5dd3      	ldrb	r3, [r2, r7]
     90a:	5543      	strb	r3, [r0, r5]
		while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB));
     90c:	7e13      	ldrb	r3, [r2, #24]
     90e:	4223      	tst	r3, r4
     910:	d0fc      	beq.n	90c <i2c_read+0x44>
	
	//Clear ACKACT because Smart Mode is enabled
	SERCOM0->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
	
	//Read Data from Slave
	for (int i = 0; i < size-1; i++)
     912:	3501      	adds	r5, #1
     914:	42b5      	cmp	r5, r6
     916:	dbf7      	blt.n	908 <i2c_read+0x40>
		data[i] = SERCOM0->I2CM.DATA.reg;
		while (0 == (SERCOM0->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB));
	}
	
	//Send no ACK when no more bytes will be read, and send STOP
	if (size)
     918:	2900      	cmp	r1, #0
     91a:	d00f      	beq.n	93c <i2c_read+0x74>
	{
		SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     91c:	4b08      	ldr	r3, [pc, #32]	; (940 <i2c_read+0x78>)
     91e:	685a      	ldr	r2, [r3, #4]
     920:	2480      	movs	r4, #128	; 0x80
     922:	02e4      	lsls	r4, r4, #11
     924:	4322      	orrs	r2, r4
     926:	605a      	str	r2, [r3, #4]
		SERCOM0->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     928:	685a      	ldr	r2, [r3, #4]
     92a:	24c0      	movs	r4, #192	; 0xc0
     92c:	02a4      	lsls	r4, r4, #10
     92e:	4322      	orrs	r2, r4
     930:	605a      	str	r2, [r3, #4]
		data[size-1] = SERCOM0->I2CM.DATA.reg;
     932:	2228      	movs	r2, #40	; 0x28
     934:	5c9b      	ldrb	r3, [r3, r2]
     936:	1840      	adds	r0, r0, r1
     938:	3801      	subs	r0, #1
     93a:	7003      	strb	r3, [r0, #0]
	}
}
     93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     93e:	46c0      	nop			; (mov r8, r8)
     940:	42000800 	.word	0x42000800
     944:	fffbffff 	.word	0xfffbffff

00000948 <enable_interrupts>:

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     948:	4b04      	ldr	r3, [pc, #16]	; (95c <enable_interrupts+0x14>)
     94a:	2280      	movs	r2, #128	; 0x80
     94c:	0152      	lsls	r2, r2, #5
     94e:	601a      	str	r2, [r3, #0]
     950:	2280      	movs	r2, #128	; 0x80
     952:	02d2      	lsls	r2, r2, #11
     954:	601a      	str	r2, [r3, #0]
     956:	2210      	movs	r2, #16
     958:	601a      	str	r2, [r3, #0]
{
	NVIC_EnableIRQ(SERCOM3_IRQn);
	NVIC_EnableIRQ(TC3_IRQn);
	NVIC_EnableIRQ(EIC_IRQn);

}
     95a:	4770      	bx	lr
     95c:	e000e100 	.word	0xe000e100

00000960 <disable_interrupts>:

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
     960:	4a05      	ldr	r2, [pc, #20]	; (978 <disable_interrupts+0x18>)
     962:	2380      	movs	r3, #128	; 0x80
     964:	2180      	movs	r1, #128	; 0x80
     966:	0149      	lsls	r1, r1, #5
     968:	50d1      	str	r1, [r2, r3]
     96a:	2180      	movs	r1, #128	; 0x80
     96c:	02c9      	lsls	r1, r1, #11
     96e:	50d1      	str	r1, [r2, r3]
     970:	2110      	movs	r1, #16
     972:	50d1      	str	r1, [r2, r3]
void disable_interrupts()
{
	NVIC_DisableIRQ(SERCOM3_IRQn);
	NVIC_DisableIRQ(TC3_IRQn);
	NVIC_DisableIRQ(EIC_IRQn);
}
     974:	4770      	bx	lr
     976:	46c0      	nop			; (mov r8, r8)
     978:	e000e100 	.word	0xe000e100

0000097c <main>:

void enable_interrupts(void);
void disable_interrupts(void);

int main(void)
{
     97c:	b5f0      	push	{r4, r5, r6, r7, lr}
     97e:	b085      	sub	sp, #20
	/* Initialize the SAM system */
	SystemInit();
     980:	4b35      	ldr	r3, [pc, #212]	; (a58 <main+0xdc>)
     982:	4798      	blx	r3
	disable_interrupts();
     984:	4b35      	ldr	r3, [pc, #212]	; (a5c <main+0xe0>)
     986:	4798      	blx	r3
	
	//Alles initialisieren
	InitAll(); 
     988:	4b35      	ldr	r3, [pc, #212]	; (a60 <main+0xe4>)
     98a:	4798      	blx	r3
	
	enable_interrupts();
     98c:	4b35      	ldr	r3, [pc, #212]	; (a64 <main+0xe8>)
     98e:	4798      	blx	r3
	
	State = STM_START;
     990:	2201      	movs	r2, #1
     992:	4b35      	ldr	r3, [pc, #212]	; (a68 <main+0xec>)
     994:	701a      	strb	r2, [r3, #0]

	/* Replace with your application code */
	while (1)
	{
		switch (State)
     996:	001c      	movs	r4, r3
				PowerUp();
				State = STM_IDLE;
				break;
				
			case STM_IDLE:
 				if (!TimerAkt())
     998:	4e34      	ldr	r6, [pc, #208]	; (a6c <main+0xf0>)
 					State = STM_SLEEP;
     99a:	001f      	movs	r7, r3
	State = STM_START;

	/* Replace with your application code */
	while (1)
	{
		switch (State)
     99c:	7823      	ldrb	r3, [r4, #0]
     99e:	b2db      	uxtb	r3, r3
     9a0:	2b02      	cmp	r3, #2
     9a2:	d045      	beq.n	a30 <main+0xb4>
     9a4:	d802      	bhi.n	9ac <main+0x30>
     9a6:	2b01      	cmp	r3, #1
     9a8:	d005      	beq.n	9b6 <main+0x3a>
     9aa:	e7f7      	b.n	99c <main+0x20>
     9ac:	2b03      	cmp	r3, #3
     9ae:	d045      	beq.n	a3c <main+0xc0>
     9b0:	2b04      	cmp	r3, #4
     9b2:	d049      	beq.n	a48 <main+0xcc>
     9b4:	e7f2      	b.n	99c <main+0x20>
		{
			case STM_START:
				//Init Uhr
				InitAB1805();
     9b6:	4b2e      	ldr	r3, [pc, #184]	; (a70 <main+0xf4>)
     9b8:	4798      	blx	r3
				//Set DateTime
				set_datetime(0x17,0x03,0x29,0x03,0x10,0x19,0x35);
     9ba:	2335      	movs	r3, #53	; 0x35
     9bc:	9302      	str	r3, [sp, #8]
     9be:	3b1c      	subs	r3, #28
     9c0:	9301      	str	r3, [sp, #4]
     9c2:	3b09      	subs	r3, #9
     9c4:	9300      	str	r3, [sp, #0]
     9c6:	3b0d      	subs	r3, #13
     9c8:	2229      	movs	r2, #41	; 0x29
     9ca:	2103      	movs	r1, #3
     9cc:	2017      	movs	r0, #23
     9ce:	4d29      	ldr	r5, [pc, #164]	; (a74 <main+0xf8>)
     9d0:	47a8      	blx	r5
					
				set_seconds_alarm(0x40);
     9d2:	2040      	movs	r0, #64	; 0x40
     9d4:	4b28      	ldr	r3, [pc, #160]	; (a78 <main+0xfc>)
     9d6:	4798      	blx	r3
				set_minutes_alarm(get_minute());
     9d8:	4b28      	ldr	r3, [pc, #160]	; (a7c <main+0x100>)
     9da:	4798      	blx	r3
     9dc:	4b28      	ldr	r3, [pc, #160]	; (a80 <main+0x104>)
     9de:	4798      	blx	r3
				set_hour_alarm(get_hour());
     9e0:	4b28      	ldr	r3, [pc, #160]	; (a84 <main+0x108>)
     9e2:	4798      	blx	r3
     9e4:	4b28      	ldr	r3, [pc, #160]	; (a88 <main+0x10c>)
     9e6:	4798      	blx	r3
				set_date_alarm(get_date());
     9e8:	4b28      	ldr	r3, [pc, #160]	; (a8c <main+0x110>)
     9ea:	4798      	blx	r3
     9ec:	4b28      	ldr	r3, [pc, #160]	; (a90 <main+0x114>)
     9ee:	4798      	blx	r3
				set_month_alarm(get_month());
     9f0:	4b28      	ldr	r3, [pc, #160]	; (a94 <main+0x118>)
     9f2:	4798      	blx	r3
     9f4:	4b28      	ldr	r3, [pc, #160]	; (a98 <main+0x11c>)
     9f6:	4798      	blx	r3
				set_day_alarm(get_day());
     9f8:	4b28      	ldr	r3, [pc, #160]	; (a9c <main+0x120>)
     9fa:	4798      	blx	r3
     9fc:	4b28      	ldr	r3, [pc, #160]	; (aa0 <main+0x124>)
     9fe:	4798      	blx	r3
				
				//Init Display
				REG_PORT_OUTCLR1 |= DISPLAY_SPI_CHIP_SELECT_PIN;
     a00:	4a28      	ldr	r2, [pc, #160]	; (aa4 <main+0x128>)
     a02:	6813      	ldr	r3, [r2, #0]
     a04:	2180      	movs	r1, #128	; 0x80
     a06:	0289      	lsls	r1, r1, #10
     a08:	430b      	orrs	r3, r1
     a0a:	6013      	str	r3, [r2, #0]
				InitDisplay();
     a0c:	4b26      	ldr	r3, [pc, #152]	; (aa8 <main+0x12c>)
     a0e:	4798      	blx	r3
				Delay_ms(1000);
     a10:	20fa      	movs	r0, #250	; 0xfa
     a12:	0080      	lsls	r0, r0, #2
     a14:	4b25      	ldr	r3, [pc, #148]	; (aac <main+0x130>)
     a16:	4798      	blx	r3
				REVERSE_DISPLAY_OFF();
     a18:	20a6      	movs	r0, #166	; 0xa6
     a1a:	4d25      	ldr	r5, [pc, #148]	; (ab0 <main+0x134>)
     a1c:	47a8      	blx	r5
				ENTIRE_DISPLAY_OFF();
     a1e:	20a4      	movs	r0, #164	; 0xa4
     a20:	47a8      	blx	r5
				display_picture(pic);
     a22:	4824      	ldr	r0, [pc, #144]	; (ab4 <main+0x138>)
     a24:	4b24      	ldr	r3, [pc, #144]	; (ab8 <main+0x13c>)
     a26:	4798      	blx	r3
				
				State = STM_IDLE;
     a28:	2203      	movs	r2, #3
     a2a:	4b0f      	ldr	r3, [pc, #60]	; (a68 <main+0xec>)
     a2c:	701a      	strb	r2, [r3, #0]
				break;
     a2e:	e7b5      	b.n	99c <main+0x20>
				
			case STM_STARTAFTERSLEEP:
				PowerUp();
     a30:	4b22      	ldr	r3, [pc, #136]	; (abc <main+0x140>)
     a32:	4798      	blx	r3
				State = STM_IDLE;
     a34:	2203      	movs	r2, #3
     a36:	4b0c      	ldr	r3, [pc, #48]	; (a68 <main+0xec>)
     a38:	701a      	strb	r2, [r3, #0]
				break;
     a3a:	e7af      	b.n	99c <main+0x20>
				
			case STM_IDLE:
 				if (!TimerAkt())
     a3c:	47b0      	blx	r6
     a3e:	2800      	cmp	r0, #0
     a40:	d1ac      	bne.n	99c <main+0x20>
 					State = STM_SLEEP;
     a42:	2304      	movs	r3, #4
     a44:	703b      	strb	r3, [r7, #0]
     a46:	e7a9      	b.n	99c <main+0x20>
				break;
				
			case STM_SLEEP:
				PowerDown();
     a48:	4b1d      	ldr	r3, [pc, #116]	; (ac0 <main+0x144>)
     a4a:	4798      	blx	r3
				gotosleep();
     a4c:	4b1d      	ldr	r3, [pc, #116]	; (ac4 <main+0x148>)
     a4e:	4798      	blx	r3
				State = STM_STARTAFTERSLEEP;
     a50:	2202      	movs	r2, #2
     a52:	4b05      	ldr	r3, [pc, #20]	; (a68 <main+0xec>)
     a54:	701a      	strb	r2, [r3, #0]
				break;
     a56:	e7a1      	b.n	99c <main+0x20>
     a58:	00000685 	.word	0x00000685
     a5c:	00000961 	.word	0x00000961
     a60:	00000cd1 	.word	0x00000cd1
     a64:	00000949 	.word	0x00000949
     a68:	200008c6 	.word	0x200008c6
     a6c:	00000fa9 	.word	0x00000fa9
     a70:	00000165 	.word	0x00000165
     a74:	00000329 	.word	0x00000329
     a78:	00000389 	.word	0x00000389
     a7c:	000001b5 	.word	0x000001b5
     a80:	000003b1 	.word	0x000003b1
     a84:	000001c9 	.word	0x000001c9
     a88:	000003d9 	.word	0x000003d9
     a8c:	000001f1 	.word	0x000001f1
     a90:	00000421 	.word	0x00000421
     a94:	00000205 	.word	0x00000205
     a98:	00000449 	.word	0x00000449
     a9c:	000001dd 	.word	0x000001dd
     aa0:	00000401 	.word	0x00000401
     aa4:	41004494 	.word	0x41004494
     aa8:	0000070d 	.word	0x0000070d
     aac:	00000e89 	.word	0x00000e89
     ab0:	00000695 	.word	0x00000695
     ab4:	20000004 	.word	0x20000004
     ab8:	000007a5 	.word	0x000007a5
     abc:	00000c99 	.word	0x00000c99
     ac0:	00000cb5 	.word	0x00000cb5
     ac4:	000012f5 	.word	0x000012f5

00000ac8 <InitPorts>:
#include "Includes/time.h"
#include "Includes/ui.h"
#include "Includes/spi.h"

void InitPorts()
{
     ac8:	b570      	push	{r4, r5, r6, lr}
	//Init I2C
	//PA08 SERCOM0/PAD[0] Multiplex C SDA
	//PA09 SERCOM0/PAD[1] Multiplex C SCL
	PORT->Group[0].PINCFG[8].bit.PMUXEN = 1;
     aca:	4b3d      	ldr	r3, [pc, #244]	; (bc0 <InitPorts+0xf8>)
     acc:	2048      	movs	r0, #72	; 0x48
     ace:	5c19      	ldrb	r1, [r3, r0]
     ad0:	2201      	movs	r2, #1
     ad2:	4311      	orrs	r1, r2
     ad4:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PINCFG[9].bit.PMUXEN = 1;
     ad6:	3001      	adds	r0, #1
     ad8:	5c19      	ldrb	r1, [r3, r0]
     ada:	4311      	orrs	r1, r2
     adc:	5419      	strb	r1, [r3, r0]
	PORT->Group[0].PMUX[4].reg = PORT_PMUX_PMUXE(0x2) | PORT_PMUX_PMUXO(0x2);
     ade:	3827      	subs	r0, #39	; 0x27
     ae0:	2134      	movs	r1, #52	; 0x34
     ae2:	5458      	strb	r0, [r3, r1]
	
	//Init Uart Virtual COM-PORT
	//PA22 SERCOM3/PAD[0] Multiplex C Tx
	//PA23 SERCOM3/PAD[1] Multiplex C Rx
	PORT->Group[0].PINCFG[22].bit.PMUXEN = 1;
     ae4:	2456      	movs	r4, #86	; 0x56
     ae6:	5d19      	ldrb	r1, [r3, r4]
     ae8:	4311      	orrs	r1, r2
     aea:	5519      	strb	r1, [r3, r4]
	PORT->Group[0].PINCFG[23].bit.PMUXEN = 1;
     aec:	3401      	adds	r4, #1
     aee:	5d19      	ldrb	r1, [r3, r4]
     af0:	4311      	orrs	r1, r2
     af2:	5519      	strb	r1, [r3, r4]
	PORT->Group[0].PMUX[11].reg = PORT_PMUX_PMUXE(0x2) | PORT_PMUX_PMUXO(0x2);
     af4:	213b      	movs	r1, #59	; 0x3b
     af6:	5458      	strb	r0, [r3, r1]

 	//Init SPI
 	//PB17 SERCOM5/PAD[1] GPIO SS
 	PORT->Group[1].DIR.reg |= DISPLAY_SPI_CHIP_SELECT_PIN;
     af8:	3429      	adds	r4, #41	; 0x29
     afa:	5918      	ldr	r0, [r3, r4]
     afc:	2580      	movs	r5, #128	; 0x80
     afe:	02ad      	lsls	r5, r5, #10
     b00:	4328      	orrs	r0, r5
     b02:	5118      	str	r0, [r3, r4]
	PORT->Group[1].OUTSET.reg |= DISPLAY_SPI_CHIP_SELECT_PIN;
     b04:	2098      	movs	r0, #152	; 0x98
     b06:	5819      	ldr	r1, [r3, r0]
     b08:	4329      	orrs	r1, r5
     b0a:	5019      	str	r1, [r3, r0]
 	//PB16 SERCOM5/PAD[0] Multiplex C MISO
 	PORT->Group[1].PINCFG[16].bit.PMUXEN = 1;
     b0c:	3038      	adds	r0, #56	; 0x38
     b0e:	5c19      	ldrb	r1, [r3, r0]
     b10:	4311      	orrs	r1, r2
     b12:	5419      	strb	r1, [r3, r0]
 	PORT->Group[1].PMUX[16/2].reg |= PORT_PMUX_PMUXE(0x2);
     b14:	25b8      	movs	r5, #184	; 0xb8
     b16:	5d59      	ldrb	r1, [r3, r5]
     b18:	2002      	movs	r0, #2
     b1a:	4301      	orrs	r1, r0
     b1c:	b2c9      	uxtb	r1, r1
     b1e:	5559      	strb	r1, [r3, r5]
 	//PB22 SERCOM5/PAD[2] Multiplex D MOSI
 	PORT->Group[1].PINCFG[22].bit.PMUXEN = 1;
     b20:	351e      	adds	r5, #30
     b22:	5d59      	ldrb	r1, [r3, r5]
     b24:	4311      	orrs	r1, r2
     b26:	5559      	strb	r1, [r3, r5]
 	PORT->Group[1].PMUX[22/2].reg |= PORT_PMUX_PMUXE(0x3);
     b28:	21bb      	movs	r1, #187	; 0xbb
     b2a:	5c5e      	ldrb	r6, [r3, r1]
     b2c:	3dd3      	subs	r5, #211	; 0xd3
     b2e:	4335      	orrs	r5, r6
     b30:	545d      	strb	r5, [r3, r1]
 	//PB23 SERCOM5/PAD[3] Multiplex D SCK
 	PORT->Group[1].PINCFG[23].bit.PMUXEN = 1;
     b32:	26d7      	movs	r6, #215	; 0xd7
     b34:	5d9d      	ldrb	r5, [r3, r6]
     b36:	4315      	orrs	r5, r2
     b38:	559d      	strb	r5, [r3, r6]
 	PORT->Group[1].PMUX[23/2].reg |= PORT_PMUX_PMUXO(0x3);
     b3a:	5c5e      	ldrb	r6, [r3, r1]
     b3c:	2530      	movs	r5, #48	; 0x30
     b3e:	4335      	orrs	r5, r6
     b40:	545d      	strb	r5, [r3, r1]
	 
	 //Display Pins set as OUTPUT (RESET = PB10 & RS = PB11)
	 PORT->Group[1].DIR.reg |= DISPLAY_RESET_PIN | DISPLAY_RS_PIN;
     b42:	5919      	ldr	r1, [r3, r4]
     b44:	25c0      	movs	r5, #192	; 0xc0
     b46:	012d      	lsls	r5, r5, #4
     b48:	4329      	orrs	r1, r5
     b4a:	5119      	str	r1, [r3, r4]
	 PORT->Group[1].OUTCLR.reg |= DISPLAY_RESET_PIN;
     b4c:	2194      	movs	r1, #148	; 0x94
     b4e:	585c      	ldr	r4, [r3, r1]
     b50:	2580      	movs	r5, #128	; 0x80
     b52:	00ed      	lsls	r5, r5, #3
     b54:	432c      	orrs	r4, r5
     b56:	505c      	str	r4, [r3, r1]
	
	//Pin PB14 GCLK_IO[0]
	PORT->Group[1].PINCFG[14].bit.PMUXEN = 1;
     b58:	313a      	adds	r1, #58	; 0x3a
     b5a:	5c5c      	ldrb	r4, [r3, r1]
     b5c:	4314      	orrs	r4, r2
     b5e:	545c      	strb	r4, [r3, r1]
	PORT->Group[1].PMUX[14/2].reg |= PORT_PMUX_PMUXE(0x7);
     b60:	3917      	subs	r1, #23
     b62:	5c5e      	ldrb	r6, [r3, r1]
     b64:	2407      	movs	r4, #7
     b66:	4334      	orrs	r4, r6
     b68:	545c      	strb	r4, [r3, r1]
	
	//Testpin PA10
	PORT->Group[0].DIR.reg |= PORT_PA10;
     b6a:	6819      	ldr	r1, [r3, #0]
     b6c:	4329      	orrs	r1, r5
     b6e:	6019      	str	r1, [r3, #0]
	
	//Pin PA15 (SW0 Xplained Board) auf Eingang schalten
	PORT->Group[0].OUTSET.reg |= PORT_PA15;
     b70:	6999      	ldr	r1, [r3, #24]
     b72:	2480      	movs	r4, #128	; 0x80
     b74:	0224      	lsls	r4, r4, #8
     b76:	4321      	orrs	r1, r4
     b78:	6199      	str	r1, [r3, #24]
	PORT->Group[0].PINCFG[15].bit.PMUXEN = 1;
     b7a:	214f      	movs	r1, #79	; 0x4f
     b7c:	5c5c      	ldrb	r4, [r3, r1]
     b7e:	4314      	orrs	r4, r2
     b80:	545c      	strb	r4, [r3, r1]
	PORT->Group[0].PINCFG[15].bit.INEN = 1;
     b82:	5c5c      	ldrb	r4, [r3, r1]
     b84:	4304      	orrs	r4, r0
     b86:	545c      	strb	r4, [r3, r1]
	PORT->Group[0].PINCFG[15].bit.PULLEN = 1;
     b88:	5c5d      	ldrb	r5, [r3, r1]
     b8a:	2404      	movs	r4, #4
     b8c:	4325      	orrs	r5, r4
     b8e:	545d      	strb	r5, [r3, r1]
	PORT->Group[0].PMUX[15/2].reg |= PORT_PMUX_PMUXO(0x0);
     b90:	2537      	movs	r5, #55	; 0x37
     b92:	5d59      	ldrb	r1, [r3, r5]
     b94:	b2c9      	uxtb	r1, r1
     b96:	5559      	strb	r1, [r3, r5]
	
	//Pin PA11 auf Eingang schalten
	//PORT->Group[0].OUTSET.reg |= PORT_PA11;
	PORT->Group[0].PINCFG[11].bit.PMUXEN = 1;
     b98:	214b      	movs	r1, #75	; 0x4b
     b9a:	5c5d      	ldrb	r5, [r3, r1]
     b9c:	432a      	orrs	r2, r5
     b9e:	545a      	strb	r2, [r3, r1]
	PORT->Group[0].PINCFG[11].bit.INEN = 1;
     ba0:	5c5a      	ldrb	r2, [r3, r1]
     ba2:	4310      	orrs	r0, r2
     ba4:	5458      	strb	r0, [r3, r1]
	PORT->Group[0].PINCFG[11].bit.PULLEN = 1;
     ba6:	5c5a      	ldrb	r2, [r3, r1]
     ba8:	4314      	orrs	r4, r2
     baa:	545c      	strb	r4, [r3, r1]
	PORT->Group[0].PMUX[11/2].reg |= PORT_PMUX_PMUXO(0x0);
     bac:	3916      	subs	r1, #22
     bae:	5c5a      	ldrb	r2, [r3, r1]
     bb0:	b2d2      	uxtb	r2, r2
     bb2:	545a      	strb	r2, [r3, r1]
	
	//Init Stepper Motor Ports
	REG_PORT_DIRSET0 = AIN1 | AIN2 | BIN1 | BIN2 | MOTOR_SLEEP; //Set Pins to Output
     bb4:	23f8      	movs	r3, #248	; 0xf8
     bb6:	4a03      	ldr	r2, [pc, #12]	; (bc4 <InitPorts+0xfc>)
     bb8:	6013      	str	r3, [r2, #0]
	REG_PORT_OUTCLR0 = AIN1 | AIN2 | BIN1 | BIN2 | MOTOR_SLEEP; //Set Pins to LOW
     bba:	4a03      	ldr	r2, [pc, #12]	; (bc8 <InitPorts+0x100>)
     bbc:	6013      	str	r3, [r2, #0]
}
     bbe:	bd70      	pop	{r4, r5, r6, pc}
     bc0:	41004400 	.word	0x41004400
     bc4:	41004408 	.word	0x41004408
     bc8:	41004414 	.word	0x41004414

00000bcc <InitClocks>:

void InitClocks()
{	
	//Set OSC8M to 8MHz
	SYSCTRL->OSC8M.bit.PRESC = 0x0;
     bcc:	4a0c      	ldr	r2, [pc, #48]	; (c00 <InitClocks+0x34>)
     bce:	6a11      	ldr	r1, [r2, #32]
     bd0:	4b0c      	ldr	r3, [pc, #48]	; (c04 <InitClocks+0x38>)
     bd2:	400b      	ands	r3, r1
     bd4:	6213      	str	r3, [r2, #32]
	
	
	//Enable Generic Clock 0 to OSC8M
	GCLK->GENCTRL.reg = GCLK_GENCTRL_ID(0x00) | GCLK_GENCTRL_GENEN | GCLK_GENCTRL_OE | GCLK_GENCTRL_SRC_OSC8M;
     bd6:	4b0c      	ldr	r3, [pc, #48]	; (c08 <InitClocks+0x3c>)
     bd8:	4a0c      	ldr	r2, [pc, #48]	; (c0c <InitClocks+0x40>)
     bda:	605a      	str	r2, [r3, #4]
	//Enable Generic Clock 1 to OSCULP32K
	GCLK->GENCTRL.reg = GCLK_GENCTRL_ID(0x01) | GCLK_GENCTRL_GENEN | GCLK_GENCTRL_SRC_OSCULP32K;
     bdc:	4a0c      	ldr	r2, [pc, #48]	; (c10 <InitClocks+0x44>)
     bde:	605a      	str	r2, [r3, #4]
	
	//Peripheries with OSC8M (GEN GLCK[0])
	//Clock to SERCOM0 I2C
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID_SERCOM0_CORE;
     be0:	4a0c      	ldr	r2, [pc, #48]	; (c14 <InitClocks+0x48>)
     be2:	805a      	strh	r2, [r3, #2]
	//Clock to SERCOM3 UART
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID_SERCOM3_CORE;
     be4:	4a0c      	ldr	r2, [pc, #48]	; (c18 <InitClocks+0x4c>)
     be6:	805a      	strh	r2, [r3, #2]
	//Clock to SERCOM5 SPI
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID_SERCOM5_CORE;
     be8:	4a0c      	ldr	r2, [pc, #48]	; (c1c <InitClocks+0x50>)
     bea:	805a      	strh	r2, [r3, #2]
	//Clock to TC3 10msCounter
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK0 | GCLK_CLKCTRL_ID_TCC2_TC3;
     bec:	4a0c      	ldr	r2, [pc, #48]	; (c20 <InitClocks+0x54>)
     bee:	805a      	strh	r2, [r3, #2]
	
	//Peripheries with OSCULP32K (GEN GLCK[1])
	//Clock to EIC
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN_GCLK1 | GCLK_CLKCTRL_ID_EIC;
     bf0:	4a0c      	ldr	r2, [pc, #48]	; (c24 <InitClocks+0x58>)
     bf2:	805a      	strh	r2, [r3, #2]
	
	while (GCLK->STATUS.bit.SYNCBUSY){}
     bf4:	001a      	movs	r2, r3
     bf6:	7853      	ldrb	r3, [r2, #1]
     bf8:	09db      	lsrs	r3, r3, #7
     bfa:	d1fc      	bne.n	bf6 <InitClocks+0x2a>
}
     bfc:	4770      	bx	lr
     bfe:	46c0      	nop			; (mov r8, r8)
     c00:	40000800 	.word	0x40000800
     c04:	fffffcff 	.word	0xfffffcff
     c08:	40000c00 	.word	0x40000c00
     c0c:	00090600 	.word	0x00090600
     c10:	00010301 	.word	0x00010301
     c14:	00004014 	.word	0x00004014
     c18:	00004017 	.word	0x00004017
     c1c:	00004019 	.word	0x00004019
     c20:	0000401b 	.word	0x0000401b
     c24:	00004105 	.word	0x00004105

00000c28 <InitEIC>:
//-----------------------------------------------------------------------------
// Init External Interrupt Controller
//-----------------------------------------------------------------------------
void InitEIC(void)
{	
	PM->APBAMASK.bit.EIC_ = 1;
     c28:	4a17      	ldr	r2, [pc, #92]	; (c88 <InitEIC+0x60>)
     c2a:	6991      	ldr	r1, [r2, #24]
     c2c:	2340      	movs	r3, #64	; 0x40
     c2e:	430b      	orrs	r3, r1
     c30:	6193      	str	r3, [r2, #24]
	
	EIC->CTRL.bit.SWRST = 1;
     c32:	4a16      	ldr	r2, [pc, #88]	; (c8c <InitEIC+0x64>)
     c34:	7811      	ldrb	r1, [r2, #0]
     c36:	2301      	movs	r3, #1
     c38:	430b      	orrs	r3, r1
     c3a:	7013      	strb	r3, [r2, #0]
	while(EIC->STATUS.bit.SYNCBUSY == 1){}
     c3c:	7853      	ldrb	r3, [r2, #1]
     c3e:	09db      	lsrs	r3, r3, #7
     c40:	2b01      	cmp	r3, #1
     c42:	d0fb      	beq.n	c3c <InitEIC+0x14>
	
	EIC->WAKEUP.bit.WAKEUPEN11 = 1;
     c44:	4b11      	ldr	r3, [pc, #68]	; (c8c <InitEIC+0x64>)
     c46:	695a      	ldr	r2, [r3, #20]
     c48:	2180      	movs	r1, #128	; 0x80
     c4a:	0109      	lsls	r1, r1, #4
     c4c:	430a      	orrs	r2, r1
     c4e:	615a      	str	r2, [r3, #20]
		
	//Pin PA11 ExtInt[11]
	EIC->CONFIG[1].bit.SENSE3 = 0x01;
     c50:	69d9      	ldr	r1, [r3, #28]
     c52:	4a0f      	ldr	r2, [pc, #60]	; (c90 <InitEIC+0x68>)
     c54:	400a      	ands	r2, r1
     c56:	2180      	movs	r1, #128	; 0x80
     c58:	0149      	lsls	r1, r1, #5
     c5a:	430a      	orrs	r2, r1
     c5c:	61da      	str	r2, [r3, #28]
	EIC->CONFIG[1].bit.FILTEN3 = 0x00;
     c5e:	69d9      	ldr	r1, [r3, #28]
     c60:	4a0c      	ldr	r2, [pc, #48]	; (c94 <InitEIC+0x6c>)
     c62:	400a      	ands	r2, r1
     c64:	61da      	str	r2, [r3, #28]
	
	EIC->CTRL.bit.ENABLE = 1;
     c66:	7819      	ldrb	r1, [r3, #0]
     c68:	2202      	movs	r2, #2
     c6a:	430a      	orrs	r2, r1
     c6c:	701a      	strb	r2, [r3, #0]
	while(EIC->STATUS.bit.SYNCBUSY == 1){}
     c6e:	001a      	movs	r2, r3
     c70:	7853      	ldrb	r3, [r2, #1]
     c72:	09db      	lsrs	r3, r3, #7
     c74:	2b01      	cmp	r3, #1
     c76:	d0fb      	beq.n	c70 <InitEIC+0x48>
	
	EIC->INTENSET.bit.EXTINT11 = 1;
     c78:	4a04      	ldr	r2, [pc, #16]	; (c8c <InitEIC+0x64>)
     c7a:	68d3      	ldr	r3, [r2, #12]
     c7c:	2180      	movs	r1, #128	; 0x80
     c7e:	0109      	lsls	r1, r1, #4
     c80:	430b      	orrs	r3, r1
     c82:	60d3      	str	r3, [r2, #12]


}
     c84:	4770      	bx	lr
     c86:	46c0      	nop			; (mov r8, r8)
     c88:	40000400 	.word	0x40000400
     c8c:	40001800 	.word	0x40001800
     c90:	ffff8fff 	.word	0xffff8fff
     c94:	ffff7fff 	.word	0xffff7fff

00000c98 <PowerUp>:
//  Power Up: Alles aktivieren nach Sleep
// ---------------------------------------------------------------------------
void PowerUp(void)
{	
	//SPI SERCOM5
	PORT->Group[1].PINCFG[22].bit.PMUXEN = 1;
     c98:	4b05      	ldr	r3, [pc, #20]	; (cb0 <PowerUp+0x18>)
     c9a:	20d6      	movs	r0, #214	; 0xd6
     c9c:	5c19      	ldrb	r1, [r3, r0]
     c9e:	2201      	movs	r2, #1
     ca0:	4311      	orrs	r1, r2
     ca2:	5419      	strb	r1, [r3, r0]
	PORT->Group[1].PINCFG[23].bit.PMUXEN = 1;
     ca4:	21d7      	movs	r1, #215	; 0xd7
     ca6:	5c58      	ldrb	r0, [r3, r1]
     ca8:	4302      	orrs	r2, r0
     caa:	545a      	strb	r2, [r3, r1]
}
     cac:	4770      	bx	lr
     cae:	46c0      	nop			; (mov r8, r8)
     cb0:	41004400 	.word	0x41004400

00000cb4 <PowerDown>:
//  Power Down Stromsparen
// ---------------------------------------------------------------------------
void PowerDown(void)
{
	//SPI SERCOM5
	PORT->Group[1].PINCFG[22].bit.PMUXEN = 0;
     cb4:	4b05      	ldr	r3, [pc, #20]	; (ccc <PowerDown+0x18>)
     cb6:	21d6      	movs	r1, #214	; 0xd6
     cb8:	5c5a      	ldrb	r2, [r3, r1]
     cba:	2001      	movs	r0, #1
     cbc:	4382      	bics	r2, r0
     cbe:	545a      	strb	r2, [r3, r1]
	PORT->Group[1].PINCFG[23].bit.PMUXEN = 0;
     cc0:	3101      	adds	r1, #1
     cc2:	5c5a      	ldrb	r2, [r3, r1]
     cc4:	4382      	bics	r2, r0
     cc6:	545a      	strb	r2, [r3, r1]
}
     cc8:	4770      	bx	lr
     cca:	46c0      	nop			; (mov r8, r8)
     ccc:	41004400 	.word	0x41004400

00000cd0 <InitAll>:

// ---------------------------------------------------------------------------
//  Alles Initialisieren
// ---------------------------------------------------------------------------
uint8_t InitAll(void)
{
     cd0:	b510      	push	{r4, lr}
	InitPorts();
     cd2:	4b09      	ldr	r3, [pc, #36]	; (cf8 <InitAll+0x28>)
     cd4:	4798      	blx	r3
	InitClocks();
     cd6:	4b09      	ldr	r3, [pc, #36]	; (cfc <InitAll+0x2c>)
     cd8:	4798      	blx	r3
	InitEIC();
     cda:	4b09      	ldr	r3, [pc, #36]	; (d00 <InitAll+0x30>)
     cdc:	4798      	blx	r3
	
	Init10msTimer();
     cde:	4b09      	ldr	r3, [pc, #36]	; (d04 <InitAll+0x34>)
     ce0:	4798      	blx	r3
	UiInit();
     ce2:	4b09      	ldr	r3, [pc, #36]	; (d08 <InitAll+0x38>)
     ce4:	4798      	blx	r3
	
	InitI2C();
     ce6:	4b09      	ldr	r3, [pc, #36]	; (d0c <InitAll+0x3c>)
     ce8:	4798      	blx	r3
	InitUART();
     cea:	4b09      	ldr	r3, [pc, #36]	; (d10 <InitAll+0x40>)
     cec:	4798      	blx	r3
	InitSPI();
     cee:	4b09      	ldr	r3, [pc, #36]	; (d14 <InitAll+0x44>)
     cf0:	4798      	blx	r3
	
	return(0);
}
     cf2:	2000      	movs	r0, #0
     cf4:	bd10      	pop	{r4, pc}
     cf6:	46c0      	nop			; (mov r8, r8)
     cf8:	00000ac9 	.word	0x00000ac9
     cfc:	00000bcd 	.word	0x00000bcd
     d00:	00000c29 	.word	0x00000c29
     d04:	00000f4d 	.word	0x00000f4d
     d08:	00001105 	.word	0x00001105
     d0c:	000007f9 	.word	0x000007f9
     d10:	00001025 	.word	0x00001025
     d14:	00000e99 	.word	0x00000e99

00000d18 <Value2String>:

// ---------------------------------------------------------------------------
//  Value2String
// ---------------------------------------------------------------------------
void Value2String( int16_t Value, uint8_t *DestPtr, uint8_t Stellen)
{
     d18:	b5f0      	push	{r4, r5, r6, r7, lr}
     d1a:	4647      	mov	r7, r8
     d1c:	b480      	push	{r7}
     d1e:	0004      	movs	r4, r0
     d20:	000d      	movs	r5, r1
	uint8_t ValueIsZero=1;

	if (Value<0)
     d22:	2800      	cmp	r0, #0
     d24:	da06      	bge.n	d34 <Value2String+0x1c>
	{
		*DestPtr = '-';
     d26:	232d      	movs	r3, #45	; 0x2d
     d28:	700b      	strb	r3, [r1, #0]
		Value *= -1;
     d2a:	4244      	negs	r4, r0
     d2c:	b224      	sxth	r4, r4
		Stellen--;
     d2e:	3a01      	subs	r2, #1
     d30:	b2d2      	uxtb	r2, r2
		DestPtr++;
     d32:	3501      	adds	r5, #1
	}
	
	if (Stellen==4)
     d34:	2a04      	cmp	r2, #4
     d36:	d12c      	bne.n	d92 <Value2String+0x7a>
     d38:	1c26      	adds	r6, r4, #0
     d3a:	4b4d      	ldr	r3, [pc, #308]	; (e70 <Value2String+0x158>)
     d3c:	429c      	cmp	r4, r3
     d3e:	dd01      	ble.n	d44 <Value2String+0x2c>
     d40:	4b4c      	ldr	r3, [pc, #304]	; (e74 <Value2String+0x15c>)
     d42:	881e      	ldrh	r6, [r3, #0]
     d44:	b234      	sxth	r4, r6
	{
		if (Value>9999)
		{
			Value = 9999;
		}
		*DestPtr = Value/1000;
     d46:	21fa      	movs	r1, #250	; 0xfa
     d48:	0089      	lsls	r1, r1, #2
     d4a:	0020      	movs	r0, r4
     d4c:	4b4a      	ldr	r3, [pc, #296]	; (e78 <Value2String+0x160>)
     d4e:	4798      	blx	r3
     d50:	b200      	sxth	r0, r0
     d52:	b2c3      	uxtb	r3, r0
     d54:	702b      	strb	r3, [r5, #0]
		if (*DestPtr)
     d56:	2b00      	cmp	r3, #0
     d58:	d05f      	beq.n	e1a <Value2String+0x102>
		{
			Value -= (uint16_t)*DestPtr * 1000;
     d5a:	22ff      	movs	r2, #255	; 0xff
     d5c:	4010      	ands	r0, r2
     d5e:	4c47      	ldr	r4, [pc, #284]	; (e7c <Value2String+0x164>)
     d60:	4360      	muls	r0, r4
     d62:	1986      	adds	r6, r0, r6
     d64:	b234      	sxth	r4, r6
		{
			*DestPtr = ' ';
		}
		else
		{
			*DestPtr += '0';
     d66:	3330      	adds	r3, #48	; 0x30
     d68:	702b      	strb	r3, [r5, #0]
		}
		*DestPtr = Value/1000;
		if (*DestPtr)
		{
			Value -= (uint16_t)*DestPtr * 1000;
			ValueIsZero = 0;
     d6a:	2300      	movs	r3, #0
     d6c:	4698      	mov	r8, r3
		else
		{
			*DestPtr += '0';
		}
		Stellen--;
		DestPtr++;
     d6e:	1c6f      	adds	r7, r5, #1
     d70:	1c26      	adds	r6, r4, #0
     d72:	4b43      	ldr	r3, [pc, #268]	; (e80 <Value2String+0x168>)
     d74:	429c      	cmp	r4, r3
     d76:	dd01      	ble.n	d7c <Value2String+0x64>
     d78:	4b42      	ldr	r3, [pc, #264]	; (e84 <Value2String+0x16c>)
     d7a:	881e      	ldrh	r6, [r3, #0]
     d7c:	b236      	sxth	r6, r6
	{
		if (Value>999)
		{
			Value = 999;
		}
		*DestPtr = Value/100;
     d7e:	2164      	movs	r1, #100	; 0x64
     d80:	0030      	movs	r0, r6
     d82:	4b3d      	ldr	r3, [pc, #244]	; (e78 <Value2String+0x160>)
     d84:	4798      	blx	r3
     d86:	b200      	sxth	r0, r0
     d88:	b2c3      	uxtb	r3, r0
     d8a:	706b      	strb	r3, [r5, #1]
		if (*DestPtr)
     d8c:	2b00      	cmp	r3, #0
     d8e:	d104      	bne.n	d9a <Value2String+0x82>
     d90:	e00b      	b.n	daa <Value2String+0x92>
		Stellen--;
		DestPtr++;
	}

	
	if (Stellen==3)
     d92:	2a03      	cmp	r2, #3
     d94:	d123      	bne.n	dde <Value2String+0xc6>
     d96:	e045      	b.n	e24 <Value2String+0x10c>
		if (Value>999)
		{
			Value = 999;
		}
		*DestPtr = Value/100;
		if (*DestPtr)
     d98:	002f      	movs	r7, r5
		{
			Value -= (uint16_t)*DestPtr * 100;
     d9a:	22ff      	movs	r2, #255	; 0xff
     d9c:	4010      	ands	r0, r2
     d9e:	3a64      	subs	r2, #100	; 0x64
     da0:	3aff      	subs	r2, #255	; 0xff
     da2:	4350      	muls	r0, r2
     da4:	1986      	adds	r6, r0, r6
     da6:	b236      	sxth	r6, r6
     da8:	e005      	b.n	db6 <Value2String+0x9e>
			ValueIsZero = 0;
		}
		if (ValueIsZero)
     daa:	4642      	mov	r2, r8
     dac:	2a00      	cmp	r2, #0
     dae:	d002      	beq.n	db6 <Value2String+0x9e>
		{
			*DestPtr = ' ';
     db0:	2320      	movs	r3, #32
     db2:	703b      	strb	r3, [r7, #0]
     db4:	e003      	b.n	dbe <Value2String+0xa6>
		}
		else
		{
			*DestPtr += '0';
     db6:	3330      	adds	r3, #48	; 0x30
     db8:	703b      	strb	r3, [r7, #0]
     dba:	2300      	movs	r3, #0
     dbc:	4698      	mov	r8, r3
		}
		DestPtr++;
     dbe:	1c7d      	adds	r5, r7, #1
     dc0:	1c34      	adds	r4, r6, #0
     dc2:	2e63      	cmp	r6, #99	; 0x63
     dc4:	dd00      	ble.n	dc8 <Value2String+0xb0>
     dc6:	2463      	movs	r4, #99	; 0x63
     dc8:	b224      	sxth	r4, r4
	{
		if (Value>99)
		{
			Value = 99;
		}
		*DestPtr = Value/10;
     dca:	210a      	movs	r1, #10
     dcc:	0020      	movs	r0, r4
     dce:	4b2a      	ldr	r3, [pc, #168]	; (e78 <Value2String+0x160>)
     dd0:	4798      	blx	r3
     dd2:	b200      	sxth	r0, r0
     dd4:	b2c3      	uxtb	r3, r0
     dd6:	707b      	strb	r3, [r7, #1]
		if (*DestPtr)
     dd8:	2b00      	cmp	r3, #0
     dda:	d103      	bne.n	de4 <Value2String+0xcc>
     ddc:	e00a      	b.n	df4 <Value2String+0xdc>
		DestPtr++;
		Stellen--;
	}
	
	
	if (Stellen==2)
     dde:	2a02      	cmp	r2, #2
     de0:	d112      	bne.n	e08 <Value2String+0xf0>
     de2:	e033      	b.n	e4c <Value2String+0x134>
			Value = 99;
		}
		*DestPtr = Value/10;
		if (*DestPtr)
		{
			Value -= (uint16_t)*DestPtr * 10;
     de4:	22ff      	movs	r2, #255	; 0xff
     de6:	4010      	ands	r0, r2
     de8:	3a0a      	subs	r2, #10
     dea:	3aff      	subs	r2, #255	; 0xff
     dec:	4350      	muls	r0, r2
     dee:	1904      	adds	r4, r0, r4
     df0:	b224      	sxth	r4, r4
     df2:	e005      	b.n	e00 <Value2String+0xe8>
			ValueIsZero = 0;
		}
		if (ValueIsZero)
     df4:	4642      	mov	r2, r8
     df6:	2a00      	cmp	r2, #0
     df8:	d002      	beq.n	e00 <Value2String+0xe8>
		{
			*DestPtr = ' ';
     dfa:	2320      	movs	r3, #32
     dfc:	702b      	strb	r3, [r5, #0]
     dfe:	e001      	b.n	e04 <Value2String+0xec>
		}
		else
		{
			*DestPtr += '0';
     e00:	3330      	adds	r3, #48	; 0x30
     e02:	702b      	strb	r3, [r5, #0]
		}
		DestPtr++;
     e04:	3501      	adds	r5, #1
     e06:	e001      	b.n	e0c <Value2String+0xf4>
		Stellen--;
	}
	
	if (Stellen==1)
     e08:	2a01      	cmp	r2, #1
     e0a:	d12e      	bne.n	e6a <Value2String+0x152>
	{
		if (Value>9)
		{
			Value = 9;
		}
		*DestPtr = Value+'0';
     e0c:	1c23      	adds	r3, r4, #0
     e0e:	2c09      	cmp	r4, #9
     e10:	dd00      	ble.n	e14 <Value2String+0xfc>
     e12:	2309      	movs	r3, #9
     e14:	3330      	adds	r3, #48	; 0x30
     e16:	702b      	strb	r3, [r5, #0]
	}
}
     e18:	e027      	b.n	e6a <Value2String+0x152>
			Value -= (uint16_t)*DestPtr * 1000;
			ValueIsZero = 0;
		}
		if (ValueIsZero)
		{
			*DestPtr = ' ';
     e1a:	2320      	movs	r3, #32
     e1c:	702b      	strb	r3, [r5, #0]
// ---------------------------------------------------------------------------
//  Value2String
// ---------------------------------------------------------------------------
void Value2String( int16_t Value, uint8_t *DestPtr, uint8_t Stellen)
{
	uint8_t ValueIsZero=1;
     e1e:	3b1f      	subs	r3, #31
     e20:	4698      	mov	r8, r3
     e22:	e7a4      	b.n	d6e <Value2String+0x56>
     e24:	1c26      	adds	r6, r4, #0
     e26:	4b16      	ldr	r3, [pc, #88]	; (e80 <Value2String+0x168>)
     e28:	429c      	cmp	r4, r3
     e2a:	dd01      	ble.n	e30 <Value2String+0x118>
     e2c:	4b15      	ldr	r3, [pc, #84]	; (e84 <Value2String+0x16c>)
     e2e:	881e      	ldrh	r6, [r3, #0]
     e30:	b236      	sxth	r6, r6
	{
		if (Value>999)
		{
			Value = 999;
		}
		*DestPtr = Value/100;
     e32:	2164      	movs	r1, #100	; 0x64
     e34:	0030      	movs	r0, r6
     e36:	4b10      	ldr	r3, [pc, #64]	; (e78 <Value2String+0x160>)
     e38:	4798      	blx	r3
     e3a:	b200      	sxth	r0, r0
     e3c:	b2c3      	uxtb	r3, r0
     e3e:	702b      	strb	r3, [r5, #0]
		if (*DestPtr)
     e40:	2b00      	cmp	r3, #0
     e42:	d1a9      	bne.n	d98 <Value2String+0x80>
     e44:	002f      	movs	r7, r5
// ---------------------------------------------------------------------------
//  Value2String
// ---------------------------------------------------------------------------
void Value2String( int16_t Value, uint8_t *DestPtr, uint8_t Stellen)
{
	uint8_t ValueIsZero=1;
     e46:	3301      	adds	r3, #1
     e48:	4698      	mov	r8, r3
     e4a:	e7b1      	b.n	db0 <Value2String+0x98>
     e4c:	1c23      	adds	r3, r4, #0
     e4e:	2c63      	cmp	r4, #99	; 0x63
     e50:	dd00      	ble.n	e54 <Value2String+0x13c>
     e52:	2363      	movs	r3, #99	; 0x63
     e54:	b21c      	sxth	r4, r3
	{
		if (Value>99)
		{
			Value = 99;
		}
		*DestPtr = Value/10;
     e56:	210a      	movs	r1, #10
     e58:	0020      	movs	r0, r4
     e5a:	4b07      	ldr	r3, [pc, #28]	; (e78 <Value2String+0x160>)
     e5c:	4798      	blx	r3
     e5e:	b200      	sxth	r0, r0
     e60:	b2c3      	uxtb	r3, r0
     e62:	702b      	strb	r3, [r5, #0]
		if (*DestPtr)
     e64:	2b00      	cmp	r3, #0
     e66:	d1bd      	bne.n	de4 <Value2String+0xcc>
     e68:	e7c7      	b.n	dfa <Value2String+0xe2>
		{
			Value = 9;
		}
		*DestPtr = Value+'0';
	}
}
     e6a:	bc04      	pop	{r2}
     e6c:	4690      	mov	r8, r2
     e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e70:	0000270f 	.word	0x0000270f
     e74:	000017c4 	.word	0x000017c4
     e78:	00001475 	.word	0x00001475
     e7c:	fffffc18 	.word	0xfffffc18
     e80:	000003e7 	.word	0x000003e7
     e84:	000017c6 	.word	0x000017c6

00000e88 <Delay_ms>:
// ---------------------------------------------------------------------------
//  Delay ms
// ---------------------------------------------------------------------------
void Delay_ms(uint16_t Milliseconds)
{
	for(uint32_t i=0; i<=Milliseconds*5; i++){}
     e88:	0083      	lsls	r3, r0, #2
     e8a:	1818      	adds	r0, r3, r0
     e8c:	2300      	movs	r3, #0
     e8e:	3301      	adds	r3, #1
     e90:	4283      	cmp	r3, r0
     e92:	d9fc      	bls.n	e8e <Delay_ms+0x6>
     e94:	4770      	bx	lr
     e96:	46c0      	nop			; (mov r8, r8)

00000e98 <InitSPI>:
 //-----------------------------------------------------------------------------
 // Init SPI 
 //-----------------------------------------------------------------------------
 void InitSPI(void)
 {
	PM->APBCMASK.bit.SERCOM5_ = 1;
     e98:	4a1a      	ldr	r2, [pc, #104]	; (f04 <InitSPI+0x6c>)
     e9a:	6a11      	ldr	r1, [r2, #32]
     e9c:	2380      	movs	r3, #128	; 0x80
     e9e:	430b      	orrs	r3, r1
     ea0:	6213      	str	r3, [r2, #32]

	//Disable SPI
	SERCOM5->SPI.CTRLA.bit.ENABLE = 0;
     ea2:	4a19      	ldr	r2, [pc, #100]	; (f08 <InitSPI+0x70>)
     ea4:	6813      	ldr	r3, [r2, #0]
     ea6:	2102      	movs	r1, #2
     ea8:	438b      	bics	r3, r1
     eaa:	6013      	str	r3, [r2, #0]
	while (SERCOM5->SPI.SYNCBUSY.bit.ENABLE){}
     eac:	69d3      	ldr	r3, [r2, #28]
     eae:	079b      	lsls	r3, r3, #30
     eb0:	d4fc      	bmi.n	eac <InitSPI+0x14>

	//Select SPI Mode 3 (CPHA = 1, CPOL = 1)
	SERCOM5->SPI.CTRLA.bit.CPHA = 1;
     eb2:	4b15      	ldr	r3, [pc, #84]	; (f08 <InitSPI+0x70>)
     eb4:	681a      	ldr	r2, [r3, #0]
     eb6:	2180      	movs	r1, #128	; 0x80
     eb8:	0549      	lsls	r1, r1, #21
     eba:	430a      	orrs	r2, r1
     ebc:	601a      	str	r2, [r3, #0]
	SERCOM5->SPI.CTRLA.bit.CPOL = 1;
     ebe:	681a      	ldr	r2, [r3, #0]
     ec0:	2180      	movs	r1, #128	; 0x80
     ec2:	0589      	lsls	r1, r1, #22
     ec4:	430a      	orrs	r2, r1
     ec6:	601a      	str	r2, [r3, #0]

	//Select SERCOM5 PAD[0] as MISO (Data Input)
	SERCOM5->SPI.CTRLA.bit.DIPO = 0x0;
     ec8:	6819      	ldr	r1, [r3, #0]
     eca:	4a10      	ldr	r2, [pc, #64]	; (f0c <InitSPI+0x74>)
     ecc:	400a      	ands	r2, r1
     ece:	601a      	str	r2, [r3, #0]

	//Select SERCOM5 PAD[0] as MOSI (Data Output)
	SERCOM5->SPI.CTRLA.bit.DOPO = 0x1;
     ed0:	6819      	ldr	r1, [r3, #0]
     ed2:	4a0f      	ldr	r2, [pc, #60]	; (f10 <InitSPI+0x78>)
     ed4:	400a      	ands	r2, r1
     ed6:	2180      	movs	r1, #128	; 0x80
     ed8:	0249      	lsls	r1, r1, #9
     eda:	430a      	orrs	r2, r1
     edc:	601a      	str	r2, [r3, #0]

	//Select SPI Master Mode 0x3
	SERCOM5->SPI.CTRLA.bit.MODE = 0x3;
     ede:	681a      	ldr	r2, [r3, #0]
     ee0:	211c      	movs	r1, #28
     ee2:	438a      	bics	r2, r1
     ee4:	3910      	subs	r1, #16
     ee6:	430a      	orrs	r2, r1
     ee8:	601a      	str	r2, [r3, #0]

	//BAUD berechnung: fref/(2*fBaud) -1 ??Nochmals berrfen!!!!
	SERCOM5->SPI.BAUD.reg |= SERCOM_SPI_BAUD_BAUD(39); // = 100000
     eea:	7b19      	ldrb	r1, [r3, #12]
     eec:	2227      	movs	r2, #39	; 0x27
     eee:	430a      	orrs	r2, r1
     ef0:	731a      	strb	r2, [r3, #12]
	
	//Enable SPI
	SERCOM5->SPI.CTRLA.bit.ENABLE = 1;
     ef2:	6819      	ldr	r1, [r3, #0]
     ef4:	2202      	movs	r2, #2
     ef6:	430a      	orrs	r2, r1
     ef8:	601a      	str	r2, [r3, #0]
	while (SERCOM5->SPI.SYNCBUSY.bit.ENABLE){}
     efa:	001a      	movs	r2, r3
     efc:	69d3      	ldr	r3, [r2, #28]
     efe:	079b      	lsls	r3, r3, #30
     f00:	d4fc      	bmi.n	efc <InitSPI+0x64>
 }
     f02:	4770      	bx	lr
     f04:	40000400 	.word	0x40000400
     f08:	42001c00 	.word	0x42001c00
     f0c:	ffcfffff 	.word	0xffcfffff
     f10:	fffcffff 	.word	0xfffcffff

00000f14 <spi_write>:
//-----------------------------------------------------------------------------
// Write 1 Byte 
//-----------------------------------------------------------------------------
void spi_write(uint8_t data)
{
	REG_PORT_OUTCLR1 |= DISPLAY_SPI_CHIP_SELECT_PIN;
     f14:	4a0a      	ldr	r2, [pc, #40]	; (f40 <spi_write+0x2c>)
     f16:	6813      	ldr	r3, [r2, #0]
     f18:	2180      	movs	r1, #128	; 0x80
     f1a:	0289      	lsls	r1, r1, #10
     f1c:	430b      	orrs	r3, r1
     f1e:	6013      	str	r3, [r2, #0]
	
	SERCOM5->SPI.DATA.bit.DATA = data;
     f20:	4a08      	ldr	r2, [pc, #32]	; (f44 <spi_write+0x30>)
     f22:	6a93      	ldr	r3, [r2, #40]	; 0x28
     f24:	0a5b      	lsrs	r3, r3, #9
     f26:	025b      	lsls	r3, r3, #9
     f28:	4303      	orrs	r3, r0
     f2a:	6293      	str	r3, [r2, #40]	; 0x28
	while(SERCOM5->SPI.INTFLAG.bit.TXC == 0){}
     f2c:	7e13      	ldrb	r3, [r2, #24]
     f2e:	079b      	lsls	r3, r3, #30
     f30:	d5fc      	bpl.n	f2c <spi_write+0x18>
	
	REG_PORT_OUTSET1 |= DISPLAY_SPI_CHIP_SELECT_PIN;	
     f32:	4a05      	ldr	r2, [pc, #20]	; (f48 <spi_write+0x34>)
     f34:	6813      	ldr	r3, [r2, #0]
     f36:	2180      	movs	r1, #128	; 0x80
     f38:	0289      	lsls	r1, r1, #10
     f3a:	430b      	orrs	r3, r1
     f3c:	6013      	str	r3, [r2, #0]
}
     f3e:	4770      	bx	lr
     f40:	41004494 	.word	0x41004494
     f44:	42001c00 	.word	0x42001c00
     f48:	41004498 	.word	0x41004498

00000f4c <Init10msTimer>:
//-----------------------------------------------------------------------------
// Init 1msTimer
//-----------------------------------------------------------------------------
void Init10msTimer(void)
{
	PM->APBCMASK.bit.TC3_ = 1;
     f4c:	4a11      	ldr	r2, [pc, #68]	; (f94 <Init10msTimer+0x48>)
     f4e:	6a13      	ldr	r3, [r2, #32]
     f50:	2180      	movs	r1, #128	; 0x80
     f52:	0109      	lsls	r1, r1, #4
     f54:	430b      	orrs	r3, r1
     f56:	6213      	str	r3, [r2, #32]
	_10ms = 0;
     f58:	2300      	movs	r3, #0
     f5a:	4a0f      	ldr	r2, [pc, #60]	; (f98 <Init10msTimer+0x4c>)
     f5c:	8013      	strh	r3, [r2, #0]
	Sekunde = 0;
     f5e:	4a0f      	ldr	r2, [pc, #60]	; (f9c <Init10msTimer+0x50>)
     f60:	8013      	strh	r3, [r2, #0]
	
	TC3->COUNT16.CTRLA.reg |= TC_CTRLA_MODE_COUNT16;
     f62:	4b0f      	ldr	r3, [pc, #60]	; (fa0 <Init10msTimer+0x54>)
     f64:	881a      	ldrh	r2, [r3, #0]
     f66:	b292      	uxth	r2, r2
     f68:	801a      	strh	r2, [r3, #0]
	TC3->COUNT16.CTRLA.reg |= TC_CTRLA_PRESCALER_DIV2;
     f6a:	8819      	ldrh	r1, [r3, #0]
     f6c:	2280      	movs	r2, #128	; 0x80
     f6e:	0052      	lsls	r2, r2, #1
     f70:	430a      	orrs	r2, r1
     f72:	801a      	strh	r2, [r3, #0]
	
	TC3->COUNT16.INTENSET.bit.MC0 = 1;
     f74:	7b59      	ldrb	r1, [r3, #13]
     f76:	2210      	movs	r2, #16
     f78:	430a      	orrs	r2, r1
     f7a:	735a      	strb	r2, [r3, #13]
	//alle 10ms Interrupt
	TC3->COUNT16.CC[0].bit.CC = 40000;
     f7c:	4a09      	ldr	r2, [pc, #36]	; (fa4 <Init10msTimer+0x58>)
     f7e:	831a      	strh	r2, [r3, #24]
	
	TC3->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
     f80:	8819      	ldrh	r1, [r3, #0]
     f82:	2202      	movs	r2, #2
     f84:	430a      	orrs	r2, r1
     f86:	801a      	strh	r2, [r3, #0]
	while ( TC3->COUNT16.STATUS.bit.SYNCBUSY == 1 ){}
     f88:	001a      	movs	r2, r3
     f8a:	7bd3      	ldrb	r3, [r2, #15]
     f8c:	09db      	lsrs	r3, r3, #7
     f8e:	2b01      	cmp	r3, #1
     f90:	d0fb      	beq.n	f8a <Init10msTimer+0x3e>
}
     f92:	4770      	bx	lr
     f94:	40000400 	.word	0x40000400
     f98:	20000852 	.word	0x20000852
     f9c:	2000085a 	.word	0x2000085a
     fa0:	42002c00 	.word	0x42002c00
     fa4:	ffff9c40 	.word	0xffff9c40

00000fa8 <TimerAkt>:
// ---------------------------------------------------------------------------
//  Zeitlichen Ablauf regeln
//  Rckgabe 0, wenn im falschen Modus
// ---------------------------------------------------------------------------
uint8_t TimerAkt(void)
{
     fa8:	b510      	push	{r4, lr}
	static uint16_t Old10ms=0;	
	
	//Wenn neue ms
	if (Old10ms != _10ms)
     faa:	4b09      	ldr	r3, [pc, #36]	; (fd0 <TimerAkt+0x28>)
     fac:	881b      	ldrh	r3, [r3, #0]
     fae:	b29b      	uxth	r3, r3
     fb0:	4a08      	ldr	r2, [pc, #32]	; (fd4 <TimerAkt+0x2c>)
     fb2:	8812      	ldrh	r2, [r2, #0]
		if (!ReadTasten())
		{
			return (0);
		}
	}
	return (1);
     fb4:	2001      	movs	r0, #1
uint8_t TimerAkt(void)
{
	static uint16_t Old10ms=0;	
	
	//Wenn neue ms
	if (Old10ms != _10ms)
     fb6:	429a      	cmp	r2, r3
     fb8:	d008      	beq.n	fcc <TimerAkt+0x24>
	{
		Old10ms = _10ms;
     fba:	4b05      	ldr	r3, [pc, #20]	; (fd0 <TimerAkt+0x28>)
     fbc:	881a      	ldrh	r2, [r3, #0]
     fbe:	4b05      	ldr	r3, [pc, #20]	; (fd4 <TimerAkt+0x2c>)
     fc0:	801a      	strh	r2, [r3, #0]
			
			default:
				break;
		}
		
		if (!ReadTasten())
     fc2:	4b05      	ldr	r3, [pc, #20]	; (fd8 <TimerAkt+0x30>)
     fc4:	4798      	blx	r3
		{
			return (0);
     fc6:	1e43      	subs	r3, r0, #1
     fc8:	4198      	sbcs	r0, r3
     fca:	b2c0      	uxtb	r0, r0
		}
	}
	return (1);
}
     fcc:	bd10      	pop	{r4, pc}
     fce:	46c0      	nop			; (mov r8, r8)
     fd0:	20000852 	.word	0x20000852
     fd4:	2000084c 	.word	0x2000084c
     fd8:	00001281 	.word	0x00001281

00000fdc <TC3_Handler>:



void TC3_Handler(void)
{
	if (TC3->COUNT16.INTFLAG.bit.MC0 == 1)
     fdc:	4b0e      	ldr	r3, [pc, #56]	; (1018 <TC3_Handler+0x3c>)
     fde:	7b9b      	ldrb	r3, [r3, #14]
     fe0:	06db      	lsls	r3, r3, #27
     fe2:	d517      	bpl.n	1014 <TC3_Handler+0x38>
	{
		TC3->COUNT16.INTFLAG.bit.MC0 = 1;
     fe4:	4b0c      	ldr	r3, [pc, #48]	; (1018 <TC3_Handler+0x3c>)
     fe6:	7b99      	ldrb	r1, [r3, #14]
     fe8:	2210      	movs	r2, #16
     fea:	430a      	orrs	r2, r1
     fec:	739a      	strb	r2, [r3, #14]
		TC3->COUNT16.COUNT.bit.COUNT = 0;
     fee:	2200      	movs	r2, #0
     ff0:	821a      	strh	r2, [r3, #16]
		//PORT->Group[0].OUTTGL.reg |= PORT_PA10;
		_10ms++;
     ff2:	4a0a      	ldr	r2, [pc, #40]	; (101c <TC3_Handler+0x40>)
     ff4:	8813      	ldrh	r3, [r2, #0]
     ff6:	3301      	adds	r3, #1
     ff8:	b29b      	uxth	r3, r3
     ffa:	8013      	strh	r3, [r2, #0]
		if(_10ms == 100)
     ffc:	8813      	ldrh	r3, [r2, #0]
     ffe:	b29b      	uxth	r3, r3
    1000:	2b64      	cmp	r3, #100	; 0x64
    1002:	d107      	bne.n	1014 <TC3_Handler+0x38>
		{
			_10ms = 0;
    1004:	2200      	movs	r2, #0
    1006:	4b05      	ldr	r3, [pc, #20]	; (101c <TC3_Handler+0x40>)
    1008:	801a      	strh	r2, [r3, #0]
			Sekunde++;
    100a:	4a05      	ldr	r2, [pc, #20]	; (1020 <TC3_Handler+0x44>)
    100c:	8813      	ldrh	r3, [r2, #0]
    100e:	3301      	adds	r3, #1
    1010:	b29b      	uxth	r3, r3
    1012:	8013      	strh	r3, [r2, #0]
		}
	}
}
    1014:	4770      	bx	lr
    1016:	46c0      	nop			; (mov r8, r8)
    1018:	42002c00 	.word	0x42002c00
    101c:	20000852 	.word	0x20000852
    1020:	2000085a 	.word	0x2000085a

00001024 <InitUART>:
#include "Includes/main.h"
#include "Includes/uart.h"

void InitUART(void)
{
	PM->APBCMASK.bit.SERCOM3_ = 1;
    1024:	4a14      	ldr	r2, [pc, #80]	; (1078 <InitUART+0x54>)
    1026:	6a11      	ldr	r1, [r2, #32]
    1028:	2320      	movs	r3, #32
    102a:	430b      	orrs	r3, r1
    102c:	6213      	str	r3, [r2, #32]
	//Disable USART
	SERCOM3->USART.CTRLA.bit.ENABLE = 0;
    102e:	4b13      	ldr	r3, [pc, #76]	; (107c <InitUART+0x58>)
    1030:	681a      	ldr	r2, [r3, #0]
    1032:	2102      	movs	r1, #2
    1034:	438a      	bics	r2, r1
    1036:	601a      	str	r2, [r3, #0]
	
	//Mode: USART with internal Clock
	//LSB FIRST
	//RXPO: SERCOM PAD[1] is used for data reception (0x3)
	//TXPO: TxD Pin Location is SERCOM PAD[0] (0x2)
	SERCOM3->USART.CTRLA.reg |= SERCOM_USART_CTRLA_MODE(1)		|
    1038:	681a      	ldr	r2, [r3, #0]
    103a:	4911      	ldr	r1, [pc, #68]	; (1080 <InitUART+0x5c>)
    103c:	430a      	orrs	r2, r1
    103e:	601a      	str	r2, [r3, #0]
								SERCOM_USART_CTRLA_DORD			|
								SERCOM_USART_CTRLA_RXPO(0x1)	|
								SERCOM_USART_CTRLA_TXPO(0x0);
								
	//Set Baudrate to 115200
	SERCOM3->USART.BAUD.reg |= SERCOM_USART_BAUD_BAUD(0xC504);
    1040:	8999      	ldrh	r1, [r3, #12]
    1042:	4a10      	ldr	r2, [pc, #64]	; (1084 <InitUART+0x60>)
    1044:	430a      	orrs	r2, r1
    1046:	819a      	strh	r2, [r3, #12]
	
	//Enable Rx and Tx
	SERCOM3->USART.CTRLB.reg |= SERCOM_USART_CTRLB_RXEN |
    1048:	685a      	ldr	r2, [r3, #4]
    104a:	21c0      	movs	r1, #192	; 0xc0
    104c:	0289      	lsls	r1, r1, #10
    104e:	430a      	orrs	r2, r1
    1050:	605a      	str	r2, [r3, #4]
								SERCOM_USART_CTRLB_TXEN;
	while (SERCOM3->USART.SYNCBUSY.reg);
    1052:	001a      	movs	r2, r3
    1054:	69d3      	ldr	r3, [r2, #28]
    1056:	2b00      	cmp	r3, #0
    1058:	d1fc      	bne.n	1054 <InitUART+0x30>
	
	SERCOM3->USART.INTENSET.reg |= SERCOM_USART_INTENSET_RXC;
    105a:	4b08      	ldr	r3, [pc, #32]	; (107c <InitUART+0x58>)
    105c:	7d99      	ldrb	r1, [r3, #22]
    105e:	2204      	movs	r2, #4
    1060:	430a      	orrs	r2, r1
    1062:	759a      	strb	r2, [r3, #22]

	//Enable USART
	SERCOM3->USART.CTRLA.bit.ENABLE = 1; // |= SERCOM_USART_CTRLA_ENABLE;
    1064:	6819      	ldr	r1, [r3, #0]
    1066:	2202      	movs	r2, #2
    1068:	430a      	orrs	r2, r1
    106a:	601a      	str	r2, [r3, #0]
	while (SERCOM3->USART.SYNCBUSY.bit.ENABLE);
    106c:	001a      	movs	r2, r3
    106e:	69d3      	ldr	r3, [r2, #28]
    1070:	079b      	lsls	r3, r3, #30
    1072:	d4fc      	bmi.n	106e <InitUART+0x4a>
}
    1074:	4770      	bx	lr
    1076:	46c0      	nop			; (mov r8, r8)
    1078:	40000400 	.word	0x40000400
    107c:	42001400 	.word	0x42001400
    1080:	40100004 	.word	0x40100004
    1084:	0000c504 	.word	0x0000c504

00001088 <uart_write>:

void uart_write(uint8_t *data, uint8_t size)
{
    1088:	b510      	push	{r4, lr}
	for (uint16_t i=0;i<size;i++)
    108a:	b289      	uxth	r1, r1
    108c:	2900      	cmp	r1, #0
    108e:	d00d      	beq.n	10ac <uart_write+0x24>
    1090:	0004      	movs	r4, r0
    1092:	3901      	subs	r1, #1
    1094:	b289      	uxth	r1, r1
    1096:	3101      	adds	r1, #1
    1098:	1840      	adds	r0, r0, r1
	{
		while(SERCOM3->USART.INTFLAG.bit.DRE == 0);
    109a:	4a05      	ldr	r2, [pc, #20]	; (10b0 <uart_write+0x28>)
    109c:	7e13      	ldrb	r3, [r2, #24]
    109e:	07db      	lsls	r3, r3, #31
    10a0:	d5fc      	bpl.n	109c <uart_write+0x14>
		SERCOM3->USART.DATA.reg = data[i];
    10a2:	7823      	ldrb	r3, [r4, #0]
    10a4:	8513      	strh	r3, [r2, #40]	; 0x28
    10a6:	3401      	adds	r4, #1
	while (SERCOM3->USART.SYNCBUSY.bit.ENABLE);
}

void uart_write(uint8_t *data, uint8_t size)
{
	for (uint16_t i=0;i<size;i++)
    10a8:	4284      	cmp	r4, r0
    10aa:	d1f7      	bne.n	109c <uart_write+0x14>
	{
		while(SERCOM3->USART.INTFLAG.bit.DRE == 0);
		SERCOM3->USART.DATA.reg = data[i];
	}
}
    10ac:	bd10      	pop	{r4, pc}
    10ae:	46c0      	nop			; (mov r8, r8)
    10b0:	42001400 	.word	0x42001400

000010b4 <SERCOM3_Handler>:

void SERCOM3_Handler()
{
		recievedata[recieve_counter] = SERCOM3->USART.DATA.reg;
    10b4:	490f      	ldr	r1, [pc, #60]	; (10f4 <SERCOM3_Handler+0x40>)
    10b6:	780b      	ldrb	r3, [r1, #0]
    10b8:	b2db      	uxtb	r3, r3
    10ba:	4a0f      	ldr	r2, [pc, #60]	; (10f8 <SERCOM3_Handler+0x44>)
    10bc:	8d10      	ldrh	r0, [r2, #40]	; 0x28
    10be:	4a0f      	ldr	r2, [pc, #60]	; (10fc <SERCOM3_Handler+0x48>)
    10c0:	54d0      	strb	r0, [r2, r3]

	if (recievedata[recieve_counter] == '\r')
    10c2:	780b      	ldrb	r3, [r1, #0]
    10c4:	b2db      	uxtb	r3, r3
    10c6:	5cd3      	ldrb	r3, [r2, r3]
    10c8:	2b0d      	cmp	r3, #13
    10ca:	d10a      	bne.n	10e2 <SERCOM3_Handler+0x2e>
	{
		recievedata[recieve_counter] = 0;
    10cc:	000a      	movs	r2, r1
    10ce:	780b      	ldrb	r3, [r1, #0]
    10d0:	b2db      	uxtb	r3, r3
    10d2:	2100      	movs	r1, #0
    10d4:	4809      	ldr	r0, [pc, #36]	; (10fc <SERCOM3_Handler+0x48>)
    10d6:	54c1      	strb	r1, [r0, r3]
		recieve_counter = 0;
    10d8:	7011      	strb	r1, [r2, #0]
		new_data = 1;
    10da:	2201      	movs	r2, #1
    10dc:	4b08      	ldr	r3, [pc, #32]	; (1100 <SERCOM3_Handler+0x4c>)
    10de:	701a      	strb	r2, [r3, #0]
    10e0:	e007      	b.n	10f2 <SERCOM3_Handler+0x3e>
	}
	else
	{
		recieve_counter++;
    10e2:	4a04      	ldr	r2, [pc, #16]	; (10f4 <SERCOM3_Handler+0x40>)
    10e4:	7813      	ldrb	r3, [r2, #0]
    10e6:	3301      	adds	r3, #1
    10e8:	b2db      	uxtb	r3, r3
    10ea:	7013      	strb	r3, [r2, #0]
		new_data = 0;
    10ec:	2200      	movs	r2, #0
    10ee:	4b04      	ldr	r3, [pc, #16]	; (1100 <SERCOM3_Handler+0x4c>)
    10f0:	701a      	strb	r2, [r3, #0]
	}
    10f2:	4770      	bx	lr
    10f4:	200008e5 	.word	0x200008e5
    10f8:	42001400 	.word	0x42001400
    10fc:	20000860 	.word	0x20000860
    1100:	20000856 	.word	0x20000856

00001104 <UiInit>:
void UiInit(void)
{
	int i;
	for (i=0;i<TA_ANZ_MAX;i++)
	{
		TaxState[i] = BUTTON_STARTUP;
    1104:	2300      	movs	r3, #0
    1106:	4a02      	ldr	r2, [pc, #8]	; (1110 <UiInit+0xc>)
    1108:	7013      	strb	r3, [r2, #0]
		TaxCounter[i] = 0;
    110a:	4a02      	ldr	r2, [pc, #8]	; (1114 <UiInit+0x10>)
    110c:	8013      	strh	r3, [r2, #0]
	}
}
    110e:	4770      	bx	lr
    1110:	200008e0 	.word	0x200008e0
    1114:	20000858 	.word	0x20000858

00001118 <SetCounterState>:

// ---------------------------------------------------------------------------
//  Set State of Buttons because of UpCounter And DownCounter
// ---------------------------------------------------------------------------
void SetCounterState(void)
{
    1118:	b510      	push	{r4, lr}
	uint8_t i;
	for (i=0;i<TA_ANZ_MAX;i++)
	{
		switch (TaxCounter[i])
    111a:	4b35      	ldr	r3, [pc, #212]	; (11f0 <SetCounterState+0xd8>)
    111c:	881b      	ldrh	r3, [r3, #0]
    111e:	b21b      	sxth	r3, r3
    1120:	2b64      	cmp	r3, #100	; 0x64
    1122:	d049      	beq.n	11b8 <SetCounterState+0xa0>
    1124:	dc07      	bgt.n	1136 <SetCounterState+0x1e>
    1126:	001a      	movs	r2, r3
    1128:	320a      	adds	r2, #10
    112a:	d014      	beq.n	1156 <SetCounterState+0x3e>
    112c:	2b05      	cmp	r3, #5
    112e:	d03f      	beq.n	11b0 <SetCounterState+0x98>
    1130:	3314      	adds	r3, #20
    1132:	d15c      	bne.n	11ee <SetCounterState+0xd6>
    1134:	e038      	b.n	11a8 <SetCounterState+0x90>
    1136:	2296      	movs	r2, #150	; 0x96
    1138:	0052      	lsls	r2, r2, #1
    113a:	4293      	cmp	r3, r2
    113c:	d04c      	beq.n	11d8 <SetCounterState+0xc0>
    113e:	dc02      	bgt.n	1146 <SetCounterState+0x2e>
    1140:	2bc8      	cmp	r3, #200	; 0xc8
    1142:	d041      	beq.n	11c8 <SetCounterState+0xb0>
    1144:	e053      	b.n	11ee <SetCounterState+0xd6>
    1146:	22c8      	movs	r2, #200	; 0xc8
    1148:	0052      	lsls	r2, r2, #1
    114a:	4293      	cmp	r3, r2
    114c:	d048      	beq.n	11e0 <SetCounterState+0xc8>
    114e:	3264      	adds	r2, #100	; 0x64
    1150:	4293      	cmp	r3, r2
    1152:	d049      	beq.n	11e8 <SetCounterState+0xd0>
    1154:	e04b      	b.n	11ee <SetCounterState+0xd6>
		{
			case -10:
				switch (TaxState[i])
    1156:	4b27      	ldr	r3, [pc, #156]	; (11f4 <SetCounterState+0xdc>)
    1158:	781b      	ldrb	r3, [r3, #0]
    115a:	b2db      	uxtb	r3, r3
    115c:	2b0a      	cmp	r3, #10
    115e:	d81f      	bhi.n	11a0 <SetCounterState+0x88>
    1160:	009b      	lsls	r3, r3, #2
    1162:	4a25      	ldr	r2, [pc, #148]	; (11f8 <SetCounterState+0xe0>)
    1164:	58d3      	ldr	r3, [r2, r3]
    1166:	469f      	mov	pc, r3
				{
					case BUTTON_SHORT:
					case BUTTON_SHORT_REC:
						TaxState[i] = BUTTON_SHORT_DONE;
    1168:	2209      	movs	r2, #9
    116a:	4b22      	ldr	r3, [pc, #136]	; (11f4 <SetCounterState+0xdc>)
    116c:	701a      	strb	r2, [r3, #0]
						break;
    116e:	e03e      	b.n	11ee <SetCounterState+0xd6>
					case BUTTON_1S:
						TaxState[i] = BUTTON_1S_DONE;
    1170:	220b      	movs	r2, #11
    1172:	4b20      	ldr	r3, [pc, #128]	; (11f4 <SetCounterState+0xdc>)
    1174:	701a      	strb	r2, [r3, #0]
						break;
    1176:	e03a      	b.n	11ee <SetCounterState+0xd6>
					case BUTTON_2S:
						TaxState[i] = BUTTON_2S_DONE;
    1178:	220c      	movs	r2, #12
    117a:	4b1e      	ldr	r3, [pc, #120]	; (11f4 <SetCounterState+0xdc>)
    117c:	701a      	strb	r2, [r3, #0]
						break;
    117e:	e036      	b.n	11ee <SetCounterState+0xd6>
					case BUTTON_3S:
						TaxState[i] = BUTTON_3S_DONE;
    1180:	220d      	movs	r2, #13
    1182:	4b1c      	ldr	r3, [pc, #112]	; (11f4 <SetCounterState+0xdc>)
    1184:	701a      	strb	r2, [r3, #0]
						break;
    1186:	e032      	b.n	11ee <SetCounterState+0xd6>
					case BUTTON_4S:
						TaxState[i] = BUTTON_4S_DONE;
    1188:	220e      	movs	r2, #14
    118a:	4b1a      	ldr	r3, [pc, #104]	; (11f4 <SetCounterState+0xdc>)
    118c:	701a      	strb	r2, [r3, #0]
						break;
    118e:	e02e      	b.n	11ee <SetCounterState+0xd6>
					case BUTTON_5S:
						TaxState[i] = BUTTON_5S_DONE;
    1190:	220f      	movs	r2, #15
    1192:	4b18      	ldr	r3, [pc, #96]	; (11f4 <SetCounterState+0xdc>)
    1194:	701a      	strb	r2, [r3, #0]
						break;
    1196:	e02a      	b.n	11ee <SetCounterState+0xd6>
					case BUTTON_8S:
						TaxState[i] = BUTTON_8S_DONE;
    1198:	2210      	movs	r2, #16
    119a:	4b16      	ldr	r3, [pc, #88]	; (11f4 <SetCounterState+0xdc>)
    119c:	701a      	strb	r2, [r3, #0]
						break;
    119e:	e026      	b.n	11ee <SetCounterState+0xd6>

					default:
						TaxState[i] = BUTTON_OFF;
    11a0:	2201      	movs	r2, #1
    11a2:	4b14      	ldr	r3, [pc, #80]	; (11f4 <SetCounterState+0xdc>)
    11a4:	701a      	strb	r2, [r3, #0]
						break;
    11a6:	e022      	b.n	11ee <SetCounterState+0xd6>
				}
				break;
			case -20:
				TaxState[i] = BUTTON_OFF;
    11a8:	2201      	movs	r2, #1
    11aa:	4b12      	ldr	r3, [pc, #72]	; (11f4 <SetCounterState+0xdc>)
    11ac:	701a      	strb	r2, [r3, #0]
				break;
    11ae:	e01e      	b.n	11ee <SetCounterState+0xd6>
			case 5:
				TaxState[i] = BUTTON_SHORT;
    11b0:	2202      	movs	r2, #2
    11b2:	4b10      	ldr	r3, [pc, #64]	; (11f4 <SetCounterState+0xdc>)
    11b4:	701a      	strb	r2, [r3, #0]
				break;
    11b6:	e01a      	b.n	11ee <SetCounterState+0xd6>
			case 100:
				TaxState[i] = BUTTON_1S;
    11b8:	2203      	movs	r2, #3
    11ba:	4b0e      	ldr	r3, [pc, #56]	; (11f4 <SetCounterState+0xdc>)
    11bc:	701a      	strb	r2, [r3, #0]
				uart_write((uint8_t*)&"1SEK",4);
    11be:	2104      	movs	r1, #4
    11c0:	480e      	ldr	r0, [pc, #56]	; (11fc <SetCounterState+0xe4>)
    11c2:	4b0f      	ldr	r3, [pc, #60]	; (1200 <SetCounterState+0xe8>)
    11c4:	4798      	blx	r3
				break;
    11c6:	e012      	b.n	11ee <SetCounterState+0xd6>
			case 200:
				TaxState[i] = BUTTON_2S;
    11c8:	2204      	movs	r2, #4
    11ca:	4b0a      	ldr	r3, [pc, #40]	; (11f4 <SetCounterState+0xdc>)
    11cc:	701a      	strb	r2, [r3, #0]
				uart_write((uint8_t*)&"2SEK",4);
    11ce:	2104      	movs	r1, #4
    11d0:	480c      	ldr	r0, [pc, #48]	; (1204 <SetCounterState+0xec>)
    11d2:	4b0b      	ldr	r3, [pc, #44]	; (1200 <SetCounterState+0xe8>)
    11d4:	4798      	blx	r3
				break;
    11d6:	e00a      	b.n	11ee <SetCounterState+0xd6>
			case 300:
				TaxState[i] = BUTTON_3S;
    11d8:	2205      	movs	r2, #5
    11da:	4b06      	ldr	r3, [pc, #24]	; (11f4 <SetCounterState+0xdc>)
    11dc:	701a      	strb	r2, [r3, #0]
				break;
    11de:	e006      	b.n	11ee <SetCounterState+0xd6>
			case 400:
				TaxState[i] = BUTTON_4S;
    11e0:	2206      	movs	r2, #6
    11e2:	4b04      	ldr	r3, [pc, #16]	; (11f4 <SetCounterState+0xdc>)
    11e4:	701a      	strb	r2, [r3, #0]
				break;
    11e6:	e002      	b.n	11ee <SetCounterState+0xd6>
			case 500:
				TaxState[i] = BUTTON_5S;
    11e8:	2207      	movs	r2, #7
    11ea:	4b02      	ldr	r3, [pc, #8]	; (11f4 <SetCounterState+0xdc>)
    11ec:	701a      	strb	r2, [r3, #0]
				break;
		}
	}
}
    11ee:	bd10      	pop	{r4, pc}
    11f0:	20000858 	.word	0x20000858
    11f4:	200008e0 	.word	0x200008e0
    11f8:	000017c8 	.word	0x000017c8
    11fc:	000017f4 	.word	0x000017f4
    1200:	00001089 	.word	0x00001089
    1204:	000017fc 	.word	0x000017fc

00001208 <ActCounter>:
// ---------------------------------------------------------------------------
//  ActCounter
// ---------------------------------------------------------------------------
void ActCounter(uint8_t OnOff, uint8_t InputNr)
{
	if (OnOff)
    1208:	2800      	cmp	r0, #0
    120a:	d018      	beq.n	123e <ActCounter+0x36>
	{
		if (TaxCounter[InputNr]<-10)
    120c:	004b      	lsls	r3, r1, #1
    120e:	4a19      	ldr	r2, [pc, #100]	; (1274 <ActCounter+0x6c>)
    1210:	5a9b      	ldrh	r3, [r3, r2]
    1212:	b21b      	sxth	r3, r3
    1214:	330a      	adds	r3, #10
    1216:	da04      	bge.n	1222 <ActCounter+0x1a>
			TaxCounter[InputNr] = 1;
    1218:	0049      	lsls	r1, r1, #1
    121a:	2201      	movs	r2, #1
    121c:	4b15      	ldr	r3, [pc, #84]	; (1274 <ActCounter+0x6c>)
    121e:	52ca      	strh	r2, [r1, r3]
    1220:	e026      	b.n	1270 <ActCounter+0x68>
		else if (TaxCounter[InputNr]<30000)
    1222:	004b      	lsls	r3, r1, #1
    1224:	4a13      	ldr	r2, [pc, #76]	; (1274 <ActCounter+0x6c>)
    1226:	5a9b      	ldrh	r3, [r3, r2]
    1228:	b21b      	sxth	r3, r3
    122a:	4a13      	ldr	r2, [pc, #76]	; (1278 <ActCounter+0x70>)
    122c:	4293      	cmp	r3, r2
    122e:	dc1f      	bgt.n	1270 <ActCounter+0x68>
			TaxCounter[InputNr]++;
    1230:	4a10      	ldr	r2, [pc, #64]	; (1274 <ActCounter+0x6c>)
    1232:	0049      	lsls	r1, r1, #1
    1234:	5a8b      	ldrh	r3, [r1, r2]
    1236:	3301      	adds	r3, #1
    1238:	b21b      	sxth	r3, r3
    123a:	528b      	strh	r3, [r1, r2]
    123c:	e018      	b.n	1270 <ActCounter+0x68>
		
	}
	else
	{
		if (TaxCounter[InputNr]>0)
    123e:	004b      	lsls	r3, r1, #1
    1240:	4a0c      	ldr	r2, [pc, #48]	; (1274 <ActCounter+0x6c>)
    1242:	5a9b      	ldrh	r3, [r3, r2]
    1244:	b21b      	sxth	r3, r3
    1246:	2b00      	cmp	r3, #0
    1248:	dd05      	ble.n	1256 <ActCounter+0x4e>
			TaxCounter[InputNr] = -1;
    124a:	0049      	lsls	r1, r1, #1
    124c:	2201      	movs	r2, #1
    124e:	4252      	negs	r2, r2
    1250:	4b08      	ldr	r3, [pc, #32]	; (1274 <ActCounter+0x6c>)
    1252:	52ca      	strh	r2, [r1, r3]
    1254:	e00c      	b.n	1270 <ActCounter+0x68>
		else if (TaxCounter[InputNr]>-30000)
    1256:	004b      	lsls	r3, r1, #1
    1258:	4a06      	ldr	r2, [pc, #24]	; (1274 <ActCounter+0x6c>)
    125a:	5a9b      	ldrh	r3, [r3, r2]
    125c:	b21b      	sxth	r3, r3
    125e:	4a07      	ldr	r2, [pc, #28]	; (127c <ActCounter+0x74>)
    1260:	4293      	cmp	r3, r2
    1262:	db05      	blt.n	1270 <ActCounter+0x68>
			TaxCounter[InputNr]--;
    1264:	4a03      	ldr	r2, [pc, #12]	; (1274 <ActCounter+0x6c>)
    1266:	0049      	lsls	r1, r1, #1
    1268:	5a8b      	ldrh	r3, [r1, r2]
    126a:	3b01      	subs	r3, #1
    126c:	b21b      	sxth	r3, r3
    126e:	528b      	strh	r3, [r1, r2]
	}
}
    1270:	4770      	bx	lr
    1272:	46c0      	nop			; (mov r8, r8)
    1274:	20000858 	.word	0x20000858
    1278:	0000752f 	.word	0x0000752f
    127c:	ffff8ad1 	.word	0xffff8ad1

00001280 <ReadTasten>:
	
	SetCounterState();
}

uint8_t ReadTasten()
{
    1280:	b510      	push	{r4, lr}
// ---------------------------------------------------------------------------
//  Tasten werden gelesen
// ---------------------------------------------------------------------------
inline void UpdateTastenCounter(void)
{
	ActCounter(TASTER_IF, TA_SW0_NR);
    1282:	4b14      	ldr	r3, [pc, #80]	; (12d4 <ReadTasten+0x54>)
    1284:	6a18      	ldr	r0, [r3, #32]
    1286:	0bc0      	lsrs	r0, r0, #15
    1288:	2301      	movs	r3, #1
    128a:	4058      	eors	r0, r3
    128c:	4018      	ands	r0, r3
    128e:	2100      	movs	r1, #0
    1290:	4b11      	ldr	r3, [pc, #68]	; (12d8 <ReadTasten+0x58>)
    1292:	4798      	blx	r3
	
	SetCounterState();
    1294:	4b11      	ldr	r3, [pc, #68]	; (12dc <ReadTasten+0x5c>)
    1296:	4798      	blx	r3
uint8_t ReadTasten()
{
	UpdateTastenCounter();
	
	// SW0 kurz gedrckt und losgelassen
	if (TaxState[TA_SW0_NR] == BUTTON_SHORT_DONE)
    1298:	4b11      	ldr	r3, [pc, #68]	; (12e0 <ReadTasten+0x60>)
    129a:	781b      	ldrb	r3, [r3, #0]
    129c:	2b09      	cmp	r3, #9
    129e:	d10a      	bne.n	12b6 <ReadTasten+0x36>
	{
		TaxState[TA_SW0_NR] = BUTTON_OFF;
    12a0:	2201      	movs	r2, #1
    12a2:	4b0f      	ldr	r3, [pc, #60]	; (12e0 <ReadTasten+0x60>)
    12a4:	701a      	strb	r2, [r3, #0]
		get_date_string();
    12a6:	4b0f      	ldr	r3, [pc, #60]	; (12e4 <ReadTasten+0x64>)
    12a8:	4798      	blx	r3
		uart_write(DateString,17);
    12aa:	2111      	movs	r1, #17
    12ac:	480e      	ldr	r0, [pc, #56]	; (12e8 <ReadTasten+0x68>)
    12ae:	4b0f      	ldr	r3, [pc, #60]	; (12ec <ReadTasten+0x6c>)
    12b0:	4798      	blx	r3
		return (1);
    12b2:	2001      	movs	r0, #1
    12b4:	e00c      	b.n	12d0 <ReadTasten+0x50>
	}
	
	if (TaxState[TA_SW0_NR] == BUTTON_2S_DONE)
    12b6:	4b0a      	ldr	r3, [pc, #40]	; (12e0 <ReadTasten+0x60>)
    12b8:	781b      	ldrb	r3, [r3, #0]
		TaxState[TA_SW0_NR] = BUTTON_OFF;
		uart_write((uint8_t*)&"SLEEP",5);
		return (0);
	}
	
	return (1);
    12ba:	2001      	movs	r0, #1
		get_date_string();
		uart_write(DateString,17);
		return (1);
	}
	
	if (TaxState[TA_SW0_NR] == BUTTON_2S_DONE)
    12bc:	2b0c      	cmp	r3, #12
    12be:	d107      	bne.n	12d0 <ReadTasten+0x50>
	{
		TaxState[TA_SW0_NR] = BUTTON_OFF;
    12c0:	2201      	movs	r2, #1
    12c2:	4b07      	ldr	r3, [pc, #28]	; (12e0 <ReadTasten+0x60>)
    12c4:	701a      	strb	r2, [r3, #0]
		uart_write((uint8_t*)&"SLEEP",5);
    12c6:	2105      	movs	r1, #5
    12c8:	4809      	ldr	r0, [pc, #36]	; (12f0 <ReadTasten+0x70>)
    12ca:	4b08      	ldr	r3, [pc, #32]	; (12ec <ReadTasten+0x6c>)
    12cc:	4798      	blx	r3
		return (0);
    12ce:	2000      	movs	r0, #0
	}
	
	return (1);

}
    12d0:	bd10      	pop	{r4, pc}
    12d2:	46c0      	nop			; (mov r8, r8)
    12d4:	41004400 	.word	0x41004400
    12d8:	00001209 	.word	0x00001209
    12dc:	00001119 	.word	0x00001119
    12e0:	200008e0 	.word	0x200008e0
    12e4:	00000471 	.word	0x00000471
    12e8:	200008cc 	.word	0x200008cc
    12ec:	00001089 	.word	0x00001089
    12f0:	00001804 	.word	0x00001804

000012f4 <gotosleep>:
//  Go to sleep
// ---------------------------------------------------------------------------
void gotosleep()
{
	//wait until Communication is complete
	while (SERCOM3->USART.INTFLAG.bit.TXC == 0){}
    12f4:	4a06      	ldr	r2, [pc, #24]	; (1310 <gotosleep+0x1c>)
    12f6:	7e13      	ldrb	r3, [r2, #24]
    12f8:	079b      	lsls	r3, r3, #30
    12fa:	d5fc      	bpl.n	12f6 <gotosleep+0x2>
	
	//Standby Mode
	SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
    12fc:	4a05      	ldr	r2, [pc, #20]	; (1314 <gotosleep+0x20>)
    12fe:	6911      	ldr	r1, [r2, #16]
    1300:	2304      	movs	r3, #4
    1302:	430b      	orrs	r3, r1
    1304:	6113      	str	r3, [r2, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    1306:	f3bf 8f4f 	dsb	sy
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
    130a:	bf30      	wfi
	__DSB();
	__WFI();
}
    130c:	4770      	bx	lr
    130e:	46c0      	nop			; (mov r8, r8)
    1310:	42001400 	.word	0x42001400
    1314:	e000ed00 	.word	0xe000ed00

00001318 <EIC_Handler>:

// ---------------------------------------------------------------------------
//  Wake Up via PA11 from Sleep
// ---------------------------------------------------------------------------
void EIC_Handler()
{
    1318:	b510      	push	{r4, lr}
	if (EIC->INTFLAG.bit.EXTINT11 == 1)
    131a:	4b0c      	ldr	r3, [pc, #48]	; (134c <EIC_Handler+0x34>)
    131c:	691b      	ldr	r3, [r3, #16]
    131e:	051b      	lsls	r3, r3, #20
    1320:	d512      	bpl.n	1348 <EIC_Handler+0x30>
	{
		EIC->INTFLAG.bit.EXTINT11 = 1; //Interrupt Flag lschen
    1322:	4a0a      	ldr	r2, [pc, #40]	; (134c <EIC_Handler+0x34>)
    1324:	6913      	ldr	r3, [r2, #16]
    1326:	2180      	movs	r1, #128	; 0x80
    1328:	0109      	lsls	r1, r1, #4
    132a:	430b      	orrs	r3, r1
    132c:	6113      	str	r3, [r2, #16]
		while(EIC->INTFLAG.bit.EXTINT11 == 1){}
    132e:	6913      	ldr	r3, [r2, #16]
    1330:	051b      	lsls	r3, r3, #20
    1332:	d4fc      	bmi.n	132e <EIC_Handler+0x16>
		write_rtc_register(STATUS_REGISTER, 0x00);
    1334:	2100      	movs	r1, #0
    1336:	200f      	movs	r0, #15
    1338:	4b05      	ldr	r3, [pc, #20]	; (1350 <EIC_Handler+0x38>)
    133a:	4798      	blx	r3
		get_date_string();
    133c:	4b05      	ldr	r3, [pc, #20]	; (1354 <EIC_Handler+0x3c>)
    133e:	4798      	blx	r3
		uart_write(DateString,17);
    1340:	2111      	movs	r1, #17
    1342:	4805      	ldr	r0, [pc, #20]	; (1358 <EIC_Handler+0x40>)
    1344:	4b05      	ldr	r3, [pc, #20]	; (135c <EIC_Handler+0x44>)
    1346:	4798      	blx	r3
	}
    1348:	bd10      	pop	{r4, pc}
    134a:	46c0      	nop			; (mov r8, r8)
    134c:	40001800 	.word	0x40001800
    1350:	00000145 	.word	0x00000145
    1354:	00000471 	.word	0x00000471
    1358:	200008cc 	.word	0x200008cc
    135c:	00001089 	.word	0x00001089

00001360 <__aeabi_uidiv>:
    1360:	2200      	movs	r2, #0
    1362:	0843      	lsrs	r3, r0, #1
    1364:	428b      	cmp	r3, r1
    1366:	d374      	bcc.n	1452 <__aeabi_uidiv+0xf2>
    1368:	0903      	lsrs	r3, r0, #4
    136a:	428b      	cmp	r3, r1
    136c:	d35f      	bcc.n	142e <__aeabi_uidiv+0xce>
    136e:	0a03      	lsrs	r3, r0, #8
    1370:	428b      	cmp	r3, r1
    1372:	d344      	bcc.n	13fe <__aeabi_uidiv+0x9e>
    1374:	0b03      	lsrs	r3, r0, #12
    1376:	428b      	cmp	r3, r1
    1378:	d328      	bcc.n	13cc <__aeabi_uidiv+0x6c>
    137a:	0c03      	lsrs	r3, r0, #16
    137c:	428b      	cmp	r3, r1
    137e:	d30d      	bcc.n	139c <__aeabi_uidiv+0x3c>
    1380:	22ff      	movs	r2, #255	; 0xff
    1382:	0209      	lsls	r1, r1, #8
    1384:	ba12      	rev	r2, r2
    1386:	0c03      	lsrs	r3, r0, #16
    1388:	428b      	cmp	r3, r1
    138a:	d302      	bcc.n	1392 <__aeabi_uidiv+0x32>
    138c:	1212      	asrs	r2, r2, #8
    138e:	0209      	lsls	r1, r1, #8
    1390:	d065      	beq.n	145e <__aeabi_uidiv+0xfe>
    1392:	0b03      	lsrs	r3, r0, #12
    1394:	428b      	cmp	r3, r1
    1396:	d319      	bcc.n	13cc <__aeabi_uidiv+0x6c>
    1398:	e000      	b.n	139c <__aeabi_uidiv+0x3c>
    139a:	0a09      	lsrs	r1, r1, #8
    139c:	0bc3      	lsrs	r3, r0, #15
    139e:	428b      	cmp	r3, r1
    13a0:	d301      	bcc.n	13a6 <__aeabi_uidiv+0x46>
    13a2:	03cb      	lsls	r3, r1, #15
    13a4:	1ac0      	subs	r0, r0, r3
    13a6:	4152      	adcs	r2, r2
    13a8:	0b83      	lsrs	r3, r0, #14
    13aa:	428b      	cmp	r3, r1
    13ac:	d301      	bcc.n	13b2 <__aeabi_uidiv+0x52>
    13ae:	038b      	lsls	r3, r1, #14
    13b0:	1ac0      	subs	r0, r0, r3
    13b2:	4152      	adcs	r2, r2
    13b4:	0b43      	lsrs	r3, r0, #13
    13b6:	428b      	cmp	r3, r1
    13b8:	d301      	bcc.n	13be <__aeabi_uidiv+0x5e>
    13ba:	034b      	lsls	r3, r1, #13
    13bc:	1ac0      	subs	r0, r0, r3
    13be:	4152      	adcs	r2, r2
    13c0:	0b03      	lsrs	r3, r0, #12
    13c2:	428b      	cmp	r3, r1
    13c4:	d301      	bcc.n	13ca <__aeabi_uidiv+0x6a>
    13c6:	030b      	lsls	r3, r1, #12
    13c8:	1ac0      	subs	r0, r0, r3
    13ca:	4152      	adcs	r2, r2
    13cc:	0ac3      	lsrs	r3, r0, #11
    13ce:	428b      	cmp	r3, r1
    13d0:	d301      	bcc.n	13d6 <__aeabi_uidiv+0x76>
    13d2:	02cb      	lsls	r3, r1, #11
    13d4:	1ac0      	subs	r0, r0, r3
    13d6:	4152      	adcs	r2, r2
    13d8:	0a83      	lsrs	r3, r0, #10
    13da:	428b      	cmp	r3, r1
    13dc:	d301      	bcc.n	13e2 <__aeabi_uidiv+0x82>
    13de:	028b      	lsls	r3, r1, #10
    13e0:	1ac0      	subs	r0, r0, r3
    13e2:	4152      	adcs	r2, r2
    13e4:	0a43      	lsrs	r3, r0, #9
    13e6:	428b      	cmp	r3, r1
    13e8:	d301      	bcc.n	13ee <__aeabi_uidiv+0x8e>
    13ea:	024b      	lsls	r3, r1, #9
    13ec:	1ac0      	subs	r0, r0, r3
    13ee:	4152      	adcs	r2, r2
    13f0:	0a03      	lsrs	r3, r0, #8
    13f2:	428b      	cmp	r3, r1
    13f4:	d301      	bcc.n	13fa <__aeabi_uidiv+0x9a>
    13f6:	020b      	lsls	r3, r1, #8
    13f8:	1ac0      	subs	r0, r0, r3
    13fa:	4152      	adcs	r2, r2
    13fc:	d2cd      	bcs.n	139a <__aeabi_uidiv+0x3a>
    13fe:	09c3      	lsrs	r3, r0, #7
    1400:	428b      	cmp	r3, r1
    1402:	d301      	bcc.n	1408 <__aeabi_uidiv+0xa8>
    1404:	01cb      	lsls	r3, r1, #7
    1406:	1ac0      	subs	r0, r0, r3
    1408:	4152      	adcs	r2, r2
    140a:	0983      	lsrs	r3, r0, #6
    140c:	428b      	cmp	r3, r1
    140e:	d301      	bcc.n	1414 <__aeabi_uidiv+0xb4>
    1410:	018b      	lsls	r3, r1, #6
    1412:	1ac0      	subs	r0, r0, r3
    1414:	4152      	adcs	r2, r2
    1416:	0943      	lsrs	r3, r0, #5
    1418:	428b      	cmp	r3, r1
    141a:	d301      	bcc.n	1420 <__aeabi_uidiv+0xc0>
    141c:	014b      	lsls	r3, r1, #5
    141e:	1ac0      	subs	r0, r0, r3
    1420:	4152      	adcs	r2, r2
    1422:	0903      	lsrs	r3, r0, #4
    1424:	428b      	cmp	r3, r1
    1426:	d301      	bcc.n	142c <__aeabi_uidiv+0xcc>
    1428:	010b      	lsls	r3, r1, #4
    142a:	1ac0      	subs	r0, r0, r3
    142c:	4152      	adcs	r2, r2
    142e:	08c3      	lsrs	r3, r0, #3
    1430:	428b      	cmp	r3, r1
    1432:	d301      	bcc.n	1438 <__aeabi_uidiv+0xd8>
    1434:	00cb      	lsls	r3, r1, #3
    1436:	1ac0      	subs	r0, r0, r3
    1438:	4152      	adcs	r2, r2
    143a:	0883      	lsrs	r3, r0, #2
    143c:	428b      	cmp	r3, r1
    143e:	d301      	bcc.n	1444 <__aeabi_uidiv+0xe4>
    1440:	008b      	lsls	r3, r1, #2
    1442:	1ac0      	subs	r0, r0, r3
    1444:	4152      	adcs	r2, r2
    1446:	0843      	lsrs	r3, r0, #1
    1448:	428b      	cmp	r3, r1
    144a:	d301      	bcc.n	1450 <__aeabi_uidiv+0xf0>
    144c:	004b      	lsls	r3, r1, #1
    144e:	1ac0      	subs	r0, r0, r3
    1450:	4152      	adcs	r2, r2
    1452:	1a41      	subs	r1, r0, r1
    1454:	d200      	bcs.n	1458 <__aeabi_uidiv+0xf8>
    1456:	4601      	mov	r1, r0
    1458:	4152      	adcs	r2, r2
    145a:	4610      	mov	r0, r2
    145c:	4770      	bx	lr
    145e:	e7ff      	b.n	1460 <__aeabi_uidiv+0x100>
    1460:	b501      	push	{r0, lr}
    1462:	2000      	movs	r0, #0
    1464:	f000 f8f0 	bl	1648 <__aeabi_idiv0>
    1468:	bd02      	pop	{r1, pc}
    146a:	46c0      	nop			; (mov r8, r8)

0000146c <__aeabi_uidivmod>:
    146c:	2900      	cmp	r1, #0
    146e:	d0f7      	beq.n	1460 <__aeabi_uidiv+0x100>
    1470:	e776      	b.n	1360 <__aeabi_uidiv>
    1472:	4770      	bx	lr

00001474 <__aeabi_idiv>:
    1474:	4603      	mov	r3, r0
    1476:	430b      	orrs	r3, r1
    1478:	d47f      	bmi.n	157a <__aeabi_idiv+0x106>
    147a:	2200      	movs	r2, #0
    147c:	0843      	lsrs	r3, r0, #1
    147e:	428b      	cmp	r3, r1
    1480:	d374      	bcc.n	156c <__aeabi_idiv+0xf8>
    1482:	0903      	lsrs	r3, r0, #4
    1484:	428b      	cmp	r3, r1
    1486:	d35f      	bcc.n	1548 <__aeabi_idiv+0xd4>
    1488:	0a03      	lsrs	r3, r0, #8
    148a:	428b      	cmp	r3, r1
    148c:	d344      	bcc.n	1518 <__aeabi_idiv+0xa4>
    148e:	0b03      	lsrs	r3, r0, #12
    1490:	428b      	cmp	r3, r1
    1492:	d328      	bcc.n	14e6 <__aeabi_idiv+0x72>
    1494:	0c03      	lsrs	r3, r0, #16
    1496:	428b      	cmp	r3, r1
    1498:	d30d      	bcc.n	14b6 <__aeabi_idiv+0x42>
    149a:	22ff      	movs	r2, #255	; 0xff
    149c:	0209      	lsls	r1, r1, #8
    149e:	ba12      	rev	r2, r2
    14a0:	0c03      	lsrs	r3, r0, #16
    14a2:	428b      	cmp	r3, r1
    14a4:	d302      	bcc.n	14ac <__aeabi_idiv+0x38>
    14a6:	1212      	asrs	r2, r2, #8
    14a8:	0209      	lsls	r1, r1, #8
    14aa:	d065      	beq.n	1578 <__aeabi_idiv+0x104>
    14ac:	0b03      	lsrs	r3, r0, #12
    14ae:	428b      	cmp	r3, r1
    14b0:	d319      	bcc.n	14e6 <__aeabi_idiv+0x72>
    14b2:	e000      	b.n	14b6 <__aeabi_idiv+0x42>
    14b4:	0a09      	lsrs	r1, r1, #8
    14b6:	0bc3      	lsrs	r3, r0, #15
    14b8:	428b      	cmp	r3, r1
    14ba:	d301      	bcc.n	14c0 <__aeabi_idiv+0x4c>
    14bc:	03cb      	lsls	r3, r1, #15
    14be:	1ac0      	subs	r0, r0, r3
    14c0:	4152      	adcs	r2, r2
    14c2:	0b83      	lsrs	r3, r0, #14
    14c4:	428b      	cmp	r3, r1
    14c6:	d301      	bcc.n	14cc <__aeabi_idiv+0x58>
    14c8:	038b      	lsls	r3, r1, #14
    14ca:	1ac0      	subs	r0, r0, r3
    14cc:	4152      	adcs	r2, r2
    14ce:	0b43      	lsrs	r3, r0, #13
    14d0:	428b      	cmp	r3, r1
    14d2:	d301      	bcc.n	14d8 <__aeabi_idiv+0x64>
    14d4:	034b      	lsls	r3, r1, #13
    14d6:	1ac0      	subs	r0, r0, r3
    14d8:	4152      	adcs	r2, r2
    14da:	0b03      	lsrs	r3, r0, #12
    14dc:	428b      	cmp	r3, r1
    14de:	d301      	bcc.n	14e4 <__aeabi_idiv+0x70>
    14e0:	030b      	lsls	r3, r1, #12
    14e2:	1ac0      	subs	r0, r0, r3
    14e4:	4152      	adcs	r2, r2
    14e6:	0ac3      	lsrs	r3, r0, #11
    14e8:	428b      	cmp	r3, r1
    14ea:	d301      	bcc.n	14f0 <__aeabi_idiv+0x7c>
    14ec:	02cb      	lsls	r3, r1, #11
    14ee:	1ac0      	subs	r0, r0, r3
    14f0:	4152      	adcs	r2, r2
    14f2:	0a83      	lsrs	r3, r0, #10
    14f4:	428b      	cmp	r3, r1
    14f6:	d301      	bcc.n	14fc <__aeabi_idiv+0x88>
    14f8:	028b      	lsls	r3, r1, #10
    14fa:	1ac0      	subs	r0, r0, r3
    14fc:	4152      	adcs	r2, r2
    14fe:	0a43      	lsrs	r3, r0, #9
    1500:	428b      	cmp	r3, r1
    1502:	d301      	bcc.n	1508 <__aeabi_idiv+0x94>
    1504:	024b      	lsls	r3, r1, #9
    1506:	1ac0      	subs	r0, r0, r3
    1508:	4152      	adcs	r2, r2
    150a:	0a03      	lsrs	r3, r0, #8
    150c:	428b      	cmp	r3, r1
    150e:	d301      	bcc.n	1514 <__aeabi_idiv+0xa0>
    1510:	020b      	lsls	r3, r1, #8
    1512:	1ac0      	subs	r0, r0, r3
    1514:	4152      	adcs	r2, r2
    1516:	d2cd      	bcs.n	14b4 <__aeabi_idiv+0x40>
    1518:	09c3      	lsrs	r3, r0, #7
    151a:	428b      	cmp	r3, r1
    151c:	d301      	bcc.n	1522 <__aeabi_idiv+0xae>
    151e:	01cb      	lsls	r3, r1, #7
    1520:	1ac0      	subs	r0, r0, r3
    1522:	4152      	adcs	r2, r2
    1524:	0983      	lsrs	r3, r0, #6
    1526:	428b      	cmp	r3, r1
    1528:	d301      	bcc.n	152e <__aeabi_idiv+0xba>
    152a:	018b      	lsls	r3, r1, #6
    152c:	1ac0      	subs	r0, r0, r3
    152e:	4152      	adcs	r2, r2
    1530:	0943      	lsrs	r3, r0, #5
    1532:	428b      	cmp	r3, r1
    1534:	d301      	bcc.n	153a <__aeabi_idiv+0xc6>
    1536:	014b      	lsls	r3, r1, #5
    1538:	1ac0      	subs	r0, r0, r3
    153a:	4152      	adcs	r2, r2
    153c:	0903      	lsrs	r3, r0, #4
    153e:	428b      	cmp	r3, r1
    1540:	d301      	bcc.n	1546 <__aeabi_idiv+0xd2>
    1542:	010b      	lsls	r3, r1, #4
    1544:	1ac0      	subs	r0, r0, r3
    1546:	4152      	adcs	r2, r2
    1548:	08c3      	lsrs	r3, r0, #3
    154a:	428b      	cmp	r3, r1
    154c:	d301      	bcc.n	1552 <__aeabi_idiv+0xde>
    154e:	00cb      	lsls	r3, r1, #3
    1550:	1ac0      	subs	r0, r0, r3
    1552:	4152      	adcs	r2, r2
    1554:	0883      	lsrs	r3, r0, #2
    1556:	428b      	cmp	r3, r1
    1558:	d301      	bcc.n	155e <__aeabi_idiv+0xea>
    155a:	008b      	lsls	r3, r1, #2
    155c:	1ac0      	subs	r0, r0, r3
    155e:	4152      	adcs	r2, r2
    1560:	0843      	lsrs	r3, r0, #1
    1562:	428b      	cmp	r3, r1
    1564:	d301      	bcc.n	156a <__aeabi_idiv+0xf6>
    1566:	004b      	lsls	r3, r1, #1
    1568:	1ac0      	subs	r0, r0, r3
    156a:	4152      	adcs	r2, r2
    156c:	1a41      	subs	r1, r0, r1
    156e:	d200      	bcs.n	1572 <__aeabi_idiv+0xfe>
    1570:	4601      	mov	r1, r0
    1572:	4152      	adcs	r2, r2
    1574:	4610      	mov	r0, r2
    1576:	4770      	bx	lr
    1578:	e05d      	b.n	1636 <__aeabi_idiv+0x1c2>
    157a:	0fca      	lsrs	r2, r1, #31
    157c:	d000      	beq.n	1580 <__aeabi_idiv+0x10c>
    157e:	4249      	negs	r1, r1
    1580:	1003      	asrs	r3, r0, #32
    1582:	d300      	bcc.n	1586 <__aeabi_idiv+0x112>
    1584:	4240      	negs	r0, r0
    1586:	4053      	eors	r3, r2
    1588:	2200      	movs	r2, #0
    158a:	469c      	mov	ip, r3
    158c:	0903      	lsrs	r3, r0, #4
    158e:	428b      	cmp	r3, r1
    1590:	d32d      	bcc.n	15ee <__aeabi_idiv+0x17a>
    1592:	0a03      	lsrs	r3, r0, #8
    1594:	428b      	cmp	r3, r1
    1596:	d312      	bcc.n	15be <__aeabi_idiv+0x14a>
    1598:	22fc      	movs	r2, #252	; 0xfc
    159a:	0189      	lsls	r1, r1, #6
    159c:	ba12      	rev	r2, r2
    159e:	0a03      	lsrs	r3, r0, #8
    15a0:	428b      	cmp	r3, r1
    15a2:	d30c      	bcc.n	15be <__aeabi_idiv+0x14a>
    15a4:	0189      	lsls	r1, r1, #6
    15a6:	1192      	asrs	r2, r2, #6
    15a8:	428b      	cmp	r3, r1
    15aa:	d308      	bcc.n	15be <__aeabi_idiv+0x14a>
    15ac:	0189      	lsls	r1, r1, #6
    15ae:	1192      	asrs	r2, r2, #6
    15b0:	428b      	cmp	r3, r1
    15b2:	d304      	bcc.n	15be <__aeabi_idiv+0x14a>
    15b4:	0189      	lsls	r1, r1, #6
    15b6:	d03a      	beq.n	162e <__aeabi_idiv+0x1ba>
    15b8:	1192      	asrs	r2, r2, #6
    15ba:	e000      	b.n	15be <__aeabi_idiv+0x14a>
    15bc:	0989      	lsrs	r1, r1, #6
    15be:	09c3      	lsrs	r3, r0, #7
    15c0:	428b      	cmp	r3, r1
    15c2:	d301      	bcc.n	15c8 <__aeabi_idiv+0x154>
    15c4:	01cb      	lsls	r3, r1, #7
    15c6:	1ac0      	subs	r0, r0, r3
    15c8:	4152      	adcs	r2, r2
    15ca:	0983      	lsrs	r3, r0, #6
    15cc:	428b      	cmp	r3, r1
    15ce:	d301      	bcc.n	15d4 <__aeabi_idiv+0x160>
    15d0:	018b      	lsls	r3, r1, #6
    15d2:	1ac0      	subs	r0, r0, r3
    15d4:	4152      	adcs	r2, r2
    15d6:	0943      	lsrs	r3, r0, #5
    15d8:	428b      	cmp	r3, r1
    15da:	d301      	bcc.n	15e0 <__aeabi_idiv+0x16c>
    15dc:	014b      	lsls	r3, r1, #5
    15de:	1ac0      	subs	r0, r0, r3
    15e0:	4152      	adcs	r2, r2
    15e2:	0903      	lsrs	r3, r0, #4
    15e4:	428b      	cmp	r3, r1
    15e6:	d301      	bcc.n	15ec <__aeabi_idiv+0x178>
    15e8:	010b      	lsls	r3, r1, #4
    15ea:	1ac0      	subs	r0, r0, r3
    15ec:	4152      	adcs	r2, r2
    15ee:	08c3      	lsrs	r3, r0, #3
    15f0:	428b      	cmp	r3, r1
    15f2:	d301      	bcc.n	15f8 <__aeabi_idiv+0x184>
    15f4:	00cb      	lsls	r3, r1, #3
    15f6:	1ac0      	subs	r0, r0, r3
    15f8:	4152      	adcs	r2, r2
    15fa:	0883      	lsrs	r3, r0, #2
    15fc:	428b      	cmp	r3, r1
    15fe:	d301      	bcc.n	1604 <__aeabi_idiv+0x190>
    1600:	008b      	lsls	r3, r1, #2
    1602:	1ac0      	subs	r0, r0, r3
    1604:	4152      	adcs	r2, r2
    1606:	d2d9      	bcs.n	15bc <__aeabi_idiv+0x148>
    1608:	0843      	lsrs	r3, r0, #1
    160a:	428b      	cmp	r3, r1
    160c:	d301      	bcc.n	1612 <__aeabi_idiv+0x19e>
    160e:	004b      	lsls	r3, r1, #1
    1610:	1ac0      	subs	r0, r0, r3
    1612:	4152      	adcs	r2, r2
    1614:	1a41      	subs	r1, r0, r1
    1616:	d200      	bcs.n	161a <__aeabi_idiv+0x1a6>
    1618:	4601      	mov	r1, r0
    161a:	4663      	mov	r3, ip
    161c:	4152      	adcs	r2, r2
    161e:	105b      	asrs	r3, r3, #1
    1620:	4610      	mov	r0, r2
    1622:	d301      	bcc.n	1628 <__aeabi_idiv+0x1b4>
    1624:	4240      	negs	r0, r0
    1626:	2b00      	cmp	r3, #0
    1628:	d500      	bpl.n	162c <__aeabi_idiv+0x1b8>
    162a:	4249      	negs	r1, r1
    162c:	4770      	bx	lr
    162e:	4663      	mov	r3, ip
    1630:	105b      	asrs	r3, r3, #1
    1632:	d300      	bcc.n	1636 <__aeabi_idiv+0x1c2>
    1634:	4240      	negs	r0, r0
    1636:	b501      	push	{r0, lr}
    1638:	2000      	movs	r0, #0
    163a:	f000 f805 	bl	1648 <__aeabi_idiv0>
    163e:	bd02      	pop	{r1, pc}

00001640 <__aeabi_idivmod>:
    1640:	2900      	cmp	r1, #0
    1642:	d0f8      	beq.n	1636 <__aeabi_idiv+0x1c2>
    1644:	e716      	b.n	1474 <__aeabi_idiv>
    1646:	4770      	bx	lr

00001648 <__aeabi_idiv0>:
    1648:	4770      	bx	lr
    164a:	46c0      	nop			; (mov r8, r8)

0000164c <__libc_init_array>:
    164c:	b570      	push	{r4, r5, r6, lr}
    164e:	4e0d      	ldr	r6, [pc, #52]	; (1684 <__libc_init_array+0x38>)
    1650:	4d0d      	ldr	r5, [pc, #52]	; (1688 <__libc_init_array+0x3c>)
    1652:	2400      	movs	r4, #0
    1654:	1bad      	subs	r5, r5, r6
    1656:	10ad      	asrs	r5, r5, #2
    1658:	d005      	beq.n	1666 <__libc_init_array+0x1a>
    165a:	00a3      	lsls	r3, r4, #2
    165c:	58f3      	ldr	r3, [r6, r3]
    165e:	3401      	adds	r4, #1
    1660:	4798      	blx	r3
    1662:	42a5      	cmp	r5, r4
    1664:	d1f9      	bne.n	165a <__libc_init_array+0xe>
    1666:	f000 f8d5 	bl	1814 <_init>
    166a:	4e08      	ldr	r6, [pc, #32]	; (168c <__libc_init_array+0x40>)
    166c:	4d08      	ldr	r5, [pc, #32]	; (1690 <__libc_init_array+0x44>)
    166e:	2400      	movs	r4, #0
    1670:	1bad      	subs	r5, r5, r6
    1672:	10ad      	asrs	r5, r5, #2
    1674:	d005      	beq.n	1682 <__libc_init_array+0x36>
    1676:	00a3      	lsls	r3, r4, #2
    1678:	58f3      	ldr	r3, [r6, r3]
    167a:	3401      	adds	r4, #1
    167c:	4798      	blx	r3
    167e:	42a5      	cmp	r5, r4
    1680:	d1f9      	bne.n	1676 <__libc_init_array+0x2a>
    1682:	bd70      	pop	{r4, r5, r6, pc}
    1684:	00001820 	.word	0x00001820
    1688:	00001820 	.word	0x00001820
    168c:	00001820 	.word	0x00001820
    1690:	00001828 	.word	0x00001828

00001694 <register_fini>:
    1694:	4b03      	ldr	r3, [pc, #12]	; (16a4 <register_fini+0x10>)
    1696:	b510      	push	{r4, lr}
    1698:	2b00      	cmp	r3, #0
    169a:	d002      	beq.n	16a2 <register_fini+0xe>
    169c:	4802      	ldr	r0, [pc, #8]	; (16a8 <register_fini+0x14>)
    169e:	f000 f805 	bl	16ac <atexit>
    16a2:	bd10      	pop	{r4, pc}
    16a4:	00000000 	.word	0x00000000
    16a8:	000016bd 	.word	0x000016bd

000016ac <atexit>:
    16ac:	b510      	push	{r4, lr}
    16ae:	0001      	movs	r1, r0
    16b0:	2300      	movs	r3, #0
    16b2:	2200      	movs	r2, #0
    16b4:	2000      	movs	r0, #0
    16b6:	f000 f81b 	bl	16f0 <__register_exitproc>
    16ba:	bd10      	pop	{r4, pc}

000016bc <__libc_fini_array>:
    16bc:	b570      	push	{r4, r5, r6, lr}
    16be:	4b09      	ldr	r3, [pc, #36]	; (16e4 <__libc_fini_array+0x28>)
    16c0:	4c09      	ldr	r4, [pc, #36]	; (16e8 <__libc_fini_array+0x2c>)
    16c2:	1ae4      	subs	r4, r4, r3
    16c4:	10a4      	asrs	r4, r4, #2
    16c6:	d009      	beq.n	16dc <__libc_fini_array+0x20>
    16c8:	4a08      	ldr	r2, [pc, #32]	; (16ec <__libc_fini_array+0x30>)
    16ca:	18a5      	adds	r5, r4, r2
    16cc:	00ad      	lsls	r5, r5, #2
    16ce:	18ed      	adds	r5, r5, r3
    16d0:	682b      	ldr	r3, [r5, #0]
    16d2:	3c01      	subs	r4, #1
    16d4:	4798      	blx	r3
    16d6:	3d04      	subs	r5, #4
    16d8:	2c00      	cmp	r4, #0
    16da:	d1f9      	bne.n	16d0 <__libc_fini_array+0x14>
    16dc:	f000 f8a4 	bl	1828 <_fini>
    16e0:	bd70      	pop	{r4, r5, r6, pc}
    16e2:	46c0      	nop			; (mov r8, r8)
    16e4:	00001834 	.word	0x00001834
    16e8:	00001838 	.word	0x00001838
    16ec:	3fffffff 	.word	0x3fffffff

000016f0 <__register_exitproc>:
    16f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16f2:	4644      	mov	r4, r8
    16f4:	465f      	mov	r7, fp
    16f6:	4656      	mov	r6, sl
    16f8:	464d      	mov	r5, r9
    16fa:	469b      	mov	fp, r3
    16fc:	4b2f      	ldr	r3, [pc, #188]	; (17bc <__register_exitproc+0xcc>)
    16fe:	b4f0      	push	{r4, r5, r6, r7}
    1700:	681c      	ldr	r4, [r3, #0]
    1702:	23a4      	movs	r3, #164	; 0xa4
    1704:	005b      	lsls	r3, r3, #1
    1706:	0005      	movs	r5, r0
    1708:	58e0      	ldr	r0, [r4, r3]
    170a:	000e      	movs	r6, r1
    170c:	4690      	mov	r8, r2
    170e:	2800      	cmp	r0, #0
    1710:	d04b      	beq.n	17aa <__register_exitproc+0xba>
    1712:	6843      	ldr	r3, [r0, #4]
    1714:	2b1f      	cmp	r3, #31
    1716:	dc0d      	bgt.n	1734 <__register_exitproc+0x44>
    1718:	1c5c      	adds	r4, r3, #1
    171a:	2d00      	cmp	r5, #0
    171c:	d121      	bne.n	1762 <__register_exitproc+0x72>
    171e:	3302      	adds	r3, #2
    1720:	009b      	lsls	r3, r3, #2
    1722:	6044      	str	r4, [r0, #4]
    1724:	501e      	str	r6, [r3, r0]
    1726:	2000      	movs	r0, #0
    1728:	bc3c      	pop	{r2, r3, r4, r5}
    172a:	4690      	mov	r8, r2
    172c:	4699      	mov	r9, r3
    172e:	46a2      	mov	sl, r4
    1730:	46ab      	mov	fp, r5
    1732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1734:	4b22      	ldr	r3, [pc, #136]	; (17c0 <__register_exitproc+0xd0>)
    1736:	2b00      	cmp	r3, #0
    1738:	d03c      	beq.n	17b4 <__register_exitproc+0xc4>
    173a:	20c8      	movs	r0, #200	; 0xc8
    173c:	0040      	lsls	r0, r0, #1
    173e:	e000      	b.n	1742 <__register_exitproc+0x52>
    1740:	bf00      	nop
    1742:	2800      	cmp	r0, #0
    1744:	d036      	beq.n	17b4 <__register_exitproc+0xc4>
    1746:	22a4      	movs	r2, #164	; 0xa4
    1748:	2300      	movs	r3, #0
    174a:	0052      	lsls	r2, r2, #1
    174c:	58a1      	ldr	r1, [r4, r2]
    174e:	6043      	str	r3, [r0, #4]
    1750:	6001      	str	r1, [r0, #0]
    1752:	50a0      	str	r0, [r4, r2]
    1754:	3240      	adds	r2, #64	; 0x40
    1756:	5083      	str	r3, [r0, r2]
    1758:	3204      	adds	r2, #4
    175a:	5083      	str	r3, [r0, r2]
    175c:	2401      	movs	r4, #1
    175e:	2d00      	cmp	r5, #0
    1760:	d0dd      	beq.n	171e <__register_exitproc+0x2e>
    1762:	009a      	lsls	r2, r3, #2
    1764:	4691      	mov	r9, r2
    1766:	4481      	add	r9, r0
    1768:	4642      	mov	r2, r8
    176a:	2188      	movs	r1, #136	; 0x88
    176c:	464f      	mov	r7, r9
    176e:	507a      	str	r2, [r7, r1]
    1770:	22c4      	movs	r2, #196	; 0xc4
    1772:	0052      	lsls	r2, r2, #1
    1774:	4690      	mov	r8, r2
    1776:	4480      	add	r8, r0
    1778:	4642      	mov	r2, r8
    177a:	3987      	subs	r1, #135	; 0x87
    177c:	4099      	lsls	r1, r3
    177e:	6812      	ldr	r2, [r2, #0]
    1780:	468a      	mov	sl, r1
    1782:	430a      	orrs	r2, r1
    1784:	4694      	mov	ip, r2
    1786:	4642      	mov	r2, r8
    1788:	4661      	mov	r1, ip
    178a:	6011      	str	r1, [r2, #0]
    178c:	2284      	movs	r2, #132	; 0x84
    178e:	4649      	mov	r1, r9
    1790:	465f      	mov	r7, fp
    1792:	0052      	lsls	r2, r2, #1
    1794:	508f      	str	r7, [r1, r2]
    1796:	2d02      	cmp	r5, #2
    1798:	d1c1      	bne.n	171e <__register_exitproc+0x2e>
    179a:	0002      	movs	r2, r0
    179c:	4655      	mov	r5, sl
    179e:	328d      	adds	r2, #141	; 0x8d
    17a0:	32ff      	adds	r2, #255	; 0xff
    17a2:	6811      	ldr	r1, [r2, #0]
    17a4:	430d      	orrs	r5, r1
    17a6:	6015      	str	r5, [r2, #0]
    17a8:	e7b9      	b.n	171e <__register_exitproc+0x2e>
    17aa:	0020      	movs	r0, r4
    17ac:	304d      	adds	r0, #77	; 0x4d
    17ae:	30ff      	adds	r0, #255	; 0xff
    17b0:	50e0      	str	r0, [r4, r3]
    17b2:	e7ae      	b.n	1712 <__register_exitproc+0x22>
    17b4:	2001      	movs	r0, #1
    17b6:	4240      	negs	r0, r0
    17b8:	e7b6      	b.n	1728 <__register_exitproc+0x38>
    17ba:	46c0      	nop			; (mov r8, r8)
    17bc:	00001810 	.word	0x00001810
    17c0:	00000000 	.word	0x00000000
    17c4:	03e7270f 	.word	0x03e7270f
    17c8:	000011a0 	.word	0x000011a0
    17cc:	000011a0 	.word	0x000011a0
    17d0:	00001168 	.word	0x00001168
    17d4:	00001170 	.word	0x00001170
    17d8:	00001178 	.word	0x00001178
    17dc:	00001180 	.word	0x00001180
    17e0:	00001188 	.word	0x00001188
    17e4:	00001190 	.word	0x00001190
    17e8:	00001198 	.word	0x00001198
    17ec:	000011a0 	.word	0x000011a0
    17f0:	00001168 	.word	0x00001168
    17f4:	4b455331 	.word	0x4b455331
    17f8:	00000000 	.word	0x00000000
    17fc:	4b455332 	.word	0x4b455332
    1800:	00000000 	.word	0x00000000
    1804:	45454c53 	.word	0x45454c53
    1808:	00000050 	.word	0x00000050
    180c:	00000043 	.word	0x00000043

00001810 <_global_impure_ptr>:
    1810:	20000408                                ... 

00001814 <_init>:
    1814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1816:	46c0      	nop			; (mov r8, r8)
    1818:	bcf8      	pop	{r3, r4, r5, r6, r7}
    181a:	bc08      	pop	{r3}
    181c:	469e      	mov	lr, r3
    181e:	4770      	bx	lr

00001820 <__init_array_start>:
    1820:	00001695 	.word	0x00001695

00001824 <__frame_dummy_init_array_entry>:
    1824:	000000dd                                ....

00001828 <_fini>:
    1828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    182a:	46c0      	nop			; (mov r8, r8)
    182c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    182e:	bc08      	pop	{r3}
    1830:	469e      	mov	lr, r3
    1832:	4770      	bx	lr

00001834 <__fini_array_start>:
    1834:	000000b5 	.word	0x000000b5
